|StudentDesign
DVO <= mul:inst1.DVO
STATUS[0] <= <GND>
STATUS[1] <= <GND>
STATUS[2] <= fact:inst5.DVO
STATUS[3] <= mul:inst1.DVO
STATUS[4] <= mul:inst1.COUNT[0]
STATUS[5] <= mul:inst1.COUNT[1]
STATUS[6] <= mul:inst1.COUNT[2]
STATUS[7] <= mul:inst1.COUNT[3]
CLK => mul:inst1.CLK
CLK => fact:inst5.CLK
RESET_N => mul:inst1.RESET_N
RESET_N => fact:inst5.RESET_N
C[0] => fact:inst5.reductionSpeed[0]
C[1] => fact:inst5.reductionSpeed[1]
C[2] => fact:inst5.reductionSpeed[2]
C[3] => fact:inst5.reductionSpeed[3]
C[4] => ABSLT:inst.ENABS
C[5] => fact:inst5.ENFACT
C[6] => mul:inst1.ENMUL
C[7] => ~NO_FANOUT~
D[0] => ~NO_FANOUT~
D[1] => ~NO_FANOUT~
D[2] => ~NO_FANOUT~
D[3] => ~NO_FANOUT~
D[4] => ~NO_FANOUT~
D[5] => ~NO_FANOUT~
D[6] => ~NO_FANOUT~
D[7] => mul:inst1.SOUND
DVI => fact:inst5.DVI
A[0] => ABSLT:inst.DI[0]
A[0] => fft_wraper:inst2.in_signal[0]
A[1] => ABSLT:inst.DI[1]
A[1] => fft_wraper:inst2.in_signal[1]
A[2] => ABSLT:inst.DI[2]
A[2] => fft_wraper:inst2.in_signal[2]
A[3] => ABSLT:inst.DI[3]
A[3] => fft_wraper:inst2.in_signal[3]
A[4] => ABSLT:inst.DI[4]
A[4] => fft_wraper:inst2.in_signal[4]
A[5] => ABSLT:inst.DI[5]
A[5] => fft_wraper:inst2.in_signal[5]
A[6] => ABSLT:inst.DI[6]
A[6] => fft_wraper:inst2.in_signal[6]
A[7] => ABSLT:inst.DI[7]
A[7] => fft_wraper:inst2.in_signal[7]
A[8] => ABSLT:inst.DI[8]
A[8] => fft_wraper:inst2.in_signal[8]
A[9] => ABSLT:inst.DI[9]
A[9] => fft_wraper:inst2.in_signal[9]
A[10] => ABSLT:inst.DI[10]
A[10] => fft_wraper:inst2.in_signal[10]
A[11] => ABSLT:inst.DI[11]
A[11] => fft_wraper:inst2.in_signal[11]
A[12] => ABSLT:inst.DI[12]
A[12] => fft_wraper:inst2.in_signal[12]
A[13] => ABSLT:inst.DI[13]
A[13] => fft_wraper:inst2.in_signal[13]
A[14] => ABSLT:inst.DI[14]
A[14] => fft_wraper:inst2.in_signal[14]
A[15] => ABSLT:inst.DI[15]
A[15] => fft_wraper:inst2.in_signal[15]
B[0] => mul:inst1.MTOR[0]
B[1] => mul:inst1.MTOR[1]
B[2] => mul:inst1.MTOR[2]
B[3] => mul:inst1.MTOR[3]
B[4] => mul:inst1.MTOR[4]
B[5] => mul:inst1.MTOR[5]
B[6] => mul:inst1.MTOR[6]
B[7] => mul:inst1.MTOR[7]
B[8] => mul:inst1.MTOR[8]
B[9] => mul:inst1.MTOR[9]
B[10] => mul:inst1.MTOR[10]
B[11] => mul:inst1.MTOR[11]
B[12] => mul:inst1.MTOR[12]
B[13] => mul:inst1.MTOR[13]
B[14] => mul:inst1.MTOR[14]
B[15] => mul:inst1.MTOR[15]
RESULT_A[0] <= mul:inst1.RESULT_A[0]
RESULT_A[1] <= mul:inst1.RESULT_A[1]
RESULT_A[2] <= mul:inst1.RESULT_A[2]
RESULT_A[3] <= mul:inst1.RESULT_A[3]
RESULT_A[4] <= mul:inst1.RESULT_A[4]
RESULT_A[5] <= mul:inst1.RESULT_A[5]
RESULT_A[6] <= mul:inst1.RESULT_A[6]
RESULT_A[7] <= mul:inst1.RESULT_A[7]
RESULT_A[8] <= mul:inst1.RESULT_A[8]
RESULT_A[9] <= mul:inst1.RESULT_A[9]
RESULT_A[10] <= mul:inst1.RESULT_A[10]
RESULT_A[11] <= mul:inst1.RESULT_A[11]
RESULT_A[12] <= mul:inst1.RESULT_A[12]
RESULT_A[13] <= mul:inst1.RESULT_A[13]
RESULT_A[14] <= mul:inst1.RESULT_A[14]
RESULT_A[15] <= mul:inst1.RESULT_A[15]
RESULT_B[0] <= mul:inst1.RESULT_B[0]
RESULT_B[1] <= mul:inst1.RESULT_B[1]
RESULT_B[2] <= mul:inst1.RESULT_B[2]
RESULT_B[3] <= mul:inst1.RESULT_B[3]
RESULT_B[4] <= mul:inst1.RESULT_B[4]
RESULT_B[5] <= mul:inst1.RESULT_B[5]
RESULT_B[6] <= mul:inst1.RESULT_B[6]
RESULT_B[7] <= mul:inst1.RESULT_B[7]
RESULT_B[8] <= mul:inst1.RESULT_B[8]
RESULT_B[9] <= mul:inst1.RESULT_B[9]
RESULT_B[10] <= mul:inst1.RESULT_B[10]
RESULT_B[11] <= mul:inst1.RESULT_B[11]
RESULT_B[12] <= mul:inst1.RESULT_B[12]
RESULT_B[13] <= mul:inst1.RESULT_B[13]
RESULT_B[14] <= mul:inst1.RESULT_B[14]
RESULT_B[15] <= mul:inst1.RESULT_B[15]
fft_clk => fft_wraper:inst2.clk


|StudentDesign|mul:inst1
DVO <= mul_control:inst5.DVO
DVI => mul_control:inst5.DVI
CLK => mul_control:inst5.CLK
CLK => mul_data_path:inst.CLK
RESET_N => mul_control:inst5.RESET_N
RESET_N => mul_data_path:inst.RESET_N
MTOR[0] => mul_control:inst5.MTOR[0]
MTOR[1] => mul_control:inst5.MTOR[1]
MTOR[2] => mul_control:inst5.MTOR[2]
MTOR[3] => mul_control:inst5.MTOR[3]
MTOR[4] => mul_control:inst5.MTOR[4]
MTOR[5] => mul_control:inst5.MTOR[5]
MTOR[6] => mul_control:inst5.MTOR[6]
MTOR[7] => mul_control:inst5.MTOR[7]
MTOR[8] => mul_control:inst5.MTOR[8]
MTOR[9] => mul_control:inst5.MTOR[9]
MTOR[10] => mul_control:inst5.MTOR[10]
MTOR[11] => mul_control:inst5.MTOR[11]
MTOR[12] => mul_control:inst5.MTOR[12]
MTOR[13] => mul_control:inst5.MTOR[13]
MTOR[14] => mul_control:inst5.MTOR[14]
MTOR[15] => mul_control:inst5.MTOR[15]
COUNT[0] <= mul_control:inst5.COUNT[0]
COUNT[1] <= mul_control:inst5.COUNT[1]
COUNT[2] <= mul_control:inst5.COUNT[2]
COUNT[3] <= mul_control:inst5.COUNT[3]
RESULT_A[0] <= mul_data_path:inst.RESULT_A[0]
RESULT_A[1] <= mul_data_path:inst.RESULT_A[1]
RESULT_A[2] <= mul_data_path:inst.RESULT_A[2]
RESULT_A[3] <= mul_data_path:inst.RESULT_A[3]
RESULT_A[4] <= mul_data_path:inst.RESULT_A[4]
RESULT_A[5] <= mul_data_path:inst.RESULT_A[5]
RESULT_A[6] <= mul_data_path:inst.RESULT_A[6]
RESULT_A[7] <= mul_data_path:inst.RESULT_A[7]
RESULT_A[8] <= mul_data_path:inst.RESULT_A[8]
RESULT_A[9] <= mul_data_path:inst.RESULT_A[9]
RESULT_A[10] <= mul_data_path:inst.RESULT_A[10]
RESULT_A[11] <= mul_data_path:inst.RESULT_A[11]
RESULT_A[12] <= mul_data_path:inst.RESULT_A[12]
RESULT_A[13] <= mul_data_path:inst.RESULT_A[13]
RESULT_A[14] <= mul_data_path:inst.RESULT_A[14]
RESULT_A[15] <= mul_data_path:inst.RESULT_A[15]
ENMUL => mul_data_path:inst.ENMUL
SOUND => mul_data_path:inst.SOUND
MAND[0] => mul_data_path:inst.MAND[0]
MAND[1] => mul_data_path:inst.MAND[1]
MAND[2] => mul_data_path:inst.MAND[2]
MAND[3] => mul_data_path:inst.MAND[3]
MAND[4] => mul_data_path:inst.MAND[4]
MAND[5] => mul_data_path:inst.MAND[5]
MAND[6] => mul_data_path:inst.MAND[6]
MAND[7] => mul_data_path:inst.MAND[7]
MAND[8] => mul_data_path:inst.MAND[8]
MAND[9] => mul_data_path:inst.MAND[9]
MAND[10] => mul_data_path:inst.MAND[10]
MAND[11] => mul_data_path:inst.MAND[11]
MAND[12] => mul_data_path:inst.MAND[12]
MAND[13] => mul_data_path:inst.MAND[13]
MAND[14] => mul_data_path:inst.MAND[14]
MAND[15] => mul_data_path:inst.MAND[15]
RESULT_B[0] <= mul_data_path:inst.RESULT_B[0]
RESULT_B[1] <= mul_data_path:inst.RESULT_B[1]
RESULT_B[2] <= mul_data_path:inst.RESULT_B[2]
RESULT_B[3] <= mul_data_path:inst.RESULT_B[3]
RESULT_B[4] <= mul_data_path:inst.RESULT_B[4]
RESULT_B[5] <= mul_data_path:inst.RESULT_B[5]
RESULT_B[6] <= mul_data_path:inst.RESULT_B[6]
RESULT_B[7] <= mul_data_path:inst.RESULT_B[7]
RESULT_B[8] <= mul_data_path:inst.RESULT_B[8]
RESULT_B[9] <= mul_data_path:inst.RESULT_B[9]
RESULT_B[10] <= mul_data_path:inst.RESULT_B[10]
RESULT_B[11] <= mul_data_path:inst.RESULT_B[11]
RESULT_B[12] <= mul_data_path:inst.RESULT_B[12]
RESULT_B[13] <= mul_data_path:inst.RESULT_B[13]
RESULT_B[14] <= mul_data_path:inst.RESULT_B[14]
RESULT_B[15] <= mul_data_path:inst.RESULT_B[15]


|StudentDesign|mul:inst1|mul_control:inst5
DVO <= wb_mul_dvCtrl:inst3.DVO
DVI => wb_mul_dvCtrl:inst3.DVI
CLK => wb_mul_dcnt4:inst1.CLK
CLK => wb_mul_shiftreg16right:inst.CLK
CLK => mul_fsm:inst5.CLK
CLK => wb_mul_dvCtrl:inst3.CLK
LOAD_M <= wb_mul_dvCtrl:inst3.LOAD_M
RESET_N => wb_mul_shiftreg16right:inst.RESET_N
RESET_N => mul_fsm:inst5.RESET_N
RESET_N => wb_mul_dcnt4:inst1.RESET_N
RESET_N => wb_mul_dvCtrl:inst3.RESET_N
MTOR[0] => wb_mul_shiftreg16right:inst.MTOR[0]
MTOR[1] => wb_mul_shiftreg16right:inst.MTOR[1]
MTOR[2] => wb_mul_shiftreg16right:inst.MTOR[2]
MTOR[3] => wb_mul_shiftreg16right:inst.MTOR[3]
MTOR[4] => wb_mul_shiftreg16right:inst.MTOR[4]
MTOR[5] => wb_mul_shiftreg16right:inst.MTOR[5]
MTOR[6] => wb_mul_shiftreg16right:inst.MTOR[6]
MTOR[7] => wb_mul_shiftreg16right:inst.MTOR[7]
MTOR[8] => wb_mul_shiftreg16right:inst.MTOR[8]
MTOR[9] => wb_mul_shiftreg16right:inst.MTOR[9]
MTOR[10] => wb_mul_shiftreg16right:inst.MTOR[10]
MTOR[11] => wb_mul_shiftreg16right:inst.MTOR[11]
MTOR[12] => wb_mul_shiftreg16right:inst.MTOR[12]
MTOR[13] => wb_mul_shiftreg16right:inst.MTOR[13]
MTOR[14] => wb_mul_shiftreg16right:inst.MTOR[14]
MTOR[15] => wb_mul_shiftreg16right:inst.MTOR[15]
RESET_DO <= mul_fsm:inst5.RESET_DO
LOAD_DO <= mul_fsm:inst5.LOAD_DO
LSL <= mul_fsm:inst5.LSL
TWOC <= mul_fsm:inst5.TWOC
COUNT[0] <= wb_mul_dcnt4:inst1.OUTDATA[0]
COUNT[1] <= wb_mul_dcnt4:inst1.OUTDATA[1]
COUNT[2] <= wb_mul_dcnt4:inst1.OUTDATA[2]
COUNT[3] <= wb_mul_dcnt4:inst1.OUTDATA[3]


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_dvCtrl:inst3
DVO <= inst13.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst13.ACLR
RESET_N => inst12.ACLR
RESET_N => inst9.ACLR
RESET_N => inst7.IN0
RESET_N => inst11.ACLR
RESET_N => inst5.ACLR
CLK => inst13.CLK
CLK => inst12.CLK
CLK => inst9.CLK
CLK => inst3.CLK
CLK => inst11.CLK
CLK => inst5.CLK
DVI => inst12.DATAIN
ZERO => inst8.IN0
ZERO => inst11.DATAIN
LOAD_M <= inst.DB_MAX_OUTPUT_PORT_TYPE
START_FSM <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_zero_det:inst2
ZERO <= inst.DB_MAX_OUTPUT_PORT_TYPE
INDATA[0] => inst.IN3
INDATA[1] => inst.IN1
INDATA[2] => inst.IN2
INDATA[3] => inst.IN0


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1
OUTDATA[0] <= lpm_counter0:inst.q[0]
OUTDATA[1] <= lpm_counter0:inst.q[1]
OUTDATA[2] <= lpm_counter0:inst.q[2]
OUTDATA[3] <= lpm_counter0:inst.q[3]
CLK => lpm_counter0:inst.clock
DEC => lpm_counter0:inst.cnt_en
RESET_N => inst1.IN0
LOAD => inst2.IN1


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst
aset => lpm_counter:lpm_counter_component.aset
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component
clock => cntr_13j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_13j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => cntr_13j:auto_generated.aset
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_13j:auto_generated.q[0]
q[1] <= cntr_13j:auto_generated.q[1]
q[2] <= cntr_13j:auto_generated.q[2]
q[3] <= cntr_13j:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_dcnt4:inst1|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_13j:auto_generated
aset => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= safe_q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= safe_q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= safe_q[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_control:inst5|mul_fsm:inst5
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
MTOR_LSB => process_1.IN1
START_FSM => process_1.IN1
ZERO => process_1.IN1
ZERO => process_1.IN1
CLK => state.CLK
RESET_N => state.OUTPUTSELECT
DEC <= <VCC>
LSL <= LSL.DB_MAX_OUTPUT_PORT_TYPE
LSR <= LSR.DB_MAX_OUTPUT_PORT_TYPE
TWOC <= TWOC.DB_MAX_OUTPUT_PORT_TYPE
LOAD_DO <= LOAD_DO.DB_MAX_OUTPUT_PORT_TYPE
RESET_DO <= process_1.DB_MAX_OUTPUT_PORT_TYPE
LOAD_DCNT <= process_1.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst
MTOR_LSB <= lpm_shiftreg0:inst.shiftout
LOAD => lpm_shiftreg0:inst.load
LOAD => inst1.IN1
CLK => lpm_shiftreg0:inst.clock
LSR => inst1.IN0
RESET_N => inst3.IN0
MTOR[0] => lpm_shiftreg0:inst.data[0]
MTOR[1] => lpm_shiftreg0:inst.data[1]
MTOR[2] => lpm_shiftreg0:inst.data[2]
MTOR[3] => lpm_shiftreg0:inst.data[3]
MTOR[4] => lpm_shiftreg0:inst.data[4]
MTOR[5] => lpm_shiftreg0:inst.data[5]
MTOR[6] => lpm_shiftreg0:inst.data[6]
MTOR[7] => lpm_shiftreg0:inst.data[7]
MTOR[8] => lpm_shiftreg0:inst.data[8]
MTOR[9] => lpm_shiftreg0:inst.data[9]
MTOR[10] => lpm_shiftreg0:inst.data[10]
MTOR[11] => lpm_shiftreg0:inst.data[11]
MTOR[12] => lpm_shiftreg0:inst.data[12]
MTOR[13] => lpm_shiftreg0:inst.data[13]
MTOR[14] => lpm_shiftreg0:inst.data[14]
MTOR[15] => lpm_shiftreg0:inst.data[15]


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
shiftout <= lpm_shiftreg:lpm_shiftreg_component.shiftout


|StudentDesign|mul:inst1|mul_control:inst5|wb_mul_shiftreg16right:inst|lpm_shiftreg0:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst
RESULT_A[0] <= wb_mul_outputselector:inst7.RESULT_A[0]
RESULT_A[1] <= wb_mul_outputselector:inst7.RESULT_A[1]
RESULT_A[2] <= wb_mul_outputselector:inst7.RESULT_A[2]
RESULT_A[3] <= wb_mul_outputselector:inst7.RESULT_A[3]
RESULT_A[4] <= wb_mul_outputselector:inst7.RESULT_A[4]
RESULT_A[5] <= wb_mul_outputselector:inst7.RESULT_A[5]
RESULT_A[6] <= wb_mul_outputselector:inst7.RESULT_A[6]
RESULT_A[7] <= wb_mul_outputselector:inst7.RESULT_A[7]
RESULT_A[8] <= wb_mul_outputselector:inst7.RESULT_A[8]
RESULT_A[9] <= wb_mul_outputselector:inst7.RESULT_A[9]
RESULT_A[10] <= wb_mul_outputselector:inst7.RESULT_A[10]
RESULT_A[11] <= wb_mul_outputselector:inst7.RESULT_A[11]
RESULT_A[12] <= wb_mul_outputselector:inst7.RESULT_A[12]
RESULT_A[13] <= wb_mul_outputselector:inst7.RESULT_A[13]
RESULT_A[14] <= wb_mul_outputselector:inst7.RESULT_A[14]
RESULT_A[15] <= wb_mul_outputselector:inst7.RESULT_A[15]
ENMUL => wb_mul_outputselector:inst7.ENMUL
SOUND => wb_mul_outputselector:inst7.SOUND
MAND[0] => wb_mul_outputselector:inst7.MAND[0]
MAND[0] => wb_mul_shiftreg32left:inst.INDATA[0]
MAND[1] => wb_mul_outputselector:inst7.MAND[1]
MAND[1] => wb_mul_shiftreg32left:inst.INDATA[1]
MAND[2] => wb_mul_outputselector:inst7.MAND[2]
MAND[2] => wb_mul_shiftreg32left:inst.INDATA[2]
MAND[3] => wb_mul_outputselector:inst7.MAND[3]
MAND[3] => wb_mul_shiftreg32left:inst.INDATA[3]
MAND[4] => wb_mul_outputselector:inst7.MAND[4]
MAND[4] => wb_mul_shiftreg32left:inst.INDATA[4]
MAND[5] => wb_mul_outputselector:inst7.MAND[5]
MAND[5] => wb_mul_shiftreg32left:inst.INDATA[5]
MAND[6] => wb_mul_outputselector:inst7.MAND[6]
MAND[6] => wb_mul_shiftreg32left:inst.INDATA[6]
MAND[7] => wb_mul_outputselector:inst7.MAND[7]
MAND[7] => wb_mul_shiftreg32left:inst.INDATA[7]
MAND[8] => wb_mul_outputselector:inst7.MAND[8]
MAND[8] => wb_mul_shiftreg32left:inst.INDATA[8]
MAND[9] => wb_mul_outputselector:inst7.MAND[9]
MAND[9] => wb_mul_shiftreg32left:inst.INDATA[9]
MAND[10] => wb_mul_outputselector:inst7.MAND[10]
MAND[10] => wb_mul_shiftreg32left:inst.INDATA[10]
MAND[11] => wb_mul_outputselector:inst7.MAND[11]
MAND[11] => wb_mul_shiftreg32left:inst.INDATA[11]
MAND[12] => wb_mul_outputselector:inst7.MAND[12]
MAND[12] => wb_mul_shiftreg32left:inst.INDATA[12]
MAND[13] => wb_mul_outputselector:inst7.MAND[13]
MAND[13] => wb_mul_shiftreg32left:inst.INDATA[13]
MAND[14] => wb_mul_outputselector:inst7.MAND[14]
MAND[14] => wb_mul_shiftreg32left:inst.INDATA[14]
MAND[15] => wb_mul_outputselector:inst7.MAND[15]
MAND[15] => wb_mul_shiftreg32left:inst.INDATA[15]
CLK => lpm_dff0:inst4.clock
CLK => wb_mul_shiftreg32left:inst.CLK
LOAD_DO => lpm_dff0:inst4.enable
RESET_DO => inst5.IN0
RESET_N => inst6.IN0
RESET_N => wb_mul_shiftreg32left:inst.RESET_N
TWOC => LPM_ADD_SUB:inst1.cin
TWOC => inst2[31].IN0
TWOC => inst2[30].IN0
TWOC => inst2[29].IN0
TWOC => inst2[28].IN0
TWOC => inst2[27].IN0
TWOC => inst2[26].IN0
TWOC => inst2[25].IN0
TWOC => inst2[24].IN0
TWOC => inst2[23].IN0
TWOC => inst2[22].IN0
TWOC => inst2[21].IN0
TWOC => inst2[20].IN0
TWOC => inst2[19].IN0
TWOC => inst2[18].IN0
TWOC => inst2[17].IN0
TWOC => inst2[16].IN0
TWOC => inst2[15].IN0
TWOC => inst2[14].IN0
TWOC => inst2[13].IN0
TWOC => inst2[12].IN0
TWOC => inst2[11].IN0
TWOC => inst2[10].IN0
TWOC => inst2[9].IN0
TWOC => inst2[8].IN0
TWOC => inst2[7].IN0
TWOC => inst2[6].IN0
TWOC => inst2[5].IN0
TWOC => inst2[4].IN0
TWOC => inst2[3].IN0
TWOC => inst2[2].IN0
TWOC => inst2[1].IN0
TWOC => inst2[0].IN0
LSL => wb_mul_shiftreg32left:inst.LSL
LOAD_M => wb_mul_shiftreg32left:inst.LOAD
RESULT_B[0] <= wb_mul_outputselector:inst7.RESULT_B[0]
RESULT_B[1] <= wb_mul_outputselector:inst7.RESULT_B[1]
RESULT_B[2] <= wb_mul_outputselector:inst7.RESULT_B[2]
RESULT_B[3] <= wb_mul_outputselector:inst7.RESULT_B[3]
RESULT_B[4] <= wb_mul_outputselector:inst7.RESULT_B[4]
RESULT_B[5] <= wb_mul_outputselector:inst7.RESULT_B[5]
RESULT_B[6] <= wb_mul_outputselector:inst7.RESULT_B[6]
RESULT_B[7] <= wb_mul_outputselector:inst7.RESULT_B[7]
RESULT_B[8] <= wb_mul_outputselector:inst7.RESULT_B[8]
RESULT_B[9] <= wb_mul_outputselector:inst7.RESULT_B[9]
RESULT_B[10] <= wb_mul_outputselector:inst7.RESULT_B[10]
RESULT_B[11] <= wb_mul_outputselector:inst7.RESULT_B[11]
RESULT_B[12] <= wb_mul_outputselector:inst7.RESULT_B[12]
RESULT_B[13] <= wb_mul_outputselector:inst7.RESULT_B[13]
RESULT_B[14] <= wb_mul_outputselector:inst7.RESULT_B[14]
RESULT_B[15] <= wb_mul_outputselector:inst7.RESULT_B[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7
RESULT_A[0] <= BUSMUX:inst1.result[0]
RESULT_A[1] <= BUSMUX:inst1.result[1]
RESULT_A[2] <= BUSMUX:inst1.result[2]
RESULT_A[3] <= BUSMUX:inst1.result[3]
RESULT_A[4] <= BUSMUX:inst1.result[4]
RESULT_A[5] <= BUSMUX:inst1.result[5]
RESULT_A[6] <= BUSMUX:inst1.result[6]
RESULT_A[7] <= BUSMUX:inst1.result[7]
RESULT_A[8] <= BUSMUX:inst1.result[8]
RESULT_A[9] <= BUSMUX:inst1.result[9]
RESULT_A[10] <= BUSMUX:inst1.result[10]
RESULT_A[11] <= BUSMUX:inst1.result[11]
RESULT_A[12] <= BUSMUX:inst1.result[12]
RESULT_A[13] <= BUSMUX:inst1.result[13]
RESULT_A[14] <= BUSMUX:inst1.result[14]
RESULT_A[15] <= BUSMUX:inst1.result[15]
SOUND => BUSMUX:inst1.sel
SOUND => BUSMUX:inst.sel
ENMUL => BUSMUX:inst2.sel
MAND[0] => BUSMUX:inst2.dataa[0]
MAND[0] => BUSMUX:inst.datab[0]
MAND[1] => BUSMUX:inst2.dataa[1]
MAND[1] => BUSMUX:inst.datab[1]
MAND[2] => BUSMUX:inst2.dataa[2]
MAND[2] => BUSMUX:inst.datab[2]
MAND[3] => BUSMUX:inst2.dataa[3]
MAND[3] => BUSMUX:inst.datab[3]
MAND[4] => BUSMUX:inst2.dataa[4]
MAND[4] => BUSMUX:inst.datab[4]
MAND[5] => BUSMUX:inst2.dataa[5]
MAND[5] => BUSMUX:inst.datab[5]
MAND[6] => BUSMUX:inst2.dataa[6]
MAND[6] => BUSMUX:inst.datab[6]
MAND[7] => BUSMUX:inst2.dataa[7]
MAND[7] => BUSMUX:inst.datab[7]
MAND[8] => BUSMUX:inst2.dataa[8]
MAND[8] => BUSMUX:inst.datab[8]
MAND[9] => BUSMUX:inst2.dataa[9]
MAND[9] => BUSMUX:inst.datab[9]
MAND[10] => BUSMUX:inst2.dataa[10]
MAND[10] => BUSMUX:inst.datab[10]
MAND[11] => BUSMUX:inst2.dataa[11]
MAND[11] => BUSMUX:inst.datab[11]
MAND[12] => BUSMUX:inst2.dataa[12]
MAND[12] => BUSMUX:inst.datab[12]
MAND[13] => BUSMUX:inst2.dataa[13]
MAND[13] => BUSMUX:inst.datab[13]
MAND[14] => BUSMUX:inst2.dataa[14]
MAND[14] => BUSMUX:inst.datab[14]
MAND[15] => BUSMUX:inst2.dataa[15]
MAND[15] => BUSMUX:inst.datab[15]
PRODUCT[0] => BUSMUX:inst2.datab[0]
PRODUCT[0] => wb_aComp_twoComplBitClipping:inst24.input[0]
PRODUCT[1] => BUSMUX:inst2.datab[1]
PRODUCT[1] => wb_aComp_twoComplBitClipping:inst24.input[1]
PRODUCT[2] => BUSMUX:inst2.datab[2]
PRODUCT[2] => wb_aComp_twoComplBitClipping:inst24.input[2]
PRODUCT[3] => BUSMUX:inst2.datab[3]
PRODUCT[3] => wb_aComp_twoComplBitClipping:inst24.input[3]
PRODUCT[4] => BUSMUX:inst2.datab[4]
PRODUCT[4] => wb_aComp_twoComplBitClipping:inst24.input[4]
PRODUCT[5] => BUSMUX:inst2.datab[5]
PRODUCT[5] => wb_aComp_twoComplBitClipping:inst24.input[5]
PRODUCT[6] => BUSMUX:inst2.datab[6]
PRODUCT[6] => wb_aComp_twoComplBitClipping:inst24.input[6]
PRODUCT[7] => BUSMUX:inst2.datab[7]
PRODUCT[7] => wb_aComp_twoComplBitClipping:inst24.input[7]
PRODUCT[8] => BUSMUX:inst2.datab[8]
PRODUCT[8] => wb_aComp_twoComplBitClipping:inst24.input[8]
PRODUCT[9] => BUSMUX:inst2.datab[9]
PRODUCT[9] => wb_aComp_twoComplBitClipping:inst24.input[9]
PRODUCT[10] => BUSMUX:inst2.datab[10]
PRODUCT[10] => wb_aComp_twoComplBitClipping:inst24.input[10]
PRODUCT[11] => BUSMUX:inst2.datab[11]
PRODUCT[11] => wb_aComp_twoComplBitClipping:inst24.input[11]
PRODUCT[12] => BUSMUX:inst2.datab[12]
PRODUCT[12] => wb_aComp_twoComplBitClipping:inst24.input[12]
PRODUCT[13] => BUSMUX:inst2.datab[13]
PRODUCT[13] => wb_aComp_twoComplBitClipping:inst24.input[13]
PRODUCT[14] => BUSMUX:inst2.datab[14]
PRODUCT[14] => wb_aComp_twoComplBitClipping:inst24.input[14]
PRODUCT[15] => BUSMUX:inst2.datab[15]
PRODUCT[15] => wb_aComp_twoComplBitClipping:inst24.input[15]
PRODUCT[16] => wb_aComp_twoComplBitClipping:inst24.input[16]
PRODUCT[16] => BUSMUX:inst.dataa[0]
PRODUCT[17] => wb_aComp_twoComplBitClipping:inst24.input[17]
PRODUCT[17] => BUSMUX:inst.dataa[1]
PRODUCT[18] => wb_aComp_twoComplBitClipping:inst24.input[18]
PRODUCT[18] => BUSMUX:inst.dataa[2]
PRODUCT[19] => wb_aComp_twoComplBitClipping:inst24.input[19]
PRODUCT[19] => BUSMUX:inst.dataa[3]
PRODUCT[20] => wb_aComp_twoComplBitClipping:inst24.input[20]
PRODUCT[20] => BUSMUX:inst.dataa[4]
PRODUCT[21] => wb_aComp_twoComplBitClipping:inst24.input[21]
PRODUCT[21] => BUSMUX:inst.dataa[5]
PRODUCT[22] => wb_aComp_twoComplBitClipping:inst24.input[22]
PRODUCT[22] => BUSMUX:inst.dataa[6]
PRODUCT[23] => wb_aComp_twoComplBitClipping:inst24.input[23]
PRODUCT[23] => BUSMUX:inst.dataa[7]
PRODUCT[24] => wb_aComp_twoComplBitClipping:inst24.input[24]
PRODUCT[24] => BUSMUX:inst.dataa[8]
PRODUCT[25] => wb_aComp_twoComplBitClipping:inst24.input[25]
PRODUCT[25] => BUSMUX:inst.dataa[9]
PRODUCT[26] => wb_aComp_twoComplBitClipping:inst24.input[26]
PRODUCT[26] => BUSMUX:inst.dataa[10]
PRODUCT[27] => wb_aComp_twoComplBitClipping:inst24.input[27]
PRODUCT[27] => BUSMUX:inst.dataa[11]
PRODUCT[28] => wb_aComp_twoComplBitClipping:inst24.input[28]
PRODUCT[28] => BUSMUX:inst.dataa[12]
PRODUCT[29] => wb_aComp_twoComplBitClipping:inst24.input[29]
PRODUCT[29] => BUSMUX:inst.dataa[13]
PRODUCT[30] => wb_aComp_twoComplBitClipping:inst24.input[30]
PRODUCT[30] => BUSMUX:inst.dataa[14]
PRODUCT[31] => wb_aComp_twoComplBitClipping:inst24.input[31]
PRODUCT[31] => BUSMUX:inst.dataa[15]
RESULT_B[0] <= BUSMUX:inst.result[0]
RESULT_B[1] <= BUSMUX:inst.result[1]
RESULT_B[2] <= BUSMUX:inst.result[2]
RESULT_B[3] <= BUSMUX:inst.result[3]
RESULT_B[4] <= BUSMUX:inst.result[4]
RESULT_B[5] <= BUSMUX:inst.result[5]
RESULT_B[6] <= BUSMUX:inst.result[6]
RESULT_B[7] <= BUSMUX:inst.result[7]
RESULT_B[8] <= BUSMUX:inst.result[8]
RESULT_B[9] <= BUSMUX:inst.result[9]
RESULT_B[10] <= BUSMUX:inst.result[10]
RESULT_B[11] <= BUSMUX:inst.result[11]
RESULT_B[12] <= BUSMUX:inst.result[12]
RESULT_B[13] <= BUSMUX:inst.result[13]
RESULT_B[14] <= BUSMUX:inst.result[14]
RESULT_B[15] <= BUSMUX:inst.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst1|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst2|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24
overflow <= inst14.DB_MAX_OUTPUT_PORT_TYPE
input[0] => inst11[0].IN1
input[0] => inst10[0].IN1
input[1] => inst11[1].IN1
input[1] => inst10[1].IN1
input[2] => inst11[2].IN1
input[2] => inst10[2].IN1
input[3] => inst11[3].IN1
input[3] => inst10[3].IN1
input[4] => inst11[4].IN1
input[4] => inst10[4].IN1
input[5] => inst11[5].IN1
input[5] => inst10[5].IN1
input[6] => inst11[6].IN1
input[6] => inst10[6].IN1
input[7] => inst11[7].IN1
input[7] => inst10[7].IN1
input[8] => inst11[8].IN1
input[8] => inst10[8].IN1
input[9] => inst11[9].IN1
input[9] => inst10[9].IN1
input[10] => inst11[10].IN1
input[10] => inst10[10].IN1
input[11] => inst11[11].IN1
input[11] => inst10[11].IN1
input[12] => inst11[12].IN1
input[12] => inst10[12].IN1
input[13] => inst11[13].IN1
input[13] => inst10[13].IN1
input[14] => inst11[14].IN1
input[14] => inst10[14].IN1
input[15] => inst11[15].IN1
input[15] => inst10[15].IN1
input[16] => inst11[16].IN1
input[16] => inst10[16].IN1
input[17] => inst11[17].IN1
input[17] => inst10[17].IN1
input[18] => inst11[18].IN1
input[18] => inst10[18].IN1
input[19] => inst11[19].IN1
input[19] => inst10[19].IN1
input[20] => inst11[20].IN1
input[20] => inst10[20].IN1
input[21] => inst11[21].IN1
input[21] => inst10[21].IN1
input[22] => inst11[22].IN1
input[22] => inst10[22].IN1
input[23] => wb_block_busAND:inst9.in[0]
input[23] => wb_block_busOR:inst.in[0]
input[24] => wb_block_busAND:inst9.in[1]
input[24] => wb_block_busOR:inst.in[1]
input[25] => wb_block_busAND:inst9.in[2]
input[25] => wb_block_busOR:inst.in[2]
input[26] => wb_block_busAND:inst9.in[3]
input[26] => wb_block_busOR:inst.in[3]
input[27] => wb_block_busAND:inst9.in[4]
input[27] => wb_block_busOR:inst.in[4]
input[28] => wb_block_busAND:inst9.in[5]
input[28] => wb_block_busOR:inst.in[5]
input[29] => wb_block_busAND:inst9.in[6]
input[29] => wb_block_busOR:inst.in[6]
input[30] => wb_block_busAND:inst9.in[7]
input[30] => wb_block_busOR:inst.in[7]
input[31] => BUSMUX:inst8.sel
input[31] => output[23].DATAIN
output[0] <= BUSMUX:inst8.result[0]
output[1] <= BUSMUX:inst8.result[1]
output[2] <= BUSMUX:inst8.result[2]
output[3] <= BUSMUX:inst8.result[3]
output[4] <= BUSMUX:inst8.result[4]
output[5] <= BUSMUX:inst8.result[5]
output[6] <= BUSMUX:inst8.result[6]
output[7] <= BUSMUX:inst8.result[7]
output[8] <= BUSMUX:inst8.result[8]
output[9] <= BUSMUX:inst8.result[9]
output[10] <= BUSMUX:inst8.result[10]
output[11] <= BUSMUX:inst8.result[11]
output[12] <= BUSMUX:inst8.result[12]
output[13] <= BUSMUX:inst8.result[13]
output[14] <= BUSMUX:inst8.result[14]
output[15] <= BUSMUX:inst8.result[15]
output[16] <= BUSMUX:inst8.result[16]
output[17] <= BUSMUX:inst8.result[17]
output[18] <= BUSMUX:inst8.result[18]
output[19] <= BUSMUX:inst8.result[19]
output[20] <= BUSMUX:inst8.result[20]
output[21] <= BUSMUX:inst8.result[21]
output[22] <= BUSMUX:inst8.result[22]
output[23] <= input[31].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busAND:inst9
out <= inst4[0].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst4[0].IN0
in[1] => inst4[1].IN0
in[2] => inst4[2].IN0
in[3] => inst4[3].IN0
in[4] => inst4[4].IN0
in[5] => inst4[5].IN0
in[6] => inst4[6].IN0
in[7] => inst4[7].IN0


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|wb_block_busOR:inst
out <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
in[0] => inst[0].IN1
in[1] => inst[1].IN1
in[2] => inst[2].IN1
in[3] => inst[3].IN1
in[4] => inst[4].IN1
in[5] => inst[5].IN1
in[6] => inst[6].IN1
in[7] => inst[7].IN1


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
dataa[16] => lpm_mux:$00000.data[0][16]
dataa[17] => lpm_mux:$00000.data[0][17]
dataa[18] => lpm_mux:$00000.data[0][18]
dataa[19] => lpm_mux:$00000.data[0][19]
dataa[20] => lpm_mux:$00000.data[0][20]
dataa[21] => lpm_mux:$00000.data[0][21]
dataa[22] => lpm_mux:$00000.data[0][22]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
datab[16] => lpm_mux:$00000.data[1][16]
datab[17] => lpm_mux:$00000.data[1][17]
datab[18] => lpm_mux:$00000.data[1][18]
datab[19] => lpm_mux:$00000.data[1][19]
datab[20] => lpm_mux:$00000.data[1][20]
datab[21] => lpm_mux:$00000.data[1][21]
datab[22] => lpm_mux:$00000.data[1][22]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]
result[16] <= lpm_mux:$00000.result[16]
result[17] <= lpm_mux:$00000.result[17]
result[18] <= lpm_mux:$00000.result[18]
result[19] <= lpm_mux:$00000.result[19]
result[20] <= lpm_mux:$00000.result[20]
result[21] <= lpm_mux:$00000.result[21]
result[22] <= lpm_mux:$00000.result[22]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_rsc:auto_generated.data[0]
data[0][1] => mux_rsc:auto_generated.data[1]
data[0][2] => mux_rsc:auto_generated.data[2]
data[0][3] => mux_rsc:auto_generated.data[3]
data[0][4] => mux_rsc:auto_generated.data[4]
data[0][5] => mux_rsc:auto_generated.data[5]
data[0][6] => mux_rsc:auto_generated.data[6]
data[0][7] => mux_rsc:auto_generated.data[7]
data[0][8] => mux_rsc:auto_generated.data[8]
data[0][9] => mux_rsc:auto_generated.data[9]
data[0][10] => mux_rsc:auto_generated.data[10]
data[0][11] => mux_rsc:auto_generated.data[11]
data[0][12] => mux_rsc:auto_generated.data[12]
data[0][13] => mux_rsc:auto_generated.data[13]
data[0][14] => mux_rsc:auto_generated.data[14]
data[0][15] => mux_rsc:auto_generated.data[15]
data[0][16] => mux_rsc:auto_generated.data[16]
data[0][17] => mux_rsc:auto_generated.data[17]
data[0][18] => mux_rsc:auto_generated.data[18]
data[0][19] => mux_rsc:auto_generated.data[19]
data[0][20] => mux_rsc:auto_generated.data[20]
data[0][21] => mux_rsc:auto_generated.data[21]
data[0][22] => mux_rsc:auto_generated.data[22]
data[1][0] => mux_rsc:auto_generated.data[23]
data[1][1] => mux_rsc:auto_generated.data[24]
data[1][2] => mux_rsc:auto_generated.data[25]
data[1][3] => mux_rsc:auto_generated.data[26]
data[1][4] => mux_rsc:auto_generated.data[27]
data[1][5] => mux_rsc:auto_generated.data[28]
data[1][6] => mux_rsc:auto_generated.data[29]
data[1][7] => mux_rsc:auto_generated.data[30]
data[1][8] => mux_rsc:auto_generated.data[31]
data[1][9] => mux_rsc:auto_generated.data[32]
data[1][10] => mux_rsc:auto_generated.data[33]
data[1][11] => mux_rsc:auto_generated.data[34]
data[1][12] => mux_rsc:auto_generated.data[35]
data[1][13] => mux_rsc:auto_generated.data[36]
data[1][14] => mux_rsc:auto_generated.data[37]
data[1][15] => mux_rsc:auto_generated.data[38]
data[1][16] => mux_rsc:auto_generated.data[39]
data[1][17] => mux_rsc:auto_generated.data[40]
data[1][18] => mux_rsc:auto_generated.data[41]
data[1][19] => mux_rsc:auto_generated.data[42]
data[1][20] => mux_rsc:auto_generated.data[43]
data[1][21] => mux_rsc:auto_generated.data[44]
data[1][22] => mux_rsc:auto_generated.data[45]
sel[0] => mux_rsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_rsc:auto_generated.result[0]
result[1] <= mux_rsc:auto_generated.result[1]
result[2] <= mux_rsc:auto_generated.result[2]
result[3] <= mux_rsc:auto_generated.result[3]
result[4] <= mux_rsc:auto_generated.result[4]
result[5] <= mux_rsc:auto_generated.result[5]
result[6] <= mux_rsc:auto_generated.result[6]
result[7] <= mux_rsc:auto_generated.result[7]
result[8] <= mux_rsc:auto_generated.result[8]
result[9] <= mux_rsc:auto_generated.result[9]
result[10] <= mux_rsc:auto_generated.result[10]
result[11] <= mux_rsc:auto_generated.result[11]
result[12] <= mux_rsc:auto_generated.result[12]
result[13] <= mux_rsc:auto_generated.result[13]
result[14] <= mux_rsc:auto_generated.result[14]
result[15] <= mux_rsc:auto_generated.result[15]
result[16] <= mux_rsc:auto_generated.result[16]
result[17] <= mux_rsc:auto_generated.result[17]
result[18] <= mux_rsc:auto_generated.result[18]
result[19] <= mux_rsc:auto_generated.result[19]
result[20] <= mux_rsc:auto_generated.result[20]
result[21] <= mux_rsc:auto_generated.result[21]
result[22] <= mux_rsc:auto_generated.result[22]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|wb_aComp_twoComplBitClipping:inst24|BUSMUX:inst8|lpm_mux:$00000|mux_rsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[0].IN1
data[24] => result_node[1].IN1
data[25] => result_node[2].IN1
data[26] => result_node[3].IN1
data[27] => result_node[4].IN1
data[28] => result_node[5].IN1
data[29] => result_node[6].IN1
data[30] => result_node[7].IN1
data[31] => result_node[8].IN1
data[32] => result_node[9].IN1
data[33] => result_node[10].IN1
data[34] => result_node[11].IN1
data[35] => result_node[12].IN1
data[36] => result_node[13].IN1
data[37] => result_node[14].IN1
data[38] => result_node[15].IN1
data[39] => result_node[16].IN1
data[40] => result_node[17].IN1
data[41] => result_node[18].IN1
data[42] => result_node[19].IN1
data[43] => result_node[20].IN1
data[44] => result_node[21].IN1
data[45] => result_node[22].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_outputselector:inst7|BUSMUX:inst|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|mul:inst1|mul_data_path:inst|lpm_dff0:inst4
aclr => lpm_ff:lpm_ff_component.aclr
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
data[16] => lpm_ff:lpm_ff_component.data[16]
data[17] => lpm_ff:lpm_ff_component.data[17]
data[18] => lpm_ff:lpm_ff_component.data[18]
data[19] => lpm_ff:lpm_ff_component.data[19]
data[20] => lpm_ff:lpm_ff_component.data[20]
data[21] => lpm_ff:lpm_ff_component.data[21]
data[22] => lpm_ff:lpm_ff_component.data[22]
data[23] => lpm_ff:lpm_ff_component.data[23]
data[24] => lpm_ff:lpm_ff_component.data[24]
data[25] => lpm_ff:lpm_ff_component.data[25]
data[26] => lpm_ff:lpm_ff_component.data[26]
data[27] => lpm_ff:lpm_ff_component.data[27]
data[28] => lpm_ff:lpm_ff_component.data[28]
data[29] => lpm_ff:lpm_ff_component.data[29]
data[30] => lpm_ff:lpm_ff_component.data[30]
data[31] => lpm_ff:lpm_ff_component.data[31]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]
q[16] <= lpm_ff:lpm_ff_component.q[16]
q[17] <= lpm_ff:lpm_ff_component.q[17]
q[18] <= lpm_ff:lpm_ff_component.q[18]
q[19] <= lpm_ff:lpm_ff_component.q[19]
q[20] <= lpm_ff:lpm_ff_component.q[20]
q[21] <= lpm_ff:lpm_ff_component.q[21]
q[22] <= lpm_ff:lpm_ff_component.q[22]
q[23] <= lpm_ff:lpm_ff_component.q[23]
q[24] <= lpm_ff:lpm_ff_component.q[24]
q[25] <= lpm_ff:lpm_ff_component.q[25]
q[26] <= lpm_ff:lpm_ff_component.q[26]
q[27] <= lpm_ff:lpm_ff_component.q[27]
q[28] <= lpm_ff:lpm_ff_component.q[28]
q[29] <= lpm_ff:lpm_ff_component.q[29]
q[30] <= lpm_ff:lpm_ff_component.q[30]
q[31] <= lpm_ff:lpm_ff_component.q[31]


|StudentDesign|mul:inst1|mul_data_path:inst|lpm_dff0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
data[16] => dffs[16].DATAIN
data[17] => dffs[17].DATAIN
data[18] => dffs[18].DATAIN
data[19] => dffs[19].DATAIN
data[20] => dffs[20].DATAIN
data[21] => dffs[21].DATAIN
data[22] => dffs[22].DATAIN
data[23] => dffs[23].DATAIN
data[24] => dffs[24].DATAIN
data[25] => dffs[25].DATAIN
data[26] => dffs[26].DATAIN
data[27] => dffs[27].DATAIN
data[28] => dffs[28].DATAIN
data[29] => dffs[29].DATAIN
data[30] => dffs[30].DATAIN
data[31] => dffs[31].DATAIN
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[31].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst|LPM_ADD_SUB:inst1
dataa[0] => add_sub_42e:auto_generated.dataa[0]
dataa[1] => add_sub_42e:auto_generated.dataa[1]
dataa[2] => add_sub_42e:auto_generated.dataa[2]
dataa[3] => add_sub_42e:auto_generated.dataa[3]
dataa[4] => add_sub_42e:auto_generated.dataa[4]
dataa[5] => add_sub_42e:auto_generated.dataa[5]
dataa[6] => add_sub_42e:auto_generated.dataa[6]
dataa[7] => add_sub_42e:auto_generated.dataa[7]
dataa[8] => add_sub_42e:auto_generated.dataa[8]
dataa[9] => add_sub_42e:auto_generated.dataa[9]
dataa[10] => add_sub_42e:auto_generated.dataa[10]
dataa[11] => add_sub_42e:auto_generated.dataa[11]
dataa[12] => add_sub_42e:auto_generated.dataa[12]
dataa[13] => add_sub_42e:auto_generated.dataa[13]
dataa[14] => add_sub_42e:auto_generated.dataa[14]
dataa[15] => add_sub_42e:auto_generated.dataa[15]
dataa[16] => add_sub_42e:auto_generated.dataa[16]
dataa[17] => add_sub_42e:auto_generated.dataa[17]
dataa[18] => add_sub_42e:auto_generated.dataa[18]
dataa[19] => add_sub_42e:auto_generated.dataa[19]
dataa[20] => add_sub_42e:auto_generated.dataa[20]
dataa[21] => add_sub_42e:auto_generated.dataa[21]
dataa[22] => add_sub_42e:auto_generated.dataa[22]
dataa[23] => add_sub_42e:auto_generated.dataa[23]
dataa[24] => add_sub_42e:auto_generated.dataa[24]
dataa[25] => add_sub_42e:auto_generated.dataa[25]
dataa[26] => add_sub_42e:auto_generated.dataa[26]
dataa[27] => add_sub_42e:auto_generated.dataa[27]
dataa[28] => add_sub_42e:auto_generated.dataa[28]
dataa[29] => add_sub_42e:auto_generated.dataa[29]
dataa[30] => add_sub_42e:auto_generated.dataa[30]
dataa[31] => add_sub_42e:auto_generated.dataa[31]
datab[0] => add_sub_42e:auto_generated.datab[0]
datab[1] => add_sub_42e:auto_generated.datab[1]
datab[2] => add_sub_42e:auto_generated.datab[2]
datab[3] => add_sub_42e:auto_generated.datab[3]
datab[4] => add_sub_42e:auto_generated.datab[4]
datab[5] => add_sub_42e:auto_generated.datab[5]
datab[6] => add_sub_42e:auto_generated.datab[6]
datab[7] => add_sub_42e:auto_generated.datab[7]
datab[8] => add_sub_42e:auto_generated.datab[8]
datab[9] => add_sub_42e:auto_generated.datab[9]
datab[10] => add_sub_42e:auto_generated.datab[10]
datab[11] => add_sub_42e:auto_generated.datab[11]
datab[12] => add_sub_42e:auto_generated.datab[12]
datab[13] => add_sub_42e:auto_generated.datab[13]
datab[14] => add_sub_42e:auto_generated.datab[14]
datab[15] => add_sub_42e:auto_generated.datab[15]
datab[16] => add_sub_42e:auto_generated.datab[16]
datab[17] => add_sub_42e:auto_generated.datab[17]
datab[18] => add_sub_42e:auto_generated.datab[18]
datab[19] => add_sub_42e:auto_generated.datab[19]
datab[20] => add_sub_42e:auto_generated.datab[20]
datab[21] => add_sub_42e:auto_generated.datab[21]
datab[22] => add_sub_42e:auto_generated.datab[22]
datab[23] => add_sub_42e:auto_generated.datab[23]
datab[24] => add_sub_42e:auto_generated.datab[24]
datab[25] => add_sub_42e:auto_generated.datab[25]
datab[26] => add_sub_42e:auto_generated.datab[26]
datab[27] => add_sub_42e:auto_generated.datab[27]
datab[28] => add_sub_42e:auto_generated.datab[28]
datab[29] => add_sub_42e:auto_generated.datab[29]
datab[30] => add_sub_42e:auto_generated.datab[30]
datab[31] => add_sub_42e:auto_generated.datab[31]
cin => add_sub_42e:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_42e:auto_generated.result[0]
result[1] <= add_sub_42e:auto_generated.result[1]
result[2] <= add_sub_42e:auto_generated.result[2]
result[3] <= add_sub_42e:auto_generated.result[3]
result[4] <= add_sub_42e:auto_generated.result[4]
result[5] <= add_sub_42e:auto_generated.result[5]
result[6] <= add_sub_42e:auto_generated.result[6]
result[7] <= add_sub_42e:auto_generated.result[7]
result[8] <= add_sub_42e:auto_generated.result[8]
result[9] <= add_sub_42e:auto_generated.result[9]
result[10] <= add_sub_42e:auto_generated.result[10]
result[11] <= add_sub_42e:auto_generated.result[11]
result[12] <= add_sub_42e:auto_generated.result[12]
result[13] <= add_sub_42e:auto_generated.result[13]
result[14] <= add_sub_42e:auto_generated.result[14]
result[15] <= add_sub_42e:auto_generated.result[15]
result[16] <= add_sub_42e:auto_generated.result[16]
result[17] <= add_sub_42e:auto_generated.result[17]
result[18] <= add_sub_42e:auto_generated.result[18]
result[19] <= add_sub_42e:auto_generated.result[19]
result[20] <= add_sub_42e:auto_generated.result[20]
result[21] <= add_sub_42e:auto_generated.result[21]
result[22] <= add_sub_42e:auto_generated.result[22]
result[23] <= add_sub_42e:auto_generated.result[23]
result[24] <= add_sub_42e:auto_generated.result[24]
result[25] <= add_sub_42e:auto_generated.result[25]
result[26] <= add_sub_42e:auto_generated.result[26]
result[27] <= add_sub_42e:auto_generated.result[27]
result[28] <= add_sub_42e:auto_generated.result[28]
result[29] <= add_sub_42e:auto_generated.result[29]
result[30] <= add_sub_42e:auto_generated.result[30]
result[31] <= add_sub_42e:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|StudentDesign|mul:inst1|mul_data_path:inst|LPM_ADD_SUB:inst1|add_sub_42e:auto_generated
cin => op_1.IN64
cin => op_1.IN65
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst
OUTDATA[0] <= lpm_shiftreg1:inst1.q[0]
OUTDATA[1] <= lpm_shiftreg1:inst1.q[1]
OUTDATA[2] <= lpm_shiftreg1:inst1.q[2]
OUTDATA[3] <= lpm_shiftreg1:inst1.q[3]
OUTDATA[4] <= lpm_shiftreg1:inst1.q[4]
OUTDATA[5] <= lpm_shiftreg1:inst1.q[5]
OUTDATA[6] <= lpm_shiftreg1:inst1.q[6]
OUTDATA[7] <= lpm_shiftreg1:inst1.q[7]
OUTDATA[8] <= lpm_shiftreg1:inst1.q[8]
OUTDATA[9] <= lpm_shiftreg1:inst1.q[9]
OUTDATA[10] <= lpm_shiftreg1:inst1.q[10]
OUTDATA[11] <= lpm_shiftreg1:inst1.q[11]
OUTDATA[12] <= lpm_shiftreg1:inst1.q[12]
OUTDATA[13] <= lpm_shiftreg1:inst1.q[13]
OUTDATA[14] <= lpm_shiftreg1:inst1.q[14]
OUTDATA[15] <= lpm_shiftreg1:inst1.q[15]
OUTDATA[16] <= lpm_shiftreg1:inst.q[0]
OUTDATA[17] <= lpm_shiftreg1:inst.q[1]
OUTDATA[18] <= lpm_shiftreg1:inst.q[2]
OUTDATA[19] <= lpm_shiftreg1:inst.q[3]
OUTDATA[20] <= lpm_shiftreg1:inst.q[4]
OUTDATA[21] <= lpm_shiftreg1:inst.q[5]
OUTDATA[22] <= lpm_shiftreg1:inst.q[6]
OUTDATA[23] <= lpm_shiftreg1:inst.q[7]
OUTDATA[24] <= lpm_shiftreg1:inst.q[8]
OUTDATA[25] <= lpm_shiftreg1:inst.q[9]
OUTDATA[26] <= lpm_shiftreg1:inst.q[10]
OUTDATA[27] <= lpm_shiftreg1:inst.q[11]
OUTDATA[28] <= lpm_shiftreg1:inst.q[12]
OUTDATA[29] <= lpm_shiftreg1:inst.q[13]
OUTDATA[30] <= lpm_shiftreg1:inst.q[14]
OUTDATA[31] <= lpm_shiftreg1:inst.q[15]
LOAD => lpm_shiftreg1:inst1.load
LOAD => inst4.IN0
LOAD => lpm_shiftreg1:inst.load
CLK => lpm_shiftreg1:inst1.clock
CLK => lpm_shiftreg1:inst.clock
LSL => inst4.IN1
RESET_N => inst3.IN0
INDATA[0] => lpm_shiftreg1:inst1.data[0]
INDATA[1] => lpm_shiftreg1:inst1.data[1]
INDATA[2] => lpm_shiftreg1:inst1.data[2]
INDATA[3] => lpm_shiftreg1:inst1.data[3]
INDATA[4] => lpm_shiftreg1:inst1.data[4]
INDATA[5] => lpm_shiftreg1:inst1.data[5]
INDATA[6] => lpm_shiftreg1:inst1.data[6]
INDATA[7] => lpm_shiftreg1:inst1.data[7]
INDATA[8] => lpm_shiftreg1:inst1.data[8]
INDATA[9] => lpm_shiftreg1:inst1.data[9]
INDATA[10] => lpm_shiftreg1:inst1.data[10]
INDATA[11] => lpm_shiftreg1:inst1.data[11]
INDATA[12] => lpm_shiftreg1:inst1.data[12]
INDATA[13] => lpm_shiftreg1:inst1.data[13]
INDATA[14] => lpm_shiftreg1:inst1.data[14]
INDATA[15] => lpm_shiftreg1:inst1.data[15]
INDATA[15] => wb_mul_extend16:inst5.INDATA


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst1|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst
aclr => lpm_shiftreg:lpm_shiftreg_component.aclr
clock => lpm_shiftreg:lpm_shiftreg_component.clock
data[0] => lpm_shiftreg:lpm_shiftreg_component.data[0]
data[1] => lpm_shiftreg:lpm_shiftreg_component.data[1]
data[2] => lpm_shiftreg:lpm_shiftreg_component.data[2]
data[3] => lpm_shiftreg:lpm_shiftreg_component.data[3]
data[4] => lpm_shiftreg:lpm_shiftreg_component.data[4]
data[5] => lpm_shiftreg:lpm_shiftreg_component.data[5]
data[6] => lpm_shiftreg:lpm_shiftreg_component.data[6]
data[7] => lpm_shiftreg:lpm_shiftreg_component.data[7]
data[8] => lpm_shiftreg:lpm_shiftreg_component.data[8]
data[9] => lpm_shiftreg:lpm_shiftreg_component.data[9]
data[10] => lpm_shiftreg:lpm_shiftreg_component.data[10]
data[11] => lpm_shiftreg:lpm_shiftreg_component.data[11]
data[12] => lpm_shiftreg:lpm_shiftreg_component.data[12]
data[13] => lpm_shiftreg:lpm_shiftreg_component.data[13]
data[14] => lpm_shiftreg:lpm_shiftreg_component.data[14]
data[15] => lpm_shiftreg:lpm_shiftreg_component.data[15]
enable => lpm_shiftreg:lpm_shiftreg_component.enable
load => lpm_shiftreg:lpm_shiftreg_component.load
shiftin => lpm_shiftreg:lpm_shiftreg_component.shiftin
q[0] <= lpm_shiftreg:lpm_shiftreg_component.q[0]
q[1] <= lpm_shiftreg:lpm_shiftreg_component.q[1]
q[2] <= lpm_shiftreg:lpm_shiftreg_component.q[2]
q[3] <= lpm_shiftreg:lpm_shiftreg_component.q[3]
q[4] <= lpm_shiftreg:lpm_shiftreg_component.q[4]
q[5] <= lpm_shiftreg:lpm_shiftreg_component.q[5]
q[6] <= lpm_shiftreg:lpm_shiftreg_component.q[6]
q[7] <= lpm_shiftreg:lpm_shiftreg_component.q[7]
q[8] <= lpm_shiftreg:lpm_shiftreg_component.q[8]
q[9] <= lpm_shiftreg:lpm_shiftreg_component.q[9]
q[10] <= lpm_shiftreg:lpm_shiftreg_component.q[10]
q[11] <= lpm_shiftreg:lpm_shiftreg_component.q[11]
q[12] <= lpm_shiftreg:lpm_shiftreg_component.q[12]
q[13] <= lpm_shiftreg:lpm_shiftreg_component.q[13]
q[14] <= lpm_shiftreg:lpm_shiftreg_component.q[14]
q[15] <= lpm_shiftreg:lpm_shiftreg_component.q[15]


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|lpm_shiftreg1:inst|lpm_shiftreg:lpm_shiftreg_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[15].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|mul:inst1|mul_data_path:inst|wb_mul_shiftreg32left:inst|wb_mul_extend16:inst5
OUTDATA[0] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[1] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[2] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[3] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[4] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[5] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[6] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[7] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[8] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[9] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[10] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[11] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[12] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[13] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[14] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
OUTDATA[15] <= INDATA.DB_MAX_OUTPUT_PORT_TYPE
INDATA => OUTDATA[15].DATAIN
INDATA => OUTDATA[14].DATAIN
INDATA => OUTDATA[13].DATAIN
INDATA => OUTDATA[12].DATAIN
INDATA => OUTDATA[11].DATAIN
INDATA => OUTDATA[10].DATAIN
INDATA => OUTDATA[9].DATAIN
INDATA => OUTDATA[8].DATAIN
INDATA => OUTDATA[6].DATAIN
INDATA => OUTDATA[5].DATAIN
INDATA => OUTDATA[4].DATAIN
INDATA => OUTDATA[3].DATAIN
INDATA => OUTDATA[2].DATAIN
INDATA => OUTDATA[1].DATAIN
INDATA => OUTDATA[0].DATAIN
INDATA => OUTDATA[7].DATAIN


|StudentDesign|fact:inst5
DVO <= wb_filt_bypassMux:inst4.selectedDVO
ENFACT => wb_filt_bypassMux:inst4.sel
DVI => wb_filt_bypassMux:inst4.DVI
DVI => edgeDetector:inst.DVI
RESET_N => wb_aComp_factorFinder:inst6.RESET_N
RESET_N => wb_aComp_envShape:inst8.RESET_N
RESET_N => edgeDetector:inst.RESET_N
RESET_N => factSTM:inst1.RESET_N
CLK => wb_aComp_factorFinder:inst6.CLK
CLK => wb_aComp_envShape:inst8.CLK
CLK => edgeDetector:inst.CLK
CLK => factSTM:inst1.CLK
DI[0] => wb_aComp_envShape:inst8.DI[0]
DI[0] => wb_filt_bypassMux:inst4.DI[0]
DI[1] => wb_aComp_envShape:inst8.DI[1]
DI[1] => wb_filt_bypassMux:inst4.DI[1]
DI[2] => wb_aComp_envShape:inst8.DI[2]
DI[2] => wb_filt_bypassMux:inst4.DI[2]
DI[3] => wb_aComp_envShape:inst8.DI[3]
DI[3] => wb_filt_bypassMux:inst4.DI[3]
DI[4] => wb_aComp_envShape:inst8.DI[4]
DI[4] => wb_filt_bypassMux:inst4.DI[4]
DI[5] => wb_aComp_envShape:inst8.DI[5]
DI[5] => wb_filt_bypassMux:inst4.DI[5]
DI[6] => wb_aComp_envShape:inst8.DI[6]
DI[6] => wb_filt_bypassMux:inst4.DI[6]
DI[7] => wb_aComp_envShape:inst8.DI[7]
DI[7] => wb_filt_bypassMux:inst4.DI[7]
DI[8] => wb_aComp_envShape:inst8.DI[8]
DI[8] => wb_filt_bypassMux:inst4.DI[8]
DI[9] => wb_aComp_envShape:inst8.DI[9]
DI[9] => wb_filt_bypassMux:inst4.DI[9]
DI[10] => wb_aComp_envShape:inst8.DI[10]
DI[10] => wb_filt_bypassMux:inst4.DI[10]
DI[11] => wb_aComp_envShape:inst8.DI[11]
DI[11] => wb_filt_bypassMux:inst4.DI[11]
DI[12] => wb_aComp_envShape:inst8.DI[12]
DI[12] => wb_filt_bypassMux:inst4.DI[12]
DI[13] => wb_aComp_envShape:inst8.DI[13]
DI[13] => wb_filt_bypassMux:inst4.DI[13]
DI[14] => wb_aComp_envShape:inst8.DI[14]
DI[14] => wb_filt_bypassMux:inst4.DI[14]
DI[15] => wb_aComp_envShape:inst8.DI[15]
DI[15] => wb_filt_bypassMux:inst4.DI[15]
reductionSpeed[0] => wb_aComp_envShape:inst8.reducationSpeed[0]
reductionSpeed[1] => wb_aComp_envShape:inst8.reducationSpeed[1]
reductionSpeed[2] => wb_aComp_envShape:inst8.reducationSpeed[2]
reductionSpeed[3] => wb_aComp_envShape:inst8.reducationSpeed[3]
factor[0] <= wb_filt_bypassMux:inst4.selectedDataOut[0]
factor[1] <= wb_filt_bypassMux:inst4.selectedDataOut[1]
factor[2] <= wb_filt_bypassMux:inst4.selectedDataOut[2]
factor[3] <= wb_filt_bypassMux:inst4.selectedDataOut[3]
factor[4] <= wb_filt_bypassMux:inst4.selectedDataOut[4]
factor[5] <= wb_filt_bypassMux:inst4.selectedDataOut[5]
factor[6] <= wb_filt_bypassMux:inst4.selectedDataOut[6]
factor[7] <= wb_filt_bypassMux:inst4.selectedDataOut[7]
factor[8] <= wb_filt_bypassMux:inst4.selectedDataOut[8]
factor[9] <= wb_filt_bypassMux:inst4.selectedDataOut[9]
factor[10] <= wb_filt_bypassMux:inst4.selectedDataOut[10]
factor[11] <= wb_filt_bypassMux:inst4.selectedDataOut[11]
factor[12] <= wb_filt_bypassMux:inst4.selectedDataOut[12]
factor[13] <= wb_filt_bypassMux:inst4.selectedDataOut[13]
factor[14] <= wb_filt_bypassMux:inst4.selectedDataOut[14]
factor[15] <= wb_filt_bypassMux:inst4.selectedDataOut[15]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4
selectedDVO <= BUSMUX:inst10.result[0]
sel => BUSMUX:inst10.sel
sel => BUSMUX:inst9.sel
DVI => BUSMUX:inst10.dataa[0]
DVOfound => BUSMUX:inst10.datab[0]
selectedDataOut[0] <= BUSMUX:inst9.result[0]
selectedDataOut[1] <= BUSMUX:inst9.result[1]
selectedDataOut[2] <= BUSMUX:inst9.result[2]
selectedDataOut[3] <= BUSMUX:inst9.result[3]
selectedDataOut[4] <= BUSMUX:inst9.result[4]
selectedDataOut[5] <= BUSMUX:inst9.result[5]
selectedDataOut[6] <= BUSMUX:inst9.result[6]
selectedDataOut[7] <= BUSMUX:inst9.result[7]
selectedDataOut[8] <= BUSMUX:inst9.result[8]
selectedDataOut[9] <= BUSMUX:inst9.result[9]
selectedDataOut[10] <= BUSMUX:inst9.result[10]
selectedDataOut[11] <= BUSMUX:inst9.result[11]
selectedDataOut[12] <= BUSMUX:inst9.result[12]
selectedDataOut[13] <= BUSMUX:inst9.result[13]
selectedDataOut[14] <= BUSMUX:inst9.result[14]
selectedDataOut[15] <= BUSMUX:inst9.result[15]
DI[0] => BUSMUX:inst9.dataa[0]
DI[1] => BUSMUX:inst9.dataa[1]
DI[2] => BUSMUX:inst9.dataa[2]
DI[3] => BUSMUX:inst9.dataa[3]
DI[4] => BUSMUX:inst9.dataa[4]
DI[5] => BUSMUX:inst9.dataa[5]
DI[6] => BUSMUX:inst9.dataa[6]
DI[7] => BUSMUX:inst9.dataa[7]
DI[8] => BUSMUX:inst9.dataa[8]
DI[9] => BUSMUX:inst9.dataa[9]
DI[10] => BUSMUX:inst9.dataa[10]
DI[11] => BUSMUX:inst9.dataa[11]
DI[12] => BUSMUX:inst9.dataa[12]
DI[13] => BUSMUX:inst9.dataa[13]
DI[14] => BUSMUX:inst9.dataa[14]
DI[15] => BUSMUX:inst9.dataa[15]
factorFound[0] => BUSMUX:inst9.datab[0]
factorFound[1] => BUSMUX:inst9.datab[1]
factorFound[2] => BUSMUX:inst9.datab[2]
factorFound[3] => BUSMUX:inst9.datab[3]
factorFound[4] => BUSMUX:inst9.datab[4]
factorFound[5] => BUSMUX:inst9.datab[5]
factorFound[6] => BUSMUX:inst9.datab[6]
factorFound[7] => BUSMUX:inst9.datab[7]
factorFound[8] => BUSMUX:inst9.datab[8]
factorFound[9] => BUSMUX:inst9.datab[9]
factorFound[10] => BUSMUX:inst9.datab[10]
factorFound[11] => BUSMUX:inst9.datab[11]
factorFound[12] => BUSMUX:inst9.datab[12]
factorFound[13] => BUSMUX:inst9.datab[13]
factorFound[14] => BUSMUX:inst9.datab[14]
factorFound[15] => BUSMUX:inst9.datab[15]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst10|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_tsc:auto_generated.data[0]
data[0][1] => mux_tsc:auto_generated.data[1]
data[0][2] => mux_tsc:auto_generated.data[2]
data[0][3] => mux_tsc:auto_generated.data[3]
data[0][4] => mux_tsc:auto_generated.data[4]
data[0][5] => mux_tsc:auto_generated.data[5]
data[0][6] => mux_tsc:auto_generated.data[6]
data[0][7] => mux_tsc:auto_generated.data[7]
data[0][8] => mux_tsc:auto_generated.data[8]
data[0][9] => mux_tsc:auto_generated.data[9]
data[0][10] => mux_tsc:auto_generated.data[10]
data[0][11] => mux_tsc:auto_generated.data[11]
data[0][12] => mux_tsc:auto_generated.data[12]
data[0][13] => mux_tsc:auto_generated.data[13]
data[0][14] => mux_tsc:auto_generated.data[14]
data[0][15] => mux_tsc:auto_generated.data[15]
data[1][0] => mux_tsc:auto_generated.data[16]
data[1][1] => mux_tsc:auto_generated.data[17]
data[1][2] => mux_tsc:auto_generated.data[18]
data[1][3] => mux_tsc:auto_generated.data[19]
data[1][4] => mux_tsc:auto_generated.data[20]
data[1][5] => mux_tsc:auto_generated.data[21]
data[1][6] => mux_tsc:auto_generated.data[22]
data[1][7] => mux_tsc:auto_generated.data[23]
data[1][8] => mux_tsc:auto_generated.data[24]
data[1][9] => mux_tsc:auto_generated.data[25]
data[1][10] => mux_tsc:auto_generated.data[26]
data[1][11] => mux_tsc:auto_generated.data[27]
data[1][12] => mux_tsc:auto_generated.data[28]
data[1][13] => mux_tsc:auto_generated.data[29]
data[1][14] => mux_tsc:auto_generated.data[30]
data[1][15] => mux_tsc:auto_generated.data[31]
sel[0] => mux_tsc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_tsc:auto_generated.result[0]
result[1] <= mux_tsc:auto_generated.result[1]
result[2] <= mux_tsc:auto_generated.result[2]
result[3] <= mux_tsc:auto_generated.result[3]
result[4] <= mux_tsc:auto_generated.result[4]
result[5] <= mux_tsc:auto_generated.result[5]
result[6] <= mux_tsc:auto_generated.result[6]
result[7] <= mux_tsc:auto_generated.result[7]
result[8] <= mux_tsc:auto_generated.result[8]
result[9] <= mux_tsc:auto_generated.result[9]
result[10] <= mux_tsc:auto_generated.result[10]
result[11] <= mux_tsc:auto_generated.result[11]
result[12] <= mux_tsc:auto_generated.result[12]
result[13] <= mux_tsc:auto_generated.result[13]
result[14] <= mux_tsc:auto_generated.result[14]
result[15] <= mux_tsc:auto_generated.result[15]


|StudentDesign|fact:inst5|wb_filt_bypassMux:inst4|BUSMUX:inst9|lpm_mux:$00000|mux_tsc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|StudentDesign|fact:inst5|factSTM:inst1
DVO <= inst14.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst1.ACLR
RESET_N => inst.ACLR
CLK => inst1.CLK
CLK => inst.CLK
DVIedge => inst10.IN1
DVIedge => inst2.IN0
DVIedge => inst11.IN2
findFinished => inst3.IN0
findFinished => inst13.IN2
startFinder <= inst.DB_MAX_OUTPUT_PORT_TYPE
storeEnvelope <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6
finished <= inst15.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst15.ACLR
RESET_N => inst11.ACLR
RESET_N => inst19.ACLR
RESET_N => inst8.IN0
RESET_N => inst16.ACLR
RESET_N => inst3[15].ACLR
RESET_N => inst3[14].ACLR
RESET_N => inst3[13].ACLR
RESET_N => inst3[12].ACLR
RESET_N => inst3[11].ACLR
RESET_N => inst3[10].ACLR
RESET_N => inst3[9].ACLR
RESET_N => inst3[8].ACLR
RESET_N => inst3[7].ACLR
RESET_N => inst3[6].ACLR
RESET_N => inst3[5].ACLR
RESET_N => inst3[4].ACLR
RESET_N => inst3[3].ACLR
RESET_N => inst3[2].ACLR
RESET_N => inst3[1].ACLR
RESET_N => inst3[0].ACLR
RESET_N => wb_aComp_binSearchReg:inst2.async_nreset
CLK => inst15.CLK
CLK => inst11.CLK
CLK => wb_aComp_factCount:inst7.clock
CLK => inst19.CLK
CLK => inst16.CLK
CLK => wb_aComp_binSearchReg:inst2.clk
CLK => inst3[15].CLK
CLK => inst3[14].CLK
CLK => inst3[13].CLK
CLK => inst3[12].CLK
CLK => inst3[11].CLK
CLK => inst3[10].CLK
CLK => inst3[9].CLK
CLK => inst3[8].CLK
CLK => inst3[7].CLK
CLK => inst3[6].CLK
CLK => inst3[5].CLK
CLK => inst3[4].CLK
CLK => inst3[3].CLK
CLK => inst3[2].CLK
CLK => inst3[1].CLK
CLK => inst3[0].CLK
start => inst19.IN1
start => inst22.IN0
factor[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
factor[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
factor[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
factor[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
factor[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
factor[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
factor[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
factor[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
factor[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
factor[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
factor[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
factor[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
factor[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
factor[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
factor[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
factor[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
envelope[0] => wb_aComp_factorMult:inst.datab[0]
envelope[1] => wb_aComp_factorMult:inst.datab[1]
envelope[2] => wb_aComp_factorMult:inst.datab[2]
envelope[3] => wb_aComp_factorMult:inst.datab[3]
envelope[4] => wb_aComp_factorMult:inst.datab[4]
envelope[5] => wb_aComp_factorMult:inst.datab[5]
envelope[6] => wb_aComp_factorMult:inst.datab[6]
envelope[7] => wb_aComp_factorMult:inst.datab[7]
envelope[8] => wb_aComp_factorMult:inst.datab[8]
envelope[9] => wb_aComp_factorMult:inst.datab[9]
envelope[10] => wb_aComp_factorMult:inst.datab[10]
envelope[11] => wb_aComp_factorMult:inst.datab[11]
envelope[12] => wb_aComp_factorMult:inst.datab[12]
envelope[13] => wb_aComp_factorMult:inst.datab[13]
envelope[14] => wb_aComp_factorMult:inst.datab[14]
envelope[15] => wb_aComp_factorMult:inst.datab[15]


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7
aclr => lpm_counter:lpm_counter_component.aclr
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
sset => lpm_counter:lpm_counter_component.sset
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component
clock => cntr_lhj:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_lhj:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_lhj:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => cntr_lhj:auto_generated.sset
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_lhj:auto_generated.q[0]
q[1] <= cntr_lhj:auto_generated.q[1]
q[2] <= cntr_lhj:auto_generated.q[2]
q[3] <= cntr_lhj:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCount:inst7|lpm_counter:lpm_counter_component|cntr_lhj:auto_generated
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN1
sset => _.IN1


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2
output[0] <= inst1[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= inst1[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= inst1[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= inst1[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= inst1[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= inst1[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= inst1[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= inst1[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= inst1[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= inst1[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= inst1[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= inst1[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= inst1[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= inst1[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= inst1[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= inst1[15].DB_MAX_OUTPUT_PORT_TYPE
result_TEST => wb_block_decoder:inst2.en
testBit[0] => wb_block_decoder:inst2.A[0]
testBit[1] => wb_block_decoder:inst2.A[1]
testBit[2] => wb_block_decoder:inst2.A[2]
testBit[3] => wb_block_decoder:inst2.A[3]
async_nreset => inst[15].ACLR
async_nreset => inst[14].ACLR
async_nreset => inst[13].ACLR
async_nreset => inst[12].ACLR
async_nreset => inst[11].ACLR
async_nreset => inst[10].ACLR
async_nreset => inst[9].ACLR
async_nreset => inst[8].ACLR
async_nreset => inst[7].ACLR
async_nreset => inst[6].ACLR
async_nreset => inst[5].ACLR
async_nreset => inst[4].ACLR
async_nreset => inst[3].ACLR
async_nreset => inst[2].ACLR
async_nreset => inst[1].ACLR
async_nreset => inst[0].ACLR
data => inst10.IN0
sync_reset => inst11.IN0
sync_reset => inst7[15].IN1
sync_reset => inst7[14].IN1
sync_reset => inst7[13].IN1
sync_reset => inst7[12].IN1
sync_reset => inst7[11].IN1
sync_reset => inst7[10].IN1
sync_reset => inst7[9].IN1
sync_reset => inst7[8].IN1
sync_reset => inst7[7].IN1
sync_reset => inst7[6].IN1
sync_reset => inst7[5].IN1
sync_reset => inst7[4].IN1
sync_reset => inst7[3].IN1
sync_reset => inst7[2].IN1
sync_reset => inst7[1].IN1
sync_reset => inst7[0].IN1
clk => inst[15].CLK
clk => inst[14].CLK
clk => inst[13].CLK
clk => inst[12].CLK
clk => inst[11].CLK
clk => inst[10].CLK
clk => inst[9].CLK
clk => inst[8].CLK
clk => inst[7].CLK
clk => inst[6].CLK
clk => inst[5].CLK
clk => inst[4].CLK
clk => inst[3].CLK
clk => inst[2].CLK
clk => inst[1].CLK
clk => inst[0].CLK


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_binSearchReg:inst2|wb_block_decoder:inst2
A[0] => Equal0.IN4
A[0] => Equal1.IN5
A[0] => Equal2.IN3
A[0] => Equal3.IN5
A[0] => Equal4.IN3
A[0] => Equal5.IN5
A[0] => Equal6.IN2
A[0] => Equal7.IN5
A[0] => Equal8.IN3
A[0] => Equal9.IN5
A[0] => Equal10.IN2
A[0] => Equal11.IN5
A[0] => Equal12.IN2
A[0] => Equal13.IN5
A[0] => Equal14.IN1
A[0] => Equal15.IN5
A[1] => Equal0.IN3
A[1] => Equal1.IN3
A[1] => Equal2.IN5
A[1] => Equal3.IN4
A[1] => Equal4.IN2
A[1] => Equal5.IN2
A[1] => Equal6.IN5
A[1] => Equal7.IN4
A[1] => Equal8.IN2
A[1] => Equal9.IN2
A[1] => Equal10.IN5
A[1] => Equal11.IN4
A[1] => Equal12.IN1
A[1] => Equal13.IN1
A[1] => Equal14.IN5
A[1] => Equal15.IN4
A[2] => Equal0.IN2
A[2] => Equal1.IN2
A[2] => Equal2.IN2
A[2] => Equal3.IN2
A[2] => Equal4.IN5
A[2] => Equal5.IN4
A[2] => Equal6.IN4
A[2] => Equal7.IN3
A[2] => Equal8.IN1
A[2] => Equal9.IN1
A[2] => Equal10.IN1
A[2] => Equal11.IN1
A[2] => Equal12.IN5
A[2] => Equal13.IN4
A[2] => Equal14.IN4
A[2] => Equal15.IN3
A[3] => Equal0.IN1
A[3] => Equal1.IN1
A[3] => Equal2.IN1
A[3] => Equal3.IN1
A[3] => Equal4.IN1
A[3] => Equal5.IN1
A[3] => Equal6.IN1
A[3] => Equal7.IN1
A[3] => Equal8.IN5
A[3] => Equal9.IN4
A[3] => Equal10.IN4
A[3] => Equal11.IN3
A[3] => Equal12.IN4
A[3] => Equal13.IN3
A[3] => Equal14.IN3
A[3] => Equal15.IN2
Y[0] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= temp.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT
en => temp.OUTPUTSELECT


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
dataa[16] => lpm_compare:lpm_compare_component.dataa[16]
dataa[17] => lpm_compare:lpm_compare_component.dataa[17]
dataa[18] => lpm_compare:lpm_compare_component.dataa[18]
dataa[19] => lpm_compare:lpm_compare_component.dataa[19]
dataa[20] => lpm_compare:lpm_compare_component.dataa[20]
dataa[21] => lpm_compare:lpm_compare_component.dataa[21]
dataa[22] => lpm_compare:lpm_compare_component.dataa[22]
dataa[23] => lpm_compare:lpm_compare_component.dataa[23]
dataa[24] => lpm_compare:lpm_compare_component.dataa[24]
dataa[25] => lpm_compare:lpm_compare_component.dataa[25]
dataa[26] => lpm_compare:lpm_compare_component.dataa[26]
dataa[27] => lpm_compare:lpm_compare_component.dataa[27]
dataa[28] => lpm_compare:lpm_compare_component.dataa[28]
dataa[29] => lpm_compare:lpm_compare_component.dataa[29]
dataa[30] => lpm_compare:lpm_compare_component.dataa[30]
dataa[31] => lpm_compare:lpm_compare_component.dataa[31]
AleB <= lpm_compare:lpm_compare_component.AleB


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component
dataa[0] => cmpr_vgj:auto_generated.dataa[0]
dataa[1] => cmpr_vgj:auto_generated.dataa[1]
dataa[2] => cmpr_vgj:auto_generated.dataa[2]
dataa[3] => cmpr_vgj:auto_generated.dataa[3]
dataa[4] => cmpr_vgj:auto_generated.dataa[4]
dataa[5] => cmpr_vgj:auto_generated.dataa[5]
dataa[6] => cmpr_vgj:auto_generated.dataa[6]
dataa[7] => cmpr_vgj:auto_generated.dataa[7]
dataa[8] => cmpr_vgj:auto_generated.dataa[8]
dataa[9] => cmpr_vgj:auto_generated.dataa[9]
dataa[10] => cmpr_vgj:auto_generated.dataa[10]
dataa[11] => cmpr_vgj:auto_generated.dataa[11]
dataa[12] => cmpr_vgj:auto_generated.dataa[12]
dataa[13] => cmpr_vgj:auto_generated.dataa[13]
dataa[14] => cmpr_vgj:auto_generated.dataa[14]
dataa[15] => cmpr_vgj:auto_generated.dataa[15]
dataa[16] => cmpr_vgj:auto_generated.dataa[16]
dataa[17] => cmpr_vgj:auto_generated.dataa[17]
dataa[18] => cmpr_vgj:auto_generated.dataa[18]
dataa[19] => cmpr_vgj:auto_generated.dataa[19]
dataa[20] => cmpr_vgj:auto_generated.dataa[20]
dataa[21] => cmpr_vgj:auto_generated.dataa[21]
dataa[22] => cmpr_vgj:auto_generated.dataa[22]
dataa[23] => cmpr_vgj:auto_generated.dataa[23]
dataa[24] => cmpr_vgj:auto_generated.dataa[24]
dataa[25] => cmpr_vgj:auto_generated.dataa[25]
dataa[26] => cmpr_vgj:auto_generated.dataa[26]
dataa[27] => cmpr_vgj:auto_generated.dataa[27]
dataa[28] => cmpr_vgj:auto_generated.dataa[28]
dataa[29] => cmpr_vgj:auto_generated.dataa[29]
dataa[30] => cmpr_vgj:auto_generated.dataa[30]
dataa[31] => cmpr_vgj:auto_generated.dataa[31]
datab[0] => cmpr_vgj:auto_generated.datab[0]
datab[1] => cmpr_vgj:auto_generated.datab[1]
datab[2] => cmpr_vgj:auto_generated.datab[2]
datab[3] => cmpr_vgj:auto_generated.datab[3]
datab[4] => cmpr_vgj:auto_generated.datab[4]
datab[5] => cmpr_vgj:auto_generated.datab[5]
datab[6] => cmpr_vgj:auto_generated.datab[6]
datab[7] => cmpr_vgj:auto_generated.datab[7]
datab[8] => cmpr_vgj:auto_generated.datab[8]
datab[9] => cmpr_vgj:auto_generated.datab[9]
datab[10] => cmpr_vgj:auto_generated.datab[10]
datab[11] => cmpr_vgj:auto_generated.datab[11]
datab[12] => cmpr_vgj:auto_generated.datab[12]
datab[13] => cmpr_vgj:auto_generated.datab[13]
datab[14] => cmpr_vgj:auto_generated.datab[14]
datab[15] => cmpr_vgj:auto_generated.datab[15]
datab[16] => cmpr_vgj:auto_generated.datab[16]
datab[17] => cmpr_vgj:auto_generated.datab[17]
datab[18] => cmpr_vgj:auto_generated.datab[18]
datab[19] => cmpr_vgj:auto_generated.datab[19]
datab[20] => cmpr_vgj:auto_generated.datab[20]
datab[21] => cmpr_vgj:auto_generated.datab[21]
datab[22] => cmpr_vgj:auto_generated.datab[22]
datab[23] => cmpr_vgj:auto_generated.datab[23]
datab[24] => cmpr_vgj:auto_generated.datab[24]
datab[25] => cmpr_vgj:auto_generated.datab[25]
datab[26] => cmpr_vgj:auto_generated.datab[26]
datab[27] => cmpr_vgj:auto_generated.datab[27]
datab[28] => cmpr_vgj:auto_generated.datab[28]
datab[29] => cmpr_vgj:auto_generated.datab[29]
datab[30] => cmpr_vgj:auto_generated.datab[30]
datab[31] => cmpr_vgj:auto_generated.datab[31]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= <GND>
aleb <= cmpr_vgj:auto_generated.aleb
aneb <= <GND>
ageb <= <GND>


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factCompare:inst1|lpm_compare:lpm_compare_component|cmpr_vgj:auto_generated
aleb <= aleb.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN63
dataa[1] => _.IN0
dataa[1] => op_1.IN61
dataa[2] => _.IN0
dataa[2] => op_1.IN59
dataa[3] => _.IN0
dataa[3] => op_1.IN57
dataa[4] => _.IN0
dataa[4] => op_1.IN55
dataa[5] => _.IN0
dataa[5] => op_1.IN53
dataa[6] => _.IN0
dataa[6] => op_1.IN51
dataa[7] => _.IN0
dataa[7] => op_1.IN49
dataa[8] => _.IN0
dataa[8] => op_1.IN47
dataa[9] => _.IN0
dataa[9] => op_1.IN45
dataa[10] => _.IN0
dataa[10] => op_1.IN43
dataa[11] => _.IN0
dataa[11] => op_1.IN41
dataa[12] => _.IN0
dataa[12] => op_1.IN39
dataa[13] => _.IN0
dataa[13] => op_1.IN37
dataa[14] => _.IN0
dataa[14] => op_1.IN35
dataa[15] => _.IN0
dataa[15] => op_1.IN33
dataa[16] => _.IN0
dataa[16] => op_1.IN31
dataa[17] => _.IN0
dataa[17] => op_1.IN29
dataa[18] => _.IN0
dataa[18] => op_1.IN27
dataa[19] => _.IN0
dataa[19] => op_1.IN25
dataa[20] => _.IN0
dataa[20] => op_1.IN23
dataa[21] => _.IN0
dataa[21] => op_1.IN21
dataa[22] => _.IN0
dataa[22] => op_1.IN19
dataa[23] => _.IN0
dataa[23] => op_1.IN17
dataa[24] => _.IN0
dataa[24] => op_1.IN15
dataa[25] => _.IN0
dataa[25] => op_1.IN13
dataa[26] => _.IN0
dataa[26] => op_1.IN11
dataa[27] => _.IN0
dataa[27] => op_1.IN9
dataa[28] => _.IN0
dataa[28] => op_1.IN7
dataa[29] => _.IN0
dataa[29] => op_1.IN5
dataa[30] => _.IN0
dataa[30] => op_1.IN3
dataa[31] => _.IN0
dataa[31] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN64
datab[1] => _.IN1
datab[1] => op_1.IN62
datab[2] => _.IN1
datab[2] => op_1.IN60
datab[3] => _.IN1
datab[3] => op_1.IN58
datab[4] => _.IN1
datab[4] => op_1.IN56
datab[5] => _.IN1
datab[5] => op_1.IN54
datab[6] => _.IN1
datab[6] => op_1.IN52
datab[7] => _.IN1
datab[7] => op_1.IN50
datab[8] => _.IN1
datab[8] => op_1.IN48
datab[9] => _.IN1
datab[9] => op_1.IN46
datab[10] => _.IN1
datab[10] => op_1.IN44
datab[11] => _.IN1
datab[11] => op_1.IN42
datab[12] => _.IN1
datab[12] => op_1.IN40
datab[13] => _.IN1
datab[13] => op_1.IN38
datab[14] => _.IN1
datab[14] => op_1.IN36
datab[15] => _.IN1
datab[15] => op_1.IN34
datab[16] => _.IN1
datab[16] => op_1.IN32
datab[17] => _.IN1
datab[17] => op_1.IN30
datab[18] => _.IN1
datab[18] => op_1.IN28
datab[19] => _.IN1
datab[19] => op_1.IN26
datab[20] => _.IN1
datab[20] => op_1.IN24
datab[21] => _.IN1
datab[21] => op_1.IN22
datab[22] => _.IN1
datab[22] => op_1.IN20
datab[23] => _.IN1
datab[23] => op_1.IN18
datab[24] => _.IN1
datab[24] => op_1.IN16
datab[25] => _.IN1
datab[25] => op_1.IN14
datab[26] => _.IN1
datab[26] => op_1.IN12
datab[27] => _.IN1
datab[27] => op_1.IN10
datab[28] => _.IN1
datab[28] => op_1.IN8
datab[29] => _.IN1
datab[29] => op_1.IN6
datab[30] => _.IN1
datab[30] => op_1.IN4
datab[31] => _.IN1
datab[31] => op_1.IN2


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component
dataa[0] => mult_ofn:auto_generated.dataa[0]
dataa[1] => mult_ofn:auto_generated.dataa[1]
dataa[2] => mult_ofn:auto_generated.dataa[2]
dataa[3] => mult_ofn:auto_generated.dataa[3]
dataa[4] => mult_ofn:auto_generated.dataa[4]
dataa[5] => mult_ofn:auto_generated.dataa[5]
dataa[6] => mult_ofn:auto_generated.dataa[6]
dataa[7] => mult_ofn:auto_generated.dataa[7]
dataa[8] => mult_ofn:auto_generated.dataa[8]
dataa[9] => mult_ofn:auto_generated.dataa[9]
dataa[10] => mult_ofn:auto_generated.dataa[10]
dataa[11] => mult_ofn:auto_generated.dataa[11]
dataa[12] => mult_ofn:auto_generated.dataa[12]
dataa[13] => mult_ofn:auto_generated.dataa[13]
dataa[14] => mult_ofn:auto_generated.dataa[14]
dataa[15] => mult_ofn:auto_generated.dataa[15]
datab[0] => mult_ofn:auto_generated.datab[0]
datab[1] => mult_ofn:auto_generated.datab[1]
datab[2] => mult_ofn:auto_generated.datab[2]
datab[3] => mult_ofn:auto_generated.datab[3]
datab[4] => mult_ofn:auto_generated.datab[4]
datab[5] => mult_ofn:auto_generated.datab[5]
datab[6] => mult_ofn:auto_generated.datab[6]
datab[7] => mult_ofn:auto_generated.datab[7]
datab[8] => mult_ofn:auto_generated.datab[8]
datab[9] => mult_ofn:auto_generated.datab[9]
datab[10] => mult_ofn:auto_generated.datab[10]
datab[11] => mult_ofn:auto_generated.datab[11]
datab[12] => mult_ofn:auto_generated.datab[12]
datab[13] => mult_ofn:auto_generated.datab[13]
datab[14] => mult_ofn:auto_generated.datab[14]
datab[15] => mult_ofn:auto_generated.datab[15]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_ofn:auto_generated.result[0]
result[1] <= mult_ofn:auto_generated.result[1]
result[2] <= mult_ofn:auto_generated.result[2]
result[3] <= mult_ofn:auto_generated.result[3]
result[4] <= mult_ofn:auto_generated.result[4]
result[5] <= mult_ofn:auto_generated.result[5]
result[6] <= mult_ofn:auto_generated.result[6]
result[7] <= mult_ofn:auto_generated.result[7]
result[8] <= mult_ofn:auto_generated.result[8]
result[9] <= mult_ofn:auto_generated.result[9]
result[10] <= mult_ofn:auto_generated.result[10]
result[11] <= mult_ofn:auto_generated.result[11]
result[12] <= mult_ofn:auto_generated.result[12]
result[13] <= mult_ofn:auto_generated.result[13]
result[14] <= mult_ofn:auto_generated.result[14]
result[15] <= mult_ofn:auto_generated.result[15]
result[16] <= mult_ofn:auto_generated.result[16]
result[17] <= mult_ofn:auto_generated.result[17]
result[18] <= mult_ofn:auto_generated.result[18]
result[19] <= mult_ofn:auto_generated.result[19]
result[20] <= mult_ofn:auto_generated.result[20]
result[21] <= mult_ofn:auto_generated.result[21]
result[22] <= mult_ofn:auto_generated.result[22]
result[23] <= mult_ofn:auto_generated.result[23]
result[24] <= mult_ofn:auto_generated.result[24]
result[25] <= mult_ofn:auto_generated.result[25]
result[26] <= mult_ofn:auto_generated.result[26]
result[27] <= mult_ofn:auto_generated.result[27]
result[28] <= mult_ofn:auto_generated.result[28]
result[29] <= mult_ofn:auto_generated.result[29]
result[30] <= mult_ofn:auto_generated.result[30]
result[31] <= mult_ofn:auto_generated.result[31]


|StudentDesign|fact:inst5|wb_aComp_factorFinder:inst6|wb_aComp_factorMult:inst|lpm_mult:lpm_mult_component|mult_ofn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[15] => mac_mult1.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= mac_out2.DATAOUT18
result[19] <= mac_out2.DATAOUT19
result[20] <= mac_out2.DATAOUT20
result[21] <= mac_out2.DATAOUT21
result[22] <= mac_out2.DATAOUT22
result[23] <= mac_out2.DATAOUT23
result[24] <= mac_out2.DATAOUT24
result[25] <= mac_out2.DATAOUT25
result[26] <= mac_out2.DATAOUT26
result[27] <= mac_out2.DATAOUT27
result[28] <= mac_out2.DATAOUT28
result[29] <= mac_out2.DATAOUT29
result[30] <= mac_out2.DATAOUT30
result[31] <= mac_out2.DATAOUT31


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8
envelope[0] <= inst2[24].DB_MAX_OUTPUT_PORT_TYPE
envelope[1] <= inst2[25].DB_MAX_OUTPUT_PORT_TYPE
envelope[2] <= inst2[26].DB_MAX_OUTPUT_PORT_TYPE
envelope[3] <= inst2[27].DB_MAX_OUTPUT_PORT_TYPE
envelope[4] <= inst2[28].DB_MAX_OUTPUT_PORT_TYPE
envelope[5] <= inst2[29].DB_MAX_OUTPUT_PORT_TYPE
envelope[6] <= inst2[30].DB_MAX_OUTPUT_PORT_TYPE
envelope[7] <= inst2[31].DB_MAX_OUTPUT_PORT_TYPE
envelope[8] <= inst2[32].DB_MAX_OUTPUT_PORT_TYPE
envelope[9] <= inst2[33].DB_MAX_OUTPUT_PORT_TYPE
envelope[10] <= inst2[34].DB_MAX_OUTPUT_PORT_TYPE
envelope[11] <= inst2[35].DB_MAX_OUTPUT_PORT_TYPE
envelope[12] <= inst2[36].DB_MAX_OUTPUT_PORT_TYPE
envelope[13] <= inst2[37].DB_MAX_OUTPUT_PORT_TYPE
envelope[14] <= inst2[38].DB_MAX_OUTPUT_PORT_TYPE
envelope[15] <= inst2[39].DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst2[39].ACLR
RESET_N => inst2[38].ACLR
RESET_N => inst2[37].ACLR
RESET_N => inst2[36].ACLR
RESET_N => inst2[35].ACLR
RESET_N => inst2[34].ACLR
RESET_N => inst2[33].ACLR
RESET_N => inst2[32].ACLR
RESET_N => inst2[31].ACLR
RESET_N => inst2[30].ACLR
RESET_N => inst2[29].ACLR
RESET_N => inst2[28].ACLR
RESET_N => inst2[27].ACLR
RESET_N => inst2[26].ACLR
RESET_N => inst2[25].ACLR
RESET_N => inst2[24].ACLR
RESET_N => inst2[23].ACLR
RESET_N => inst2[22].ACLR
RESET_N => inst2[21].ACLR
RESET_N => inst2[20].ACLR
RESET_N => inst2[19].ACLR
RESET_N => inst2[18].ACLR
RESET_N => inst2[17].ACLR
RESET_N => inst2[16].ACLR
RESET_N => inst2[15].ACLR
RESET_N => inst2[14].ACLR
RESET_N => inst2[13].ACLR
RESET_N => inst2[12].ACLR
RESET_N => inst2[11].ACLR
RESET_N => inst2[10].ACLR
RESET_N => inst2[9].ACLR
RESET_N => inst2[8].ACLR
RESET_N => inst2[7].ACLR
RESET_N => inst2[6].ACLR
RESET_N => inst2[5].ACLR
RESET_N => inst2[4].ACLR
RESET_N => inst2[3].ACLR
RESET_N => inst2[2].ACLR
RESET_N => inst2[1].ACLR
RESET_N => inst2[0].ACLR
reducationSpeed[0] => wb_aComp_valueReducer:inst1.redSpeed[0]
reducationSpeed[1] => wb_aComp_valueReducer:inst1.redSpeed[1]
reducationSpeed[2] => wb_aComp_valueReducer:inst1.redSpeed[2]
reducationSpeed[3] => wb_aComp_valueReducer:inst1.redSpeed[3]
DI[0] => wb_aComp_envComp:inst.datab[24]
DI[0] => 2-1-mux:inst9.data1[24]
DI[1] => wb_aComp_envComp:inst.datab[25]
DI[1] => 2-1-mux:inst9.data1[25]
DI[2] => wb_aComp_envComp:inst.datab[26]
DI[2] => 2-1-mux:inst9.data1[26]
DI[3] => wb_aComp_envComp:inst.datab[27]
DI[3] => 2-1-mux:inst9.data1[27]
DI[4] => wb_aComp_envComp:inst.datab[28]
DI[4] => 2-1-mux:inst9.data1[28]
DI[5] => wb_aComp_envComp:inst.datab[29]
DI[5] => 2-1-mux:inst9.data1[29]
DI[6] => wb_aComp_envComp:inst.datab[30]
DI[6] => 2-1-mux:inst9.data1[30]
DI[7] => wb_aComp_envComp:inst.datab[31]
DI[7] => 2-1-mux:inst9.data1[31]
DI[8] => wb_aComp_envComp:inst.datab[32]
DI[8] => 2-1-mux:inst9.data1[32]
DI[9] => wb_aComp_envComp:inst.datab[33]
DI[9] => 2-1-mux:inst9.data1[33]
DI[10] => wb_aComp_envComp:inst.datab[34]
DI[10] => 2-1-mux:inst9.data1[34]
DI[11] => wb_aComp_envComp:inst.datab[35]
DI[11] => 2-1-mux:inst9.data1[35]
DI[12] => wb_aComp_envComp:inst.datab[36]
DI[12] => 2-1-mux:inst9.data1[36]
DI[13] => wb_aComp_envComp:inst.datab[37]
DI[13] => 2-1-mux:inst9.data1[37]
DI[14] => wb_aComp_envComp:inst.datab[38]
DI[14] => 2-1-mux:inst9.data1[38]
DI[15] => wb_aComp_envComp:inst.datab[39]
DI[15] => 2-1-mux:inst9.data1[39]
CLK => inst2[39].CLK
CLK => inst2[38].CLK
CLK => inst2[37].CLK
CLK => inst2[36].CLK
CLK => inst2[35].CLK
CLK => inst2[34].CLK
CLK => inst2[33].CLK
CLK => inst2[32].CLK
CLK => inst2[31].CLK
CLK => inst2[30].CLK
CLK => inst2[29].CLK
CLK => inst2[28].CLK
CLK => inst2[27].CLK
CLK => inst2[26].CLK
CLK => inst2[25].CLK
CLK => inst2[24].CLK
CLK => inst2[23].CLK
CLK => inst2[22].CLK
CLK => inst2[21].CLK
CLK => inst2[20].CLK
CLK => inst2[19].CLK
CLK => inst2[18].CLK
CLK => inst2[17].CLK
CLK => inst2[16].CLK
CLK => inst2[15].CLK
CLK => inst2[14].CLK
CLK => inst2[13].CLK
CLK => inst2[12].CLK
CLK => inst2[11].CLK
CLK => inst2[10].CLK
CLK => inst2[9].CLK
CLK => inst2[8].CLK
CLK => inst2[7].CLK
CLK => inst2[6].CLK
CLK => inst2[5].CLK
CLK => inst2[4].CLK
CLK => inst2[3].CLK
CLK => inst2[2].CLK
CLK => inst2[1].CLK
CLK => inst2[0].CLK
store => inst2[39].ENA
store => inst2[38].ENA
store => inst2[37].ENA
store => inst2[36].ENA
store => inst2[35].ENA
store => inst2[34].ENA
store => inst2[33].ENA
store => inst2[32].ENA
store => inst2[31].ENA
store => inst2[30].ENA
store => inst2[29].ENA
store => inst2[28].ENA
store => inst2[27].ENA
store => inst2[26].ENA
store => inst2[25].ENA
store => inst2[24].ENA
store => inst2[23].ENA
store => inst2[22].ENA
store => inst2[21].ENA
store => inst2[20].ENA
store => inst2[19].ENA
store => inst2[18].ENA
store => inst2[17].ENA
store => inst2[16].ENA
store => inst2[15].ENA
store => inst2[14].ENA
store => inst2[13].ENA
store => inst2[12].ENA
store => inst2[11].ENA
store => inst2[10].ENA
store => inst2[9].ENA
store => inst2[8].ENA
store => inst2[7].ENA
store => inst2[6].ENA
store => inst2[5].ENA
store => inst2[4].ENA
store => inst2[3].ENA
store => inst2[2].ENA
store => inst2[1].ENA
store => inst2[0].ENA


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|2-1-mux:inst9
dataOut[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
dataOut[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
dataOut[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
dataOut[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
dataOut[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
dataOut[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
dataOut[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
dataOut[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
dataOut[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
dataOut[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
dataOut[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
dataOut[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
dataOut[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
dataOut[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
dataOut[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
dataOut[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
dataOut[32] <= inst3[32].DB_MAX_OUTPUT_PORT_TYPE
dataOut[33] <= inst3[33].DB_MAX_OUTPUT_PORT_TYPE
dataOut[34] <= inst3[34].DB_MAX_OUTPUT_PORT_TYPE
dataOut[35] <= inst3[35].DB_MAX_OUTPUT_PORT_TYPE
dataOut[36] <= inst3[36].DB_MAX_OUTPUT_PORT_TYPE
dataOut[37] <= inst3[37].DB_MAX_OUTPUT_PORT_TYPE
dataOut[38] <= inst3[38].DB_MAX_OUTPUT_PORT_TYPE
dataOut[39] <= inst3[39].DB_MAX_OUTPUT_PORT_TYPE
data1[0] => inst2[0].IN0
data1[1] => inst2[1].IN0
data1[2] => inst2[2].IN0
data1[3] => inst2[3].IN0
data1[4] => inst2[4].IN0
data1[5] => inst2[5].IN0
data1[6] => inst2[6].IN0
data1[7] => inst2[7].IN0
data1[8] => inst2[8].IN0
data1[9] => inst2[9].IN0
data1[10] => inst2[10].IN0
data1[11] => inst2[11].IN0
data1[12] => inst2[12].IN0
data1[13] => inst2[13].IN0
data1[14] => inst2[14].IN0
data1[15] => inst2[15].IN0
data1[16] => inst2[16].IN0
data1[17] => inst2[17].IN0
data1[18] => inst2[18].IN0
data1[19] => inst2[19].IN0
data1[20] => inst2[20].IN0
data1[21] => inst2[21].IN0
data1[22] => inst2[22].IN0
data1[23] => inst2[23].IN0
data1[24] => inst2[24].IN0
data1[25] => inst2[25].IN0
data1[26] => inst2[26].IN0
data1[27] => inst2[27].IN0
data1[28] => inst2[28].IN0
data1[29] => inst2[29].IN0
data1[30] => inst2[30].IN0
data1[31] => inst2[31].IN0
data1[32] => inst2[32].IN0
data1[33] => inst2[33].IN0
data1[34] => inst2[34].IN0
data1[35] => inst2[35].IN0
data1[36] => inst2[36].IN0
data1[37] => inst2[37].IN0
data1[38] => inst2[38].IN0
data1[39] => inst2[39].IN0
sel => inst2[39].IN1
sel => inst2[38].IN1
sel => inst2[37].IN1
sel => inst2[36].IN1
sel => inst2[35].IN1
sel => inst2[34].IN1
sel => inst2[33].IN1
sel => inst2[32].IN1
sel => inst2[31].IN1
sel => inst2[30].IN1
sel => inst2[29].IN1
sel => inst2[28].IN1
sel => inst2[27].IN1
sel => inst2[26].IN1
sel => inst2[25].IN1
sel => inst2[24].IN1
sel => inst2[23].IN1
sel => inst2[22].IN1
sel => inst2[21].IN1
sel => inst2[20].IN1
sel => inst2[19].IN1
sel => inst2[18].IN1
sel => inst2[17].IN1
sel => inst2[16].IN1
sel => inst2[15].IN1
sel => inst2[14].IN1
sel => inst2[13].IN1
sel => inst2[12].IN1
sel => inst2[11].IN1
sel => inst2[10].IN1
sel => inst2[9].IN1
sel => inst2[8].IN1
sel => inst2[7].IN1
sel => inst2[6].IN1
sel => inst2[5].IN1
sel => inst2[4].IN1
sel => inst2[3].IN1
sel => inst2[2].IN1
sel => inst2[1].IN1
sel => inst2[0].IN1
sel => inst1.IN0
data0[0] => inst[0].IN0
data0[1] => inst[1].IN0
data0[2] => inst[2].IN0
data0[3] => inst[3].IN0
data0[4] => inst[4].IN0
data0[5] => inst[5].IN0
data0[6] => inst[6].IN0
data0[7] => inst[7].IN0
data0[8] => inst[8].IN0
data0[9] => inst[9].IN0
data0[10] => inst[10].IN0
data0[11] => inst[11].IN0
data0[12] => inst[12].IN0
data0[13] => inst[13].IN0
data0[14] => inst[14].IN0
data0[15] => inst[15].IN0
data0[16] => inst[16].IN0
data0[17] => inst[17].IN0
data0[18] => inst[18].IN0
data0[19] => inst[19].IN0
data0[20] => inst[20].IN0
data0[21] => inst[21].IN0
data0[22] => inst[22].IN0
data0[23] => inst[23].IN0
data0[24] => inst[24].IN0
data0[25] => inst[25].IN0
data0[26] => inst[26].IN0
data0[27] => inst[27].IN0
data0[28] => inst[28].IN0
data0[29] => inst[29].IN0
data0[30] => inst[30].IN0
data0[31] => inst[31].IN0
data0[32] => inst[32].IN0
data0[33] => inst[33].IN0
data0[34] => inst[34].IN0
data0[35] => inst[35].IN0
data0[36] => inst[36].IN0
data0[37] => inst[37].IN0
data0[38] => inst[38].IN0
data0[39] => inst[39].IN0


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
dataa[8] => lpm_compare:lpm_compare_component.dataa[8]
dataa[9] => lpm_compare:lpm_compare_component.dataa[9]
dataa[10] => lpm_compare:lpm_compare_component.dataa[10]
dataa[11] => lpm_compare:lpm_compare_component.dataa[11]
dataa[12] => lpm_compare:lpm_compare_component.dataa[12]
dataa[13] => lpm_compare:lpm_compare_component.dataa[13]
dataa[14] => lpm_compare:lpm_compare_component.dataa[14]
dataa[15] => lpm_compare:lpm_compare_component.dataa[15]
dataa[16] => lpm_compare:lpm_compare_component.dataa[16]
dataa[17] => lpm_compare:lpm_compare_component.dataa[17]
dataa[18] => lpm_compare:lpm_compare_component.dataa[18]
dataa[19] => lpm_compare:lpm_compare_component.dataa[19]
dataa[20] => lpm_compare:lpm_compare_component.dataa[20]
dataa[21] => lpm_compare:lpm_compare_component.dataa[21]
dataa[22] => lpm_compare:lpm_compare_component.dataa[22]
dataa[23] => lpm_compare:lpm_compare_component.dataa[23]
dataa[24] => lpm_compare:lpm_compare_component.dataa[24]
dataa[25] => lpm_compare:lpm_compare_component.dataa[25]
dataa[26] => lpm_compare:lpm_compare_component.dataa[26]
dataa[27] => lpm_compare:lpm_compare_component.dataa[27]
dataa[28] => lpm_compare:lpm_compare_component.dataa[28]
dataa[29] => lpm_compare:lpm_compare_component.dataa[29]
dataa[30] => lpm_compare:lpm_compare_component.dataa[30]
dataa[31] => lpm_compare:lpm_compare_component.dataa[31]
dataa[32] => lpm_compare:lpm_compare_component.dataa[32]
dataa[33] => lpm_compare:lpm_compare_component.dataa[33]
dataa[34] => lpm_compare:lpm_compare_component.dataa[34]
dataa[35] => lpm_compare:lpm_compare_component.dataa[35]
dataa[36] => lpm_compare:lpm_compare_component.dataa[36]
dataa[37] => lpm_compare:lpm_compare_component.dataa[37]
dataa[38] => lpm_compare:lpm_compare_component.dataa[38]
dataa[39] => lpm_compare:lpm_compare_component.dataa[39]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
datab[8] => lpm_compare:lpm_compare_component.datab[8]
datab[9] => lpm_compare:lpm_compare_component.datab[9]
datab[10] => lpm_compare:lpm_compare_component.datab[10]
datab[11] => lpm_compare:lpm_compare_component.datab[11]
datab[12] => lpm_compare:lpm_compare_component.datab[12]
datab[13] => lpm_compare:lpm_compare_component.datab[13]
datab[14] => lpm_compare:lpm_compare_component.datab[14]
datab[15] => lpm_compare:lpm_compare_component.datab[15]
datab[16] => lpm_compare:lpm_compare_component.datab[16]
datab[17] => lpm_compare:lpm_compare_component.datab[17]
datab[18] => lpm_compare:lpm_compare_component.datab[18]
datab[19] => lpm_compare:lpm_compare_component.datab[19]
datab[20] => lpm_compare:lpm_compare_component.datab[20]
datab[21] => lpm_compare:lpm_compare_component.datab[21]
datab[22] => lpm_compare:lpm_compare_component.datab[22]
datab[23] => lpm_compare:lpm_compare_component.datab[23]
datab[24] => lpm_compare:lpm_compare_component.datab[24]
datab[25] => lpm_compare:lpm_compare_component.datab[25]
datab[26] => lpm_compare:lpm_compare_component.datab[26]
datab[27] => lpm_compare:lpm_compare_component.datab[27]
datab[28] => lpm_compare:lpm_compare_component.datab[28]
datab[29] => lpm_compare:lpm_compare_component.datab[29]
datab[30] => lpm_compare:lpm_compare_component.datab[30]
datab[31] => lpm_compare:lpm_compare_component.datab[31]
datab[32] => lpm_compare:lpm_compare_component.datab[32]
datab[33] => lpm_compare:lpm_compare_component.datab[33]
datab[34] => lpm_compare:lpm_compare_component.datab[34]
datab[35] => lpm_compare:lpm_compare_component.datab[35]
datab[36] => lpm_compare:lpm_compare_component.datab[36]
datab[37] => lpm_compare:lpm_compare_component.datab[37]
datab[38] => lpm_compare:lpm_compare_component.datab[38]
datab[39] => lpm_compare:lpm_compare_component.datab[39]
AlB <= lpm_compare:lpm_compare_component.AlB


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component
dataa[0] => cmpr_ing:auto_generated.dataa[0]
dataa[1] => cmpr_ing:auto_generated.dataa[1]
dataa[2] => cmpr_ing:auto_generated.dataa[2]
dataa[3] => cmpr_ing:auto_generated.dataa[3]
dataa[4] => cmpr_ing:auto_generated.dataa[4]
dataa[5] => cmpr_ing:auto_generated.dataa[5]
dataa[6] => cmpr_ing:auto_generated.dataa[6]
dataa[7] => cmpr_ing:auto_generated.dataa[7]
dataa[8] => cmpr_ing:auto_generated.dataa[8]
dataa[9] => cmpr_ing:auto_generated.dataa[9]
dataa[10] => cmpr_ing:auto_generated.dataa[10]
dataa[11] => cmpr_ing:auto_generated.dataa[11]
dataa[12] => cmpr_ing:auto_generated.dataa[12]
dataa[13] => cmpr_ing:auto_generated.dataa[13]
dataa[14] => cmpr_ing:auto_generated.dataa[14]
dataa[15] => cmpr_ing:auto_generated.dataa[15]
dataa[16] => cmpr_ing:auto_generated.dataa[16]
dataa[17] => cmpr_ing:auto_generated.dataa[17]
dataa[18] => cmpr_ing:auto_generated.dataa[18]
dataa[19] => cmpr_ing:auto_generated.dataa[19]
dataa[20] => cmpr_ing:auto_generated.dataa[20]
dataa[21] => cmpr_ing:auto_generated.dataa[21]
dataa[22] => cmpr_ing:auto_generated.dataa[22]
dataa[23] => cmpr_ing:auto_generated.dataa[23]
dataa[24] => cmpr_ing:auto_generated.dataa[24]
dataa[25] => cmpr_ing:auto_generated.dataa[25]
dataa[26] => cmpr_ing:auto_generated.dataa[26]
dataa[27] => cmpr_ing:auto_generated.dataa[27]
dataa[28] => cmpr_ing:auto_generated.dataa[28]
dataa[29] => cmpr_ing:auto_generated.dataa[29]
dataa[30] => cmpr_ing:auto_generated.dataa[30]
dataa[31] => cmpr_ing:auto_generated.dataa[31]
dataa[32] => cmpr_ing:auto_generated.dataa[32]
dataa[33] => cmpr_ing:auto_generated.dataa[33]
dataa[34] => cmpr_ing:auto_generated.dataa[34]
dataa[35] => cmpr_ing:auto_generated.dataa[35]
dataa[36] => cmpr_ing:auto_generated.dataa[36]
dataa[37] => cmpr_ing:auto_generated.dataa[37]
dataa[38] => cmpr_ing:auto_generated.dataa[38]
dataa[39] => cmpr_ing:auto_generated.dataa[39]
datab[0] => cmpr_ing:auto_generated.datab[0]
datab[1] => cmpr_ing:auto_generated.datab[1]
datab[2] => cmpr_ing:auto_generated.datab[2]
datab[3] => cmpr_ing:auto_generated.datab[3]
datab[4] => cmpr_ing:auto_generated.datab[4]
datab[5] => cmpr_ing:auto_generated.datab[5]
datab[6] => cmpr_ing:auto_generated.datab[6]
datab[7] => cmpr_ing:auto_generated.datab[7]
datab[8] => cmpr_ing:auto_generated.datab[8]
datab[9] => cmpr_ing:auto_generated.datab[9]
datab[10] => cmpr_ing:auto_generated.datab[10]
datab[11] => cmpr_ing:auto_generated.datab[11]
datab[12] => cmpr_ing:auto_generated.datab[12]
datab[13] => cmpr_ing:auto_generated.datab[13]
datab[14] => cmpr_ing:auto_generated.datab[14]
datab[15] => cmpr_ing:auto_generated.datab[15]
datab[16] => cmpr_ing:auto_generated.datab[16]
datab[17] => cmpr_ing:auto_generated.datab[17]
datab[18] => cmpr_ing:auto_generated.datab[18]
datab[19] => cmpr_ing:auto_generated.datab[19]
datab[20] => cmpr_ing:auto_generated.datab[20]
datab[21] => cmpr_ing:auto_generated.datab[21]
datab[22] => cmpr_ing:auto_generated.datab[22]
datab[23] => cmpr_ing:auto_generated.datab[23]
datab[24] => cmpr_ing:auto_generated.datab[24]
datab[25] => cmpr_ing:auto_generated.datab[25]
datab[26] => cmpr_ing:auto_generated.datab[26]
datab[27] => cmpr_ing:auto_generated.datab[27]
datab[28] => cmpr_ing:auto_generated.datab[28]
datab[29] => cmpr_ing:auto_generated.datab[29]
datab[30] => cmpr_ing:auto_generated.datab[30]
datab[31] => cmpr_ing:auto_generated.datab[31]
datab[32] => cmpr_ing:auto_generated.datab[32]
datab[33] => cmpr_ing:auto_generated.datab[33]
datab[34] => cmpr_ing:auto_generated.datab[34]
datab[35] => cmpr_ing:auto_generated.datab[35]
datab[36] => cmpr_ing:auto_generated.datab[36]
datab[37] => cmpr_ing:auto_generated.datab[37]
datab[38] => cmpr_ing:auto_generated.datab[38]
datab[39] => cmpr_ing:auto_generated.datab[39]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_ing:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_envComp:inst|lpm_compare:lpm_compare_component|cmpr_ing:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN79
dataa[1] => op_1.IN77
dataa[2] => op_1.IN75
dataa[3] => op_1.IN73
dataa[4] => op_1.IN71
dataa[5] => op_1.IN69
dataa[6] => op_1.IN67
dataa[7] => op_1.IN65
dataa[8] => op_1.IN63
dataa[9] => op_1.IN61
dataa[10] => op_1.IN59
dataa[11] => op_1.IN57
dataa[12] => op_1.IN55
dataa[13] => op_1.IN53
dataa[14] => op_1.IN51
dataa[15] => op_1.IN49
dataa[16] => op_1.IN47
dataa[17] => op_1.IN45
dataa[18] => op_1.IN43
dataa[19] => op_1.IN41
dataa[20] => op_1.IN39
dataa[21] => op_1.IN37
dataa[22] => op_1.IN35
dataa[23] => op_1.IN33
dataa[24] => op_1.IN31
dataa[25] => op_1.IN29
dataa[26] => op_1.IN27
dataa[27] => op_1.IN25
dataa[28] => op_1.IN23
dataa[29] => op_1.IN21
dataa[30] => op_1.IN19
dataa[31] => op_1.IN17
dataa[32] => op_1.IN15
dataa[33] => op_1.IN13
dataa[34] => op_1.IN11
dataa[35] => op_1.IN9
dataa[36] => op_1.IN7
dataa[37] => op_1.IN5
dataa[38] => op_1.IN3
dataa[39] => op_1.IN1
datab[0] => op_1.IN80
datab[1] => op_1.IN78
datab[2] => op_1.IN76
datab[3] => op_1.IN74
datab[4] => op_1.IN72
datab[5] => op_1.IN70
datab[6] => op_1.IN68
datab[7] => op_1.IN66
datab[8] => op_1.IN64
datab[9] => op_1.IN62
datab[10] => op_1.IN60
datab[11] => op_1.IN58
datab[12] => op_1.IN56
datab[13] => op_1.IN54
datab[14] => op_1.IN52
datab[15] => op_1.IN50
datab[16] => op_1.IN48
datab[17] => op_1.IN46
datab[18] => op_1.IN44
datab[19] => op_1.IN42
datab[20] => op_1.IN40
datab[21] => op_1.IN38
datab[22] => op_1.IN36
datab[23] => op_1.IN34
datab[24] => op_1.IN32
datab[25] => op_1.IN30
datab[26] => op_1.IN28
datab[27] => op_1.IN26
datab[28] => op_1.IN24
datab[29] => op_1.IN22
datab[30] => op_1.IN20
datab[31] => op_1.IN18
datab[32] => op_1.IN16
datab[33] => op_1.IN14
datab[34] => op_1.IN12
datab[35] => op_1.IN10
datab[36] => op_1.IN8
datab[37] => op_1.IN6
datab[38] => op_1.IN4
datab[39] => op_1.IN2


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1
redOldValue[0] <= inst10[0].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[1] <= inst10[1].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[2] <= inst10[2].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[3] <= inst10[3].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[4] <= inst10[4].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[5] <= inst10[5].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[6] <= inst10[6].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[7] <= inst10[7].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[8] <= inst10[8].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[9] <= inst10[9].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[10] <= inst10[10].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[11] <= inst10[11].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[12] <= inst10[12].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[13] <= inst10[13].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[14] <= inst10[14].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[15] <= inst10[15].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[16] <= inst10[16].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[17] <= inst10[17].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[18] <= inst10[18].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[19] <= inst10[19].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[20] <= inst10[20].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[21] <= inst10[21].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[22] <= inst10[22].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[23] <= inst10[23].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[24] <= inst10[24].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[25] <= inst10[25].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[26] <= inst10[26].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[27] <= inst10[27].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[28] <= inst10[28].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[29] <= inst10[29].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[30] <= inst10[30].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[31] <= inst10[31].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[32] <= inst10[32].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[33] <= inst10[33].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[34] <= inst10[34].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[35] <= inst10[35].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[36] <= inst10[36].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[37] <= inst10[37].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[38] <= inst10[38].DB_MAX_OUTPUT_PORT_TYPE
redOldValue[39] <= inst10[39].DB_MAX_OUTPUT_PORT_TYPE
oldValue[0] => wb_aComp_envShapeSub:inst7.dataa[0]
oldValue[1] => wb_aComp_envShapeSub:inst7.dataa[1]
oldValue[2] => wb_aComp_envShapeSub:inst7.dataa[2]
oldValue[3] => wb_aComp_envShapeSub:inst7.dataa[3]
oldValue[4] => wb_aComp_envShapeSub:inst7.dataa[4]
oldValue[5] => wb_aComp_envShapeSub:inst7.dataa[5]
oldValue[6] => wb_aComp_envShapeSub:inst7.dataa[6]
oldValue[7] => wb_aComp_envShapeSub:inst7.dataa[7]
oldValue[8] => wb_aComp_envShapeSub:inst7.dataa[8]
oldValue[9] => wb_aComp_envShapeSub:inst7.dataa[9]
oldValue[10] => wb_aComp_envShapeSub:inst7.dataa[10]
oldValue[11] => wb_aComp_envShapeSub:inst7.dataa[11]
oldValue[12] => wb_aComp_envShapeSub:inst7.dataa[12]
oldValue[13] => wb_aComp_envShapeSub:inst7.dataa[13]
oldValue[14] => wb_aComp_envShapeSub:inst7.dataa[14]
oldValue[15] => wb_aComp_envShapeSub:inst7.dataa[15]
oldValue[16] => wb_aComp_envShapeSub:inst7.dataa[16]
oldValue[16] => wb_aComp_envShapeMult:inst6.datab[0]
oldValue[17] => wb_aComp_envShapeSub:inst7.dataa[17]
oldValue[17] => wb_aComp_envShapeMult:inst6.datab[1]
oldValue[18] => wb_aComp_envShapeSub:inst7.dataa[18]
oldValue[18] => wb_aComp_envShapeMult:inst6.datab[2]
oldValue[19] => wb_aComp_envShapeSub:inst7.dataa[19]
oldValue[19] => wb_aComp_envShapeMult:inst6.datab[3]
oldValue[20] => wb_aComp_envShapeSub:inst7.dataa[20]
oldValue[20] => wb_aComp_envShapeMult:inst6.datab[4]
oldValue[21] => wb_aComp_envShapeSub:inst7.dataa[21]
oldValue[21] => wb_aComp_envShapeMult:inst6.datab[5]
oldValue[22] => wb_aComp_envShapeSub:inst7.dataa[22]
oldValue[22] => wb_aComp_envShapeMult:inst6.datab[6]
oldValue[23] => wb_aComp_envShapeSub:inst7.dataa[23]
oldValue[23] => wb_aComp_envShapeMult:inst6.datab[7]
oldValue[24] => wb_aComp_envShapeSub:inst7.dataa[24]
oldValue[24] => wb_aComp_envShapeMult:inst6.datab[8]
oldValue[25] => wb_aComp_envShapeSub:inst7.dataa[25]
oldValue[25] => wb_aComp_envShapeMult:inst6.datab[9]
oldValue[26] => wb_aComp_envShapeSub:inst7.dataa[26]
oldValue[26] => wb_aComp_envShapeMult:inst6.datab[10]
oldValue[27] => wb_aComp_envShapeSub:inst7.dataa[27]
oldValue[27] => wb_aComp_envShapeMult:inst6.datab[11]
oldValue[28] => wb_aComp_envShapeSub:inst7.dataa[28]
oldValue[28] => wb_aComp_envShapeMult:inst6.datab[12]
oldValue[29] => wb_aComp_envShapeSub:inst7.dataa[29]
oldValue[29] => wb_aComp_envShapeMult:inst6.datab[13]
oldValue[30] => wb_aComp_envShapeSub:inst7.dataa[30]
oldValue[30] => wb_aComp_envShapeMult:inst6.datab[14]
oldValue[31] => wb_aComp_envShapeSub:inst7.dataa[31]
oldValue[31] => wb_aComp_envShapeMult:inst6.datab[15]
oldValue[32] => wb_aComp_envShapeSub:inst7.dataa[32]
oldValue[32] => wb_aComp_envShapeMult:inst6.datab[16]
oldValue[33] => wb_aComp_envShapeSub:inst7.dataa[33]
oldValue[33] => wb_aComp_envShapeMult:inst6.datab[17]
oldValue[34] => wb_aComp_envShapeSub:inst7.dataa[34]
oldValue[34] => wb_aComp_envShapeMult:inst6.datab[18]
oldValue[35] => wb_aComp_envShapeSub:inst7.dataa[35]
oldValue[35] => wb_aComp_envShapeMult:inst6.datab[19]
oldValue[36] => wb_aComp_envShapeSub:inst7.dataa[36]
oldValue[36] => wb_aComp_envShapeMult:inst6.datab[20]
oldValue[37] => wb_aComp_envShapeSub:inst7.dataa[37]
oldValue[37] => wb_aComp_envShapeMult:inst6.datab[21]
oldValue[38] => wb_aComp_envShapeSub:inst7.dataa[38]
oldValue[38] => wb_aComp_envShapeMult:inst6.datab[22]
oldValue[39] => wb_aComp_envShapeSub:inst7.dataa[39]
oldValue[39] => wb_aComp_envShapeMult:inst6.datab[23]
redSpeed[0] => lpm_decode0:inst.data[0]
redSpeed[1] => lpm_decode0:inst.data[1]
redSpeed[2] => lpm_decode0:inst.data[2]
redSpeed[3] => lpm_decode0:inst.data[3]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7
dataa[0] => lpm_add_sub:lpm_add_sub_component.dataa[0]
dataa[1] => lpm_add_sub:lpm_add_sub_component.dataa[1]
dataa[2] => lpm_add_sub:lpm_add_sub_component.dataa[2]
dataa[3] => lpm_add_sub:lpm_add_sub_component.dataa[3]
dataa[4] => lpm_add_sub:lpm_add_sub_component.dataa[4]
dataa[5] => lpm_add_sub:lpm_add_sub_component.dataa[5]
dataa[6] => lpm_add_sub:lpm_add_sub_component.dataa[6]
dataa[7] => lpm_add_sub:lpm_add_sub_component.dataa[7]
dataa[8] => lpm_add_sub:lpm_add_sub_component.dataa[8]
dataa[9] => lpm_add_sub:lpm_add_sub_component.dataa[9]
dataa[10] => lpm_add_sub:lpm_add_sub_component.dataa[10]
dataa[11] => lpm_add_sub:lpm_add_sub_component.dataa[11]
dataa[12] => lpm_add_sub:lpm_add_sub_component.dataa[12]
dataa[13] => lpm_add_sub:lpm_add_sub_component.dataa[13]
dataa[14] => lpm_add_sub:lpm_add_sub_component.dataa[14]
dataa[15] => lpm_add_sub:lpm_add_sub_component.dataa[15]
dataa[16] => lpm_add_sub:lpm_add_sub_component.dataa[16]
dataa[17] => lpm_add_sub:lpm_add_sub_component.dataa[17]
dataa[18] => lpm_add_sub:lpm_add_sub_component.dataa[18]
dataa[19] => lpm_add_sub:lpm_add_sub_component.dataa[19]
dataa[20] => lpm_add_sub:lpm_add_sub_component.dataa[20]
dataa[21] => lpm_add_sub:lpm_add_sub_component.dataa[21]
dataa[22] => lpm_add_sub:lpm_add_sub_component.dataa[22]
dataa[23] => lpm_add_sub:lpm_add_sub_component.dataa[23]
dataa[24] => lpm_add_sub:lpm_add_sub_component.dataa[24]
dataa[25] => lpm_add_sub:lpm_add_sub_component.dataa[25]
dataa[26] => lpm_add_sub:lpm_add_sub_component.dataa[26]
dataa[27] => lpm_add_sub:lpm_add_sub_component.dataa[27]
dataa[28] => lpm_add_sub:lpm_add_sub_component.dataa[28]
dataa[29] => lpm_add_sub:lpm_add_sub_component.dataa[29]
dataa[30] => lpm_add_sub:lpm_add_sub_component.dataa[30]
dataa[31] => lpm_add_sub:lpm_add_sub_component.dataa[31]
dataa[32] => lpm_add_sub:lpm_add_sub_component.dataa[32]
dataa[33] => lpm_add_sub:lpm_add_sub_component.dataa[33]
dataa[34] => lpm_add_sub:lpm_add_sub_component.dataa[34]
dataa[35] => lpm_add_sub:lpm_add_sub_component.dataa[35]
dataa[36] => lpm_add_sub:lpm_add_sub_component.dataa[36]
dataa[37] => lpm_add_sub:lpm_add_sub_component.dataa[37]
dataa[38] => lpm_add_sub:lpm_add_sub_component.dataa[38]
dataa[39] => lpm_add_sub:lpm_add_sub_component.dataa[39]
datab[0] => lpm_add_sub:lpm_add_sub_component.datab[0]
datab[1] => lpm_add_sub:lpm_add_sub_component.datab[1]
datab[2] => lpm_add_sub:lpm_add_sub_component.datab[2]
datab[3] => lpm_add_sub:lpm_add_sub_component.datab[3]
datab[4] => lpm_add_sub:lpm_add_sub_component.datab[4]
datab[5] => lpm_add_sub:lpm_add_sub_component.datab[5]
datab[6] => lpm_add_sub:lpm_add_sub_component.datab[6]
datab[7] => lpm_add_sub:lpm_add_sub_component.datab[7]
datab[8] => lpm_add_sub:lpm_add_sub_component.datab[8]
datab[9] => lpm_add_sub:lpm_add_sub_component.datab[9]
datab[10] => lpm_add_sub:lpm_add_sub_component.datab[10]
datab[11] => lpm_add_sub:lpm_add_sub_component.datab[11]
datab[12] => lpm_add_sub:lpm_add_sub_component.datab[12]
datab[13] => lpm_add_sub:lpm_add_sub_component.datab[13]
datab[14] => lpm_add_sub:lpm_add_sub_component.datab[14]
datab[15] => lpm_add_sub:lpm_add_sub_component.datab[15]
datab[16] => lpm_add_sub:lpm_add_sub_component.datab[16]
datab[17] => lpm_add_sub:lpm_add_sub_component.datab[17]
datab[18] => lpm_add_sub:lpm_add_sub_component.datab[18]
datab[19] => lpm_add_sub:lpm_add_sub_component.datab[19]
datab[20] => lpm_add_sub:lpm_add_sub_component.datab[20]
datab[21] => lpm_add_sub:lpm_add_sub_component.datab[21]
datab[22] => lpm_add_sub:lpm_add_sub_component.datab[22]
datab[23] => lpm_add_sub:lpm_add_sub_component.datab[23]
datab[24] => lpm_add_sub:lpm_add_sub_component.datab[24]
datab[25] => lpm_add_sub:lpm_add_sub_component.datab[25]
datab[26] => lpm_add_sub:lpm_add_sub_component.datab[26]
datab[27] => lpm_add_sub:lpm_add_sub_component.datab[27]
datab[28] => lpm_add_sub:lpm_add_sub_component.datab[28]
datab[29] => lpm_add_sub:lpm_add_sub_component.datab[29]
datab[30] => lpm_add_sub:lpm_add_sub_component.datab[30]
datab[31] => lpm_add_sub:lpm_add_sub_component.datab[31]
datab[32] => lpm_add_sub:lpm_add_sub_component.datab[32]
datab[33] => lpm_add_sub:lpm_add_sub_component.datab[33]
datab[34] => lpm_add_sub:lpm_add_sub_component.datab[34]
datab[35] => lpm_add_sub:lpm_add_sub_component.datab[35]
datab[36] => lpm_add_sub:lpm_add_sub_component.datab[36]
datab[37] => lpm_add_sub:lpm_add_sub_component.datab[37]
datab[38] => lpm_add_sub:lpm_add_sub_component.datab[38]
datab[39] => lpm_add_sub:lpm_add_sub_component.datab[39]
cout <= lpm_add_sub:lpm_add_sub_component.cout
result[0] <= lpm_add_sub:lpm_add_sub_component.result[0]
result[1] <= lpm_add_sub:lpm_add_sub_component.result[1]
result[2] <= lpm_add_sub:lpm_add_sub_component.result[2]
result[3] <= lpm_add_sub:lpm_add_sub_component.result[3]
result[4] <= lpm_add_sub:lpm_add_sub_component.result[4]
result[5] <= lpm_add_sub:lpm_add_sub_component.result[5]
result[6] <= lpm_add_sub:lpm_add_sub_component.result[6]
result[7] <= lpm_add_sub:lpm_add_sub_component.result[7]
result[8] <= lpm_add_sub:lpm_add_sub_component.result[8]
result[9] <= lpm_add_sub:lpm_add_sub_component.result[9]
result[10] <= lpm_add_sub:lpm_add_sub_component.result[10]
result[11] <= lpm_add_sub:lpm_add_sub_component.result[11]
result[12] <= lpm_add_sub:lpm_add_sub_component.result[12]
result[13] <= lpm_add_sub:lpm_add_sub_component.result[13]
result[14] <= lpm_add_sub:lpm_add_sub_component.result[14]
result[15] <= lpm_add_sub:lpm_add_sub_component.result[15]
result[16] <= lpm_add_sub:lpm_add_sub_component.result[16]
result[17] <= lpm_add_sub:lpm_add_sub_component.result[17]
result[18] <= lpm_add_sub:lpm_add_sub_component.result[18]
result[19] <= lpm_add_sub:lpm_add_sub_component.result[19]
result[20] <= lpm_add_sub:lpm_add_sub_component.result[20]
result[21] <= lpm_add_sub:lpm_add_sub_component.result[21]
result[22] <= lpm_add_sub:lpm_add_sub_component.result[22]
result[23] <= lpm_add_sub:lpm_add_sub_component.result[23]
result[24] <= lpm_add_sub:lpm_add_sub_component.result[24]
result[25] <= lpm_add_sub:lpm_add_sub_component.result[25]
result[26] <= lpm_add_sub:lpm_add_sub_component.result[26]
result[27] <= lpm_add_sub:lpm_add_sub_component.result[27]
result[28] <= lpm_add_sub:lpm_add_sub_component.result[28]
result[29] <= lpm_add_sub:lpm_add_sub_component.result[29]
result[30] <= lpm_add_sub:lpm_add_sub_component.result[30]
result[31] <= lpm_add_sub:lpm_add_sub_component.result[31]
result[32] <= lpm_add_sub:lpm_add_sub_component.result[32]
result[33] <= lpm_add_sub:lpm_add_sub_component.result[33]
result[34] <= lpm_add_sub:lpm_add_sub_component.result[34]
result[35] <= lpm_add_sub:lpm_add_sub_component.result[35]
result[36] <= lpm_add_sub:lpm_add_sub_component.result[36]
result[37] <= lpm_add_sub:lpm_add_sub_component.result[37]
result[38] <= lpm_add_sub:lpm_add_sub_component.result[38]
result[39] <= lpm_add_sub:lpm_add_sub_component.result[39]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|LPM_ADD_SUB:lpm_add_sub_component
dataa[0] => add_sub_6ai:auto_generated.dataa[0]
dataa[1] => add_sub_6ai:auto_generated.dataa[1]
dataa[2] => add_sub_6ai:auto_generated.dataa[2]
dataa[3] => add_sub_6ai:auto_generated.dataa[3]
dataa[4] => add_sub_6ai:auto_generated.dataa[4]
dataa[5] => add_sub_6ai:auto_generated.dataa[5]
dataa[6] => add_sub_6ai:auto_generated.dataa[6]
dataa[7] => add_sub_6ai:auto_generated.dataa[7]
dataa[8] => add_sub_6ai:auto_generated.dataa[8]
dataa[9] => add_sub_6ai:auto_generated.dataa[9]
dataa[10] => add_sub_6ai:auto_generated.dataa[10]
dataa[11] => add_sub_6ai:auto_generated.dataa[11]
dataa[12] => add_sub_6ai:auto_generated.dataa[12]
dataa[13] => add_sub_6ai:auto_generated.dataa[13]
dataa[14] => add_sub_6ai:auto_generated.dataa[14]
dataa[15] => add_sub_6ai:auto_generated.dataa[15]
dataa[16] => add_sub_6ai:auto_generated.dataa[16]
dataa[17] => add_sub_6ai:auto_generated.dataa[17]
dataa[18] => add_sub_6ai:auto_generated.dataa[18]
dataa[19] => add_sub_6ai:auto_generated.dataa[19]
dataa[20] => add_sub_6ai:auto_generated.dataa[20]
dataa[21] => add_sub_6ai:auto_generated.dataa[21]
dataa[22] => add_sub_6ai:auto_generated.dataa[22]
dataa[23] => add_sub_6ai:auto_generated.dataa[23]
dataa[24] => add_sub_6ai:auto_generated.dataa[24]
dataa[25] => add_sub_6ai:auto_generated.dataa[25]
dataa[26] => add_sub_6ai:auto_generated.dataa[26]
dataa[27] => add_sub_6ai:auto_generated.dataa[27]
dataa[28] => add_sub_6ai:auto_generated.dataa[28]
dataa[29] => add_sub_6ai:auto_generated.dataa[29]
dataa[30] => add_sub_6ai:auto_generated.dataa[30]
dataa[31] => add_sub_6ai:auto_generated.dataa[31]
dataa[32] => add_sub_6ai:auto_generated.dataa[32]
dataa[33] => add_sub_6ai:auto_generated.dataa[33]
dataa[34] => add_sub_6ai:auto_generated.dataa[34]
dataa[35] => add_sub_6ai:auto_generated.dataa[35]
dataa[36] => add_sub_6ai:auto_generated.dataa[36]
dataa[37] => add_sub_6ai:auto_generated.dataa[37]
dataa[38] => add_sub_6ai:auto_generated.dataa[38]
dataa[39] => add_sub_6ai:auto_generated.dataa[39]
datab[0] => add_sub_6ai:auto_generated.datab[0]
datab[1] => add_sub_6ai:auto_generated.datab[1]
datab[2] => add_sub_6ai:auto_generated.datab[2]
datab[3] => add_sub_6ai:auto_generated.datab[3]
datab[4] => add_sub_6ai:auto_generated.datab[4]
datab[5] => add_sub_6ai:auto_generated.datab[5]
datab[6] => add_sub_6ai:auto_generated.datab[6]
datab[7] => add_sub_6ai:auto_generated.datab[7]
datab[8] => add_sub_6ai:auto_generated.datab[8]
datab[9] => add_sub_6ai:auto_generated.datab[9]
datab[10] => add_sub_6ai:auto_generated.datab[10]
datab[11] => add_sub_6ai:auto_generated.datab[11]
datab[12] => add_sub_6ai:auto_generated.datab[12]
datab[13] => add_sub_6ai:auto_generated.datab[13]
datab[14] => add_sub_6ai:auto_generated.datab[14]
datab[15] => add_sub_6ai:auto_generated.datab[15]
datab[16] => add_sub_6ai:auto_generated.datab[16]
datab[17] => add_sub_6ai:auto_generated.datab[17]
datab[18] => add_sub_6ai:auto_generated.datab[18]
datab[19] => add_sub_6ai:auto_generated.datab[19]
datab[20] => add_sub_6ai:auto_generated.datab[20]
datab[21] => add_sub_6ai:auto_generated.datab[21]
datab[22] => add_sub_6ai:auto_generated.datab[22]
datab[23] => add_sub_6ai:auto_generated.datab[23]
datab[24] => add_sub_6ai:auto_generated.datab[24]
datab[25] => add_sub_6ai:auto_generated.datab[25]
datab[26] => add_sub_6ai:auto_generated.datab[26]
datab[27] => add_sub_6ai:auto_generated.datab[27]
datab[28] => add_sub_6ai:auto_generated.datab[28]
datab[29] => add_sub_6ai:auto_generated.datab[29]
datab[30] => add_sub_6ai:auto_generated.datab[30]
datab[31] => add_sub_6ai:auto_generated.datab[31]
datab[32] => add_sub_6ai:auto_generated.datab[32]
datab[33] => add_sub_6ai:auto_generated.datab[33]
datab[34] => add_sub_6ai:auto_generated.datab[34]
datab[35] => add_sub_6ai:auto_generated.datab[35]
datab[36] => add_sub_6ai:auto_generated.datab[36]
datab[37] => add_sub_6ai:auto_generated.datab[37]
datab[38] => add_sub_6ai:auto_generated.datab[38]
datab[39] => add_sub_6ai:auto_generated.datab[39]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6ai:auto_generated.result[0]
result[1] <= add_sub_6ai:auto_generated.result[1]
result[2] <= add_sub_6ai:auto_generated.result[2]
result[3] <= add_sub_6ai:auto_generated.result[3]
result[4] <= add_sub_6ai:auto_generated.result[4]
result[5] <= add_sub_6ai:auto_generated.result[5]
result[6] <= add_sub_6ai:auto_generated.result[6]
result[7] <= add_sub_6ai:auto_generated.result[7]
result[8] <= add_sub_6ai:auto_generated.result[8]
result[9] <= add_sub_6ai:auto_generated.result[9]
result[10] <= add_sub_6ai:auto_generated.result[10]
result[11] <= add_sub_6ai:auto_generated.result[11]
result[12] <= add_sub_6ai:auto_generated.result[12]
result[13] <= add_sub_6ai:auto_generated.result[13]
result[14] <= add_sub_6ai:auto_generated.result[14]
result[15] <= add_sub_6ai:auto_generated.result[15]
result[16] <= add_sub_6ai:auto_generated.result[16]
result[17] <= add_sub_6ai:auto_generated.result[17]
result[18] <= add_sub_6ai:auto_generated.result[18]
result[19] <= add_sub_6ai:auto_generated.result[19]
result[20] <= add_sub_6ai:auto_generated.result[20]
result[21] <= add_sub_6ai:auto_generated.result[21]
result[22] <= add_sub_6ai:auto_generated.result[22]
result[23] <= add_sub_6ai:auto_generated.result[23]
result[24] <= add_sub_6ai:auto_generated.result[24]
result[25] <= add_sub_6ai:auto_generated.result[25]
result[26] <= add_sub_6ai:auto_generated.result[26]
result[27] <= add_sub_6ai:auto_generated.result[27]
result[28] <= add_sub_6ai:auto_generated.result[28]
result[29] <= add_sub_6ai:auto_generated.result[29]
result[30] <= add_sub_6ai:auto_generated.result[30]
result[31] <= add_sub_6ai:auto_generated.result[31]
result[32] <= add_sub_6ai:auto_generated.result[32]
result[33] <= add_sub_6ai:auto_generated.result[33]
result[34] <= add_sub_6ai:auto_generated.result[34]
result[35] <= add_sub_6ai:auto_generated.result[35]
result[36] <= add_sub_6ai:auto_generated.result[36]
result[37] <= add_sub_6ai:auto_generated.result[37]
result[38] <= add_sub_6ai:auto_generated.result[38]
result[39] <= add_sub_6ai:auto_generated.result[39]
cout <= add_sub_6ai:auto_generated.cout
overflow <= <GND>


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeSub:inst7|LPM_ADD_SUB:lpm_add_sub_component|add_sub_6ai:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN81
dataa[1] => op_1.IN79
dataa[2] => op_1.IN77
dataa[3] => op_1.IN75
dataa[4] => op_1.IN73
dataa[5] => op_1.IN71
dataa[6] => op_1.IN69
dataa[7] => op_1.IN67
dataa[8] => op_1.IN65
dataa[9] => op_1.IN63
dataa[10] => op_1.IN61
dataa[11] => op_1.IN59
dataa[12] => op_1.IN57
dataa[13] => op_1.IN55
dataa[14] => op_1.IN53
dataa[15] => op_1.IN51
dataa[16] => op_1.IN49
dataa[17] => op_1.IN47
dataa[18] => op_1.IN45
dataa[19] => op_1.IN43
dataa[20] => op_1.IN41
dataa[21] => op_1.IN39
dataa[22] => op_1.IN37
dataa[23] => op_1.IN35
dataa[24] => op_1.IN33
dataa[25] => op_1.IN31
dataa[26] => op_1.IN29
dataa[27] => op_1.IN27
dataa[28] => op_1.IN25
dataa[29] => op_1.IN23
dataa[30] => op_1.IN21
dataa[31] => op_1.IN19
dataa[32] => op_1.IN17
dataa[33] => op_1.IN15
dataa[34] => op_1.IN13
dataa[35] => op_1.IN11
dataa[36] => op_1.IN9
dataa[37] => op_1.IN7
dataa[38] => op_1.IN5
dataa[39] => op_1.IN3
datab[0] => op_1.IN82
datab[1] => op_1.IN80
datab[2] => op_1.IN78
datab[3] => op_1.IN76
datab[4] => op_1.IN74
datab[5] => op_1.IN72
datab[6] => op_1.IN70
datab[7] => op_1.IN68
datab[8] => op_1.IN66
datab[9] => op_1.IN64
datab[10] => op_1.IN62
datab[11] => op_1.IN60
datab[12] => op_1.IN58
datab[13] => op_1.IN56
datab[14] => op_1.IN54
datab[15] => op_1.IN52
datab[16] => op_1.IN50
datab[17] => op_1.IN48
datab[18] => op_1.IN46
datab[19] => op_1.IN44
datab[20] => op_1.IN42
datab[21] => op_1.IN40
datab[22] => op_1.IN38
datab[23] => op_1.IN36
datab[24] => op_1.IN34
datab[25] => op_1.IN32
datab[26] => op_1.IN30
datab[27] => op_1.IN28
datab[28] => op_1.IN26
datab[29] => op_1.IN24
datab[30] => op_1.IN22
datab[31] => op_1.IN20
datab[32] => op_1.IN18
datab[33] => op_1.IN16
datab[34] => op_1.IN14
datab[35] => op_1.IN12
datab[36] => op_1.IN10
datab[37] => op_1.IN8
datab[38] => op_1.IN6
datab[39] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6
dataa[0] => lpm_mult:lpm_mult_component.dataa[0]
dataa[1] => lpm_mult:lpm_mult_component.dataa[1]
dataa[2] => lpm_mult:lpm_mult_component.dataa[2]
dataa[3] => lpm_mult:lpm_mult_component.dataa[3]
dataa[4] => lpm_mult:lpm_mult_component.dataa[4]
dataa[5] => lpm_mult:lpm_mult_component.dataa[5]
dataa[6] => lpm_mult:lpm_mult_component.dataa[6]
dataa[7] => lpm_mult:lpm_mult_component.dataa[7]
dataa[8] => lpm_mult:lpm_mult_component.dataa[8]
dataa[9] => lpm_mult:lpm_mult_component.dataa[9]
dataa[10] => lpm_mult:lpm_mult_component.dataa[10]
dataa[11] => lpm_mult:lpm_mult_component.dataa[11]
dataa[12] => lpm_mult:lpm_mult_component.dataa[12]
dataa[13] => lpm_mult:lpm_mult_component.dataa[13]
dataa[14] => lpm_mult:lpm_mult_component.dataa[14]
dataa[15] => lpm_mult:lpm_mult_component.dataa[15]
datab[0] => lpm_mult:lpm_mult_component.datab[0]
datab[1] => lpm_mult:lpm_mult_component.datab[1]
datab[2] => lpm_mult:lpm_mult_component.datab[2]
datab[3] => lpm_mult:lpm_mult_component.datab[3]
datab[4] => lpm_mult:lpm_mult_component.datab[4]
datab[5] => lpm_mult:lpm_mult_component.datab[5]
datab[6] => lpm_mult:lpm_mult_component.datab[6]
datab[7] => lpm_mult:lpm_mult_component.datab[7]
datab[8] => lpm_mult:lpm_mult_component.datab[8]
datab[9] => lpm_mult:lpm_mult_component.datab[9]
datab[10] => lpm_mult:lpm_mult_component.datab[10]
datab[11] => lpm_mult:lpm_mult_component.datab[11]
datab[12] => lpm_mult:lpm_mult_component.datab[12]
datab[13] => lpm_mult:lpm_mult_component.datab[13]
datab[14] => lpm_mult:lpm_mult_component.datab[14]
datab[15] => lpm_mult:lpm_mult_component.datab[15]
datab[16] => lpm_mult:lpm_mult_component.datab[16]
datab[17] => lpm_mult:lpm_mult_component.datab[17]
datab[18] => lpm_mult:lpm_mult_component.datab[18]
datab[19] => lpm_mult:lpm_mult_component.datab[19]
datab[20] => lpm_mult:lpm_mult_component.datab[20]
datab[21] => lpm_mult:lpm_mult_component.datab[21]
datab[22] => lpm_mult:lpm_mult_component.datab[22]
datab[23] => lpm_mult:lpm_mult_component.datab[23]
result[0] <= lpm_mult:lpm_mult_component.result[0]
result[1] <= lpm_mult:lpm_mult_component.result[1]
result[2] <= lpm_mult:lpm_mult_component.result[2]
result[3] <= lpm_mult:lpm_mult_component.result[3]
result[4] <= lpm_mult:lpm_mult_component.result[4]
result[5] <= lpm_mult:lpm_mult_component.result[5]
result[6] <= lpm_mult:lpm_mult_component.result[6]
result[7] <= lpm_mult:lpm_mult_component.result[7]
result[8] <= lpm_mult:lpm_mult_component.result[8]
result[9] <= lpm_mult:lpm_mult_component.result[9]
result[10] <= lpm_mult:lpm_mult_component.result[10]
result[11] <= lpm_mult:lpm_mult_component.result[11]
result[12] <= lpm_mult:lpm_mult_component.result[12]
result[13] <= lpm_mult:lpm_mult_component.result[13]
result[14] <= lpm_mult:lpm_mult_component.result[14]
result[15] <= lpm_mult:lpm_mult_component.result[15]
result[16] <= lpm_mult:lpm_mult_component.result[16]
result[17] <= lpm_mult:lpm_mult_component.result[17]
result[18] <= lpm_mult:lpm_mult_component.result[18]
result[19] <= lpm_mult:lpm_mult_component.result[19]
result[20] <= lpm_mult:lpm_mult_component.result[20]
result[21] <= lpm_mult:lpm_mult_component.result[21]
result[22] <= lpm_mult:lpm_mult_component.result[22]
result[23] <= lpm_mult:lpm_mult_component.result[23]
result[24] <= lpm_mult:lpm_mult_component.result[24]
result[25] <= lpm_mult:lpm_mult_component.result[25]
result[26] <= lpm_mult:lpm_mult_component.result[26]
result[27] <= lpm_mult:lpm_mult_component.result[27]
result[28] <= lpm_mult:lpm_mult_component.result[28]
result[29] <= lpm_mult:lpm_mult_component.result[29]
result[30] <= lpm_mult:lpm_mult_component.result[30]
result[31] <= lpm_mult:lpm_mult_component.result[31]
result[32] <= lpm_mult:lpm_mult_component.result[32]
result[33] <= lpm_mult:lpm_mult_component.result[33]
result[34] <= lpm_mult:lpm_mult_component.result[34]
result[35] <= lpm_mult:lpm_mult_component.result[35]
result[36] <= lpm_mult:lpm_mult_component.result[36]
result[37] <= lpm_mult:lpm_mult_component.result[37]
result[38] <= lpm_mult:lpm_mult_component.result[38]
result[39] <= lpm_mult:lpm_mult_component.result[39]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component
dataa[0] => mult_mfn:auto_generated.dataa[0]
dataa[1] => mult_mfn:auto_generated.dataa[1]
dataa[2] => mult_mfn:auto_generated.dataa[2]
dataa[3] => mult_mfn:auto_generated.dataa[3]
dataa[4] => mult_mfn:auto_generated.dataa[4]
dataa[5] => mult_mfn:auto_generated.dataa[5]
dataa[6] => mult_mfn:auto_generated.dataa[6]
dataa[7] => mult_mfn:auto_generated.dataa[7]
dataa[8] => mult_mfn:auto_generated.dataa[8]
dataa[9] => mult_mfn:auto_generated.dataa[9]
dataa[10] => mult_mfn:auto_generated.dataa[10]
dataa[11] => mult_mfn:auto_generated.dataa[11]
dataa[12] => mult_mfn:auto_generated.dataa[12]
dataa[13] => mult_mfn:auto_generated.dataa[13]
dataa[14] => mult_mfn:auto_generated.dataa[14]
dataa[15] => mult_mfn:auto_generated.dataa[15]
datab[0] => mult_mfn:auto_generated.datab[0]
datab[1] => mult_mfn:auto_generated.datab[1]
datab[2] => mult_mfn:auto_generated.datab[2]
datab[3] => mult_mfn:auto_generated.datab[3]
datab[4] => mult_mfn:auto_generated.datab[4]
datab[5] => mult_mfn:auto_generated.datab[5]
datab[6] => mult_mfn:auto_generated.datab[6]
datab[7] => mult_mfn:auto_generated.datab[7]
datab[8] => mult_mfn:auto_generated.datab[8]
datab[9] => mult_mfn:auto_generated.datab[9]
datab[10] => mult_mfn:auto_generated.datab[10]
datab[11] => mult_mfn:auto_generated.datab[11]
datab[12] => mult_mfn:auto_generated.datab[12]
datab[13] => mult_mfn:auto_generated.datab[13]
datab[14] => mult_mfn:auto_generated.datab[14]
datab[15] => mult_mfn:auto_generated.datab[15]
datab[16] => mult_mfn:auto_generated.datab[16]
datab[17] => mult_mfn:auto_generated.datab[17]
datab[18] => mult_mfn:auto_generated.datab[18]
datab[19] => mult_mfn:auto_generated.datab[19]
datab[20] => mult_mfn:auto_generated.datab[20]
datab[21] => mult_mfn:auto_generated.datab[21]
datab[22] => mult_mfn:auto_generated.datab[22]
datab[23] => mult_mfn:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_mfn:auto_generated.result[0]
result[1] <= mult_mfn:auto_generated.result[1]
result[2] <= mult_mfn:auto_generated.result[2]
result[3] <= mult_mfn:auto_generated.result[3]
result[4] <= mult_mfn:auto_generated.result[4]
result[5] <= mult_mfn:auto_generated.result[5]
result[6] <= mult_mfn:auto_generated.result[6]
result[7] <= mult_mfn:auto_generated.result[7]
result[8] <= mult_mfn:auto_generated.result[8]
result[9] <= mult_mfn:auto_generated.result[9]
result[10] <= mult_mfn:auto_generated.result[10]
result[11] <= mult_mfn:auto_generated.result[11]
result[12] <= mult_mfn:auto_generated.result[12]
result[13] <= mult_mfn:auto_generated.result[13]
result[14] <= mult_mfn:auto_generated.result[14]
result[15] <= mult_mfn:auto_generated.result[15]
result[16] <= mult_mfn:auto_generated.result[16]
result[17] <= mult_mfn:auto_generated.result[17]
result[18] <= mult_mfn:auto_generated.result[18]
result[19] <= mult_mfn:auto_generated.result[19]
result[20] <= mult_mfn:auto_generated.result[20]
result[21] <= mult_mfn:auto_generated.result[21]
result[22] <= mult_mfn:auto_generated.result[22]
result[23] <= mult_mfn:auto_generated.result[23]
result[24] <= mult_mfn:auto_generated.result[24]
result[25] <= mult_mfn:auto_generated.result[25]
result[26] <= mult_mfn:auto_generated.result[26]
result[27] <= mult_mfn:auto_generated.result[27]
result[28] <= mult_mfn:auto_generated.result[28]
result[29] <= mult_mfn:auto_generated.result[29]
result[30] <= mult_mfn:auto_generated.result[30]
result[31] <= mult_mfn:auto_generated.result[31]
result[32] <= mult_mfn:auto_generated.result[32]
result[33] <= mult_mfn:auto_generated.result[33]
result[34] <= mult_mfn:auto_generated.result[34]
result[35] <= mult_mfn:auto_generated.result[35]
result[36] <= mult_mfn:auto_generated.result[36]
result[37] <= mult_mfn:auto_generated.result[37]
result[38] <= mult_mfn:auto_generated.result[38]
result[39] <= mult_mfn:auto_generated.result[39]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|wb_aComp_envShapeMult:inst6|lpm_mult:lpm_mult_component|mult_mfn:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
datab[9] => mac_mult1.DATAB9
datab[10] => mac_mult1.DATAB10
datab[11] => mac_mult1.DATAB11
datab[12] => mac_mult1.DATAB12
datab[13] => mac_mult1.DATAB13
datab[14] => mac_mult1.DATAB14
datab[15] => mac_mult1.DATAB15
datab[16] => mac_mult1.DATAB16
datab[17] => mac_mult1.DATAB17
datab[18] => mac_mult3.DATAB
datab[19] => mac_mult3.DATAB1
datab[20] => mac_mult3.DATAB2
datab[21] => mac_mult3.DATAB3
datab[22] => mac_mult3.DATAB4
datab[23] => mac_mult3.DATAB5
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft8a[21].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst
data[0] => lpm_decode:lpm_decode_component.data[0]
data[1] => lpm_decode:lpm_decode_component.data[1]
data[2] => lpm_decode:lpm_decode_component.data[2]
data[3] => lpm_decode:lpm_decode_component.data[3]
eq0 <= lpm_decode:lpm_decode_component.eq[0]
eq1 <= lpm_decode:lpm_decode_component.eq[1]
eq10 <= lpm_decode:lpm_decode_component.eq[10]
eq11 <= lpm_decode:lpm_decode_component.eq[11]
eq12 <= lpm_decode:lpm_decode_component.eq[12]
eq13 <= lpm_decode:lpm_decode_component.eq[13]
eq14 <= lpm_decode:lpm_decode_component.eq[14]
eq15 <= lpm_decode:lpm_decode_component.eq[15]
eq2 <= lpm_decode:lpm_decode_component.eq[2]
eq3 <= lpm_decode:lpm_decode_component.eq[3]
eq4 <= lpm_decode:lpm_decode_component.eq[4]
eq5 <= lpm_decode:lpm_decode_component.eq[5]
eq6 <= lpm_decode:lpm_decode_component.eq[6]
eq7 <= lpm_decode:lpm_decode_component.eq[7]
eq8 <= lpm_decode:lpm_decode_component.eq[8]
eq9 <= lpm_decode:lpm_decode_component.eq[9]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component
data[0] => decode_ucf:auto_generated.data[0]
data[1] => decode_ucf:auto_generated.data[1]
data[2] => decode_ucf:auto_generated.data[2]
data[3] => decode_ucf:auto_generated.data[3]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_ucf:auto_generated.eq[0]
eq[1] <= decode_ucf:auto_generated.eq[1]
eq[2] <= decode_ucf:auto_generated.eq[2]
eq[3] <= decode_ucf:auto_generated.eq[3]
eq[4] <= decode_ucf:auto_generated.eq[4]
eq[5] <= decode_ucf:auto_generated.eq[5]
eq[6] <= decode_ucf:auto_generated.eq[6]
eq[7] <= decode_ucf:auto_generated.eq[7]
eq[8] <= decode_ucf:auto_generated.eq[8]
eq[9] <= decode_ucf:auto_generated.eq[9]
eq[10] <= decode_ucf:auto_generated.eq[10]
eq[11] <= decode_ucf:auto_generated.eq[11]
eq[12] <= decode_ucf:auto_generated.eq[12]
eq[13] <= decode_ucf:auto_generated.eq[13]
eq[14] <= decode_ucf:auto_generated.eq[14]
eq[15] <= decode_ucf:auto_generated.eq[15]


|StudentDesign|fact:inst5|wb_aComp_envShape:inst8|wb_aComp_valueReducer:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_ucf:auto_generated
data[0] => w_anode102w[1].IN1
data[0] => w_anode112w[1].IN0
data[0] => w_anode122w[1].IN1
data[0] => w_anode132w[1].IN0
data[0] => w_anode142w[1].IN1
data[0] => w_anode152w[1].IN0
data[0] => w_anode162w[1].IN1
data[0] => w_anode21w[1].IN1
data[0] => w_anode31w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode4w[1].IN0
data[0] => w_anode51w[1].IN0
data[0] => w_anode61w[1].IN1
data[0] => w_anode71w[1].IN0
data[0] => w_anode81w[1].IN1
data[0] => w_anode91w[1].IN0
data[1] => w_anode102w[2].IN0
data[1] => w_anode112w[2].IN1
data[1] => w_anode122w[2].IN1
data[1] => w_anode132w[2].IN0
data[1] => w_anode142w[2].IN0
data[1] => w_anode152w[2].IN1
data[1] => w_anode162w[2].IN1
data[1] => w_anode21w[2].IN0
data[1] => w_anode31w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode4w[2].IN0
data[1] => w_anode51w[2].IN0
data[1] => w_anode61w[2].IN0
data[1] => w_anode71w[2].IN1
data[1] => w_anode81w[2].IN1
data[1] => w_anode91w[2].IN0
data[2] => w_anode102w[3].IN0
data[2] => w_anode112w[3].IN0
data[2] => w_anode122w[3].IN0
data[2] => w_anode132w[3].IN1
data[2] => w_anode142w[3].IN1
data[2] => w_anode152w[3].IN1
data[2] => w_anode162w[3].IN1
data[2] => w_anode21w[3].IN0
data[2] => w_anode31w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode4w[3].IN0
data[2] => w_anode51w[3].IN1
data[2] => w_anode61w[3].IN1
data[2] => w_anode71w[3].IN1
data[2] => w_anode81w[3].IN1
data[2] => w_anode91w[3].IN0
data[3] => enable_wire1.IN0
data[3] => w_anode102w[1].IN0
data[3] => w_anode112w[1].IN0
data[3] => w_anode122w[1].IN0
data[3] => w_anode132w[1].IN0
data[3] => w_anode142w[1].IN0
data[3] => w_anode152w[1].IN0
data[3] => w_anode162w[1].IN0
data[3] => w_anode91w[1].IN0
eq[0] <= w_anode4w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode21w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode31w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode51w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode61w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode71w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode81w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode91w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode102w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode112w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode122w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode132w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode142w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode152w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode162w[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fact:inst5|edgeDetector:inst
DVIedge <= inst2.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => inst.ACLR
RESET_N => inst1.ACLR
CLK => inst.CLK
CLK => inst1.CLK
DVI => inst.DATAIN


|StudentDesign|ABSLT:inst
DO[0] <= Krets_12:inst3.DO0
DO[1] <= Krets_12:inst3.DO1
DO[2] <= Krets_12:inst3.DO2
DO[3] <= Krets_12:inst3.DO3
DO[4] <= Krets_12:inst2.DO0
DO[5] <= Krets_12:inst2.DO1
DO[6] <= Krets_12:inst2.DO2
DO[7] <= Krets_12:inst2.DO3
DO[8] <= Krets_12:inst1.DO0
DO[9] <= Krets_12:inst1.DO1
DO[10] <= Krets_12:inst1.DO2
DO[11] <= Krets_12:inst1.DO3
DO[12] <= Krets_12:inst.DO0
DO[13] <= Krets_12:inst.DO1
DO[14] <= Krets_12:inst.DO2
DO[15] <= Krets_12:inst.DO3
DI[0] => Krets_12:inst3.DI0
DI[1] => Krets_12:inst3.DI1
DI[2] => Krets_12:inst3.DI2
DI[3] => Krets_12:inst3.DI3
DI[4] => Krets_12:inst2.DI0
DI[5] => Krets_12:inst2.DI1
DI[6] => Krets_12:inst2.DI2
DI[7] => Krets_12:inst2.DI3
DI[8] => Krets_12:inst1.DI0
DI[9] => Krets_12:inst1.DI1
DI[10] => Krets_12:inst1.DI2
DI[11] => Krets_12:inst1.DI3
DI[12] => Krets_12:inst.DI0
DI[13] => Krets_12:inst.DI1
DI[14] => Krets_12:inst.DI2
DI[15] => Krets_12:inst.DI3
DI[15] => inst4.IN1
ENABS => inst4.IN0


|StudentDesign|ABSLT:inst|Krets_12:inst
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|ABSLT:inst|Krets_12:inst1
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|ABSLT:inst|Krets_12:inst2
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|ABSLT:inst|Krets_12:inst3
CO <= inst4.DB_MAX_OUTPUT_PORT_TYPE
EN2 => inst10.IN0
EN2 => inst11.IN1
DI0 => inst3.IN0
EN1 => inst3.IN1
EN1 => inst2.IN1
EN1 => inst1.IN1
EN1 => inst.IN1
DI1 => inst2.IN0
DI2 => inst1.IN0
DI3 => inst.IN0
DO3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
DO2 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
DO1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
DO0 <= inst11.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2
clk => clk.IN2
in_signal[0] => in_signal[0].IN1
in_signal[1] => in_signal[1].IN1
in_signal[2] => in_signal[2].IN1
in_signal[3] => in_signal[3].IN1
in_signal[4] => in_signal[4].IN1
in_signal[5] => in_signal[5].IN1
in_signal[6] => in_signal[6].IN1
in_signal[7] => in_signal[7].IN1
in_signal[8] => in_signal[8].IN1
in_signal[9] => in_signal[9].IN1
in_signal[10] => in_signal[10].IN1
in_signal[11] => in_signal[11].IN1
in_signal[12] => in_signal[12].IN1
in_signal[13] => in_signal[13].IN1
in_signal[14] => in_signal[14].IN1
in_signal[15] => in_signal[15].IN1
real_power[0] <= fft:fft_inst.source_real
real_power[1] <= fft:fft_inst.source_real
real_power[2] <= fft:fft_inst.source_real
real_power[3] <= fft:fft_inst.source_real
real_power[4] <= fft:fft_inst.source_real
real_power[5] <= fft:fft_inst.source_real
real_power[6] <= fft:fft_inst.source_real
real_power[7] <= fft:fft_inst.source_real
real_power[8] <= fft:fft_inst.source_real
real_power[9] <= fft:fft_inst.source_real
real_power[10] <= fft:fft_inst.source_real
real_power[11] <= fft:fft_inst.source_real
real_power[12] <= fft:fft_inst.source_real
real_power[13] <= fft:fft_inst.source_real
real_power[14] <= fft:fft_inst.source_real
real_power[15] <= fft:fft_inst.source_real
real_power[16] <= fft:fft_inst.source_real
real_power[17] <= fft:fft_inst.source_real
real_power[18] <= fft:fft_inst.source_real
real_power[19] <= fft:fft_inst.source_real
real_power[20] <= fft:fft_inst.source_real
real_power[21] <= fft:fft_inst.source_real
real_power[22] <= fft:fft_inst.source_real
real_power[23] <= fft:fft_inst.source_real
real_power[24] <= fft:fft_inst.source_real
real_power[25] <= fft:fft_inst.source_real
real_power[26] <= fft:fft_inst.source_real
imag_power[0] <= fft:fft_inst.source_imag
imag_power[1] <= fft:fft_inst.source_imag
imag_power[2] <= fft:fft_inst.source_imag
imag_power[3] <= fft:fft_inst.source_imag
imag_power[4] <= fft:fft_inst.source_imag
imag_power[5] <= fft:fft_inst.source_imag
imag_power[6] <= fft:fft_inst.source_imag
imag_power[7] <= fft:fft_inst.source_imag
imag_power[8] <= fft:fft_inst.source_imag
imag_power[9] <= fft:fft_inst.source_imag
imag_power[10] <= fft:fft_inst.source_imag
imag_power[11] <= fft:fft_inst.source_imag
imag_power[12] <= fft:fft_inst.source_imag
imag_power[13] <= fft:fft_inst.source_imag
imag_power[14] <= fft:fft_inst.source_imag
imag_power[15] <= fft:fft_inst.source_imag
imag_power[16] <= fft:fft_inst.source_imag
imag_power[17] <= fft:fft_inst.source_imag
imag_power[18] <= fft:fft_inst.source_imag
imag_power[19] <= fft:fft_inst.source_imag
imag_power[20] <= fft:fft_inst.source_imag
imag_power[21] <= fft:fft_inst.source_imag
imag_power[22] <= fft:fft_inst.source_imag
imag_power[23] <= fft:fft_inst.source_imag
imag_power[24] <= fft:fft_inst.source_imag
imag_power[25] <= fft:fft_inst.source_imag
imag_power[26] <= fft:fft_inst.source_imag
fft_source_sop <= fft:fft_inst.source_sop
sink_sop <= sink_sop.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= sink_eop.DB_MAX_OUTPUT_PORT_TYPE
sink_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|controll_for_fft:controll_for_fft_longer_inst
clk => sink_valid~reg0.CLK
clk => sink_sop~reg0.CLK
clk => sink_eop~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
insignal[0] => outreal[0].DATAIN
insignal[1] => outreal[1].DATAIN
insignal[2] => outreal[2].DATAIN
insignal[3] => outreal[3].DATAIN
insignal[4] => outreal[4].DATAIN
insignal[5] => outreal[5].DATAIN
insignal[6] => outreal[6].DATAIN
insignal[7] => outreal[7].DATAIN
insignal[8] => outreal[8].DATAIN
insignal[9] => outreal[9].DATAIN
insignal[10] => outreal[10].DATAIN
insignal[11] => outreal[11].DATAIN
insignal[12] => outreal[12].DATAIN
insignal[13] => outreal[13].DATAIN
insignal[14] => outreal[14].DATAIN
insignal[15] => outreal[15].DATAIN
sink_valid <= sink_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_ready <= <VCC>
sink_error[0] <= <GND>
sink_error[1] <= <GND>
sink_sop <= sink_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
sink_eop <= sink_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
inverse <= <GND>
outreal[0] <= insignal[0].DB_MAX_OUTPUT_PORT_TYPE
outreal[1] <= insignal[1].DB_MAX_OUTPUT_PORT_TYPE
outreal[2] <= insignal[2].DB_MAX_OUTPUT_PORT_TYPE
outreal[3] <= insignal[3].DB_MAX_OUTPUT_PORT_TYPE
outreal[4] <= insignal[4].DB_MAX_OUTPUT_PORT_TYPE
outreal[5] <= insignal[5].DB_MAX_OUTPUT_PORT_TYPE
outreal[6] <= insignal[6].DB_MAX_OUTPUT_PORT_TYPE
outreal[7] <= insignal[7].DB_MAX_OUTPUT_PORT_TYPE
outreal[8] <= insignal[8].DB_MAX_OUTPUT_PORT_TYPE
outreal[9] <= insignal[9].DB_MAX_OUTPUT_PORT_TYPE
outreal[10] <= insignal[10].DB_MAX_OUTPUT_PORT_TYPE
outreal[11] <= insignal[11].DB_MAX_OUTPUT_PORT_TYPE
outreal[12] <= insignal[12].DB_MAX_OUTPUT_PORT_TYPE
outreal[13] <= insignal[13].DB_MAX_OUTPUT_PORT_TYPE
outreal[14] <= insignal[14].DB_MAX_OUTPUT_PORT_TYPE
outreal[15] <= insignal[15].DB_MAX_OUTPUT_PORT_TYPE
outimag[0] <= <GND>
outimag[1] <= <GND>
outimag[2] <= <GND>
outimag[3] <= <GND>
outimag[4] <= <GND>
outimag[5] <= <GND>
outimag[6] <= <GND>
outimag[7] <= <GND>
outimag[8] <= <GND>
outimag[9] <= <GND>
outimag[10] <= <GND>
outimag[11] <= <GND>
outimag[12] <= <GND>
outimag[13] <= <GND>
outimag[14] <= <GND>
outimag[15] <= <GND>
fft_pts[0] <= <VCC>
fft_pts[1] <= <VCC>
fft_pts[2] <= <VCC>
fft_pts[3] <= <VCC>
fft_pts[4] <= <VCC>
fft_pts[5] <= <VCC>
fft_pts[6] <= <VCC>
fft_pts[7] <= <VCC>
fft_pts[8] <= <VCC>
fft_pts[9] <= <VCC>
fft_pts[10] <= <VCC>


|StudentDesign|fft_wraper:inst2|fft:fft_inst
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= fft_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_real[16] => sink_real[16].IN1
sink_real[17] => sink_real[17].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
sink_imag[16] => sink_imag[16].IN1
sink_imag[17] => sink_imag[17].IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
fftpts_in[4] => fftpts_in[4].IN1
fftpts_in[5] => fftpts_in[5].IN1
fftpts_in[6] => fftpts_in[6].IN1
fftpts_in[7] => fftpts_in[7].IN1
fftpts_in[8] => fftpts_in[8].IN1
fftpts_in[9] => fftpts_in[9].IN1
fftpts_in[10] => fftpts_in[10].IN1
fftpts_in[11] => fftpts_in[11].IN1
fftpts_in[12] => fftpts_in[12].IN1
fftpts_in[13] => fftpts_in[13].IN1
inverse[0] => inverse[0].IN1
source_valid <= fft_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= fft_fft_ii_0:fft_ii_0.source_error
source_error[1] <= fft_fft_ii_0:fft_ii_0.source_error
source_sop <= fft_fft_ii_0:fft_ii_0.source_sop
source_eop <= fft_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[1] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[2] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[3] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[4] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[5] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[6] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[7] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[8] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[9] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[10] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[11] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[12] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[13] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[14] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[15] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[16] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[17] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[18] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[19] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[20] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[21] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[22] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[23] <= fft_fft_ii_0:fft_ii_0.source_real
source_real[24] <= fft_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[8] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[9] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[10] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[11] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[12] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[13] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[14] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[15] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[16] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[17] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[18] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[19] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[20] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[21] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[22] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[23] <= fft_fft_ii_0:fft_ii_0.source_imag
source_imag[24] <= fft_fft_ii_0:fft_ii_0.source_imag
fftpts_out[0] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[1] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[2] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[3] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[4] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[5] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[6] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[7] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[8] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[9] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[10] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[11] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[12] <= fft_fft_ii_0:fft_ii_0.fftpts_out
fftpts_out[13] <= fft_fft_ii_0:fft_ii_0.fftpts_out


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
fftpts_in[0] => fftpts_in[0].IN1
fftpts_in[1] => fftpts_in[1].IN1
fftpts_in[2] => fftpts_in[2].IN1
fftpts_in[3] => fftpts_in[3].IN1
fftpts_in[4] => fftpts_in[4].IN1
fftpts_in[5] => fftpts_in[5].IN1
fftpts_in[6] => fftpts_in[6].IN1
fftpts_in[7] => fftpts_in[7].IN1
fftpts_in[8] => fftpts_in[8].IN1
fftpts_in[9] => fftpts_in[9].IN1
fftpts_in[10] => fftpts_in[10].IN1
fftpts_in[11] => fftpts_in[11].IN1
fftpts_in[12] => fftpts_in[12].IN1
fftpts_in[13] => fftpts_in[13].IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_real[16] => sink_real[16].IN1
sink_real[17] => sink_real[17].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
sink_imag[16] => sink_imag[16].IN1
sink_imag[17] => sink_imag[17].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
fftpts_out[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[8] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[9] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[10] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[11] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[12] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
fftpts_out[13] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.fftpts_out
sink_ready <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.sink_ready
source_error[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_error[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_error
source_sop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_sop
source_eop <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_eop
source_valid <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_valid
source_real[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[8] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[9] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[10] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[11] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[12] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[13] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[14] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[15] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[16] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[17] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[18] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[19] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[20] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[21] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[22] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[23] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_real[24] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_real
source_imag[0] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[1] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[2] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[3] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[4] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[5] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[6] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[7] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[8] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[9] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[10] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[11] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[12] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[13] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[14] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[15] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[16] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[17] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[18] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[19] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[20] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[21] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[22] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[23] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag
source_imag[24] <= auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst.source_imag


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst
clk => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.clk
clk => processing_to_end.CLK
clk => sent_eop.CLK
clk => auk_dspip_r22sdf_core:r22sdf_core_inst.clk
clk => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.clk
clk => auk_dspip_avalon_streaming_block_source:source_control_inst.clk
reset_n => sent_eop.OUTPUTSELECT
reset_n => processing_to_end.OUTPUTSELECT
reset_n => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.reset
reset_n => auk_dspip_r22sdf_core:r22sdf_core_inst.reset
reset_n => auk_dspip_bit_reverse_core:generate_bit_reverse_module:bit_reverse_inst.reset
reset_n => auk_dspip_avalon_streaming_block_source:source_control_inst.reset
clk_ena => source_stall_ena.IN1
fftpts_in[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[0]
fftpts_in[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[1]
fftpts_in[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[2]
fftpts_in[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[3]
fftpts_in[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[4]
fftpts_in[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[5]
fftpts_in[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[6]
fftpts_in[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[7]
fftpts_in[8] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[8]
fftpts_in[9] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[9]
fftpts_in[10] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[10]
fftpts_in[11] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[11]
fftpts_in[12] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[12]
fftpts_in[13] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_blk[13]
inverse => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_inverse
sink_ready <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_ready
sink_valid => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.sink_valid
sink_real[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[0]
sink_real[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[1]
sink_real[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[2]
sink_real[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[3]
sink_real[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[4]
sink_real[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[5]
sink_real[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[6]
sink_real[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[7]
sink_real[8] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[8]
sink_real[9] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[9]
sink_real[10] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[10]
sink_real[11] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[11]
sink_real[12] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[12]
sink_real[13] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[13]
sink_real[14] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[14]
sink_real[15] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[15]
sink_real[16] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[16]
sink_real[17] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[17]
sink_imag[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[18]
sink_imag[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[19]
sink_imag[2] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[20]
sink_imag[3] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[21]
sink_imag[4] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[22]
sink_imag[5] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[23]
sink_imag[6] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[24]
sink_imag[7] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[25]
sink_imag[8] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[26]
sink_imag[9] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[27]
sink_imag[10] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[28]
sink_imag[11] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[29]
sink_imag[12] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[30]
sink_imag[13] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[31]
sink_imag[14] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[32]
sink_imag[15] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[33]
sink_imag[16] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[34]
sink_imag[17] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_data[35]
sink_sop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_sop
sink_eop => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_eop
sink_error[0] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[0]
sink_error[1] => auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.in_error[1]
source_error[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[0]
source_error[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.out_error[1]
source_ready => sent_eop_p.IN1
source_ready => sent_eop_p.IN1
source_ready => auk_dspip_avalon_streaming_block_source:source_control_inst.source_ready
source_valid <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_valid
source_real[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[0]
source_real[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[1]
source_real[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[2]
source_real[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[3]
source_real[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[4]
source_real[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[5]
source_real[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[6]
source_real[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[7]
source_real[8] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[8]
source_real[9] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[9]
source_real[10] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[10]
source_real[11] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[11]
source_real[12] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[12]
source_real[13] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[13]
source_real[14] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[14]
source_real[15] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[15]
source_real[16] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[16]
source_real[17] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[17]
source_real[18] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[18]
source_real[19] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[19]
source_real[20] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[20]
source_real[21] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[21]
source_real[22] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[22]
source_real[23] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[23]
source_real[24] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[24]
source_imag[0] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[25]
source_imag[1] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[26]
source_imag[2] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[27]
source_imag[3] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[28]
source_imag[4] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[29]
source_imag[5] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[30]
source_imag[6] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[31]
source_imag[7] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[32]
source_imag[8] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[33]
source_imag[9] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[34]
source_imag[10] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[35]
source_imag[11] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[36]
source_imag[12] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[37]
source_imag[13] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[38]
source_imag[14] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[39]
source_imag[15] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[40]
source_imag[16] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[41]
source_imag[17] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[42]
source_imag[18] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[43]
source_imag[19] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[44]
source_imag[20] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[45]
source_imag[21] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[46]
source_imag[22] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[47]
source_imag[23] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[48]
source_imag[24] <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_data[49]
source_sop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_sop
source_eop <= auk_dspip_avalon_streaming_block_source:source_control_inst.source_eop
fftpts_out[0] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[0]
fftpts_out[1] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[1]
fftpts_out[2] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[2]
fftpts_out[3] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[3]
fftpts_out[4] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[4]
fftpts_out[5] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[5]
fftpts_out[6] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[6]
fftpts_out[7] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[7]
fftpts_out[8] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[8]
fftpts_out[9] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[9]
fftpts_out[10] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[10]
fftpts_out[11] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[11]
fftpts_out[12] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[12]
fftpts_out[13] <= auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst.curr_blk[13]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst
clk => scfifo:sink_FIFO.clock
clk => start.CLK
clk => pre_stall.CLK
clk => in_data_reg[0].CLK
clk => in_data_reg[1].CLK
clk => in_data_reg[2].CLK
clk => in_data_reg[3].CLK
clk => in_data_reg[4].CLK
clk => in_data_reg[5].CLK
clk => in_data_reg[6].CLK
clk => in_data_reg[7].CLK
clk => in_data_reg[8].CLK
clk => in_data_reg[9].CLK
clk => in_data_reg[10].CLK
clk => in_data_reg[11].CLK
clk => in_data_reg[12].CLK
clk => in_data_reg[13].CLK
clk => in_data_reg[14].CLK
clk => in_data_reg[15].CLK
clk => in_data_reg[16].CLK
clk => in_data_reg[17].CLK
clk => in_data_reg[18].CLK
clk => in_data_reg[19].CLK
clk => in_data_reg[20].CLK
clk => in_data_reg[21].CLK
clk => in_data_reg[22].CLK
clk => in_data_reg[23].CLK
clk => in_data_reg[24].CLK
clk => in_data_reg[25].CLK
clk => in_data_reg[26].CLK
clk => in_data_reg[27].CLK
clk => in_data_reg[28].CLK
clk => in_data_reg[29].CLK
clk => in_data_reg[30].CLK
clk => in_data_reg[31].CLK
clk => in_data_reg[32].CLK
clk => in_data_reg[33].CLK
clk => in_data_reg[34].CLK
clk => in_data_reg[35].CLK
clk => in_eop_reg.CLK
clk => in_sop_reg.CLK
clk => prev_blk[0].CLK
clk => prev_blk[1].CLK
clk => prev_blk[2].CLK
clk => prev_blk[3].CLK
clk => prev_blk[4].CLK
clk => prev_blk[5].CLK
clk => prev_blk[6].CLK
clk => prev_blk[7].CLK
clk => prev_blk[8].CLK
clk => prev_blk[9].CLK
clk => prev_blk[10].CLK
clk => prev_blk[11].CLK
clk => prev_blk[12].CLK
clk => prev_blk[13].CLK
clk => in_blk_reg[0].CLK
clk => in_blk_reg[1].CLK
clk => in_blk_reg[2].CLK
clk => in_blk_reg[3].CLK
clk => in_blk_reg[4].CLK
clk => in_blk_reg[5].CLK
clk => in_blk_reg[6].CLK
clk => in_blk_reg[7].CLK
clk => in_blk_reg[8].CLK
clk => in_blk_reg[9].CLK
clk => in_blk_reg[10].CLK
clk => in_blk_reg[11].CLK
clk => in_blk_reg[12].CLK
clk => in_blk_reg[13].CLK
clk => in_inverse_reg.CLK
clk => sink_valid_reg.CLK
clk => sink_fifo_data[0].CLK
clk => sink_fifo_data[1].CLK
clk => sink_fifo_data[2].CLK
clk => sink_fifo_data[3].CLK
clk => sink_fifo_data[4].CLK
clk => sink_fifo_data[5].CLK
clk => sink_fifo_data[6].CLK
clk => sink_fifo_data[7].CLK
clk => sink_fifo_data[8].CLK
clk => sink_fifo_data[9].CLK
clk => sink_fifo_data[10].CLK
clk => sink_fifo_data[11].CLK
clk => sink_fifo_data[12].CLK
clk => sink_fifo_data[13].CLK
clk => sink_fifo_data[14].CLK
clk => sink_fifo_data[15].CLK
clk => sink_fifo_data[16].CLK
clk => sink_fifo_data[17].CLK
clk => sink_fifo_data[18].CLK
clk => sink_fifo_data[19].CLK
clk => sink_fifo_data[20].CLK
clk => sink_fifo_data[21].CLK
clk => sink_fifo_data[22].CLK
clk => sink_fifo_data[23].CLK
clk => sink_fifo_data[24].CLK
clk => sink_fifo_data[25].CLK
clk => sink_fifo_data[26].CLK
clk => sink_fifo_data[27].CLK
clk => sink_fifo_data[28].CLK
clk => sink_fifo_data[29].CLK
clk => sink_fifo_data[30].CLK
clk => sink_fifo_data[31].CLK
clk => sink_fifo_data[32].CLK
clk => sink_fifo_data[33].CLK
clk => sink_fifo_data[34].CLK
clk => sink_fifo_data[35].CLK
clk => sink_fifo_data[36].CLK
clk => sink_fifo_data[37].CLK
clk => sink_fifo_data[38].CLK
clk => sink_fifo_data[39].CLK
clk => sink_fifo_data[40].CLK
clk => sink_fifo_data[41].CLK
clk => sink_fifo_data[42].CLK
clk => sink_fifo_data[43].CLK
clk => sink_fifo_data[44].CLK
clk => sink_fifo_data[45].CLK
clk => sink_fifo_data[46].CLK
clk => sink_fifo_data[47].CLK
clk => sink_fifo_data[48].CLK
clk => sink_fifo_data[49].CLK
clk => sink_fifo_data[50].CLK
clk => sink_fifo_data[51].CLK
clk => sink_fifo_data[52].CLK
clk => sink_fifo_data[53].CLK
clk => sink_fifo_data[54].CLK
clk => sink_fifo_data[55].CLK
clk => sink_fifo_data[56].CLK
clk => sink_fifo_data[57].CLK
clk => sink_fifo_data[58].CLK
clk => sink_fifo_data[59].CLK
clk => sink_fifo_data[60].CLK
clk => sink_fifo_data[61].CLK
clk => sink_fifo_wrreq.CLK
clk => sink_ready_s.CLK
clk => out_data_q[0].CLK
clk => out_data_q[1].CLK
clk => out_data_q[2].CLK
clk => out_data_q[3].CLK
clk => out_data_q[4].CLK
clk => out_data_q[5].CLK
clk => out_data_q[6].CLK
clk => out_data_q[7].CLK
clk => out_data_q[8].CLK
clk => out_data_q[9].CLK
clk => out_data_q[10].CLK
clk => out_data_q[11].CLK
clk => out_data_q[12].CLK
clk => out_data_q[13].CLK
clk => out_data_q[14].CLK
clk => out_data_q[15].CLK
clk => out_data_q[16].CLK
clk => out_data_q[17].CLK
clk => out_data_q[18].CLK
clk => out_data_q[19].CLK
clk => out_data_q[20].CLK
clk => out_data_q[21].CLK
clk => out_data_q[22].CLK
clk => out_data_q[23].CLK
clk => out_data_q[24].CLK
clk => out_data_q[25].CLK
clk => out_data_q[26].CLK
clk => out_data_q[27].CLK
clk => out_data_q[28].CLK
clk => out_data_q[29].CLK
clk => out_data_q[30].CLK
clk => out_data_q[31].CLK
clk => out_data_q[32].CLK
clk => out_data_q[33].CLK
clk => out_data_q[34].CLK
clk => out_data_q[35].CLK
clk => out_sop_q.CLK
clk => out_eop_q.CLK
clk => curr_input_sel_q[0].CLK
clk => curr_input_sel_q[1].CLK
clk => curr_input_sel_q[2].CLK
clk => curr_input_sel_q[3].CLK
clk => curr_input_sel_q[4].CLK
clk => curr_input_sel_q[5].CLK
clk => curr_input_sel_q[6].CLK
clk => curr_inverse_q.CLK
clk => curr_blk_q[0].CLK
clk => curr_blk_q[1].CLK
clk => curr_blk_q[2].CLK
clk => curr_blk_q[3].CLK
clk => curr_blk_q[4].CLK
clk => curr_blk_q[5].CLK
clk => curr_blk_q[6].CLK
clk => curr_blk_q[7].CLK
clk => curr_blk_q[8].CLK
clk => curr_blk_q[9].CLK
clk => curr_blk_q[10].CLK
clk => curr_blk_q[11].CLK
clk => curr_blk_q[12].CLK
clk => curr_blk_q[13].CLK
clk => curr_pwr_2_q.CLK
clk => out_valid_q.CLK
clk => out_valid_s.CLK
clk => out_data[0]~reg0.CLK
clk => out_data[1]~reg0.CLK
clk => out_data[2]~reg0.CLK
clk => out_data[3]~reg0.CLK
clk => out_data[4]~reg0.CLK
clk => out_data[5]~reg0.CLK
clk => out_data[6]~reg0.CLK
clk => out_data[7]~reg0.CLK
clk => out_data[8]~reg0.CLK
clk => out_data[9]~reg0.CLK
clk => out_data[10]~reg0.CLK
clk => out_data[11]~reg0.CLK
clk => out_data[12]~reg0.CLK
clk => out_data[13]~reg0.CLK
clk => out_data[14]~reg0.CLK
clk => out_data[15]~reg0.CLK
clk => out_data[16]~reg0.CLK
clk => out_data[17]~reg0.CLK
clk => out_data[18]~reg0.CLK
clk => out_data[19]~reg0.CLK
clk => out_data[20]~reg0.CLK
clk => out_data[21]~reg0.CLK
clk => out_data[22]~reg0.CLK
clk => out_data[23]~reg0.CLK
clk => out_data[24]~reg0.CLK
clk => out_data[25]~reg0.CLK
clk => out_data[26]~reg0.CLK
clk => out_data[27]~reg0.CLK
clk => out_data[28]~reg0.CLK
clk => out_data[29]~reg0.CLK
clk => out_data[30]~reg0.CLK
clk => out_data[31]~reg0.CLK
clk => out_data[32]~reg0.CLK
clk => out_data[33]~reg0.CLK
clk => out_data[34]~reg0.CLK
clk => out_data[35]~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_eop~reg0.CLK
clk => curr_input_sel[0]~reg0.CLK
clk => curr_input_sel[1]~reg0.CLK
clk => curr_input_sel[2]~reg0.CLK
clk => curr_input_sel[3]~reg0.CLK
clk => curr_input_sel[4]~reg0.CLK
clk => curr_input_sel[5]~reg0.CLK
clk => curr_input_sel[6]~reg0.CLK
clk => curr_inverse~reg0.CLK
clk => curr_blk[0]~reg0.CLK
clk => curr_blk[1]~reg0.CLK
clk => curr_blk[2]~reg0.CLK
clk => curr_blk[3]~reg0.CLK
clk => curr_blk[4]~reg0.CLK
clk => curr_blk[5]~reg0.CLK
clk => curr_blk[6]~reg0.CLK
clk => curr_blk[7]~reg0.CLK
clk => curr_blk[8]~reg0.CLK
clk => curr_blk[9]~reg0.CLK
clk => curr_blk[10]~reg0.CLK
clk => curr_blk[11]~reg0.CLK
clk => curr_blk[12]~reg0.CLK
clk => curr_blk[13]~reg0.CLK
clk => curr_pwr_2~reg0.CLK
clk => out_valid~reg0.CLK
reset => out_valid.OUTPUTSELECT
reset => out_valid_s.OUTPUTSELECT
reset => out_valid_q.OUTPUTSELECT
reset => sink_ready_s.OUTPUTSELECT
reset => sink_fifo_wrreq.OUTPUTSELECT
reset => sink_valid_reg.OUTPUTSELECT
reset => start.OUTPUTSELECT
reset => scfifo:sink_FIFO.sclr
reset => in_data_reg[2].ENA
reset => out_data[0]~reg0.ENA
reset => in_data_reg[1].ENA
reset => out_data_q[0].ENA
reset => in_data_reg[0].ENA
reset => in_data_reg[3].ENA
reset => in_data_reg[4].ENA
reset => in_data_reg[5].ENA
reset => in_data_reg[6].ENA
reset => in_data_reg[7].ENA
reset => in_data_reg[8].ENA
reset => in_data_reg[9].ENA
reset => in_data_reg[10].ENA
reset => in_data_reg[11].ENA
reset => in_data_reg[12].ENA
reset => in_data_reg[13].ENA
reset => in_data_reg[14].ENA
reset => in_data_reg[15].ENA
reset => in_data_reg[16].ENA
reset => in_data_reg[17].ENA
reset => in_data_reg[18].ENA
reset => in_data_reg[19].ENA
reset => in_data_reg[20].ENA
reset => in_data_reg[21].ENA
reset => in_data_reg[22].ENA
reset => in_data_reg[23].ENA
reset => in_data_reg[24].ENA
reset => in_data_reg[25].ENA
reset => in_data_reg[26].ENA
reset => in_data_reg[27].ENA
reset => in_data_reg[28].ENA
reset => in_data_reg[29].ENA
reset => in_data_reg[30].ENA
reset => in_data_reg[31].ENA
reset => in_data_reg[32].ENA
reset => in_data_reg[33].ENA
reset => in_data_reg[34].ENA
reset => in_data_reg[35].ENA
reset => in_eop_reg.ENA
reset => in_sop_reg.ENA
reset => prev_blk[0].ENA
reset => prev_blk[1].ENA
reset => prev_blk[2].ENA
reset => prev_blk[3].ENA
reset => prev_blk[4].ENA
reset => prev_blk[5].ENA
reset => prev_blk[6].ENA
reset => prev_blk[7].ENA
reset => prev_blk[8].ENA
reset => prev_blk[9].ENA
reset => prev_blk[10].ENA
reset => prev_blk[11].ENA
reset => prev_blk[12].ENA
reset => prev_blk[13].ENA
reset => in_blk_reg[0].ENA
reset => in_blk_reg[1].ENA
reset => in_blk_reg[2].ENA
reset => in_blk_reg[3].ENA
reset => in_blk_reg[4].ENA
reset => in_blk_reg[5].ENA
reset => in_blk_reg[6].ENA
reset => in_blk_reg[7].ENA
reset => in_blk_reg[8].ENA
reset => in_blk_reg[9].ENA
reset => in_blk_reg[10].ENA
reset => in_blk_reg[11].ENA
reset => in_blk_reg[12].ENA
reset => in_blk_reg[13].ENA
reset => in_inverse_reg.ENA
reset => out_data_q[1].ENA
reset => out_data_q[2].ENA
reset => out_data_q[3].ENA
reset => out_data_q[4].ENA
reset => out_data_q[5].ENA
reset => out_data_q[6].ENA
reset => out_data_q[7].ENA
reset => out_data_q[8].ENA
reset => out_data_q[9].ENA
reset => out_data_q[10].ENA
reset => out_data_q[11].ENA
reset => out_data_q[12].ENA
reset => out_data_q[13].ENA
reset => out_data_q[14].ENA
reset => out_data_q[15].ENA
reset => out_data_q[16].ENA
reset => out_data_q[17].ENA
reset => out_data_q[18].ENA
reset => out_data_q[19].ENA
reset => out_data_q[20].ENA
reset => out_data_q[21].ENA
reset => out_data_q[22].ENA
reset => out_data_q[23].ENA
reset => out_data_q[24].ENA
reset => out_data_q[25].ENA
reset => out_data_q[26].ENA
reset => out_data_q[27].ENA
reset => out_data_q[28].ENA
reset => out_data_q[29].ENA
reset => out_data_q[30].ENA
reset => out_data_q[31].ENA
reset => out_data_q[32].ENA
reset => out_data_q[33].ENA
reset => out_data_q[34].ENA
reset => out_data_q[35].ENA
reset => out_sop_q.ENA
reset => out_eop_q.ENA
reset => curr_input_sel_q[0].ENA
reset => curr_input_sel_q[1].ENA
reset => curr_input_sel_q[2].ENA
reset => curr_input_sel_q[3].ENA
reset => curr_input_sel_q[4].ENA
reset => curr_input_sel_q[5].ENA
reset => curr_input_sel_q[6].ENA
reset => curr_inverse_q.ENA
reset => curr_blk_q[0].ENA
reset => curr_blk_q[1].ENA
reset => curr_blk_q[2].ENA
reset => curr_blk_q[3].ENA
reset => curr_blk_q[4].ENA
reset => curr_blk_q[5].ENA
reset => curr_blk_q[6].ENA
reset => curr_blk_q[7].ENA
reset => curr_blk_q[8].ENA
reset => curr_blk_q[9].ENA
reset => curr_blk_q[10].ENA
reset => curr_blk_q[11].ENA
reset => curr_blk_q[12].ENA
reset => curr_blk_q[13].ENA
reset => curr_pwr_2_q.ENA
reset => out_data[1]~reg0.ENA
reset => out_data[2]~reg0.ENA
reset => out_data[3]~reg0.ENA
reset => out_data[4]~reg0.ENA
reset => out_data[5]~reg0.ENA
reset => out_data[6]~reg0.ENA
reset => out_data[7]~reg0.ENA
reset => out_data[8]~reg0.ENA
reset => out_data[9]~reg0.ENA
reset => out_data[10]~reg0.ENA
reset => out_data[11]~reg0.ENA
reset => out_data[12]~reg0.ENA
reset => out_data[13]~reg0.ENA
reset => out_data[14]~reg0.ENA
reset => out_data[15]~reg0.ENA
reset => out_data[16]~reg0.ENA
reset => out_data[17]~reg0.ENA
reset => out_data[18]~reg0.ENA
reset => out_data[19]~reg0.ENA
reset => out_data[20]~reg0.ENA
reset => out_data[21]~reg0.ENA
reset => out_data[22]~reg0.ENA
reset => out_data[23]~reg0.ENA
reset => out_data[24]~reg0.ENA
reset => out_data[25]~reg0.ENA
reset => out_data[26]~reg0.ENA
reset => out_data[27]~reg0.ENA
reset => out_data[28]~reg0.ENA
reset => out_data[29]~reg0.ENA
reset => out_data[30]~reg0.ENA
reset => out_data[31]~reg0.ENA
reset => out_data[32]~reg0.ENA
reset => out_data[33]~reg0.ENA
reset => out_data[34]~reg0.ENA
reset => out_data[35]~reg0.ENA
reset => out_sop~reg0.ENA
reset => out_eop~reg0.ENA
reset => curr_input_sel[0]~reg0.ENA
reset => curr_input_sel[1]~reg0.ENA
reset => curr_input_sel[2]~reg0.ENA
reset => curr_input_sel[3]~reg0.ENA
reset => curr_input_sel[4]~reg0.ENA
reset => curr_input_sel[5]~reg0.ENA
reset => curr_input_sel[6]~reg0.ENA
reset => curr_inverse~reg0.ENA
reset => curr_blk[0]~reg0.ENA
reset => curr_blk[1]~reg0.ENA
reset => curr_blk[2]~reg0.ENA
reset => curr_blk[3]~reg0.ENA
reset => curr_blk[4]~reg0.ENA
reset => curr_blk[5]~reg0.ENA
reset => curr_blk[6]~reg0.ENA
reset => curr_blk[7]~reg0.ENA
reset => curr_blk[8]~reg0.ENA
reset => curr_blk[9]~reg0.ENA
reset => curr_blk[10]~reg0.ENA
reset => curr_blk[11]~reg0.ENA
reset => curr_blk[12]~reg0.ENA
reset => curr_blk[13]~reg0.ENA
reset => curr_pwr_2~reg0.ENA
in_blk[0] => in_blk_reg.DATAB
in_blk[1] => in_blk_reg.DATAB
in_blk[2] => in_blk_reg.DATAB
in_blk[3] => in_blk_reg.DATAB
in_blk[4] => in_blk_reg.DATAB
in_blk[5] => in_blk_reg.DATAB
in_blk[6] => in_blk_reg.DATAB
in_blk[7] => in_blk_reg.DATAB
in_blk[8] => in_blk_reg.DATAB
in_blk[9] => in_blk_reg.DATAB
in_blk[10] => in_blk_reg.DATAB
in_blk[11] => in_blk_reg.DATAB
in_blk[12] => in_blk_reg.DATAB
in_blk[13] => in_blk_reg.DATAB
in_sop => in_sop_reg.DATAB
in_eop => in_eop_reg.DATAB
in_inverse => in_inverse_reg.DATAB
sink_valid => sink_valid_reg.DATAB
sink_ready <= sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
source_stall => stall_s.IN1
in_data[0] => in_data_reg.DATAB
in_data[1] => in_data_reg.DATAB
in_data[2] => in_data_reg.DATAB
in_data[3] => in_data_reg.DATAB
in_data[4] => in_data_reg.DATAB
in_data[5] => in_data_reg.DATAB
in_data[6] => in_data_reg.DATAB
in_data[7] => in_data_reg.DATAB
in_data[8] => in_data_reg.DATAB
in_data[9] => in_data_reg.DATAB
in_data[10] => in_data_reg.DATAB
in_data[11] => in_data_reg.DATAB
in_data[12] => in_data_reg.DATAB
in_data[13] => in_data_reg.DATAB
in_data[14] => in_data_reg.DATAB
in_data[15] => in_data_reg.DATAB
in_data[16] => in_data_reg.DATAB
in_data[17] => in_data_reg.DATAB
in_data[18] => in_data_reg.DATAB
in_data[19] => in_data_reg.DATAB
in_data[20] => in_data_reg.DATAB
in_data[21] => in_data_reg.DATAB
in_data[22] => in_data_reg.DATAB
in_data[23] => in_data_reg.DATAB
in_data[24] => in_data_reg.DATAB
in_data[25] => in_data_reg.DATAB
in_data[26] => in_data_reg.DATAB
in_data[27] => in_data_reg.DATAB
in_data[28] => in_data_reg.DATAB
in_data[29] => in_data_reg.DATAB
in_data[30] => in_data_reg.DATAB
in_data[31] => in_data_reg.DATAB
in_data[32] => in_data_reg.DATAB
in_data[33] => in_data_reg.DATAB
in_data[34] => in_data_reg.DATAB
in_data[35] => in_data_reg.DATAB
processing => stall_s.IN1
in_error[0] => ~NO_FANOUT~
in_error[1] => ~NO_FANOUT~
out_error[0] <= <GND>
out_error[1] <= <GND>
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= out_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= out_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= out_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= out_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[0] <= curr_blk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[1] <= curr_blk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[2] <= curr_blk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[3] <= curr_blk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[4] <= curr_blk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[5] <= curr_blk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[6] <= curr_blk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[7] <= curr_blk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[8] <= curr_blk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[9] <= curr_blk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[10] <= curr_blk[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[11] <= curr_blk[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[12] <= curr_blk[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_blk[13] <= curr_blk[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_pwr_2 <= curr_pwr_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_inverse <= curr_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[0] <= curr_input_sel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[1] <= curr_input_sel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[2] <= curr_input_sel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[3] <= curr_input_sel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[4] <= curr_input_sel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[5] <= curr_input_sel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
curr_input_sel[6] <= curr_input_sel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO
data[0] => scfifo_ef71:auto_generated.data[0]
data[1] => scfifo_ef71:auto_generated.data[1]
data[2] => scfifo_ef71:auto_generated.data[2]
data[3] => scfifo_ef71:auto_generated.data[3]
data[4] => scfifo_ef71:auto_generated.data[4]
data[5] => scfifo_ef71:auto_generated.data[5]
data[6] => scfifo_ef71:auto_generated.data[6]
data[7] => scfifo_ef71:auto_generated.data[7]
data[8] => scfifo_ef71:auto_generated.data[8]
data[9] => scfifo_ef71:auto_generated.data[9]
data[10] => scfifo_ef71:auto_generated.data[10]
data[11] => scfifo_ef71:auto_generated.data[11]
data[12] => scfifo_ef71:auto_generated.data[12]
data[13] => scfifo_ef71:auto_generated.data[13]
data[14] => scfifo_ef71:auto_generated.data[14]
data[15] => scfifo_ef71:auto_generated.data[15]
data[16] => scfifo_ef71:auto_generated.data[16]
data[17] => scfifo_ef71:auto_generated.data[17]
data[18] => scfifo_ef71:auto_generated.data[18]
data[19] => scfifo_ef71:auto_generated.data[19]
data[20] => scfifo_ef71:auto_generated.data[20]
data[21] => scfifo_ef71:auto_generated.data[21]
data[22] => scfifo_ef71:auto_generated.data[22]
data[23] => scfifo_ef71:auto_generated.data[23]
data[24] => scfifo_ef71:auto_generated.data[24]
data[25] => scfifo_ef71:auto_generated.data[25]
data[26] => scfifo_ef71:auto_generated.data[26]
data[27] => scfifo_ef71:auto_generated.data[27]
data[28] => scfifo_ef71:auto_generated.data[28]
data[29] => scfifo_ef71:auto_generated.data[29]
data[30] => scfifo_ef71:auto_generated.data[30]
data[31] => scfifo_ef71:auto_generated.data[31]
data[32] => scfifo_ef71:auto_generated.data[32]
data[33] => scfifo_ef71:auto_generated.data[33]
data[34] => scfifo_ef71:auto_generated.data[34]
data[35] => scfifo_ef71:auto_generated.data[35]
data[36] => scfifo_ef71:auto_generated.data[36]
data[37] => scfifo_ef71:auto_generated.data[37]
data[38] => scfifo_ef71:auto_generated.data[38]
data[39] => scfifo_ef71:auto_generated.data[39]
data[40] => scfifo_ef71:auto_generated.data[40]
data[41] => scfifo_ef71:auto_generated.data[41]
data[42] => scfifo_ef71:auto_generated.data[42]
data[43] => scfifo_ef71:auto_generated.data[43]
data[44] => scfifo_ef71:auto_generated.data[44]
data[45] => scfifo_ef71:auto_generated.data[45]
data[46] => scfifo_ef71:auto_generated.data[46]
data[47] => scfifo_ef71:auto_generated.data[47]
data[48] => scfifo_ef71:auto_generated.data[48]
data[49] => scfifo_ef71:auto_generated.data[49]
data[50] => scfifo_ef71:auto_generated.data[50]
data[51] => scfifo_ef71:auto_generated.data[51]
data[52] => scfifo_ef71:auto_generated.data[52]
data[53] => scfifo_ef71:auto_generated.data[53]
data[54] => scfifo_ef71:auto_generated.data[54]
data[55] => scfifo_ef71:auto_generated.data[55]
data[56] => scfifo_ef71:auto_generated.data[56]
data[57] => scfifo_ef71:auto_generated.data[57]
data[58] => scfifo_ef71:auto_generated.data[58]
data[59] => scfifo_ef71:auto_generated.data[59]
data[60] => scfifo_ef71:auto_generated.data[60]
data[61] => scfifo_ef71:auto_generated.data[61]
q[0] <= scfifo_ef71:auto_generated.q[0]
q[1] <= scfifo_ef71:auto_generated.q[1]
q[2] <= scfifo_ef71:auto_generated.q[2]
q[3] <= scfifo_ef71:auto_generated.q[3]
q[4] <= scfifo_ef71:auto_generated.q[4]
q[5] <= scfifo_ef71:auto_generated.q[5]
q[6] <= scfifo_ef71:auto_generated.q[6]
q[7] <= scfifo_ef71:auto_generated.q[7]
q[8] <= scfifo_ef71:auto_generated.q[8]
q[9] <= scfifo_ef71:auto_generated.q[9]
q[10] <= scfifo_ef71:auto_generated.q[10]
q[11] <= scfifo_ef71:auto_generated.q[11]
q[12] <= scfifo_ef71:auto_generated.q[12]
q[13] <= scfifo_ef71:auto_generated.q[13]
q[14] <= scfifo_ef71:auto_generated.q[14]
q[15] <= scfifo_ef71:auto_generated.q[15]
q[16] <= scfifo_ef71:auto_generated.q[16]
q[17] <= scfifo_ef71:auto_generated.q[17]
q[18] <= scfifo_ef71:auto_generated.q[18]
q[19] <= scfifo_ef71:auto_generated.q[19]
q[20] <= scfifo_ef71:auto_generated.q[20]
q[21] <= scfifo_ef71:auto_generated.q[21]
q[22] <= scfifo_ef71:auto_generated.q[22]
q[23] <= scfifo_ef71:auto_generated.q[23]
q[24] <= scfifo_ef71:auto_generated.q[24]
q[25] <= scfifo_ef71:auto_generated.q[25]
q[26] <= scfifo_ef71:auto_generated.q[26]
q[27] <= scfifo_ef71:auto_generated.q[27]
q[28] <= scfifo_ef71:auto_generated.q[28]
q[29] <= scfifo_ef71:auto_generated.q[29]
q[30] <= scfifo_ef71:auto_generated.q[30]
q[31] <= scfifo_ef71:auto_generated.q[31]
q[32] <= scfifo_ef71:auto_generated.q[32]
q[33] <= scfifo_ef71:auto_generated.q[33]
q[34] <= scfifo_ef71:auto_generated.q[34]
q[35] <= scfifo_ef71:auto_generated.q[35]
q[36] <= scfifo_ef71:auto_generated.q[36]
q[37] <= scfifo_ef71:auto_generated.q[37]
q[38] <= scfifo_ef71:auto_generated.q[38]
q[39] <= scfifo_ef71:auto_generated.q[39]
q[40] <= scfifo_ef71:auto_generated.q[40]
q[41] <= scfifo_ef71:auto_generated.q[41]
q[42] <= scfifo_ef71:auto_generated.q[42]
q[43] <= scfifo_ef71:auto_generated.q[43]
q[44] <= scfifo_ef71:auto_generated.q[44]
q[45] <= scfifo_ef71:auto_generated.q[45]
q[46] <= scfifo_ef71:auto_generated.q[46]
q[47] <= scfifo_ef71:auto_generated.q[47]
q[48] <= scfifo_ef71:auto_generated.q[48]
q[49] <= scfifo_ef71:auto_generated.q[49]
q[50] <= scfifo_ef71:auto_generated.q[50]
q[51] <= scfifo_ef71:auto_generated.q[51]
q[52] <= scfifo_ef71:auto_generated.q[52]
q[53] <= scfifo_ef71:auto_generated.q[53]
q[54] <= scfifo_ef71:auto_generated.q[54]
q[55] <= scfifo_ef71:auto_generated.q[55]
q[56] <= scfifo_ef71:auto_generated.q[56]
q[57] <= scfifo_ef71:auto_generated.q[57]
q[58] <= scfifo_ef71:auto_generated.q[58]
q[59] <= scfifo_ef71:auto_generated.q[59]
q[60] <= scfifo_ef71:auto_generated.q[60]
q[61] <= scfifo_ef71:auto_generated.q[61]
wrreq => scfifo_ef71:auto_generated.wrreq
rdreq => scfifo_ef71:auto_generated.rdreq
clock => scfifo_ef71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_ef71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_ef71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_ef71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_rov:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_rov:dpfifo.data[0]
data[1] => a_dpfifo_rov:dpfifo.data[1]
data[2] => a_dpfifo_rov:dpfifo.data[2]
data[3] => a_dpfifo_rov:dpfifo.data[3]
data[4] => a_dpfifo_rov:dpfifo.data[4]
data[5] => a_dpfifo_rov:dpfifo.data[5]
data[6] => a_dpfifo_rov:dpfifo.data[6]
data[7] => a_dpfifo_rov:dpfifo.data[7]
data[8] => a_dpfifo_rov:dpfifo.data[8]
data[9] => a_dpfifo_rov:dpfifo.data[9]
data[10] => a_dpfifo_rov:dpfifo.data[10]
data[11] => a_dpfifo_rov:dpfifo.data[11]
data[12] => a_dpfifo_rov:dpfifo.data[12]
data[13] => a_dpfifo_rov:dpfifo.data[13]
data[14] => a_dpfifo_rov:dpfifo.data[14]
data[15] => a_dpfifo_rov:dpfifo.data[15]
data[16] => a_dpfifo_rov:dpfifo.data[16]
data[17] => a_dpfifo_rov:dpfifo.data[17]
data[18] => a_dpfifo_rov:dpfifo.data[18]
data[19] => a_dpfifo_rov:dpfifo.data[19]
data[20] => a_dpfifo_rov:dpfifo.data[20]
data[21] => a_dpfifo_rov:dpfifo.data[21]
data[22] => a_dpfifo_rov:dpfifo.data[22]
data[23] => a_dpfifo_rov:dpfifo.data[23]
data[24] => a_dpfifo_rov:dpfifo.data[24]
data[25] => a_dpfifo_rov:dpfifo.data[25]
data[26] => a_dpfifo_rov:dpfifo.data[26]
data[27] => a_dpfifo_rov:dpfifo.data[27]
data[28] => a_dpfifo_rov:dpfifo.data[28]
data[29] => a_dpfifo_rov:dpfifo.data[29]
data[30] => a_dpfifo_rov:dpfifo.data[30]
data[31] => a_dpfifo_rov:dpfifo.data[31]
data[32] => a_dpfifo_rov:dpfifo.data[32]
data[33] => a_dpfifo_rov:dpfifo.data[33]
data[34] => a_dpfifo_rov:dpfifo.data[34]
data[35] => a_dpfifo_rov:dpfifo.data[35]
data[36] => a_dpfifo_rov:dpfifo.data[36]
data[37] => a_dpfifo_rov:dpfifo.data[37]
data[38] => a_dpfifo_rov:dpfifo.data[38]
data[39] => a_dpfifo_rov:dpfifo.data[39]
data[40] => a_dpfifo_rov:dpfifo.data[40]
data[41] => a_dpfifo_rov:dpfifo.data[41]
data[42] => a_dpfifo_rov:dpfifo.data[42]
data[43] => a_dpfifo_rov:dpfifo.data[43]
data[44] => a_dpfifo_rov:dpfifo.data[44]
data[45] => a_dpfifo_rov:dpfifo.data[45]
data[46] => a_dpfifo_rov:dpfifo.data[46]
data[47] => a_dpfifo_rov:dpfifo.data[47]
data[48] => a_dpfifo_rov:dpfifo.data[48]
data[49] => a_dpfifo_rov:dpfifo.data[49]
data[50] => a_dpfifo_rov:dpfifo.data[50]
data[51] => a_dpfifo_rov:dpfifo.data[51]
data[52] => a_dpfifo_rov:dpfifo.data[52]
data[53] => a_dpfifo_rov:dpfifo.data[53]
data[54] => a_dpfifo_rov:dpfifo.data[54]
data[55] => a_dpfifo_rov:dpfifo.data[55]
data[56] => a_dpfifo_rov:dpfifo.data[56]
data[57] => a_dpfifo_rov:dpfifo.data[57]
data[58] => a_dpfifo_rov:dpfifo.data[58]
data[59] => a_dpfifo_rov:dpfifo.data[59]
data[60] => a_dpfifo_rov:dpfifo.data[60]
data[61] => a_dpfifo_rov:dpfifo.data[61]
empty <= a_dpfifo_rov:dpfifo.empty
q[0] <= a_dpfifo_rov:dpfifo.q[0]
q[1] <= a_dpfifo_rov:dpfifo.q[1]
q[2] <= a_dpfifo_rov:dpfifo.q[2]
q[3] <= a_dpfifo_rov:dpfifo.q[3]
q[4] <= a_dpfifo_rov:dpfifo.q[4]
q[5] <= a_dpfifo_rov:dpfifo.q[5]
q[6] <= a_dpfifo_rov:dpfifo.q[6]
q[7] <= a_dpfifo_rov:dpfifo.q[7]
q[8] <= a_dpfifo_rov:dpfifo.q[8]
q[9] <= a_dpfifo_rov:dpfifo.q[9]
q[10] <= a_dpfifo_rov:dpfifo.q[10]
q[11] <= a_dpfifo_rov:dpfifo.q[11]
q[12] <= a_dpfifo_rov:dpfifo.q[12]
q[13] <= a_dpfifo_rov:dpfifo.q[13]
q[14] <= a_dpfifo_rov:dpfifo.q[14]
q[15] <= a_dpfifo_rov:dpfifo.q[15]
q[16] <= a_dpfifo_rov:dpfifo.q[16]
q[17] <= a_dpfifo_rov:dpfifo.q[17]
q[18] <= a_dpfifo_rov:dpfifo.q[18]
q[19] <= a_dpfifo_rov:dpfifo.q[19]
q[20] <= a_dpfifo_rov:dpfifo.q[20]
q[21] <= a_dpfifo_rov:dpfifo.q[21]
q[22] <= a_dpfifo_rov:dpfifo.q[22]
q[23] <= a_dpfifo_rov:dpfifo.q[23]
q[24] <= a_dpfifo_rov:dpfifo.q[24]
q[25] <= a_dpfifo_rov:dpfifo.q[25]
q[26] <= a_dpfifo_rov:dpfifo.q[26]
q[27] <= a_dpfifo_rov:dpfifo.q[27]
q[28] <= a_dpfifo_rov:dpfifo.q[28]
q[29] <= a_dpfifo_rov:dpfifo.q[29]
q[30] <= a_dpfifo_rov:dpfifo.q[30]
q[31] <= a_dpfifo_rov:dpfifo.q[31]
q[32] <= a_dpfifo_rov:dpfifo.q[32]
q[33] <= a_dpfifo_rov:dpfifo.q[33]
q[34] <= a_dpfifo_rov:dpfifo.q[34]
q[35] <= a_dpfifo_rov:dpfifo.q[35]
q[36] <= a_dpfifo_rov:dpfifo.q[36]
q[37] <= a_dpfifo_rov:dpfifo.q[37]
q[38] <= a_dpfifo_rov:dpfifo.q[38]
q[39] <= a_dpfifo_rov:dpfifo.q[39]
q[40] <= a_dpfifo_rov:dpfifo.q[40]
q[41] <= a_dpfifo_rov:dpfifo.q[41]
q[42] <= a_dpfifo_rov:dpfifo.q[42]
q[43] <= a_dpfifo_rov:dpfifo.q[43]
q[44] <= a_dpfifo_rov:dpfifo.q[44]
q[45] <= a_dpfifo_rov:dpfifo.q[45]
q[46] <= a_dpfifo_rov:dpfifo.q[46]
q[47] <= a_dpfifo_rov:dpfifo.q[47]
q[48] <= a_dpfifo_rov:dpfifo.q[48]
q[49] <= a_dpfifo_rov:dpfifo.q[49]
q[50] <= a_dpfifo_rov:dpfifo.q[50]
q[51] <= a_dpfifo_rov:dpfifo.q[51]
q[52] <= a_dpfifo_rov:dpfifo.q[52]
q[53] <= a_dpfifo_rov:dpfifo.q[53]
q[54] <= a_dpfifo_rov:dpfifo.q[54]
q[55] <= a_dpfifo_rov:dpfifo.q[55]
q[56] <= a_dpfifo_rov:dpfifo.q[56]
q[57] <= a_dpfifo_rov:dpfifo.q[57]
q[58] <= a_dpfifo_rov:dpfifo.q[58]
q[59] <= a_dpfifo_rov:dpfifo.q[59]
q[60] <= a_dpfifo_rov:dpfifo.q[60]
q[61] <= a_dpfifo_rov:dpfifo.q[61]
rdreq => a_dpfifo_rov:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_rov:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_rov:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo
clock => altsyncram_j7h1:FIFOram.clock0
clock => altsyncram_j7h1:FIFOram.clock1
clock => cntr_r9b:rd_ptr_msb.clock
clock => cntr_8a7:usedw_counter.clock
clock => cntr_s9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_j7h1:FIFOram.data_a[0]
data[1] => altsyncram_j7h1:FIFOram.data_a[1]
data[2] => altsyncram_j7h1:FIFOram.data_a[2]
data[3] => altsyncram_j7h1:FIFOram.data_a[3]
data[4] => altsyncram_j7h1:FIFOram.data_a[4]
data[5] => altsyncram_j7h1:FIFOram.data_a[5]
data[6] => altsyncram_j7h1:FIFOram.data_a[6]
data[7] => altsyncram_j7h1:FIFOram.data_a[7]
data[8] => altsyncram_j7h1:FIFOram.data_a[8]
data[9] => altsyncram_j7h1:FIFOram.data_a[9]
data[10] => altsyncram_j7h1:FIFOram.data_a[10]
data[11] => altsyncram_j7h1:FIFOram.data_a[11]
data[12] => altsyncram_j7h1:FIFOram.data_a[12]
data[13] => altsyncram_j7h1:FIFOram.data_a[13]
data[14] => altsyncram_j7h1:FIFOram.data_a[14]
data[15] => altsyncram_j7h1:FIFOram.data_a[15]
data[16] => altsyncram_j7h1:FIFOram.data_a[16]
data[17] => altsyncram_j7h1:FIFOram.data_a[17]
data[18] => altsyncram_j7h1:FIFOram.data_a[18]
data[19] => altsyncram_j7h1:FIFOram.data_a[19]
data[20] => altsyncram_j7h1:FIFOram.data_a[20]
data[21] => altsyncram_j7h1:FIFOram.data_a[21]
data[22] => altsyncram_j7h1:FIFOram.data_a[22]
data[23] => altsyncram_j7h1:FIFOram.data_a[23]
data[24] => altsyncram_j7h1:FIFOram.data_a[24]
data[25] => altsyncram_j7h1:FIFOram.data_a[25]
data[26] => altsyncram_j7h1:FIFOram.data_a[26]
data[27] => altsyncram_j7h1:FIFOram.data_a[27]
data[28] => altsyncram_j7h1:FIFOram.data_a[28]
data[29] => altsyncram_j7h1:FIFOram.data_a[29]
data[30] => altsyncram_j7h1:FIFOram.data_a[30]
data[31] => altsyncram_j7h1:FIFOram.data_a[31]
data[32] => altsyncram_j7h1:FIFOram.data_a[32]
data[33] => altsyncram_j7h1:FIFOram.data_a[33]
data[34] => altsyncram_j7h1:FIFOram.data_a[34]
data[35] => altsyncram_j7h1:FIFOram.data_a[35]
data[36] => altsyncram_j7h1:FIFOram.data_a[36]
data[37] => altsyncram_j7h1:FIFOram.data_a[37]
data[38] => altsyncram_j7h1:FIFOram.data_a[38]
data[39] => altsyncram_j7h1:FIFOram.data_a[39]
data[40] => altsyncram_j7h1:FIFOram.data_a[40]
data[41] => altsyncram_j7h1:FIFOram.data_a[41]
data[42] => altsyncram_j7h1:FIFOram.data_a[42]
data[43] => altsyncram_j7h1:FIFOram.data_a[43]
data[44] => altsyncram_j7h1:FIFOram.data_a[44]
data[45] => altsyncram_j7h1:FIFOram.data_a[45]
data[46] => altsyncram_j7h1:FIFOram.data_a[46]
data[47] => altsyncram_j7h1:FIFOram.data_a[47]
data[48] => altsyncram_j7h1:FIFOram.data_a[48]
data[49] => altsyncram_j7h1:FIFOram.data_a[49]
data[50] => altsyncram_j7h1:FIFOram.data_a[50]
data[51] => altsyncram_j7h1:FIFOram.data_a[51]
data[52] => altsyncram_j7h1:FIFOram.data_a[52]
data[53] => altsyncram_j7h1:FIFOram.data_a[53]
data[54] => altsyncram_j7h1:FIFOram.data_a[54]
data[55] => altsyncram_j7h1:FIFOram.data_a[55]
data[56] => altsyncram_j7h1:FIFOram.data_a[56]
data[57] => altsyncram_j7h1:FIFOram.data_a[57]
data[58] => altsyncram_j7h1:FIFOram.data_a[58]
data[59] => altsyncram_j7h1:FIFOram.data_a[59]
data[60] => altsyncram_j7h1:FIFOram.data_a[60]
data[61] => altsyncram_j7h1:FIFOram.data_a[61]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_j7h1:FIFOram.q_b[0]
q[1] <= altsyncram_j7h1:FIFOram.q_b[1]
q[2] <= altsyncram_j7h1:FIFOram.q_b[2]
q[3] <= altsyncram_j7h1:FIFOram.q_b[3]
q[4] <= altsyncram_j7h1:FIFOram.q_b[4]
q[5] <= altsyncram_j7h1:FIFOram.q_b[5]
q[6] <= altsyncram_j7h1:FIFOram.q_b[6]
q[7] <= altsyncram_j7h1:FIFOram.q_b[7]
q[8] <= altsyncram_j7h1:FIFOram.q_b[8]
q[9] <= altsyncram_j7h1:FIFOram.q_b[9]
q[10] <= altsyncram_j7h1:FIFOram.q_b[10]
q[11] <= altsyncram_j7h1:FIFOram.q_b[11]
q[12] <= altsyncram_j7h1:FIFOram.q_b[12]
q[13] <= altsyncram_j7h1:FIFOram.q_b[13]
q[14] <= altsyncram_j7h1:FIFOram.q_b[14]
q[15] <= altsyncram_j7h1:FIFOram.q_b[15]
q[16] <= altsyncram_j7h1:FIFOram.q_b[16]
q[17] <= altsyncram_j7h1:FIFOram.q_b[17]
q[18] <= altsyncram_j7h1:FIFOram.q_b[18]
q[19] <= altsyncram_j7h1:FIFOram.q_b[19]
q[20] <= altsyncram_j7h1:FIFOram.q_b[20]
q[21] <= altsyncram_j7h1:FIFOram.q_b[21]
q[22] <= altsyncram_j7h1:FIFOram.q_b[22]
q[23] <= altsyncram_j7h1:FIFOram.q_b[23]
q[24] <= altsyncram_j7h1:FIFOram.q_b[24]
q[25] <= altsyncram_j7h1:FIFOram.q_b[25]
q[26] <= altsyncram_j7h1:FIFOram.q_b[26]
q[27] <= altsyncram_j7h1:FIFOram.q_b[27]
q[28] <= altsyncram_j7h1:FIFOram.q_b[28]
q[29] <= altsyncram_j7h1:FIFOram.q_b[29]
q[30] <= altsyncram_j7h1:FIFOram.q_b[30]
q[31] <= altsyncram_j7h1:FIFOram.q_b[31]
q[32] <= altsyncram_j7h1:FIFOram.q_b[32]
q[33] <= altsyncram_j7h1:FIFOram.q_b[33]
q[34] <= altsyncram_j7h1:FIFOram.q_b[34]
q[35] <= altsyncram_j7h1:FIFOram.q_b[35]
q[36] <= altsyncram_j7h1:FIFOram.q_b[36]
q[37] <= altsyncram_j7h1:FIFOram.q_b[37]
q[38] <= altsyncram_j7h1:FIFOram.q_b[38]
q[39] <= altsyncram_j7h1:FIFOram.q_b[39]
q[40] <= altsyncram_j7h1:FIFOram.q_b[40]
q[41] <= altsyncram_j7h1:FIFOram.q_b[41]
q[42] <= altsyncram_j7h1:FIFOram.q_b[42]
q[43] <= altsyncram_j7h1:FIFOram.q_b[43]
q[44] <= altsyncram_j7h1:FIFOram.q_b[44]
q[45] <= altsyncram_j7h1:FIFOram.q_b[45]
q[46] <= altsyncram_j7h1:FIFOram.q_b[46]
q[47] <= altsyncram_j7h1:FIFOram.q_b[47]
q[48] <= altsyncram_j7h1:FIFOram.q_b[48]
q[49] <= altsyncram_j7h1:FIFOram.q_b[49]
q[50] <= altsyncram_j7h1:FIFOram.q_b[50]
q[51] <= altsyncram_j7h1:FIFOram.q_b[51]
q[52] <= altsyncram_j7h1:FIFOram.q_b[52]
q[53] <= altsyncram_j7h1:FIFOram.q_b[53]
q[54] <= altsyncram_j7h1:FIFOram.q_b[54]
q[55] <= altsyncram_j7h1:FIFOram.q_b[55]
q[56] <= altsyncram_j7h1:FIFOram.q_b[56]
q[57] <= altsyncram_j7h1:FIFOram.q_b[57]
q[58] <= altsyncram_j7h1:FIFOram.q_b[58]
q[59] <= altsyncram_j7h1:FIFOram.q_b[59]
q[60] <= altsyncram_j7h1:FIFOram.q_b[60]
q[61] <= altsyncram_j7h1:FIFOram.q_b[61]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_r9b:rd_ptr_msb.sclr
sclr => cntr_8a7:usedw_counter.sclr
sclr => cntr_s9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_8a7:usedw_counter.q[0]
usedw[1] <= cntr_8a7:usedw_counter.q[1]
usedw[2] <= cntr_8a7:usedw_counter.q[2]
wreq => valid_wreq.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|altsyncram_j7h1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|cntr_r9b:rd_ptr_msb
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|cntr_8a7:usedw_counter
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_ef71:auto_generated|a_dpfifo_rov:dpfifo|cntr_s9b:wr_ptr
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst
clk => auk_dspip_r22sdf_enable_control:ena_ctrl.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2.clk
clk => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.clk
clk => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.clk
clk => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2.clk
reset => auk_dspip_r22sdf_enable_control:ena_ctrl.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2.reset
reset => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.reset
reset => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.reset
reset => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2.reset
enable => auk_dspip_r22sdf_enable_control:ena_ctrl.enable
in_sop => stg_in_sop[0].DATAB
in_sop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_sop
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.stg_sop_first
in_sop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.stg_sop_first
in_eop => stg_in_eop[0].DATAB
in_eop => auk_dspip_r22sdf_enable_control:ena_ctrl.in_eop
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.stg_eop_first
in_eop => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.stg_eop_first
in_fftpts[0] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_enable_control:ena_ctrl.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_fftpts[13]
in_pwr_2 => auk_dspip_r22sdf_enable_control:ena_ctrl.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2.pwr_2
in_pwr_2 => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_pwr_2
in_pwr_2 => auk_dspip_r22sdf_twrom:gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2.pwr_2
in_valid => stg_in_valid[0].DATAB
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.stg_valid_first
in_valid => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.stg_valid_first
in_inverse => stg_in_inverse[0].DATAB
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.stg_inverse_first
in_inverse => stg_in_real_first[17].OUTPUTSELECT
in_inverse => stg_in_real_first[16].OUTPUTSELECT
in_inverse => stg_in_real_first[15].OUTPUTSELECT
in_inverse => stg_in_real_first[14].OUTPUTSELECT
in_inverse => stg_in_real_first[13].OUTPUTSELECT
in_inverse => stg_in_real_first[12].OUTPUTSELECT
in_inverse => stg_in_real_first[11].OUTPUTSELECT
in_inverse => stg_in_real_first[10].OUTPUTSELECT
in_inverse => stg_in_real_first[9].OUTPUTSELECT
in_inverse => stg_in_real_first[8].OUTPUTSELECT
in_inverse => stg_in_real_first[7].OUTPUTSELECT
in_inverse => stg_in_real_first[6].OUTPUTSELECT
in_inverse => stg_in_real_first[5].OUTPUTSELECT
in_inverse => stg_in_real_first[4].OUTPUTSELECT
in_inverse => stg_in_real_first[3].OUTPUTSELECT
in_inverse => stg_in_real_first[2].OUTPUTSELECT
in_inverse => stg_in_real_first[1].OUTPUTSELECT
in_inverse => stg_in_real_first[0].OUTPUTSELECT
in_inverse => stg_in_imag_first[17].OUTPUTSELECT
in_inverse => stg_in_imag_first[16].OUTPUTSELECT
in_inverse => stg_in_imag_first[15].OUTPUTSELECT
in_inverse => stg_in_imag_first[14].OUTPUTSELECT
in_inverse => stg_in_imag_first[13].OUTPUTSELECT
in_inverse => stg_in_imag_first[12].OUTPUTSELECT
in_inverse => stg_in_imag_first[11].OUTPUTSELECT
in_inverse => stg_in_imag_first[10].OUTPUTSELECT
in_inverse => stg_in_imag_first[9].OUTPUTSELECT
in_inverse => stg_in_imag_first[8].OUTPUTSELECT
in_inverse => stg_in_imag_first[7].OUTPUTSELECT
in_inverse => stg_in_imag_first[6].OUTPUTSELECT
in_inverse => stg_in_imag_first[5].OUTPUTSELECT
in_inverse => stg_in_imag_first[4].OUTPUTSELECT
in_inverse => stg_in_imag_first[3].OUTPUTSELECT
in_inverse => stg_in_imag_first[2].OUTPUTSELECT
in_inverse => stg_in_imag_first[1].OUTPUTSELECT
in_inverse => stg_in_imag_first[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][24].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][23].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][22].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][21].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][20].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][19].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][18].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][17].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][16].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][15].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][14].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][13].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][12].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][11].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][10].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][9].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][8].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_real[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][24].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][23].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][22].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][21].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][20].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][19].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][18].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][17].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][16].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][15].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][14].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][13].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][12].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][11].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][10].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][9].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][8].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][7].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][6].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][5].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][4].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][3].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][2].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][1].OUTPUTSELECT
stg_input_sel[0] => stg_in_imag[0][0].OUTPUTSELECT
stg_input_sel[0] => stg_in_valid[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_sop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_eop[0].OUTPUTSELECT
stg_input_sel[0] => stg_in_inverse[0].OUTPUTSELECT
stg_input_sel[0] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:0:r22_stage.in_sel
stg_input_sel[1] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[1] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:1:r22_stage.in_sel
stg_input_sel[2] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[2] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:2:r22_stage.in_sel
stg_input_sel[3] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[3] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:3:r22_stage.in_sel
stg_input_sel[4] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[4] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:4:r22_stage.in_sel
stg_input_sel[5] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[5] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:5:r22_stage.in_sel
stg_input_sel[6] => auk_dspip_r22sdf_stg_pipe:gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect.stg_input_sel
stg_input_sel[6] => auk_dspip_r22sdf_stage:gen_natural_order_core:gen_stages:6:r22_stage.in_sel
in_real[0] => stg_in_real_first[0].DATAB
in_real[0] => stg_in_imag_first[0].DATAA
in_real[1] => stg_in_real_first[1].DATAB
in_real[1] => stg_in_imag_first[1].DATAA
in_real[2] => stg_in_real_first[2].DATAB
in_real[2] => stg_in_imag_first[2].DATAA
in_real[3] => stg_in_real_first[3].DATAB
in_real[3] => stg_in_imag_first[3].DATAA
in_real[4] => stg_in_real_first[4].DATAB
in_real[4] => stg_in_imag_first[4].DATAA
in_real[5] => stg_in_real_first[5].DATAB
in_real[5] => stg_in_imag_first[5].DATAA
in_real[6] => stg_in_real_first[6].DATAB
in_real[6] => stg_in_imag_first[6].DATAA
in_real[7] => stg_in_real_first[7].DATAB
in_real[7] => stg_in_imag_first[7].DATAA
in_real[8] => stg_in_real_first[8].DATAB
in_real[8] => stg_in_imag_first[8].DATAA
in_real[9] => stg_in_real_first[9].DATAB
in_real[9] => stg_in_imag_first[9].DATAA
in_real[10] => stg_in_real_first[10].DATAB
in_real[10] => stg_in_imag_first[10].DATAA
in_real[11] => stg_in_real_first[11].DATAB
in_real[11] => stg_in_imag_first[11].DATAA
in_real[12] => stg_in_real_first[12].DATAB
in_real[12] => stg_in_imag_first[12].DATAA
in_real[13] => stg_in_real_first[13].DATAB
in_real[13] => stg_in_imag_first[13].DATAA
in_real[14] => stg_in_real_first[14].DATAB
in_real[14] => stg_in_imag_first[14].DATAA
in_real[15] => stg_in_real_first[15].DATAB
in_real[15] => stg_in_imag_first[15].DATAA
in_real[16] => stg_in_real_first[16].DATAB
in_real[16] => stg_in_imag_first[16].DATAA
in_real[17] => stg_in_real_first[17].DATAB
in_real[17] => stg_in_imag_first[17].DATAA
in_imag[0] => stg_in_real_first[0].DATAA
in_imag[0] => stg_in_imag_first[0].DATAB
in_imag[1] => stg_in_real_first[1].DATAA
in_imag[1] => stg_in_imag_first[1].DATAB
in_imag[2] => stg_in_real_first[2].DATAA
in_imag[2] => stg_in_imag_first[2].DATAB
in_imag[3] => stg_in_real_first[3].DATAA
in_imag[3] => stg_in_imag_first[3].DATAB
in_imag[4] => stg_in_real_first[4].DATAA
in_imag[4] => stg_in_imag_first[4].DATAB
in_imag[5] => stg_in_real_first[5].DATAA
in_imag[5] => stg_in_imag_first[5].DATAB
in_imag[6] => stg_in_real_first[6].DATAA
in_imag[6] => stg_in_imag_first[6].DATAB
in_imag[7] => stg_in_real_first[7].DATAA
in_imag[7] => stg_in_imag_first[7].DATAB
in_imag[8] => stg_in_real_first[8].DATAA
in_imag[8] => stg_in_imag_first[8].DATAB
in_imag[9] => stg_in_real_first[9].DATAA
in_imag[9] => stg_in_imag_first[9].DATAB
in_imag[10] => stg_in_real_first[10].DATAA
in_imag[10] => stg_in_imag_first[10].DATAB
in_imag[11] => stg_in_real_first[11].DATAA
in_imag[11] => stg_in_imag_first[11].DATAB
in_imag[12] => stg_in_real_first[12].DATAA
in_imag[12] => stg_in_imag_first[12].DATAB
in_imag[13] => stg_in_real_first[13].DATAA
in_imag[13] => stg_in_imag_first[13].DATAB
in_imag[14] => stg_in_real_first[14].DATAA
in_imag[14] => stg_in_imag_first[14].DATAB
in_imag[15] => stg_in_real_first[15].DATAA
in_imag[15] => stg_in_imag_first[15].DATAB
in_imag[16] => stg_in_real_first[16].DATAA
in_imag[16] => stg_in_imag_first[16].DATAB
in_imag[17] => stg_in_real_first[17].DATAA
in_imag[17] => stg_in_imag_first[17].DATAB
processing <= res.DB_MAX_OUTPUT_PORT_TYPE
out_stall => auk_dspip_r22sdf_enable_control:ena_ctrl.stall
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl
clk => stall_d.CLK
clk => sop.CLK
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => control_s.OUTPUTSELECT
reset => sop.OUTPUTSELECT
reset => stall_d.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => control_s.OUTPUTSELECT
enable => sop.OUTPUTSELECT
enable => out_enable.DATAB
stall => stall_d.DATAA
in_sop => ~NO_FANOUT~
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => control_s.OUTPUTSELECT
in_eop => sop.DATAB
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
in_pwr_2 => control_s.OUTPUTSELECT
out_enable <= out_enable.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => processing_bfi_cnt_p.IN0
in_valid => bfi_delay_blk_enable.IN1
in_valid => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sop => processing_bfi_cnt_p.IN1
in_sop => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sop
in_eop => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_eop
in_inverse => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_real[17]
in_real[18] => ~NO_FANOUT~
in_real[19] => ~NO_FANOUT~
in_real[20] => ~NO_FANOUT~
in_real[21] => ~NO_FANOUT~
in_real[22] => ~NO_FANOUT~
in_real[23] => ~NO_FANOUT~
in_real[24] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_imag[17]
in_imag[18] => ~NO_FANOUT~
in_imag[19] => ~NO_FANOUT~
in_imag[20] => ~NO_FANOUT~
in_imag[21] => ~NO_FANOUT~
in_imag[22] => ~NO_FANOUT~
in_imag[23] => ~NO_FANOUT~
in_imag[24] => ~NO_FANOUT~
realtwid[0] => ~NO_FANOUT~
realtwid[1] => ~NO_FANOUT~
realtwid[2] => ~NO_FANOUT~
realtwid[3] => ~NO_FANOUT~
realtwid[4] => ~NO_FANOUT~
realtwid[5] => ~NO_FANOUT~
realtwid[6] => ~NO_FANOUT~
realtwid[7] => ~NO_FANOUT~
realtwid[8] => ~NO_FANOUT~
realtwid[9] => ~NO_FANOUT~
realtwid[10] => ~NO_FANOUT~
realtwid[11] => ~NO_FANOUT~
realtwid[12] => ~NO_FANOUT~
realtwid[13] => ~NO_FANOUT~
realtwid[14] => ~NO_FANOUT~
realtwid[15] => ~NO_FANOUT~
realtwid[16] => ~NO_FANOUT~
realtwid[17] => ~NO_FANOUT~
imagtwid[0] => ~NO_FANOUT~
imagtwid[1] => ~NO_FANOUT~
imagtwid[2] => ~NO_FANOUT~
imagtwid[3] => ~NO_FANOUT~
imagtwid[4] => ~NO_FANOUT~
imagtwid[5] => ~NO_FANOUT~
imagtwid[6] => ~NO_FANOUT~
imagtwid[7] => ~NO_FANOUT~
imagtwid[8] => ~NO_FANOUT~
imagtwid[9] => ~NO_FANOUT~
imagtwid[10] => ~NO_FANOUT~
imagtwid[11] => ~NO_FANOUT~
imagtwid[12] => ~NO_FANOUT~
imagtwid[13] => ~NO_FANOUT~
imagtwid[14] => ~NO_FANOUT~
imagtwid[15] => ~NO_FANOUT~
imagtwid[16] => ~NO_FANOUT~
imagtwid[17] => ~NO_FANOUT~
twid_rd_en <= <GND>
twidaddr[0] <= <GND>
twidaddr[1] <= <GND>
twidaddr[2] <= <GND>
twidaddr[3] <= <GND>
twidaddr[4] <= <GND>
twidaddr[5] <= <GND>
twidaddr[6] <= <GND>
twidaddr[7] <= <GND>
twidaddr[8] <= <GND>
twidaddr[9] <= <GND>
twidaddr[10] <= <GND>
twidaddr[11] <= <GND>
twidaddr[12] <= <GND>
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_pl_d.DATAB
in_real[1] => in_real_pl_d.DATAB
in_real[2] => in_real_pl_d.DATAB
in_real[3] => in_real_pl_d.DATAB
in_real[4] => in_real_pl_d.DATAB
in_real[5] => in_real_pl_d.DATAB
in_real[6] => in_real_pl_d.DATAB
in_real[7] => in_real_pl_d.DATAB
in_real[8] => in_real_pl_d.DATAB
in_real[9] => in_real_pl_d.DATAB
in_real[10] => in_real_pl_d.DATAB
in_real[11] => in_real_pl_d.DATAB
in_real[12] => in_real_pl_d.DATAB
in_real[13] => in_real_pl_d.DATAB
in_real[14] => in_real_pl_d.DATAB
in_real[15] => in_real_pl_d.DATAB
in_real[16] => in_real_pl_d.DATAB
in_real[17] => in_real_pl_d.DATAB
in_imag[0] => in_imag_pl_d.DATAB
in_imag[1] => in_imag_pl_d.DATAB
in_imag[2] => in_imag_pl_d.DATAB
in_imag[3] => in_imag_pl_d.DATAB
in_imag[4] => in_imag_pl_d.DATAB
in_imag[5] => in_imag_pl_d.DATAB
in_imag[6] => in_imag_pl_d.DATAB
in_imag[7] => in_imag_pl_d.DATAB
in_imag[8] => in_imag_pl_d.DATAB
in_imag[9] => in_imag_pl_d.DATAB
in_imag[10] => in_imag_pl_d.DATAB
in_imag[11] => in_imag_pl_d.DATAB
in_imag[12] => in_imag_pl_d.DATAB
in_imag[13] => in_imag_pl_d.DATAB
in_imag[14] => in_imag_pl_d.DATAB
in_imag[15] => in_imag_pl_d.DATAB
in_imag[16] => in_imag_pl_d.DATAB
in_imag[17] => in_imag_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_jej:auto_generated.dataa[0]
dataa[1] => add_sub_jej:auto_generated.dataa[1]
dataa[2] => add_sub_jej:auto_generated.dataa[2]
dataa[3] => add_sub_jej:auto_generated.dataa[3]
dataa[4] => add_sub_jej:auto_generated.dataa[4]
dataa[5] => add_sub_jej:auto_generated.dataa[5]
dataa[6] => add_sub_jej:auto_generated.dataa[6]
dataa[7] => add_sub_jej:auto_generated.dataa[7]
dataa[8] => add_sub_jej:auto_generated.dataa[8]
dataa[9] => add_sub_jej:auto_generated.dataa[9]
dataa[10] => add_sub_jej:auto_generated.dataa[10]
dataa[11] => add_sub_jej:auto_generated.dataa[11]
dataa[12] => add_sub_jej:auto_generated.dataa[12]
dataa[13] => add_sub_jej:auto_generated.dataa[13]
dataa[14] => add_sub_jej:auto_generated.dataa[14]
dataa[15] => add_sub_jej:auto_generated.dataa[15]
dataa[16] => add_sub_jej:auto_generated.dataa[16]
dataa[17] => add_sub_jej:auto_generated.dataa[17]
dataa[18] => add_sub_jej:auto_generated.dataa[18]
datab[0] => add_sub_jej:auto_generated.datab[0]
datab[1] => add_sub_jej:auto_generated.datab[1]
datab[2] => add_sub_jej:auto_generated.datab[2]
datab[3] => add_sub_jej:auto_generated.datab[3]
datab[4] => add_sub_jej:auto_generated.datab[4]
datab[5] => add_sub_jej:auto_generated.datab[5]
datab[6] => add_sub_jej:auto_generated.datab[6]
datab[7] => add_sub_jej:auto_generated.datab[7]
datab[8] => add_sub_jej:auto_generated.datab[8]
datab[9] => add_sub_jej:auto_generated.datab[9]
datab[10] => add_sub_jej:auto_generated.datab[10]
datab[11] => add_sub_jej:auto_generated.datab[11]
datab[12] => add_sub_jej:auto_generated.datab[12]
datab[13] => add_sub_jej:auto_generated.datab[13]
datab[14] => add_sub_jej:auto_generated.datab[14]
datab[15] => add_sub_jej:auto_generated.datab[15]
datab[16] => add_sub_jej:auto_generated.datab[16]
datab[17] => add_sub_jej:auto_generated.datab[17]
datab[18] => add_sub_jej:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => add_sub_jej:auto_generated.add_sub
clock => add_sub_jej:auto_generated.clock
aclr => add_sub_jej:auto_generated.aclr
clken => add_sub_jej:auto_generated.clken
result[0] <= add_sub_jej:auto_generated.result[0]
result[1] <= add_sub_jej:auto_generated.result[1]
result[2] <= add_sub_jej:auto_generated.result[2]
result[3] <= add_sub_jej:auto_generated.result[3]
result[4] <= add_sub_jej:auto_generated.result[4]
result[5] <= add_sub_jej:auto_generated.result[5]
result[6] <= add_sub_jej:auto_generated.result[6]
result[7] <= add_sub_jej:auto_generated.result[7]
result[8] <= add_sub_jej:auto_generated.result[8]
result[9] <= add_sub_jej:auto_generated.result[9]
result[10] <= add_sub_jej:auto_generated.result[10]
result[11] <= add_sub_jej:auto_generated.result[11]
result[12] <= add_sub_jej:auto_generated.result[12]
result[13] <= add_sub_jej:auto_generated.result[13]
result[14] <= add_sub_jej:auto_generated.result[14]
result[15] <= add_sub_jej:auto_generated.result[15]
result[16] <= add_sub_jej:auto_generated.result[16]
result[17] <= add_sub_jej:auto_generated.result[17]
result[18] <= add_sub_jej:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated
aclr => pipeline_dffe[18].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_jej:auto_generated.dataa[0]
dataa[1] => add_sub_jej:auto_generated.dataa[1]
dataa[2] => add_sub_jej:auto_generated.dataa[2]
dataa[3] => add_sub_jej:auto_generated.dataa[3]
dataa[4] => add_sub_jej:auto_generated.dataa[4]
dataa[5] => add_sub_jej:auto_generated.dataa[5]
dataa[6] => add_sub_jej:auto_generated.dataa[6]
dataa[7] => add_sub_jej:auto_generated.dataa[7]
dataa[8] => add_sub_jej:auto_generated.dataa[8]
dataa[9] => add_sub_jej:auto_generated.dataa[9]
dataa[10] => add_sub_jej:auto_generated.dataa[10]
dataa[11] => add_sub_jej:auto_generated.dataa[11]
dataa[12] => add_sub_jej:auto_generated.dataa[12]
dataa[13] => add_sub_jej:auto_generated.dataa[13]
dataa[14] => add_sub_jej:auto_generated.dataa[14]
dataa[15] => add_sub_jej:auto_generated.dataa[15]
dataa[16] => add_sub_jej:auto_generated.dataa[16]
dataa[17] => add_sub_jej:auto_generated.dataa[17]
dataa[18] => add_sub_jej:auto_generated.dataa[18]
datab[0] => add_sub_jej:auto_generated.datab[0]
datab[1] => add_sub_jej:auto_generated.datab[1]
datab[2] => add_sub_jej:auto_generated.datab[2]
datab[3] => add_sub_jej:auto_generated.datab[3]
datab[4] => add_sub_jej:auto_generated.datab[4]
datab[5] => add_sub_jej:auto_generated.datab[5]
datab[6] => add_sub_jej:auto_generated.datab[6]
datab[7] => add_sub_jej:auto_generated.datab[7]
datab[8] => add_sub_jej:auto_generated.datab[8]
datab[9] => add_sub_jej:auto_generated.datab[9]
datab[10] => add_sub_jej:auto_generated.datab[10]
datab[11] => add_sub_jej:auto_generated.datab[11]
datab[12] => add_sub_jej:auto_generated.datab[12]
datab[13] => add_sub_jej:auto_generated.datab[13]
datab[14] => add_sub_jej:auto_generated.datab[14]
datab[15] => add_sub_jej:auto_generated.datab[15]
datab[16] => add_sub_jej:auto_generated.datab[16]
datab[17] => add_sub_jej:auto_generated.datab[17]
datab[18] => add_sub_jej:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => add_sub_jej:auto_generated.add_sub
clock => add_sub_jej:auto_generated.clock
aclr => add_sub_jej:auto_generated.aclr
clken => add_sub_jej:auto_generated.clken
result[0] <= add_sub_jej:auto_generated.result[0]
result[1] <= add_sub_jej:auto_generated.result[1]
result[2] <= add_sub_jej:auto_generated.result[2]
result[3] <= add_sub_jej:auto_generated.result[3]
result[4] <= add_sub_jej:auto_generated.result[4]
result[5] <= add_sub_jej:auto_generated.result[5]
result[6] <= add_sub_jej:auto_generated.result[6]
result[7] <= add_sub_jej:auto_generated.result[7]
result[8] <= add_sub_jej:auto_generated.result[8]
result[9] <= add_sub_jej:auto_generated.result[9]
result[10] <= add_sub_jej:auto_generated.result[10]
result[11] <= add_sub_jej:auto_generated.result[11]
result[12] <= add_sub_jej:auto_generated.result[12]
result[13] <= add_sub_jej:auto_generated.result[13]
result[14] <= add_sub_jej:auto_generated.result[14]
result[15] <= add_sub_jej:auto_generated.result[15]
result[16] <= add_sub_jej:auto_generated.result[16]
result[17] <= add_sub_jej:auto_generated.result[17]
result[18] <= add_sub_jej:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated
aclr => pipeline_dffe[18].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_jej:auto_generated.dataa[0]
dataa[1] => add_sub_jej:auto_generated.dataa[1]
dataa[2] => add_sub_jej:auto_generated.dataa[2]
dataa[3] => add_sub_jej:auto_generated.dataa[3]
dataa[4] => add_sub_jej:auto_generated.dataa[4]
dataa[5] => add_sub_jej:auto_generated.dataa[5]
dataa[6] => add_sub_jej:auto_generated.dataa[6]
dataa[7] => add_sub_jej:auto_generated.dataa[7]
dataa[8] => add_sub_jej:auto_generated.dataa[8]
dataa[9] => add_sub_jej:auto_generated.dataa[9]
dataa[10] => add_sub_jej:auto_generated.dataa[10]
dataa[11] => add_sub_jej:auto_generated.dataa[11]
dataa[12] => add_sub_jej:auto_generated.dataa[12]
dataa[13] => add_sub_jej:auto_generated.dataa[13]
dataa[14] => add_sub_jej:auto_generated.dataa[14]
dataa[15] => add_sub_jej:auto_generated.dataa[15]
dataa[16] => add_sub_jej:auto_generated.dataa[16]
dataa[17] => add_sub_jej:auto_generated.dataa[17]
dataa[18] => add_sub_jej:auto_generated.dataa[18]
datab[0] => add_sub_jej:auto_generated.datab[0]
datab[1] => add_sub_jej:auto_generated.datab[1]
datab[2] => add_sub_jej:auto_generated.datab[2]
datab[3] => add_sub_jej:auto_generated.datab[3]
datab[4] => add_sub_jej:auto_generated.datab[4]
datab[5] => add_sub_jej:auto_generated.datab[5]
datab[6] => add_sub_jej:auto_generated.datab[6]
datab[7] => add_sub_jej:auto_generated.datab[7]
datab[8] => add_sub_jej:auto_generated.datab[8]
datab[9] => add_sub_jej:auto_generated.datab[9]
datab[10] => add_sub_jej:auto_generated.datab[10]
datab[11] => add_sub_jej:auto_generated.datab[11]
datab[12] => add_sub_jej:auto_generated.datab[12]
datab[13] => add_sub_jej:auto_generated.datab[13]
datab[14] => add_sub_jej:auto_generated.datab[14]
datab[15] => add_sub_jej:auto_generated.datab[15]
datab[16] => add_sub_jej:auto_generated.datab[16]
datab[17] => add_sub_jej:auto_generated.datab[17]
datab[18] => add_sub_jej:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => add_sub_jej:auto_generated.add_sub
clock => add_sub_jej:auto_generated.clock
aclr => add_sub_jej:auto_generated.aclr
clken => add_sub_jej:auto_generated.clken
result[0] <= add_sub_jej:auto_generated.result[0]
result[1] <= add_sub_jej:auto_generated.result[1]
result[2] <= add_sub_jej:auto_generated.result[2]
result[3] <= add_sub_jej:auto_generated.result[3]
result[4] <= add_sub_jej:auto_generated.result[4]
result[5] <= add_sub_jej:auto_generated.result[5]
result[6] <= add_sub_jej:auto_generated.result[6]
result[7] <= add_sub_jej:auto_generated.result[7]
result[8] <= add_sub_jej:auto_generated.result[8]
result[9] <= add_sub_jej:auto_generated.result[9]
result[10] <= add_sub_jej:auto_generated.result[10]
result[11] <= add_sub_jej:auto_generated.result[11]
result[12] <= add_sub_jej:auto_generated.result[12]
result[13] <= add_sub_jej:auto_generated.result[13]
result[14] <= add_sub_jej:auto_generated.result[14]
result[15] <= add_sub_jej:auto_generated.result[15]
result[16] <= add_sub_jej:auto_generated.result[16]
result[17] <= add_sub_jej:auto_generated.result[17]
result[18] <= add_sub_jej:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated
aclr => pipeline_dffe[18].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_jej:auto_generated.dataa[0]
dataa[1] => add_sub_jej:auto_generated.dataa[1]
dataa[2] => add_sub_jej:auto_generated.dataa[2]
dataa[3] => add_sub_jej:auto_generated.dataa[3]
dataa[4] => add_sub_jej:auto_generated.dataa[4]
dataa[5] => add_sub_jej:auto_generated.dataa[5]
dataa[6] => add_sub_jej:auto_generated.dataa[6]
dataa[7] => add_sub_jej:auto_generated.dataa[7]
dataa[8] => add_sub_jej:auto_generated.dataa[8]
dataa[9] => add_sub_jej:auto_generated.dataa[9]
dataa[10] => add_sub_jej:auto_generated.dataa[10]
dataa[11] => add_sub_jej:auto_generated.dataa[11]
dataa[12] => add_sub_jej:auto_generated.dataa[12]
dataa[13] => add_sub_jej:auto_generated.dataa[13]
dataa[14] => add_sub_jej:auto_generated.dataa[14]
dataa[15] => add_sub_jej:auto_generated.dataa[15]
dataa[16] => add_sub_jej:auto_generated.dataa[16]
dataa[17] => add_sub_jej:auto_generated.dataa[17]
dataa[18] => add_sub_jej:auto_generated.dataa[18]
datab[0] => add_sub_jej:auto_generated.datab[0]
datab[1] => add_sub_jej:auto_generated.datab[1]
datab[2] => add_sub_jej:auto_generated.datab[2]
datab[3] => add_sub_jej:auto_generated.datab[3]
datab[4] => add_sub_jej:auto_generated.datab[4]
datab[5] => add_sub_jej:auto_generated.datab[5]
datab[6] => add_sub_jej:auto_generated.datab[6]
datab[7] => add_sub_jej:auto_generated.datab[7]
datab[8] => add_sub_jej:auto_generated.datab[8]
datab[9] => add_sub_jej:auto_generated.datab[9]
datab[10] => add_sub_jej:auto_generated.datab[10]
datab[11] => add_sub_jej:auto_generated.datab[11]
datab[12] => add_sub_jej:auto_generated.datab[12]
datab[13] => add_sub_jej:auto_generated.datab[13]
datab[14] => add_sub_jej:auto_generated.datab[14]
datab[15] => add_sub_jej:auto_generated.datab[15]
datab[16] => add_sub_jej:auto_generated.datab[16]
datab[17] => add_sub_jej:auto_generated.datab[17]
datab[18] => add_sub_jej:auto_generated.datab[18]
cin => ~NO_FANOUT~
add_sub => add_sub_jej:auto_generated.add_sub
clock => add_sub_jej:auto_generated.clock
aclr => add_sub_jej:auto_generated.aclr
clken => add_sub_jej:auto_generated.clken
result[0] <= add_sub_jej:auto_generated.result[0]
result[1] <= add_sub_jej:auto_generated.result[1]
result[2] <= add_sub_jej:auto_generated.result[2]
result[3] <= add_sub_jej:auto_generated.result[3]
result[4] <= add_sub_jej:auto_generated.result[4]
result[5] <= add_sub_jej:auto_generated.result[5]
result[6] <= add_sub_jej:auto_generated.result[6]
result[7] <= add_sub_jej:auto_generated.result[7]
result[8] <= add_sub_jej:auto_generated.result[8]
result[9] <= add_sub_jej:auto_generated.result[9]
result[10] <= add_sub_jej:auto_generated.result[10]
result[11] <= add_sub_jej:auto_generated.result[11]
result[12] <= add_sub_jej:auto_generated.result[12]
result[13] <= add_sub_jej:auto_generated.result[13]
result[14] <= add_sub_jej:auto_generated.result[14]
result[15] <= add_sub_jej:auto_generated.result[15]
result[16] <= add_sub_jej:auto_generated.result[16]
result[17] <= add_sub_jej:auto_generated.result[17]
result[18] <= add_sub_jej:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_jej:auto_generated
aclr => pipeline_dffe[18].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN12
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN25
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN26
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN24
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN23
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN22
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN21
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN20
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN19
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN18
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN17
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN16
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN15
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN14
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN13
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN24
radix_2 => Add1.IN22
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_a[10] => altsyncram:old_ram_gen:old_ram_component.address_a[10]
address_a[11] => altsyncram:old_ram_gen:old_ram_component.address_a[11]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
address_b[9] => altsyncram:old_ram_gen:old_ram_component.address_b[9]
address_b[10] => altsyncram:old_ram_gen:old_ram_component.address_b[10]
address_b[11] => altsyncram:old_ram_gen:old_ram_component.address_b[11]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_kaq3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_kaq3:auto_generated.rden_b
data_a[0] => altsyncram_kaq3:auto_generated.data_a[0]
data_a[1] => altsyncram_kaq3:auto_generated.data_a[1]
data_a[2] => altsyncram_kaq3:auto_generated.data_a[2]
data_a[3] => altsyncram_kaq3:auto_generated.data_a[3]
data_a[4] => altsyncram_kaq3:auto_generated.data_a[4]
data_a[5] => altsyncram_kaq3:auto_generated.data_a[5]
data_a[6] => altsyncram_kaq3:auto_generated.data_a[6]
data_a[7] => altsyncram_kaq3:auto_generated.data_a[7]
data_a[8] => altsyncram_kaq3:auto_generated.data_a[8]
data_a[9] => altsyncram_kaq3:auto_generated.data_a[9]
data_a[10] => altsyncram_kaq3:auto_generated.data_a[10]
data_a[11] => altsyncram_kaq3:auto_generated.data_a[11]
data_a[12] => altsyncram_kaq3:auto_generated.data_a[12]
data_a[13] => altsyncram_kaq3:auto_generated.data_a[13]
data_a[14] => altsyncram_kaq3:auto_generated.data_a[14]
data_a[15] => altsyncram_kaq3:auto_generated.data_a[15]
data_a[16] => altsyncram_kaq3:auto_generated.data_a[16]
data_a[17] => altsyncram_kaq3:auto_generated.data_a[17]
data_a[18] => altsyncram_kaq3:auto_generated.data_a[18]
data_a[19] => altsyncram_kaq3:auto_generated.data_a[19]
data_a[20] => altsyncram_kaq3:auto_generated.data_a[20]
data_a[21] => altsyncram_kaq3:auto_generated.data_a[21]
data_a[22] => altsyncram_kaq3:auto_generated.data_a[22]
data_a[23] => altsyncram_kaq3:auto_generated.data_a[23]
data_a[24] => altsyncram_kaq3:auto_generated.data_a[24]
data_a[25] => altsyncram_kaq3:auto_generated.data_a[25]
data_a[26] => altsyncram_kaq3:auto_generated.data_a[26]
data_a[27] => altsyncram_kaq3:auto_generated.data_a[27]
data_a[28] => altsyncram_kaq3:auto_generated.data_a[28]
data_a[29] => altsyncram_kaq3:auto_generated.data_a[29]
data_a[30] => altsyncram_kaq3:auto_generated.data_a[30]
data_a[31] => altsyncram_kaq3:auto_generated.data_a[31]
data_a[32] => altsyncram_kaq3:auto_generated.data_a[32]
data_a[33] => altsyncram_kaq3:auto_generated.data_a[33]
data_a[34] => altsyncram_kaq3:auto_generated.data_a[34]
data_a[35] => altsyncram_kaq3:auto_generated.data_a[35]
data_a[36] => altsyncram_kaq3:auto_generated.data_a[36]
data_a[37] => altsyncram_kaq3:auto_generated.data_a[37]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
address_a[0] => altsyncram_kaq3:auto_generated.address_a[0]
address_a[1] => altsyncram_kaq3:auto_generated.address_a[1]
address_a[2] => altsyncram_kaq3:auto_generated.address_a[2]
address_a[3] => altsyncram_kaq3:auto_generated.address_a[3]
address_a[4] => altsyncram_kaq3:auto_generated.address_a[4]
address_a[5] => altsyncram_kaq3:auto_generated.address_a[5]
address_a[6] => altsyncram_kaq3:auto_generated.address_a[6]
address_a[7] => altsyncram_kaq3:auto_generated.address_a[7]
address_a[8] => altsyncram_kaq3:auto_generated.address_a[8]
address_a[9] => altsyncram_kaq3:auto_generated.address_a[9]
address_a[10] => altsyncram_kaq3:auto_generated.address_a[10]
address_a[11] => altsyncram_kaq3:auto_generated.address_a[11]
address_b[0] => altsyncram_kaq3:auto_generated.address_b[0]
address_b[1] => altsyncram_kaq3:auto_generated.address_b[1]
address_b[2] => altsyncram_kaq3:auto_generated.address_b[2]
address_b[3] => altsyncram_kaq3:auto_generated.address_b[3]
address_b[4] => altsyncram_kaq3:auto_generated.address_b[4]
address_b[5] => altsyncram_kaq3:auto_generated.address_b[5]
address_b[6] => altsyncram_kaq3:auto_generated.address_b[6]
address_b[7] => altsyncram_kaq3:auto_generated.address_b[7]
address_b[8] => altsyncram_kaq3:auto_generated.address_b[8]
address_b[9] => altsyncram_kaq3:auto_generated.address_b[9]
address_b[10] => altsyncram_kaq3:auto_generated.address_b[10]
address_b[11] => altsyncram_kaq3:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kaq3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_kaq3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_kaq3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_b[0] <= altsyncram_kaq3:auto_generated.q_b[0]
q_b[1] <= altsyncram_kaq3:auto_generated.q_b[1]
q_b[2] <= altsyncram_kaq3:auto_generated.q_b[2]
q_b[3] <= altsyncram_kaq3:auto_generated.q_b[3]
q_b[4] <= altsyncram_kaq3:auto_generated.q_b[4]
q_b[5] <= altsyncram_kaq3:auto_generated.q_b[5]
q_b[6] <= altsyncram_kaq3:auto_generated.q_b[6]
q_b[7] <= altsyncram_kaq3:auto_generated.q_b[7]
q_b[8] <= altsyncram_kaq3:auto_generated.q_b[8]
q_b[9] <= altsyncram_kaq3:auto_generated.q_b[9]
q_b[10] <= altsyncram_kaq3:auto_generated.q_b[10]
q_b[11] <= altsyncram_kaq3:auto_generated.q_b[11]
q_b[12] <= altsyncram_kaq3:auto_generated.q_b[12]
q_b[13] <= altsyncram_kaq3:auto_generated.q_b[13]
q_b[14] <= altsyncram_kaq3:auto_generated.q_b[14]
q_b[15] <= altsyncram_kaq3:auto_generated.q_b[15]
q_b[16] <= altsyncram_kaq3:auto_generated.q_b[16]
q_b[17] <= altsyncram_kaq3:auto_generated.q_b[17]
q_b[18] <= altsyncram_kaq3:auto_generated.q_b[18]
q_b[19] <= altsyncram_kaq3:auto_generated.q_b[19]
q_b[20] <= altsyncram_kaq3:auto_generated.q_b[20]
q_b[21] <= altsyncram_kaq3:auto_generated.q_b[21]
q_b[22] <= altsyncram_kaq3:auto_generated.q_b[22]
q_b[23] <= altsyncram_kaq3:auto_generated.q_b[23]
q_b[24] <= altsyncram_kaq3:auto_generated.q_b[24]
q_b[25] <= altsyncram_kaq3:auto_generated.q_b[25]
q_b[26] <= altsyncram_kaq3:auto_generated.q_b[26]
q_b[27] <= altsyncram_kaq3:auto_generated.q_b[27]
q_b[28] <= altsyncram_kaq3:auto_generated.q_b[28]
q_b[29] <= altsyncram_kaq3:auto_generated.q_b[29]
q_b[30] <= altsyncram_kaq3:auto_generated.q_b[30]
q_b[31] <= altsyncram_kaq3:auto_generated.q_b[31]
q_b[32] <= altsyncram_kaq3:auto_generated.q_b[32]
q_b[33] <= altsyncram_kaq3:auto_generated.q_b[33]
q_b[34] <= altsyncram_kaq3:auto_generated.q_b[34]
q_b[35] <= altsyncram_kaq3:auto_generated.q_b[35]
q_b[36] <= altsyncram_kaq3:auto_generated.q_b[36]
q_b[37] <= altsyncram_kaq3:auto_generated.q_b[37]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_kaq3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
counter_max[0] => LessThan0.IN13
counter_max[0] => Add0.IN26
counter_max[1] => LessThan0.IN12
counter_max[1] => Add0.IN25
counter_max[2] => LessThan0.IN11
counter_max[2] => Add0.IN24
counter_max[3] => LessThan0.IN10
counter_max[3] => Add0.IN23
counter_max[4] => LessThan0.IN9
counter_max[4] => Add0.IN22
counter_max[5] => LessThan0.IN8
counter_max[5] => Add0.IN21
counter_max[6] => LessThan0.IN7
counter_max[6] => Add0.IN20
counter_max[7] => LessThan0.IN6
counter_max[7] => Add0.IN19
counter_max[8] => LessThan0.IN5
counter_max[8] => Add0.IN18
counter_max[9] => LessThan0.IN4
counter_max[9] => Add0.IN17
counter_max[10] => LessThan0.IN3
counter_max[10] => Add0.IN16
counter_max[11] => LessThan0.IN2
counter_max[11] => Add0.IN15
counter_max[12] => LessThan0.IN1
counter_max[12] => Add0.IN14
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
counter_max[0] => LessThan0.IN13
counter_max[0] => Add0.IN26
counter_max[1] => LessThan0.IN12
counter_max[1] => Add0.IN25
counter_max[2] => LessThan0.IN11
counter_max[2] => Add0.IN24
counter_max[3] => LessThan0.IN10
counter_max[3] => Add0.IN23
counter_max[4] => LessThan0.IN9
counter_max[4] => Add0.IN22
counter_max[5] => LessThan0.IN8
counter_max[5] => Add0.IN21
counter_max[6] => LessThan0.IN7
counter_max[6] => Add0.IN20
counter_max[7] => LessThan0.IN6
counter_max[7] => Add0.IN19
counter_max[8] => LessThan0.IN5
counter_max[8] => Add0.IN18
counter_max[9] => LessThan0.IN4
counter_max[9] => Add0.IN17
counter_max[10] => LessThan0.IN3
counter_max[10] => Add0.IN16
counter_max[11] => LessThan0.IN2
counter_max[11] => Add0.IN15
counter_max[12] => LessThan0.IN1
counter_max[12] => Add0.IN14
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_bej:auto_generated.dataa[0]
dataa[1] => add_sub_bej:auto_generated.dataa[1]
dataa[2] => add_sub_bej:auto_generated.dataa[2]
dataa[3] => add_sub_bej:auto_generated.dataa[3]
dataa[4] => add_sub_bej:auto_generated.dataa[4]
dataa[5] => add_sub_bej:auto_generated.dataa[5]
dataa[6] => add_sub_bej:auto_generated.dataa[6]
dataa[7] => add_sub_bej:auto_generated.dataa[7]
dataa[8] => add_sub_bej:auto_generated.dataa[8]
dataa[9] => add_sub_bej:auto_generated.dataa[9]
dataa[10] => add_sub_bej:auto_generated.dataa[10]
dataa[11] => add_sub_bej:auto_generated.dataa[11]
dataa[12] => add_sub_bej:auto_generated.dataa[12]
dataa[13] => add_sub_bej:auto_generated.dataa[13]
dataa[14] => add_sub_bej:auto_generated.dataa[14]
dataa[15] => add_sub_bej:auto_generated.dataa[15]
dataa[16] => add_sub_bej:auto_generated.dataa[16]
dataa[17] => add_sub_bej:auto_generated.dataa[17]
dataa[18] => add_sub_bej:auto_generated.dataa[18]
dataa[19] => add_sub_bej:auto_generated.dataa[19]
datab[0] => add_sub_bej:auto_generated.datab[0]
datab[1] => add_sub_bej:auto_generated.datab[1]
datab[2] => add_sub_bej:auto_generated.datab[2]
datab[3] => add_sub_bej:auto_generated.datab[3]
datab[4] => add_sub_bej:auto_generated.datab[4]
datab[5] => add_sub_bej:auto_generated.datab[5]
datab[6] => add_sub_bej:auto_generated.datab[6]
datab[7] => add_sub_bej:auto_generated.datab[7]
datab[8] => add_sub_bej:auto_generated.datab[8]
datab[9] => add_sub_bej:auto_generated.datab[9]
datab[10] => add_sub_bej:auto_generated.datab[10]
datab[11] => add_sub_bej:auto_generated.datab[11]
datab[12] => add_sub_bej:auto_generated.datab[12]
datab[13] => add_sub_bej:auto_generated.datab[13]
datab[14] => add_sub_bej:auto_generated.datab[14]
datab[15] => add_sub_bej:auto_generated.datab[15]
datab[16] => add_sub_bej:auto_generated.datab[16]
datab[17] => add_sub_bej:auto_generated.datab[17]
datab[18] => add_sub_bej:auto_generated.datab[18]
datab[19] => add_sub_bej:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => add_sub_bej:auto_generated.add_sub
clock => add_sub_bej:auto_generated.clock
aclr => add_sub_bej:auto_generated.aclr
clken => add_sub_bej:auto_generated.clken
result[0] <= add_sub_bej:auto_generated.result[0]
result[1] <= add_sub_bej:auto_generated.result[1]
result[2] <= add_sub_bej:auto_generated.result[2]
result[3] <= add_sub_bej:auto_generated.result[3]
result[4] <= add_sub_bej:auto_generated.result[4]
result[5] <= add_sub_bej:auto_generated.result[5]
result[6] <= add_sub_bej:auto_generated.result[6]
result[7] <= add_sub_bej:auto_generated.result[7]
result[8] <= add_sub_bej:auto_generated.result[8]
result[9] <= add_sub_bej:auto_generated.result[9]
result[10] <= add_sub_bej:auto_generated.result[10]
result[11] <= add_sub_bej:auto_generated.result[11]
result[12] <= add_sub_bej:auto_generated.result[12]
result[13] <= add_sub_bej:auto_generated.result[13]
result[14] <= add_sub_bej:auto_generated.result[14]
result[15] <= add_sub_bej:auto_generated.result[15]
result[16] <= add_sub_bej:auto_generated.result[16]
result[17] <= add_sub_bej:auto_generated.result[17]
result[18] <= add_sub_bej:auto_generated.result[18]
result[19] <= add_sub_bej:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated
aclr => pipeline_dffe[19].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_bej:auto_generated.dataa[0]
dataa[1] => add_sub_bej:auto_generated.dataa[1]
dataa[2] => add_sub_bej:auto_generated.dataa[2]
dataa[3] => add_sub_bej:auto_generated.dataa[3]
dataa[4] => add_sub_bej:auto_generated.dataa[4]
dataa[5] => add_sub_bej:auto_generated.dataa[5]
dataa[6] => add_sub_bej:auto_generated.dataa[6]
dataa[7] => add_sub_bej:auto_generated.dataa[7]
dataa[8] => add_sub_bej:auto_generated.dataa[8]
dataa[9] => add_sub_bej:auto_generated.dataa[9]
dataa[10] => add_sub_bej:auto_generated.dataa[10]
dataa[11] => add_sub_bej:auto_generated.dataa[11]
dataa[12] => add_sub_bej:auto_generated.dataa[12]
dataa[13] => add_sub_bej:auto_generated.dataa[13]
dataa[14] => add_sub_bej:auto_generated.dataa[14]
dataa[15] => add_sub_bej:auto_generated.dataa[15]
dataa[16] => add_sub_bej:auto_generated.dataa[16]
dataa[17] => add_sub_bej:auto_generated.dataa[17]
dataa[18] => add_sub_bej:auto_generated.dataa[18]
dataa[19] => add_sub_bej:auto_generated.dataa[19]
datab[0] => add_sub_bej:auto_generated.datab[0]
datab[1] => add_sub_bej:auto_generated.datab[1]
datab[2] => add_sub_bej:auto_generated.datab[2]
datab[3] => add_sub_bej:auto_generated.datab[3]
datab[4] => add_sub_bej:auto_generated.datab[4]
datab[5] => add_sub_bej:auto_generated.datab[5]
datab[6] => add_sub_bej:auto_generated.datab[6]
datab[7] => add_sub_bej:auto_generated.datab[7]
datab[8] => add_sub_bej:auto_generated.datab[8]
datab[9] => add_sub_bej:auto_generated.datab[9]
datab[10] => add_sub_bej:auto_generated.datab[10]
datab[11] => add_sub_bej:auto_generated.datab[11]
datab[12] => add_sub_bej:auto_generated.datab[12]
datab[13] => add_sub_bej:auto_generated.datab[13]
datab[14] => add_sub_bej:auto_generated.datab[14]
datab[15] => add_sub_bej:auto_generated.datab[15]
datab[16] => add_sub_bej:auto_generated.datab[16]
datab[17] => add_sub_bej:auto_generated.datab[17]
datab[18] => add_sub_bej:auto_generated.datab[18]
datab[19] => add_sub_bej:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => add_sub_bej:auto_generated.add_sub
clock => add_sub_bej:auto_generated.clock
aclr => add_sub_bej:auto_generated.aclr
clken => add_sub_bej:auto_generated.clken
result[0] <= add_sub_bej:auto_generated.result[0]
result[1] <= add_sub_bej:auto_generated.result[1]
result[2] <= add_sub_bej:auto_generated.result[2]
result[3] <= add_sub_bej:auto_generated.result[3]
result[4] <= add_sub_bej:auto_generated.result[4]
result[5] <= add_sub_bej:auto_generated.result[5]
result[6] <= add_sub_bej:auto_generated.result[6]
result[7] <= add_sub_bej:auto_generated.result[7]
result[8] <= add_sub_bej:auto_generated.result[8]
result[9] <= add_sub_bej:auto_generated.result[9]
result[10] <= add_sub_bej:auto_generated.result[10]
result[11] <= add_sub_bej:auto_generated.result[11]
result[12] <= add_sub_bej:auto_generated.result[12]
result[13] <= add_sub_bej:auto_generated.result[13]
result[14] <= add_sub_bej:auto_generated.result[14]
result[15] <= add_sub_bej:auto_generated.result[15]
result[16] <= add_sub_bej:auto_generated.result[16]
result[17] <= add_sub_bej:auto_generated.result[17]
result[18] <= add_sub_bej:auto_generated.result[18]
result[19] <= add_sub_bej:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated
aclr => pipeline_dffe[19].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_bej:auto_generated.dataa[0]
dataa[1] => add_sub_bej:auto_generated.dataa[1]
dataa[2] => add_sub_bej:auto_generated.dataa[2]
dataa[3] => add_sub_bej:auto_generated.dataa[3]
dataa[4] => add_sub_bej:auto_generated.dataa[4]
dataa[5] => add_sub_bej:auto_generated.dataa[5]
dataa[6] => add_sub_bej:auto_generated.dataa[6]
dataa[7] => add_sub_bej:auto_generated.dataa[7]
dataa[8] => add_sub_bej:auto_generated.dataa[8]
dataa[9] => add_sub_bej:auto_generated.dataa[9]
dataa[10] => add_sub_bej:auto_generated.dataa[10]
dataa[11] => add_sub_bej:auto_generated.dataa[11]
dataa[12] => add_sub_bej:auto_generated.dataa[12]
dataa[13] => add_sub_bej:auto_generated.dataa[13]
dataa[14] => add_sub_bej:auto_generated.dataa[14]
dataa[15] => add_sub_bej:auto_generated.dataa[15]
dataa[16] => add_sub_bej:auto_generated.dataa[16]
dataa[17] => add_sub_bej:auto_generated.dataa[17]
dataa[18] => add_sub_bej:auto_generated.dataa[18]
dataa[19] => add_sub_bej:auto_generated.dataa[19]
datab[0] => add_sub_bej:auto_generated.datab[0]
datab[1] => add_sub_bej:auto_generated.datab[1]
datab[2] => add_sub_bej:auto_generated.datab[2]
datab[3] => add_sub_bej:auto_generated.datab[3]
datab[4] => add_sub_bej:auto_generated.datab[4]
datab[5] => add_sub_bej:auto_generated.datab[5]
datab[6] => add_sub_bej:auto_generated.datab[6]
datab[7] => add_sub_bej:auto_generated.datab[7]
datab[8] => add_sub_bej:auto_generated.datab[8]
datab[9] => add_sub_bej:auto_generated.datab[9]
datab[10] => add_sub_bej:auto_generated.datab[10]
datab[11] => add_sub_bej:auto_generated.datab[11]
datab[12] => add_sub_bej:auto_generated.datab[12]
datab[13] => add_sub_bej:auto_generated.datab[13]
datab[14] => add_sub_bej:auto_generated.datab[14]
datab[15] => add_sub_bej:auto_generated.datab[15]
datab[16] => add_sub_bej:auto_generated.datab[16]
datab[17] => add_sub_bej:auto_generated.datab[17]
datab[18] => add_sub_bej:auto_generated.datab[18]
datab[19] => add_sub_bej:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => add_sub_bej:auto_generated.add_sub
clock => add_sub_bej:auto_generated.clock
aclr => add_sub_bej:auto_generated.aclr
clken => add_sub_bej:auto_generated.clken
result[0] <= add_sub_bej:auto_generated.result[0]
result[1] <= add_sub_bej:auto_generated.result[1]
result[2] <= add_sub_bej:auto_generated.result[2]
result[3] <= add_sub_bej:auto_generated.result[3]
result[4] <= add_sub_bej:auto_generated.result[4]
result[5] <= add_sub_bej:auto_generated.result[5]
result[6] <= add_sub_bej:auto_generated.result[6]
result[7] <= add_sub_bej:auto_generated.result[7]
result[8] <= add_sub_bej:auto_generated.result[8]
result[9] <= add_sub_bej:auto_generated.result[9]
result[10] <= add_sub_bej:auto_generated.result[10]
result[11] <= add_sub_bej:auto_generated.result[11]
result[12] <= add_sub_bej:auto_generated.result[12]
result[13] <= add_sub_bej:auto_generated.result[13]
result[14] <= add_sub_bej:auto_generated.result[14]
result[15] <= add_sub_bej:auto_generated.result[15]
result[16] <= add_sub_bej:auto_generated.result[16]
result[17] <= add_sub_bej:auto_generated.result[17]
result[18] <= add_sub_bej:auto_generated.result[18]
result[19] <= add_sub_bej:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated
aclr => pipeline_dffe[19].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_bej:auto_generated.dataa[0]
dataa[1] => add_sub_bej:auto_generated.dataa[1]
dataa[2] => add_sub_bej:auto_generated.dataa[2]
dataa[3] => add_sub_bej:auto_generated.dataa[3]
dataa[4] => add_sub_bej:auto_generated.dataa[4]
dataa[5] => add_sub_bej:auto_generated.dataa[5]
dataa[6] => add_sub_bej:auto_generated.dataa[6]
dataa[7] => add_sub_bej:auto_generated.dataa[7]
dataa[8] => add_sub_bej:auto_generated.dataa[8]
dataa[9] => add_sub_bej:auto_generated.dataa[9]
dataa[10] => add_sub_bej:auto_generated.dataa[10]
dataa[11] => add_sub_bej:auto_generated.dataa[11]
dataa[12] => add_sub_bej:auto_generated.dataa[12]
dataa[13] => add_sub_bej:auto_generated.dataa[13]
dataa[14] => add_sub_bej:auto_generated.dataa[14]
dataa[15] => add_sub_bej:auto_generated.dataa[15]
dataa[16] => add_sub_bej:auto_generated.dataa[16]
dataa[17] => add_sub_bej:auto_generated.dataa[17]
dataa[18] => add_sub_bej:auto_generated.dataa[18]
dataa[19] => add_sub_bej:auto_generated.dataa[19]
datab[0] => add_sub_bej:auto_generated.datab[0]
datab[1] => add_sub_bej:auto_generated.datab[1]
datab[2] => add_sub_bej:auto_generated.datab[2]
datab[3] => add_sub_bej:auto_generated.datab[3]
datab[4] => add_sub_bej:auto_generated.datab[4]
datab[5] => add_sub_bej:auto_generated.datab[5]
datab[6] => add_sub_bej:auto_generated.datab[6]
datab[7] => add_sub_bej:auto_generated.datab[7]
datab[8] => add_sub_bej:auto_generated.datab[8]
datab[9] => add_sub_bej:auto_generated.datab[9]
datab[10] => add_sub_bej:auto_generated.datab[10]
datab[11] => add_sub_bej:auto_generated.datab[11]
datab[12] => add_sub_bej:auto_generated.datab[12]
datab[13] => add_sub_bej:auto_generated.datab[13]
datab[14] => add_sub_bej:auto_generated.datab[14]
datab[15] => add_sub_bej:auto_generated.datab[15]
datab[16] => add_sub_bej:auto_generated.datab[16]
datab[17] => add_sub_bej:auto_generated.datab[17]
datab[18] => add_sub_bej:auto_generated.datab[18]
datab[19] => add_sub_bej:auto_generated.datab[19]
cin => ~NO_FANOUT~
add_sub => add_sub_bej:auto_generated.add_sub
clock => add_sub_bej:auto_generated.clock
aclr => add_sub_bej:auto_generated.aclr
clken => add_sub_bej:auto_generated.clken
result[0] <= add_sub_bej:auto_generated.result[0]
result[1] <= add_sub_bej:auto_generated.result[1]
result[2] <= add_sub_bej:auto_generated.result[2]
result[3] <= add_sub_bej:auto_generated.result[3]
result[4] <= add_sub_bej:auto_generated.result[4]
result[5] <= add_sub_bej:auto_generated.result[5]
result[6] <= add_sub_bej:auto_generated.result[6]
result[7] <= add_sub_bej:auto_generated.result[7]
result[8] <= add_sub_bej:auto_generated.result[8]
result[9] <= add_sub_bej:auto_generated.result[9]
result[10] <= add_sub_bej:auto_generated.result[10]
result[11] <= add_sub_bej:auto_generated.result[11]
result[12] <= add_sub_bej:auto_generated.result[12]
result[13] <= add_sub_bej:auto_generated.result[13]
result[14] <= add_sub_bej:auto_generated.result[14]
result[15] <= add_sub_bej:auto_generated.result[15]
result[16] <= add_sub_bej:auto_generated.result[16]
result[17] <= add_sub_bej:auto_generated.result[17]
result[18] <= add_sub_bej:auto_generated.result[18]
result[19] <= add_sub_bej:auto_generated.result[19]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_bej:auto_generated
aclr => pipeline_dffe[19].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN38
dataa[1] => op_1.IN36
dataa[2] => op_1.IN34
dataa[3] => op_1.IN32
dataa[4] => op_1.IN30
dataa[5] => op_1.IN28
dataa[6] => op_1.IN26
dataa[7] => op_1.IN24
dataa[8] => op_1.IN22
dataa[9] => op_1.IN20
dataa[10] => op_1.IN18
dataa[11] => op_1.IN16
dataa[12] => op_1.IN14
dataa[13] => op_1.IN12
dataa[14] => op_1.IN10
dataa[15] => op_1.IN8
dataa[16] => op_1.IN6
dataa[17] => op_1.IN4
dataa[18] => op_1.IN2
dataa[19] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN23
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN24
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN22
radix_2 => Add1.IN20
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_a[10] => altsyncram:old_ram_gen:old_ram_component.address_a[10]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
address_b[9] => altsyncram:old_ram_gen:old_ram_component.address_b[9]
address_b[10] => altsyncram:old_ram_gen:old_ram_component.address_b[10]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_q9q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_q9q3:auto_generated.rden_b
data_a[0] => altsyncram_q9q3:auto_generated.data_a[0]
data_a[1] => altsyncram_q9q3:auto_generated.data_a[1]
data_a[2] => altsyncram_q9q3:auto_generated.data_a[2]
data_a[3] => altsyncram_q9q3:auto_generated.data_a[3]
data_a[4] => altsyncram_q9q3:auto_generated.data_a[4]
data_a[5] => altsyncram_q9q3:auto_generated.data_a[5]
data_a[6] => altsyncram_q9q3:auto_generated.data_a[6]
data_a[7] => altsyncram_q9q3:auto_generated.data_a[7]
data_a[8] => altsyncram_q9q3:auto_generated.data_a[8]
data_a[9] => altsyncram_q9q3:auto_generated.data_a[9]
data_a[10] => altsyncram_q9q3:auto_generated.data_a[10]
data_a[11] => altsyncram_q9q3:auto_generated.data_a[11]
data_a[12] => altsyncram_q9q3:auto_generated.data_a[12]
data_a[13] => altsyncram_q9q3:auto_generated.data_a[13]
data_a[14] => altsyncram_q9q3:auto_generated.data_a[14]
data_a[15] => altsyncram_q9q3:auto_generated.data_a[15]
data_a[16] => altsyncram_q9q3:auto_generated.data_a[16]
data_a[17] => altsyncram_q9q3:auto_generated.data_a[17]
data_a[18] => altsyncram_q9q3:auto_generated.data_a[18]
data_a[19] => altsyncram_q9q3:auto_generated.data_a[19]
data_a[20] => altsyncram_q9q3:auto_generated.data_a[20]
data_a[21] => altsyncram_q9q3:auto_generated.data_a[21]
data_a[22] => altsyncram_q9q3:auto_generated.data_a[22]
data_a[23] => altsyncram_q9q3:auto_generated.data_a[23]
data_a[24] => altsyncram_q9q3:auto_generated.data_a[24]
data_a[25] => altsyncram_q9q3:auto_generated.data_a[25]
data_a[26] => altsyncram_q9q3:auto_generated.data_a[26]
data_a[27] => altsyncram_q9q3:auto_generated.data_a[27]
data_a[28] => altsyncram_q9q3:auto_generated.data_a[28]
data_a[29] => altsyncram_q9q3:auto_generated.data_a[29]
data_a[30] => altsyncram_q9q3:auto_generated.data_a[30]
data_a[31] => altsyncram_q9q3:auto_generated.data_a[31]
data_a[32] => altsyncram_q9q3:auto_generated.data_a[32]
data_a[33] => altsyncram_q9q3:auto_generated.data_a[33]
data_a[34] => altsyncram_q9q3:auto_generated.data_a[34]
data_a[35] => altsyncram_q9q3:auto_generated.data_a[35]
data_a[36] => altsyncram_q9q3:auto_generated.data_a[36]
data_a[37] => altsyncram_q9q3:auto_generated.data_a[37]
data_a[38] => altsyncram_q9q3:auto_generated.data_a[38]
data_a[39] => altsyncram_q9q3:auto_generated.data_a[39]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
address_a[0] => altsyncram_q9q3:auto_generated.address_a[0]
address_a[1] => altsyncram_q9q3:auto_generated.address_a[1]
address_a[2] => altsyncram_q9q3:auto_generated.address_a[2]
address_a[3] => altsyncram_q9q3:auto_generated.address_a[3]
address_a[4] => altsyncram_q9q3:auto_generated.address_a[4]
address_a[5] => altsyncram_q9q3:auto_generated.address_a[5]
address_a[6] => altsyncram_q9q3:auto_generated.address_a[6]
address_a[7] => altsyncram_q9q3:auto_generated.address_a[7]
address_a[8] => altsyncram_q9q3:auto_generated.address_a[8]
address_a[9] => altsyncram_q9q3:auto_generated.address_a[9]
address_a[10] => altsyncram_q9q3:auto_generated.address_a[10]
address_b[0] => altsyncram_q9q3:auto_generated.address_b[0]
address_b[1] => altsyncram_q9q3:auto_generated.address_b[1]
address_b[2] => altsyncram_q9q3:auto_generated.address_b[2]
address_b[3] => altsyncram_q9q3:auto_generated.address_b[3]
address_b[4] => altsyncram_q9q3:auto_generated.address_b[4]
address_b[5] => altsyncram_q9q3:auto_generated.address_b[5]
address_b[6] => altsyncram_q9q3:auto_generated.address_b[6]
address_b[7] => altsyncram_q9q3:auto_generated.address_b[7]
address_b[8] => altsyncram_q9q3:auto_generated.address_b[8]
address_b[9] => altsyncram_q9q3:auto_generated.address_b[9]
address_b[10] => altsyncram_q9q3:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q9q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_q9q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_q9q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_b[0] <= altsyncram_q9q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_q9q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_q9q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_q9q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_q9q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_q9q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_q9q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_q9q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_q9q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_q9q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_q9q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_q9q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_q9q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_q9q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_q9q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_q9q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_q9q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_q9q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_q9q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_q9q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_q9q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_q9q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_q9q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_q9q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_q9q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_q9q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_q9q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_q9q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_q9q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_q9q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_q9q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_q9q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_q9q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_q9q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_q9q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_q9q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_q9q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_q9q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_q9q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_q9q3:auto_generated.q_b[39]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_q9q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => Add0.IN24
counter_max[1] => LessThan0.IN11
counter_max[1] => Add0.IN23
counter_max[2] => LessThan0.IN10
counter_max[2] => Add0.IN22
counter_max[3] => LessThan0.IN9
counter_max[3] => Add0.IN21
counter_max[4] => LessThan0.IN8
counter_max[4] => Add0.IN20
counter_max[5] => LessThan0.IN7
counter_max[5] => Add0.IN19
counter_max[6] => LessThan0.IN6
counter_max[6] => Add0.IN18
counter_max[7] => LessThan0.IN5
counter_max[7] => Add0.IN17
counter_max[8] => LessThan0.IN4
counter_max[8] => Add0.IN16
counter_max[9] => LessThan0.IN3
counter_max[9] => Add0.IN15
counter_max[10] => LessThan0.IN2
counter_max[10] => Add0.IN14
counter_max[11] => LessThan0.IN1
counter_max[11] => Add0.IN13
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => Add0.IN24
counter_max[1] => LessThan0.IN11
counter_max[1] => Add0.IN23
counter_max[2] => LessThan0.IN10
counter_max[2] => Add0.IN22
counter_max[3] => LessThan0.IN9
counter_max[3] => Add0.IN21
counter_max[4] => LessThan0.IN8
counter_max[4] => Add0.IN20
counter_max[5] => LessThan0.IN7
counter_max[5] => Add0.IN19
counter_max[6] => LessThan0.IN6
counter_max[6] => Add0.IN18
counter_max[7] => LessThan0.IN5
counter_max[7] => Add0.IN17
counter_max[8] => LessThan0.IN4
counter_max[8] => Add0.IN16
counter_max[9] => LessThan0.IN3
counter_max[9] => Add0.IN15
counter_max[10] => LessThan0.IN2
counter_max[10] => Add0.IN14
counter_max[11] => LessThan0.IN1
counter_max[11] => Add0.IN13
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => twid_rd_en_tmp.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => ~NO_FANOUT~
in_real[21] => ~NO_FANOUT~
in_real[22] => ~NO_FANOUT~
in_real[23] => ~NO_FANOUT~
in_real[24] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => ~NO_FANOUT~
in_imag[21] => ~NO_FANOUT~
in_imag[22] => ~NO_FANOUT~
in_imag[23] => ~NO_FANOUT~
in_imag[24] => ~NO_FANOUT~
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[20]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[21]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[20]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[21]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_pl_d.DATAB
in_real[1] => in_real_pl_d.DATAB
in_real[2] => in_real_pl_d.DATAB
in_real[3] => in_real_pl_d.DATAB
in_real[4] => in_real_pl_d.DATAB
in_real[5] => in_real_pl_d.DATAB
in_real[6] => in_real_pl_d.DATAB
in_real[7] => in_real_pl_d.DATAB
in_real[8] => in_real_pl_d.DATAB
in_real[9] => in_real_pl_d.DATAB
in_real[10] => in_real_pl_d.DATAB
in_real[11] => in_real_pl_d.DATAB
in_real[12] => in_real_pl_d.DATAB
in_real[13] => in_real_pl_d.DATAB
in_real[14] => in_real_pl_d.DATAB
in_real[15] => in_real_pl_d.DATAB
in_real[16] => in_real_pl_d.DATAB
in_real[17] => in_real_pl_d.DATAB
in_real[18] => in_real_pl_d.DATAB
in_real[19] => in_real_pl_d.DATAB
in_real[20] => in_real_pl_d.DATAB
in_imag[0] => in_imag_pl_d.DATAB
in_imag[1] => in_imag_pl_d.DATAB
in_imag[2] => in_imag_pl_d.DATAB
in_imag[3] => in_imag_pl_d.DATAB
in_imag[4] => in_imag_pl_d.DATAB
in_imag[5] => in_imag_pl_d.DATAB
in_imag[6] => in_imag_pl_d.DATAB
in_imag[7] => in_imag_pl_d.DATAB
in_imag[8] => in_imag_pl_d.DATAB
in_imag[9] => in_imag_pl_d.DATAB
in_imag[10] => in_imag_pl_d.DATAB
in_imag[11] => in_imag_pl_d.DATAB
in_imag[12] => in_imag_pl_d.DATAB
in_imag[13] => in_imag_pl_d.DATAB
in_imag[14] => in_imag_pl_d.DATAB
in_imag[15] => in_imag_pl_d.DATAB
in_imag[16] => in_imag_pl_d.DATAB
in_imag[17] => in_imag_pl_d.DATAB
in_imag[18] => in_imag_pl_d.DATAB
in_imag[19] => in_imag_pl_d.DATAB
in_imag[20] => in_imag_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
dataa[13] => add_sub_dej:auto_generated.dataa[13]
dataa[14] => add_sub_dej:auto_generated.dataa[14]
dataa[15] => add_sub_dej:auto_generated.dataa[15]
dataa[16] => add_sub_dej:auto_generated.dataa[16]
dataa[17] => add_sub_dej:auto_generated.dataa[17]
dataa[18] => add_sub_dej:auto_generated.dataa[18]
dataa[19] => add_sub_dej:auto_generated.dataa[19]
dataa[20] => add_sub_dej:auto_generated.dataa[20]
dataa[21] => add_sub_dej:auto_generated.dataa[21]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
datab[13] => add_sub_dej:auto_generated.datab[13]
datab[14] => add_sub_dej:auto_generated.datab[14]
datab[15] => add_sub_dej:auto_generated.datab[15]
datab[16] => add_sub_dej:auto_generated.datab[16]
datab[17] => add_sub_dej:auto_generated.datab[17]
datab[18] => add_sub_dej:auto_generated.datab[18]
datab[19] => add_sub_dej:auto_generated.datab[19]
datab[20] => add_sub_dej:auto_generated.datab[20]
datab[21] => add_sub_dej:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
result[13] <= add_sub_dej:auto_generated.result[13]
result[14] <= add_sub_dej:auto_generated.result[14]
result[15] <= add_sub_dej:auto_generated.result[15]
result[16] <= add_sub_dej:auto_generated.result[16]
result[17] <= add_sub_dej:auto_generated.result[17]
result[18] <= add_sub_dej:auto_generated.result[18]
result[19] <= add_sub_dej:auto_generated.result[19]
result[20] <= add_sub_dej:auto_generated.result[20]
result[21] <= add_sub_dej:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[21].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
dataa[13] => add_sub_dej:auto_generated.dataa[13]
dataa[14] => add_sub_dej:auto_generated.dataa[14]
dataa[15] => add_sub_dej:auto_generated.dataa[15]
dataa[16] => add_sub_dej:auto_generated.dataa[16]
dataa[17] => add_sub_dej:auto_generated.dataa[17]
dataa[18] => add_sub_dej:auto_generated.dataa[18]
dataa[19] => add_sub_dej:auto_generated.dataa[19]
dataa[20] => add_sub_dej:auto_generated.dataa[20]
dataa[21] => add_sub_dej:auto_generated.dataa[21]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
datab[13] => add_sub_dej:auto_generated.datab[13]
datab[14] => add_sub_dej:auto_generated.datab[14]
datab[15] => add_sub_dej:auto_generated.datab[15]
datab[16] => add_sub_dej:auto_generated.datab[16]
datab[17] => add_sub_dej:auto_generated.datab[17]
datab[18] => add_sub_dej:auto_generated.datab[18]
datab[19] => add_sub_dej:auto_generated.datab[19]
datab[20] => add_sub_dej:auto_generated.datab[20]
datab[21] => add_sub_dej:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
result[13] <= add_sub_dej:auto_generated.result[13]
result[14] <= add_sub_dej:auto_generated.result[14]
result[15] <= add_sub_dej:auto_generated.result[15]
result[16] <= add_sub_dej:auto_generated.result[16]
result[17] <= add_sub_dej:auto_generated.result[17]
result[18] <= add_sub_dej:auto_generated.result[18]
result[19] <= add_sub_dej:auto_generated.result[19]
result[20] <= add_sub_dej:auto_generated.result[20]
result[21] <= add_sub_dej:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[21].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
dataa[13] => add_sub_dej:auto_generated.dataa[13]
dataa[14] => add_sub_dej:auto_generated.dataa[14]
dataa[15] => add_sub_dej:auto_generated.dataa[15]
dataa[16] => add_sub_dej:auto_generated.dataa[16]
dataa[17] => add_sub_dej:auto_generated.dataa[17]
dataa[18] => add_sub_dej:auto_generated.dataa[18]
dataa[19] => add_sub_dej:auto_generated.dataa[19]
dataa[20] => add_sub_dej:auto_generated.dataa[20]
dataa[21] => add_sub_dej:auto_generated.dataa[21]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
datab[13] => add_sub_dej:auto_generated.datab[13]
datab[14] => add_sub_dej:auto_generated.datab[14]
datab[15] => add_sub_dej:auto_generated.datab[15]
datab[16] => add_sub_dej:auto_generated.datab[16]
datab[17] => add_sub_dej:auto_generated.datab[17]
datab[18] => add_sub_dej:auto_generated.datab[18]
datab[19] => add_sub_dej:auto_generated.datab[19]
datab[20] => add_sub_dej:auto_generated.datab[20]
datab[21] => add_sub_dej:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
result[13] <= add_sub_dej:auto_generated.result[13]
result[14] <= add_sub_dej:auto_generated.result[14]
result[15] <= add_sub_dej:auto_generated.result[15]
result[16] <= add_sub_dej:auto_generated.result[16]
result[17] <= add_sub_dej:auto_generated.result[17]
result[18] <= add_sub_dej:auto_generated.result[18]
result[19] <= add_sub_dej:auto_generated.result[19]
result[20] <= add_sub_dej:auto_generated.result[20]
result[21] <= add_sub_dej:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[21].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_dej:auto_generated.dataa[0]
dataa[1] => add_sub_dej:auto_generated.dataa[1]
dataa[2] => add_sub_dej:auto_generated.dataa[2]
dataa[3] => add_sub_dej:auto_generated.dataa[3]
dataa[4] => add_sub_dej:auto_generated.dataa[4]
dataa[5] => add_sub_dej:auto_generated.dataa[5]
dataa[6] => add_sub_dej:auto_generated.dataa[6]
dataa[7] => add_sub_dej:auto_generated.dataa[7]
dataa[8] => add_sub_dej:auto_generated.dataa[8]
dataa[9] => add_sub_dej:auto_generated.dataa[9]
dataa[10] => add_sub_dej:auto_generated.dataa[10]
dataa[11] => add_sub_dej:auto_generated.dataa[11]
dataa[12] => add_sub_dej:auto_generated.dataa[12]
dataa[13] => add_sub_dej:auto_generated.dataa[13]
dataa[14] => add_sub_dej:auto_generated.dataa[14]
dataa[15] => add_sub_dej:auto_generated.dataa[15]
dataa[16] => add_sub_dej:auto_generated.dataa[16]
dataa[17] => add_sub_dej:auto_generated.dataa[17]
dataa[18] => add_sub_dej:auto_generated.dataa[18]
dataa[19] => add_sub_dej:auto_generated.dataa[19]
dataa[20] => add_sub_dej:auto_generated.dataa[20]
dataa[21] => add_sub_dej:auto_generated.dataa[21]
datab[0] => add_sub_dej:auto_generated.datab[0]
datab[1] => add_sub_dej:auto_generated.datab[1]
datab[2] => add_sub_dej:auto_generated.datab[2]
datab[3] => add_sub_dej:auto_generated.datab[3]
datab[4] => add_sub_dej:auto_generated.datab[4]
datab[5] => add_sub_dej:auto_generated.datab[5]
datab[6] => add_sub_dej:auto_generated.datab[6]
datab[7] => add_sub_dej:auto_generated.datab[7]
datab[8] => add_sub_dej:auto_generated.datab[8]
datab[9] => add_sub_dej:auto_generated.datab[9]
datab[10] => add_sub_dej:auto_generated.datab[10]
datab[11] => add_sub_dej:auto_generated.datab[11]
datab[12] => add_sub_dej:auto_generated.datab[12]
datab[13] => add_sub_dej:auto_generated.datab[13]
datab[14] => add_sub_dej:auto_generated.datab[14]
datab[15] => add_sub_dej:auto_generated.datab[15]
datab[16] => add_sub_dej:auto_generated.datab[16]
datab[17] => add_sub_dej:auto_generated.datab[17]
datab[18] => add_sub_dej:auto_generated.datab[18]
datab[19] => add_sub_dej:auto_generated.datab[19]
datab[20] => add_sub_dej:auto_generated.datab[20]
datab[21] => add_sub_dej:auto_generated.datab[21]
cin => ~NO_FANOUT~
add_sub => add_sub_dej:auto_generated.add_sub
clock => add_sub_dej:auto_generated.clock
aclr => add_sub_dej:auto_generated.aclr
clken => add_sub_dej:auto_generated.clken
result[0] <= add_sub_dej:auto_generated.result[0]
result[1] <= add_sub_dej:auto_generated.result[1]
result[2] <= add_sub_dej:auto_generated.result[2]
result[3] <= add_sub_dej:auto_generated.result[3]
result[4] <= add_sub_dej:auto_generated.result[4]
result[5] <= add_sub_dej:auto_generated.result[5]
result[6] <= add_sub_dej:auto_generated.result[6]
result[7] <= add_sub_dej:auto_generated.result[7]
result[8] <= add_sub_dej:auto_generated.result[8]
result[9] <= add_sub_dej:auto_generated.result[9]
result[10] <= add_sub_dej:auto_generated.result[10]
result[11] <= add_sub_dej:auto_generated.result[11]
result[12] <= add_sub_dej:auto_generated.result[12]
result[13] <= add_sub_dej:auto_generated.result[13]
result[14] <= add_sub_dej:auto_generated.result[14]
result[15] <= add_sub_dej:auto_generated.result[15]
result[16] <= add_sub_dej:auto_generated.result[16]
result[17] <= add_sub_dej:auto_generated.result[17]
result[18] <= add_sub_dej:auto_generated.result[18]
result[19] <= add_sub_dej:auto_generated.result[19]
result[20] <= add_sub_dej:auto_generated.result[20]
result[21] <= add_sub_dej:auto_generated.result[21]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_dej:auto_generated
aclr => pipeline_dffe[21].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN42
dataa[1] => op_1.IN40
dataa[2] => op_1.IN38
dataa[3] => op_1.IN36
dataa[4] => op_1.IN34
dataa[5] => op_1.IN32
dataa[6] => op_1.IN30
dataa[7] => op_1.IN28
dataa[8] => op_1.IN26
dataa[9] => op_1.IN24
dataa[10] => op_1.IN22
dataa[11] => op_1.IN20
dataa[12] => op_1.IN18
dataa[13] => op_1.IN16
dataa[14] => op_1.IN14
dataa[15] => op_1.IN12
dataa[16] => op_1.IN10
dataa[17] => op_1.IN8
dataa[18] => op_1.IN6
dataa[19] => op_1.IN4
dataa[20] => op_1.IN2
dataa[21] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN21
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN22
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN20
radix_2 => Add1.IN18
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
address_b[9] => altsyncram:old_ram_gen:old_ram_component.address_b[9]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_i9q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i9q3:auto_generated.rden_b
data_a[0] => altsyncram_i9q3:auto_generated.data_a[0]
data_a[1] => altsyncram_i9q3:auto_generated.data_a[1]
data_a[2] => altsyncram_i9q3:auto_generated.data_a[2]
data_a[3] => altsyncram_i9q3:auto_generated.data_a[3]
data_a[4] => altsyncram_i9q3:auto_generated.data_a[4]
data_a[5] => altsyncram_i9q3:auto_generated.data_a[5]
data_a[6] => altsyncram_i9q3:auto_generated.data_a[6]
data_a[7] => altsyncram_i9q3:auto_generated.data_a[7]
data_a[8] => altsyncram_i9q3:auto_generated.data_a[8]
data_a[9] => altsyncram_i9q3:auto_generated.data_a[9]
data_a[10] => altsyncram_i9q3:auto_generated.data_a[10]
data_a[11] => altsyncram_i9q3:auto_generated.data_a[11]
data_a[12] => altsyncram_i9q3:auto_generated.data_a[12]
data_a[13] => altsyncram_i9q3:auto_generated.data_a[13]
data_a[14] => altsyncram_i9q3:auto_generated.data_a[14]
data_a[15] => altsyncram_i9q3:auto_generated.data_a[15]
data_a[16] => altsyncram_i9q3:auto_generated.data_a[16]
data_a[17] => altsyncram_i9q3:auto_generated.data_a[17]
data_a[18] => altsyncram_i9q3:auto_generated.data_a[18]
data_a[19] => altsyncram_i9q3:auto_generated.data_a[19]
data_a[20] => altsyncram_i9q3:auto_generated.data_a[20]
data_a[21] => altsyncram_i9q3:auto_generated.data_a[21]
data_a[22] => altsyncram_i9q3:auto_generated.data_a[22]
data_a[23] => altsyncram_i9q3:auto_generated.data_a[23]
data_a[24] => altsyncram_i9q3:auto_generated.data_a[24]
data_a[25] => altsyncram_i9q3:auto_generated.data_a[25]
data_a[26] => altsyncram_i9q3:auto_generated.data_a[26]
data_a[27] => altsyncram_i9q3:auto_generated.data_a[27]
data_a[28] => altsyncram_i9q3:auto_generated.data_a[28]
data_a[29] => altsyncram_i9q3:auto_generated.data_a[29]
data_a[30] => altsyncram_i9q3:auto_generated.data_a[30]
data_a[31] => altsyncram_i9q3:auto_generated.data_a[31]
data_a[32] => altsyncram_i9q3:auto_generated.data_a[32]
data_a[33] => altsyncram_i9q3:auto_generated.data_a[33]
data_a[34] => altsyncram_i9q3:auto_generated.data_a[34]
data_a[35] => altsyncram_i9q3:auto_generated.data_a[35]
data_a[36] => altsyncram_i9q3:auto_generated.data_a[36]
data_a[37] => altsyncram_i9q3:auto_generated.data_a[37]
data_a[38] => altsyncram_i9q3:auto_generated.data_a[38]
data_a[39] => altsyncram_i9q3:auto_generated.data_a[39]
data_a[40] => altsyncram_i9q3:auto_generated.data_a[40]
data_a[41] => altsyncram_i9q3:auto_generated.data_a[41]
data_a[42] => altsyncram_i9q3:auto_generated.data_a[42]
data_a[43] => altsyncram_i9q3:auto_generated.data_a[43]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
address_a[0] => altsyncram_i9q3:auto_generated.address_a[0]
address_a[1] => altsyncram_i9q3:auto_generated.address_a[1]
address_a[2] => altsyncram_i9q3:auto_generated.address_a[2]
address_a[3] => altsyncram_i9q3:auto_generated.address_a[3]
address_a[4] => altsyncram_i9q3:auto_generated.address_a[4]
address_a[5] => altsyncram_i9q3:auto_generated.address_a[5]
address_a[6] => altsyncram_i9q3:auto_generated.address_a[6]
address_a[7] => altsyncram_i9q3:auto_generated.address_a[7]
address_a[8] => altsyncram_i9q3:auto_generated.address_a[8]
address_a[9] => altsyncram_i9q3:auto_generated.address_a[9]
address_b[0] => altsyncram_i9q3:auto_generated.address_b[0]
address_b[1] => altsyncram_i9q3:auto_generated.address_b[1]
address_b[2] => altsyncram_i9q3:auto_generated.address_b[2]
address_b[3] => altsyncram_i9q3:auto_generated.address_b[3]
address_b[4] => altsyncram_i9q3:auto_generated.address_b[4]
address_b[5] => altsyncram_i9q3:auto_generated.address_b[5]
address_b[6] => altsyncram_i9q3:auto_generated.address_b[6]
address_b[7] => altsyncram_i9q3:auto_generated.address_b[7]
address_b[8] => altsyncram_i9q3:auto_generated.address_b[8]
address_b[9] => altsyncram_i9q3:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i9q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_i9q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_i9q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_b[0] <= altsyncram_i9q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_i9q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_i9q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_i9q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_i9q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_i9q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_i9q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_i9q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_i9q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_i9q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_i9q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_i9q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_i9q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_i9q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_i9q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_i9q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_i9q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_i9q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_i9q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_i9q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_i9q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_i9q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_i9q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_i9q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_i9q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_i9q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_i9q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_i9q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_i9q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_i9q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_i9q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_i9q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_i9q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_i9q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_i9q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_i9q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_i9q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_i9q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_i9q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_i9q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_i9q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_i9q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_i9q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_i9q3:auto_generated.q_b[43]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i9q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
counter_max[0] => LessThan0.IN11
counter_max[0] => Add0.IN22
counter_max[1] => LessThan0.IN10
counter_max[1] => Add0.IN21
counter_max[2] => LessThan0.IN9
counter_max[2] => Add0.IN20
counter_max[3] => LessThan0.IN8
counter_max[3] => Add0.IN19
counter_max[4] => LessThan0.IN7
counter_max[4] => Add0.IN18
counter_max[5] => LessThan0.IN6
counter_max[5] => Add0.IN17
counter_max[6] => LessThan0.IN5
counter_max[6] => Add0.IN16
counter_max[7] => LessThan0.IN4
counter_max[7] => Add0.IN15
counter_max[8] => LessThan0.IN3
counter_max[8] => Add0.IN14
counter_max[9] => LessThan0.IN2
counter_max[9] => Add0.IN13
counter_max[10] => LessThan0.IN1
counter_max[10] => Add0.IN12
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
counter_max[0] => LessThan0.IN11
counter_max[0] => Add0.IN22
counter_max[1] => LessThan0.IN10
counter_max[1] => Add0.IN21
counter_max[2] => LessThan0.IN9
counter_max[2] => Add0.IN20
counter_max[3] => LessThan0.IN8
counter_max[3] => Add0.IN19
counter_max[4] => LessThan0.IN7
counter_max[4] => Add0.IN18
counter_max[5] => LessThan0.IN6
counter_max[5] => Add0.IN17
counter_max[6] => LessThan0.IN5
counter_max[6] => Add0.IN16
counter_max[7] => LessThan0.IN4
counter_max[7] => Add0.IN15
counter_max[8] => LessThan0.IN3
counter_max[8] => Add0.IN14
counter_max[9] => LessThan0.IN2
counter_max[9] => Add0.IN13
counter_max[10] => LessThan0.IN1
counter_max[10] => Add0.IN12
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_real[19] => in_real_cmm[19].DATAB
in_real[19] => in_imag_cmm[19].DATAA
in_real[20] => in_real_cmm[20].DATAB
in_real[20] => in_imag_cmm[20].DATAA
in_real[21] => in_real_cmm[21].DATAB
in_real[21] => in_imag_cmm[21].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
in_imag[19] => in_real_cmm[19].DATAA
in_imag[19] => in_imag_cmm[19].DATAB
in_imag[20] => in_real_cmm[20].DATAA
in_imag[20] => in_imag_cmm[20].DATAB
in_imag[21] => in_real_cmm[21].DATAA
in_imag[21] => in_imag_cmm[21].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
dataa[14] => add_sub_eej:auto_generated.dataa[14]
dataa[15] => add_sub_eej:auto_generated.dataa[15]
dataa[16] => add_sub_eej:auto_generated.dataa[16]
dataa[17] => add_sub_eej:auto_generated.dataa[17]
dataa[18] => add_sub_eej:auto_generated.dataa[18]
dataa[19] => add_sub_eej:auto_generated.dataa[19]
dataa[20] => add_sub_eej:auto_generated.dataa[20]
dataa[21] => add_sub_eej:auto_generated.dataa[21]
dataa[22] => add_sub_eej:auto_generated.dataa[22]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
datab[14] => add_sub_eej:auto_generated.datab[14]
datab[15] => add_sub_eej:auto_generated.datab[15]
datab[16] => add_sub_eej:auto_generated.datab[16]
datab[17] => add_sub_eej:auto_generated.datab[17]
datab[18] => add_sub_eej:auto_generated.datab[18]
datab[19] => add_sub_eej:auto_generated.datab[19]
datab[20] => add_sub_eej:auto_generated.datab[20]
datab[21] => add_sub_eej:auto_generated.datab[21]
datab[22] => add_sub_eej:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
result[14] <= add_sub_eej:auto_generated.result[14]
result[15] <= add_sub_eej:auto_generated.result[15]
result[16] <= add_sub_eej:auto_generated.result[16]
result[17] <= add_sub_eej:auto_generated.result[17]
result[18] <= add_sub_eej:auto_generated.result[18]
result[19] <= add_sub_eej:auto_generated.result[19]
result[20] <= add_sub_eej:auto_generated.result[20]
result[21] <= add_sub_eej:auto_generated.result[21]
result[22] <= add_sub_eej:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[22].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
dataa[14] => add_sub_eej:auto_generated.dataa[14]
dataa[15] => add_sub_eej:auto_generated.dataa[15]
dataa[16] => add_sub_eej:auto_generated.dataa[16]
dataa[17] => add_sub_eej:auto_generated.dataa[17]
dataa[18] => add_sub_eej:auto_generated.dataa[18]
dataa[19] => add_sub_eej:auto_generated.dataa[19]
dataa[20] => add_sub_eej:auto_generated.dataa[20]
dataa[21] => add_sub_eej:auto_generated.dataa[21]
dataa[22] => add_sub_eej:auto_generated.dataa[22]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
datab[14] => add_sub_eej:auto_generated.datab[14]
datab[15] => add_sub_eej:auto_generated.datab[15]
datab[16] => add_sub_eej:auto_generated.datab[16]
datab[17] => add_sub_eej:auto_generated.datab[17]
datab[18] => add_sub_eej:auto_generated.datab[18]
datab[19] => add_sub_eej:auto_generated.datab[19]
datab[20] => add_sub_eej:auto_generated.datab[20]
datab[21] => add_sub_eej:auto_generated.datab[21]
datab[22] => add_sub_eej:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
result[14] <= add_sub_eej:auto_generated.result[14]
result[15] <= add_sub_eej:auto_generated.result[15]
result[16] <= add_sub_eej:auto_generated.result[16]
result[17] <= add_sub_eej:auto_generated.result[17]
result[18] <= add_sub_eej:auto_generated.result[18]
result[19] <= add_sub_eej:auto_generated.result[19]
result[20] <= add_sub_eej:auto_generated.result[20]
result[21] <= add_sub_eej:auto_generated.result[21]
result[22] <= add_sub_eej:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[22].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
dataa[14] => add_sub_eej:auto_generated.dataa[14]
dataa[15] => add_sub_eej:auto_generated.dataa[15]
dataa[16] => add_sub_eej:auto_generated.dataa[16]
dataa[17] => add_sub_eej:auto_generated.dataa[17]
dataa[18] => add_sub_eej:auto_generated.dataa[18]
dataa[19] => add_sub_eej:auto_generated.dataa[19]
dataa[20] => add_sub_eej:auto_generated.dataa[20]
dataa[21] => add_sub_eej:auto_generated.dataa[21]
dataa[22] => add_sub_eej:auto_generated.dataa[22]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
datab[14] => add_sub_eej:auto_generated.datab[14]
datab[15] => add_sub_eej:auto_generated.datab[15]
datab[16] => add_sub_eej:auto_generated.datab[16]
datab[17] => add_sub_eej:auto_generated.datab[17]
datab[18] => add_sub_eej:auto_generated.datab[18]
datab[19] => add_sub_eej:auto_generated.datab[19]
datab[20] => add_sub_eej:auto_generated.datab[20]
datab[21] => add_sub_eej:auto_generated.datab[21]
datab[22] => add_sub_eej:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
result[14] <= add_sub_eej:auto_generated.result[14]
result[15] <= add_sub_eej:auto_generated.result[15]
result[16] <= add_sub_eej:auto_generated.result[16]
result[17] <= add_sub_eej:auto_generated.result[17]
result[18] <= add_sub_eej:auto_generated.result[18]
result[19] <= add_sub_eej:auto_generated.result[19]
result[20] <= add_sub_eej:auto_generated.result[20]
result[21] <= add_sub_eej:auto_generated.result[21]
result[22] <= add_sub_eej:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[22].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_eej:auto_generated.dataa[0]
dataa[1] => add_sub_eej:auto_generated.dataa[1]
dataa[2] => add_sub_eej:auto_generated.dataa[2]
dataa[3] => add_sub_eej:auto_generated.dataa[3]
dataa[4] => add_sub_eej:auto_generated.dataa[4]
dataa[5] => add_sub_eej:auto_generated.dataa[5]
dataa[6] => add_sub_eej:auto_generated.dataa[6]
dataa[7] => add_sub_eej:auto_generated.dataa[7]
dataa[8] => add_sub_eej:auto_generated.dataa[8]
dataa[9] => add_sub_eej:auto_generated.dataa[9]
dataa[10] => add_sub_eej:auto_generated.dataa[10]
dataa[11] => add_sub_eej:auto_generated.dataa[11]
dataa[12] => add_sub_eej:auto_generated.dataa[12]
dataa[13] => add_sub_eej:auto_generated.dataa[13]
dataa[14] => add_sub_eej:auto_generated.dataa[14]
dataa[15] => add_sub_eej:auto_generated.dataa[15]
dataa[16] => add_sub_eej:auto_generated.dataa[16]
dataa[17] => add_sub_eej:auto_generated.dataa[17]
dataa[18] => add_sub_eej:auto_generated.dataa[18]
dataa[19] => add_sub_eej:auto_generated.dataa[19]
dataa[20] => add_sub_eej:auto_generated.dataa[20]
dataa[21] => add_sub_eej:auto_generated.dataa[21]
dataa[22] => add_sub_eej:auto_generated.dataa[22]
datab[0] => add_sub_eej:auto_generated.datab[0]
datab[1] => add_sub_eej:auto_generated.datab[1]
datab[2] => add_sub_eej:auto_generated.datab[2]
datab[3] => add_sub_eej:auto_generated.datab[3]
datab[4] => add_sub_eej:auto_generated.datab[4]
datab[5] => add_sub_eej:auto_generated.datab[5]
datab[6] => add_sub_eej:auto_generated.datab[6]
datab[7] => add_sub_eej:auto_generated.datab[7]
datab[8] => add_sub_eej:auto_generated.datab[8]
datab[9] => add_sub_eej:auto_generated.datab[9]
datab[10] => add_sub_eej:auto_generated.datab[10]
datab[11] => add_sub_eej:auto_generated.datab[11]
datab[12] => add_sub_eej:auto_generated.datab[12]
datab[13] => add_sub_eej:auto_generated.datab[13]
datab[14] => add_sub_eej:auto_generated.datab[14]
datab[15] => add_sub_eej:auto_generated.datab[15]
datab[16] => add_sub_eej:auto_generated.datab[16]
datab[17] => add_sub_eej:auto_generated.datab[17]
datab[18] => add_sub_eej:auto_generated.datab[18]
datab[19] => add_sub_eej:auto_generated.datab[19]
datab[20] => add_sub_eej:auto_generated.datab[20]
datab[21] => add_sub_eej:auto_generated.datab[21]
datab[22] => add_sub_eej:auto_generated.datab[22]
cin => ~NO_FANOUT~
add_sub => add_sub_eej:auto_generated.add_sub
clock => add_sub_eej:auto_generated.clock
aclr => add_sub_eej:auto_generated.aclr
clken => add_sub_eej:auto_generated.clken
result[0] <= add_sub_eej:auto_generated.result[0]
result[1] <= add_sub_eej:auto_generated.result[1]
result[2] <= add_sub_eej:auto_generated.result[2]
result[3] <= add_sub_eej:auto_generated.result[3]
result[4] <= add_sub_eej:auto_generated.result[4]
result[5] <= add_sub_eej:auto_generated.result[5]
result[6] <= add_sub_eej:auto_generated.result[6]
result[7] <= add_sub_eej:auto_generated.result[7]
result[8] <= add_sub_eej:auto_generated.result[8]
result[9] <= add_sub_eej:auto_generated.result[9]
result[10] <= add_sub_eej:auto_generated.result[10]
result[11] <= add_sub_eej:auto_generated.result[11]
result[12] <= add_sub_eej:auto_generated.result[12]
result[13] <= add_sub_eej:auto_generated.result[13]
result[14] <= add_sub_eej:auto_generated.result[14]
result[15] <= add_sub_eej:auto_generated.result[15]
result[16] <= add_sub_eej:auto_generated.result[16]
result[17] <= add_sub_eej:auto_generated.result[17]
result[18] <= add_sub_eej:auto_generated.result[18]
result[19] <= add_sub_eej:auto_generated.result[19]
result[20] <= add_sub_eej:auto_generated.result[20]
result[21] <= add_sub_eej:auto_generated.result[21]
result[22] <= add_sub_eej:auto_generated.result[22]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_eej:auto_generated
aclr => pipeline_dffe[22].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN44
dataa[1] => op_1.IN42
dataa[2] => op_1.IN40
dataa[3] => op_1.IN38
dataa[4] => op_1.IN36
dataa[5] => op_1.IN34
dataa[6] => op_1.IN32
dataa[7] => op_1.IN30
dataa[8] => op_1.IN28
dataa[9] => op_1.IN26
dataa[10] => op_1.IN24
dataa[11] => op_1.IN22
dataa[12] => op_1.IN20
dataa[13] => op_1.IN18
dataa[14] => op_1.IN16
dataa[15] => op_1.IN14
dataa[16] => op_1.IN12
dataa[17] => op_1.IN10
dataa[18] => op_1.IN8
dataa[19] => op_1.IN6
dataa[20] => op_1.IN4
dataa[21] => op_1.IN2
dataa[22] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN19
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN20
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN18
radix_2 => Add1.IN16
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_84q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_84q3:auto_generated.rden_b
data_a[0] => altsyncram_84q3:auto_generated.data_a[0]
data_a[1] => altsyncram_84q3:auto_generated.data_a[1]
data_a[2] => altsyncram_84q3:auto_generated.data_a[2]
data_a[3] => altsyncram_84q3:auto_generated.data_a[3]
data_a[4] => altsyncram_84q3:auto_generated.data_a[4]
data_a[5] => altsyncram_84q3:auto_generated.data_a[5]
data_a[6] => altsyncram_84q3:auto_generated.data_a[6]
data_a[7] => altsyncram_84q3:auto_generated.data_a[7]
data_a[8] => altsyncram_84q3:auto_generated.data_a[8]
data_a[9] => altsyncram_84q3:auto_generated.data_a[9]
data_a[10] => altsyncram_84q3:auto_generated.data_a[10]
data_a[11] => altsyncram_84q3:auto_generated.data_a[11]
data_a[12] => altsyncram_84q3:auto_generated.data_a[12]
data_a[13] => altsyncram_84q3:auto_generated.data_a[13]
data_a[14] => altsyncram_84q3:auto_generated.data_a[14]
data_a[15] => altsyncram_84q3:auto_generated.data_a[15]
data_a[16] => altsyncram_84q3:auto_generated.data_a[16]
data_a[17] => altsyncram_84q3:auto_generated.data_a[17]
data_a[18] => altsyncram_84q3:auto_generated.data_a[18]
data_a[19] => altsyncram_84q3:auto_generated.data_a[19]
data_a[20] => altsyncram_84q3:auto_generated.data_a[20]
data_a[21] => altsyncram_84q3:auto_generated.data_a[21]
data_a[22] => altsyncram_84q3:auto_generated.data_a[22]
data_a[23] => altsyncram_84q3:auto_generated.data_a[23]
data_a[24] => altsyncram_84q3:auto_generated.data_a[24]
data_a[25] => altsyncram_84q3:auto_generated.data_a[25]
data_a[26] => altsyncram_84q3:auto_generated.data_a[26]
data_a[27] => altsyncram_84q3:auto_generated.data_a[27]
data_a[28] => altsyncram_84q3:auto_generated.data_a[28]
data_a[29] => altsyncram_84q3:auto_generated.data_a[29]
data_a[30] => altsyncram_84q3:auto_generated.data_a[30]
data_a[31] => altsyncram_84q3:auto_generated.data_a[31]
data_a[32] => altsyncram_84q3:auto_generated.data_a[32]
data_a[33] => altsyncram_84q3:auto_generated.data_a[33]
data_a[34] => altsyncram_84q3:auto_generated.data_a[34]
data_a[35] => altsyncram_84q3:auto_generated.data_a[35]
data_a[36] => altsyncram_84q3:auto_generated.data_a[36]
data_a[37] => altsyncram_84q3:auto_generated.data_a[37]
data_a[38] => altsyncram_84q3:auto_generated.data_a[38]
data_a[39] => altsyncram_84q3:auto_generated.data_a[39]
data_a[40] => altsyncram_84q3:auto_generated.data_a[40]
data_a[41] => altsyncram_84q3:auto_generated.data_a[41]
data_a[42] => altsyncram_84q3:auto_generated.data_a[42]
data_a[43] => altsyncram_84q3:auto_generated.data_a[43]
data_a[44] => altsyncram_84q3:auto_generated.data_a[44]
data_a[45] => altsyncram_84q3:auto_generated.data_a[45]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
address_a[0] => altsyncram_84q3:auto_generated.address_a[0]
address_a[1] => altsyncram_84q3:auto_generated.address_a[1]
address_a[2] => altsyncram_84q3:auto_generated.address_a[2]
address_a[3] => altsyncram_84q3:auto_generated.address_a[3]
address_a[4] => altsyncram_84q3:auto_generated.address_a[4]
address_a[5] => altsyncram_84q3:auto_generated.address_a[5]
address_a[6] => altsyncram_84q3:auto_generated.address_a[6]
address_a[7] => altsyncram_84q3:auto_generated.address_a[7]
address_a[8] => altsyncram_84q3:auto_generated.address_a[8]
address_b[0] => altsyncram_84q3:auto_generated.address_b[0]
address_b[1] => altsyncram_84q3:auto_generated.address_b[1]
address_b[2] => altsyncram_84q3:auto_generated.address_b[2]
address_b[3] => altsyncram_84q3:auto_generated.address_b[3]
address_b[4] => altsyncram_84q3:auto_generated.address_b[4]
address_b[5] => altsyncram_84q3:auto_generated.address_b[5]
address_b[6] => altsyncram_84q3:auto_generated.address_b[6]
address_b[7] => altsyncram_84q3:auto_generated.address_b[7]
address_b[8] => altsyncram_84q3:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_84q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_84q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_84q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_b[0] <= altsyncram_84q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_84q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_84q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_84q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_84q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_84q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_84q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_84q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_84q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_84q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_84q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_84q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_84q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_84q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_84q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_84q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_84q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_84q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_84q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_84q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_84q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_84q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_84q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_84q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_84q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_84q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_84q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_84q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_84q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_84q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_84q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_84q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_84q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_84q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_84q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_84q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_84q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_84q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_84q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_84q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_84q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_84q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_84q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_84q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_84q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_84q3:auto_generated.q_b[45]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_84q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => Add0.IN20
counter_max[1] => LessThan0.IN9
counter_max[1] => Add0.IN19
counter_max[2] => LessThan0.IN8
counter_max[2] => Add0.IN18
counter_max[3] => LessThan0.IN7
counter_max[3] => Add0.IN17
counter_max[4] => LessThan0.IN6
counter_max[4] => Add0.IN16
counter_max[5] => LessThan0.IN5
counter_max[5] => Add0.IN15
counter_max[6] => LessThan0.IN4
counter_max[6] => Add0.IN14
counter_max[7] => LessThan0.IN3
counter_max[7] => Add0.IN13
counter_max[8] => LessThan0.IN2
counter_max[8] => Add0.IN12
counter_max[9] => LessThan0.IN1
counter_max[9] => Add0.IN11
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => Add0.IN20
counter_max[1] => LessThan0.IN9
counter_max[1] => Add0.IN19
counter_max[2] => LessThan0.IN8
counter_max[2] => Add0.IN18
counter_max[3] => LessThan0.IN7
counter_max[3] => Add0.IN17
counter_max[4] => LessThan0.IN6
counter_max[4] => Add0.IN16
counter_max[5] => LessThan0.IN5
counter_max[5] => Add0.IN15
counter_max[6] => LessThan0.IN4
counter_max[6] => Add0.IN14
counter_max[7] => LessThan0.IN3
counter_max[7] => Add0.IN13
counter_max[8] => LessThan0.IN2
counter_max[8] => Add0.IN12
counter_max[9] => LessThan0.IN1
counter_max[9] => Add0.IN11
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[5].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[6].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[7].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[8].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[9].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[10].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[11].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[12].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[5].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[6].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[7].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[8].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[9].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[10].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[11].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[12].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN1
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN1
addr[0] => Equal1.IN21
addr[0] => Equal2.IN21
addr[0] => Equal0.IN25
addr[1] => Equal1.IN20
addr[1] => Equal2.IN20
addr[1] => Equal0.IN24
addr[2] => Equal1.IN19
addr[2] => Equal2.IN19
addr[2] => Equal0.IN23
addr[3] => Equal1.IN18
addr[3] => Equal2.IN18
addr[3] => Equal0.IN22
addr[4] => Equal1.IN17
addr[4] => Equal2.IN17
addr[4] => Equal0.IN21
addr[5] => Equal1.IN16
addr[5] => Equal2.IN16
addr[5] => Equal0.IN20
addr[6] => Equal1.IN15
addr[6] => Equal2.IN15
addr[6] => Equal0.IN19
addr[7] => Equal1.IN14
addr[7] => Equal2.IN14
addr[7] => Equal0.IN18
addr[8] => Equal1.IN13
addr[8] => Equal2.IN13
addr[8] => Equal0.IN17
addr[9] => Equal1.IN12
addr[9] => Equal2.IN12
addr[9] => Equal0.IN16
addr[10] => Equal1.IN11
addr[10] => Equal2.IN11
addr[10] => Equal0.IN15
addr[11] => Equal0.IN14
addr[11] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[12] => Equal0.IN13
addr[12] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
reset_value[13] => count.DATAB
reset_value[13] => count.DATAB
counter_max[0] => LessThan0.IN14
counter_max[0] => LessThan1.IN16
counter_max[1] => LessThan0.IN13
counter_max[1] => Add0.IN26
counter_max[2] => LessThan0.IN12
counter_max[2] => Add0.IN25
counter_max[3] => LessThan0.IN11
counter_max[3] => Add0.IN24
counter_max[4] => LessThan0.IN10
counter_max[4] => Add0.IN23
counter_max[5] => LessThan0.IN9
counter_max[5] => Add0.IN22
counter_max[6] => LessThan0.IN8
counter_max[6] => Add0.IN21
counter_max[7] => LessThan0.IN7
counter_max[7] => Add0.IN20
counter_max[8] => LessThan0.IN6
counter_max[8] => Add0.IN19
counter_max[9] => LessThan0.IN5
counter_max[9] => Add0.IN18
counter_max[10] => LessThan0.IN4
counter_max[10] => Add0.IN17
counter_max[11] => LessThan0.IN3
counter_max[11] => Add0.IN16
counter_max[12] => LessThan0.IN2
counter_max[12] => Add0.IN15
counter_max[13] => LessThan0.IN1
counter_max[13] => Add0.IN14
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
reset_value[13] => count.DATAB
reset_value[13] => count.DATAB
counter_max[0] => LessThan0.IN14
counter_max[0] => Add0.IN28
counter_max[1] => LessThan0.IN13
counter_max[1] => Add0.IN27
counter_max[2] => LessThan0.IN12
counter_max[2] => Add0.IN26
counter_max[3] => LessThan0.IN11
counter_max[3] => Add0.IN25
counter_max[4] => LessThan0.IN10
counter_max[4] => Add0.IN24
counter_max[5] => LessThan0.IN9
counter_max[5] => Add0.IN23
counter_max[6] => LessThan0.IN8
counter_max[6] => Add0.IN22
counter_max[7] => LessThan0.IN7
counter_max[7] => Add0.IN21
counter_max[8] => LessThan0.IN6
counter_max[8] => Add0.IN20
counter_max[9] => LessThan0.IN5
counter_max[9] => Add0.IN19
counter_max[10] => LessThan0.IN4
counter_max[10] => Add0.IN18
counter_max[11] => LessThan0.IN3
counter_max[11] => Add0.IN17
counter_max[12] => LessThan0.IN2
counter_max[12] => Add0.IN16
counter_max[13] => LessThan0.IN1
counter_max[13] => Add0.IN15
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
reset_value[13] => count.DATAB
reset_value[13] => count.DATAB
counter_max[0] => LessThan0.IN14
counter_max[0] => Add0.IN28
counter_max[1] => LessThan0.IN13
counter_max[1] => Add0.IN27
counter_max[2] => LessThan0.IN12
counter_max[2] => Add0.IN26
counter_max[3] => LessThan0.IN11
counter_max[3] => Add0.IN25
counter_max[4] => LessThan0.IN10
counter_max[4] => Add0.IN24
counter_max[5] => LessThan0.IN9
counter_max[5] => Add0.IN23
counter_max[6] => LessThan0.IN8
counter_max[6] => Add0.IN22
counter_max[7] => LessThan0.IN7
counter_max[7] => Add0.IN21
counter_max[8] => LessThan0.IN6
counter_max[8] => Add0.IN20
counter_max[9] => LessThan0.IN5
counter_max[9] => Add0.IN19
counter_max[10] => LessThan0.IN4
counter_max[10] => Add0.IN18
counter_max[11] => LessThan0.IN3
counter_max[11] => Add0.IN17
counter_max[12] => LessThan0.IN2
counter_max[12] => Add0.IN16
counter_max[13] => LessThan0.IN1
counter_max[13] => Add0.IN15
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
reset_value[13] => count.DATAB
reset_value[13] => count.DATAB
counter_max[0] => LessThan0.IN14
counter_max[0] => LessThan1.IN14
counter_max[1] => LessThan0.IN13
counter_max[1] => LessThan1.IN13
counter_max[2] => LessThan0.IN12
counter_max[2] => LessThan1.IN12
counter_max[3] => LessThan0.IN11
counter_max[3] => LessThan1.IN11
counter_max[4] => LessThan0.IN10
counter_max[4] => LessThan1.IN10
counter_max[5] => LessThan0.IN9
counter_max[5] => LessThan1.IN9
counter_max[6] => LessThan0.IN8
counter_max[6] => LessThan1.IN8
counter_max[7] => LessThan0.IN7
counter_max[7] => LessThan1.IN7
counter_max[8] => LessThan0.IN6
counter_max[8] => LessThan1.IN6
counter_max[9] => LessThan0.IN5
counter_max[9] => LessThan1.IN5
counter_max[10] => LessThan0.IN4
counter_max[10] => LessThan1.IN4
counter_max[11] => LessThan0.IN3
counter_max[11] => LessThan1.IN3
counter_max[12] => LessThan0.IN2
counter_max[12] => LessThan1.IN2
counter_max[13] => LessThan0.IN1
counter_max[13] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_a[10] => altsyncram:old_ram_gen:old_ram_component.address_a[10]
address_a[11] => altsyncram:old_ram_gen:old_ram_component.address_a[11]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5it3:auto_generated.address_a[0]
address_a[1] => altsyncram_5it3:auto_generated.address_a[1]
address_a[2] => altsyncram_5it3:auto_generated.address_a[2]
address_a[3] => altsyncram_5it3:auto_generated.address_a[3]
address_a[4] => altsyncram_5it3:auto_generated.address_a[4]
address_a[5] => altsyncram_5it3:auto_generated.address_a[5]
address_a[6] => altsyncram_5it3:auto_generated.address_a[6]
address_a[7] => altsyncram_5it3:auto_generated.address_a[7]
address_a[8] => altsyncram_5it3:auto_generated.address_a[8]
address_a[9] => altsyncram_5it3:auto_generated.address_a[9]
address_a[10] => altsyncram_5it3:auto_generated.address_a[10]
address_a[11] => altsyncram_5it3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5it3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5it3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5it3:auto_generated.q_a[0]
q_a[1] <= altsyncram_5it3:auto_generated.q_a[1]
q_a[2] <= altsyncram_5it3:auto_generated.q_a[2]
q_a[3] <= altsyncram_5it3:auto_generated.q_a[3]
q_a[4] <= altsyncram_5it3:auto_generated.q_a[4]
q_a[5] <= altsyncram_5it3:auto_generated.q_a[5]
q_a[6] <= altsyncram_5it3:auto_generated.q_a[6]
q_a[7] <= altsyncram_5it3:auto_generated.q_a[7]
q_a[8] <= altsyncram_5it3:auto_generated.q_a[8]
q_a[9] <= altsyncram_5it3:auto_generated.q_a[9]
q_a[10] <= altsyncram_5it3:auto_generated.q_a[10]
q_a[11] <= altsyncram_5it3:auto_generated.q_a[11]
q_a[12] <= altsyncram_5it3:auto_generated.q_a[12]
q_a[13] <= altsyncram_5it3:auto_generated.q_a[13]
q_a[14] <= altsyncram_5it3:auto_generated.q_a[14]
q_a[15] <= altsyncram_5it3:auto_generated.q_a[15]
q_a[16] <= altsyncram_5it3:auto_generated.q_a[16]
q_a[17] <= altsyncram_5it3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_a[10] => altsyncram:old_ram_gen:old_ram_component.address_a[10]
address_a[11] => altsyncram:old_ram_gen:old_ram_component.address_a[11]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_5it3:auto_generated.address_a[0]
address_a[1] => altsyncram_5it3:auto_generated.address_a[1]
address_a[2] => altsyncram_5it3:auto_generated.address_a[2]
address_a[3] => altsyncram_5it3:auto_generated.address_a[3]
address_a[4] => altsyncram_5it3:auto_generated.address_a[4]
address_a[5] => altsyncram_5it3:auto_generated.address_a[5]
address_a[6] => altsyncram_5it3:auto_generated.address_a[6]
address_a[7] => altsyncram_5it3:auto_generated.address_a[7]
address_a[8] => altsyncram_5it3:auto_generated.address_a[8]
address_a[9] => altsyncram_5it3:auto_generated.address_a[9]
address_a[10] => altsyncram_5it3:auto_generated.address_a[10]
address_a[11] => altsyncram_5it3:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5it3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_5it3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5it3:auto_generated.q_a[0]
q_a[1] <= altsyncram_5it3:auto_generated.q_a[1]
q_a[2] <= altsyncram_5it3:auto_generated.q_a[2]
q_a[3] <= altsyncram_5it3:auto_generated.q_a[3]
q_a[4] <= altsyncram_5it3:auto_generated.q_a[4]
q_a[5] <= altsyncram_5it3:auto_generated.q_a[5]
q_a[6] <= altsyncram_5it3:auto_generated.q_a[6]
q_a[7] <= altsyncram_5it3:auto_generated.q_a[7]
q_a[8] <= altsyncram_5it3:auto_generated.q_a[8]
q_a[9] <= altsyncram_5it3:auto_generated.q_a[9]
q_a[10] <= altsyncram_5it3:auto_generated.q_a[10]
q_a[11] <= altsyncram_5it3:auto_generated.q_a[11]
q_a[12] <= altsyncram_5it3:auto_generated.q_a[12]
q_a[13] <= altsyncram_5it3:auto_generated.q_a[13]
q_a[14] <= altsyncram_5it3:auto_generated.q_a[14]
q_a[15] <= altsyncram_5it3:auto_generated.q_a[15]
q_a[16] <= altsyncram_5it3:auto_generated.q_a[16]
q_a[17] <= altsyncram_5it3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_5it3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:1:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => twid_rd_en_tmp.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[20]
in_real[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[21]
in_real[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[22]
in_real[23] => ~NO_FANOUT~
in_real[24] => ~NO_FANOUT~
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[20]
in_imag[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[21]
in_imag[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[22]
in_imag[23] => ~NO_FANOUT~
in_imag[24] => ~NO_FANOUT~
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[0]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[1]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[20]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[21]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[23]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[24]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[0]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[1]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[20]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[21]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[23]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[24]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[22].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_imag_std[20].CLK
clk => in_imag_std[21].CLK
clk => in_imag_std[22].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => in_real_std[20].CLK
clk => in_real_std[21].CLK
clk => in_real_std[22].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_real[20] => in_real_std.DATAB
in_real[21] => in_real_std.DATAB
in_real[22] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
in_imag[20] => in_imag_std.DATAB
in_imag[21] => in_imag_std.DATAB
in_imag[22] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_real[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[21]
out_real[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[22]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_imag[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[21]
out_imag[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[22]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_pl_d.DATAB
in_real[1] => in_real_pl_d.DATAB
in_real[2] => in_real_pl_d.DATAB
in_real[3] => in_real_pl_d.DATAB
in_real[4] => in_real_pl_d.DATAB
in_real[5] => in_real_pl_d.DATAB
in_real[6] => in_real_pl_d.DATAB
in_real[7] => in_real_pl_d.DATAB
in_real[8] => in_real_pl_d.DATAB
in_real[9] => in_real_pl_d.DATAB
in_real[10] => in_real_pl_d.DATAB
in_real[11] => in_real_pl_d.DATAB
in_real[12] => in_real_pl_d.DATAB
in_real[13] => in_real_pl_d.DATAB
in_real[14] => in_real_pl_d.DATAB
in_real[15] => in_real_pl_d.DATAB
in_real[16] => in_real_pl_d.DATAB
in_real[17] => in_real_pl_d.DATAB
in_real[18] => in_real_pl_d.DATAB
in_real[19] => in_real_pl_d.DATAB
in_real[20] => in_real_pl_d.DATAB
in_real[21] => in_real_pl_d.DATAB
in_real[22] => in_real_pl_d.DATAB
in_imag[0] => in_imag_pl_d.DATAB
in_imag[1] => in_imag_pl_d.DATAB
in_imag[2] => in_imag_pl_d.DATAB
in_imag[3] => in_imag_pl_d.DATAB
in_imag[4] => in_imag_pl_d.DATAB
in_imag[5] => in_imag_pl_d.DATAB
in_imag[6] => in_imag_pl_d.DATAB
in_imag[7] => in_imag_pl_d.DATAB
in_imag[8] => in_imag_pl_d.DATAB
in_imag[9] => in_imag_pl_d.DATAB
in_imag[10] => in_imag_pl_d.DATAB
in_imag[11] => in_imag_pl_d.DATAB
in_imag[12] => in_imag_pl_d.DATAB
in_imag[13] => in_imag_pl_d.DATAB
in_imag[14] => in_imag_pl_d.DATAB
in_imag[15] => in_imag_pl_d.DATAB
in_imag[16] => in_imag_pl_d.DATAB
in_imag[17] => in_imag_pl_d.DATAB
in_imag[18] => in_imag_pl_d.DATAB
in_imag[19] => in_imag_pl_d.DATAB
in_imag[20] => in_imag_pl_d.DATAB
in_imag[21] => in_imag_pl_d.DATAB
in_imag[22] => in_imag_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
dataa[15] => add_sub_fej:auto_generated.dataa[15]
dataa[16] => add_sub_fej:auto_generated.dataa[16]
dataa[17] => add_sub_fej:auto_generated.dataa[17]
dataa[18] => add_sub_fej:auto_generated.dataa[18]
dataa[19] => add_sub_fej:auto_generated.dataa[19]
dataa[20] => add_sub_fej:auto_generated.dataa[20]
dataa[21] => add_sub_fej:auto_generated.dataa[21]
dataa[22] => add_sub_fej:auto_generated.dataa[22]
dataa[23] => add_sub_fej:auto_generated.dataa[23]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
datab[15] => add_sub_fej:auto_generated.datab[15]
datab[16] => add_sub_fej:auto_generated.datab[16]
datab[17] => add_sub_fej:auto_generated.datab[17]
datab[18] => add_sub_fej:auto_generated.datab[18]
datab[19] => add_sub_fej:auto_generated.datab[19]
datab[20] => add_sub_fej:auto_generated.datab[20]
datab[21] => add_sub_fej:auto_generated.datab[21]
datab[22] => add_sub_fej:auto_generated.datab[22]
datab[23] => add_sub_fej:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
result[15] <= add_sub_fej:auto_generated.result[15]
result[16] <= add_sub_fej:auto_generated.result[16]
result[17] <= add_sub_fej:auto_generated.result[17]
result[18] <= add_sub_fej:auto_generated.result[18]
result[19] <= add_sub_fej:auto_generated.result[19]
result[20] <= add_sub_fej:auto_generated.result[20]
result[21] <= add_sub_fej:auto_generated.result[21]
result[22] <= add_sub_fej:auto_generated.result[22]
result[23] <= add_sub_fej:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[23].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
dataa[15] => add_sub_fej:auto_generated.dataa[15]
dataa[16] => add_sub_fej:auto_generated.dataa[16]
dataa[17] => add_sub_fej:auto_generated.dataa[17]
dataa[18] => add_sub_fej:auto_generated.dataa[18]
dataa[19] => add_sub_fej:auto_generated.dataa[19]
dataa[20] => add_sub_fej:auto_generated.dataa[20]
dataa[21] => add_sub_fej:auto_generated.dataa[21]
dataa[22] => add_sub_fej:auto_generated.dataa[22]
dataa[23] => add_sub_fej:auto_generated.dataa[23]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
datab[15] => add_sub_fej:auto_generated.datab[15]
datab[16] => add_sub_fej:auto_generated.datab[16]
datab[17] => add_sub_fej:auto_generated.datab[17]
datab[18] => add_sub_fej:auto_generated.datab[18]
datab[19] => add_sub_fej:auto_generated.datab[19]
datab[20] => add_sub_fej:auto_generated.datab[20]
datab[21] => add_sub_fej:auto_generated.datab[21]
datab[22] => add_sub_fej:auto_generated.datab[22]
datab[23] => add_sub_fej:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
result[15] <= add_sub_fej:auto_generated.result[15]
result[16] <= add_sub_fej:auto_generated.result[16]
result[17] <= add_sub_fej:auto_generated.result[17]
result[18] <= add_sub_fej:auto_generated.result[18]
result[19] <= add_sub_fej:auto_generated.result[19]
result[20] <= add_sub_fej:auto_generated.result[20]
result[21] <= add_sub_fej:auto_generated.result[21]
result[22] <= add_sub_fej:auto_generated.result[22]
result[23] <= add_sub_fej:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[23].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
dataa[15] => add_sub_fej:auto_generated.dataa[15]
dataa[16] => add_sub_fej:auto_generated.dataa[16]
dataa[17] => add_sub_fej:auto_generated.dataa[17]
dataa[18] => add_sub_fej:auto_generated.dataa[18]
dataa[19] => add_sub_fej:auto_generated.dataa[19]
dataa[20] => add_sub_fej:auto_generated.dataa[20]
dataa[21] => add_sub_fej:auto_generated.dataa[21]
dataa[22] => add_sub_fej:auto_generated.dataa[22]
dataa[23] => add_sub_fej:auto_generated.dataa[23]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
datab[15] => add_sub_fej:auto_generated.datab[15]
datab[16] => add_sub_fej:auto_generated.datab[16]
datab[17] => add_sub_fej:auto_generated.datab[17]
datab[18] => add_sub_fej:auto_generated.datab[18]
datab[19] => add_sub_fej:auto_generated.datab[19]
datab[20] => add_sub_fej:auto_generated.datab[20]
datab[21] => add_sub_fej:auto_generated.datab[21]
datab[22] => add_sub_fej:auto_generated.datab[22]
datab[23] => add_sub_fej:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
result[15] <= add_sub_fej:auto_generated.result[15]
result[16] <= add_sub_fej:auto_generated.result[16]
result[17] <= add_sub_fej:auto_generated.result[17]
result[18] <= add_sub_fej:auto_generated.result[18]
result[19] <= add_sub_fej:auto_generated.result[19]
result[20] <= add_sub_fej:auto_generated.result[20]
result[21] <= add_sub_fej:auto_generated.result[21]
result[22] <= add_sub_fej:auto_generated.result[22]
result[23] <= add_sub_fej:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[23].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_fej:auto_generated.dataa[0]
dataa[1] => add_sub_fej:auto_generated.dataa[1]
dataa[2] => add_sub_fej:auto_generated.dataa[2]
dataa[3] => add_sub_fej:auto_generated.dataa[3]
dataa[4] => add_sub_fej:auto_generated.dataa[4]
dataa[5] => add_sub_fej:auto_generated.dataa[5]
dataa[6] => add_sub_fej:auto_generated.dataa[6]
dataa[7] => add_sub_fej:auto_generated.dataa[7]
dataa[8] => add_sub_fej:auto_generated.dataa[8]
dataa[9] => add_sub_fej:auto_generated.dataa[9]
dataa[10] => add_sub_fej:auto_generated.dataa[10]
dataa[11] => add_sub_fej:auto_generated.dataa[11]
dataa[12] => add_sub_fej:auto_generated.dataa[12]
dataa[13] => add_sub_fej:auto_generated.dataa[13]
dataa[14] => add_sub_fej:auto_generated.dataa[14]
dataa[15] => add_sub_fej:auto_generated.dataa[15]
dataa[16] => add_sub_fej:auto_generated.dataa[16]
dataa[17] => add_sub_fej:auto_generated.dataa[17]
dataa[18] => add_sub_fej:auto_generated.dataa[18]
dataa[19] => add_sub_fej:auto_generated.dataa[19]
dataa[20] => add_sub_fej:auto_generated.dataa[20]
dataa[21] => add_sub_fej:auto_generated.dataa[21]
dataa[22] => add_sub_fej:auto_generated.dataa[22]
dataa[23] => add_sub_fej:auto_generated.dataa[23]
datab[0] => add_sub_fej:auto_generated.datab[0]
datab[1] => add_sub_fej:auto_generated.datab[1]
datab[2] => add_sub_fej:auto_generated.datab[2]
datab[3] => add_sub_fej:auto_generated.datab[3]
datab[4] => add_sub_fej:auto_generated.datab[4]
datab[5] => add_sub_fej:auto_generated.datab[5]
datab[6] => add_sub_fej:auto_generated.datab[6]
datab[7] => add_sub_fej:auto_generated.datab[7]
datab[8] => add_sub_fej:auto_generated.datab[8]
datab[9] => add_sub_fej:auto_generated.datab[9]
datab[10] => add_sub_fej:auto_generated.datab[10]
datab[11] => add_sub_fej:auto_generated.datab[11]
datab[12] => add_sub_fej:auto_generated.datab[12]
datab[13] => add_sub_fej:auto_generated.datab[13]
datab[14] => add_sub_fej:auto_generated.datab[14]
datab[15] => add_sub_fej:auto_generated.datab[15]
datab[16] => add_sub_fej:auto_generated.datab[16]
datab[17] => add_sub_fej:auto_generated.datab[17]
datab[18] => add_sub_fej:auto_generated.datab[18]
datab[19] => add_sub_fej:auto_generated.datab[19]
datab[20] => add_sub_fej:auto_generated.datab[20]
datab[21] => add_sub_fej:auto_generated.datab[21]
datab[22] => add_sub_fej:auto_generated.datab[22]
datab[23] => add_sub_fej:auto_generated.datab[23]
cin => ~NO_FANOUT~
add_sub => add_sub_fej:auto_generated.add_sub
clock => add_sub_fej:auto_generated.clock
aclr => add_sub_fej:auto_generated.aclr
clken => add_sub_fej:auto_generated.clken
result[0] <= add_sub_fej:auto_generated.result[0]
result[1] <= add_sub_fej:auto_generated.result[1]
result[2] <= add_sub_fej:auto_generated.result[2]
result[3] <= add_sub_fej:auto_generated.result[3]
result[4] <= add_sub_fej:auto_generated.result[4]
result[5] <= add_sub_fej:auto_generated.result[5]
result[6] <= add_sub_fej:auto_generated.result[6]
result[7] <= add_sub_fej:auto_generated.result[7]
result[8] <= add_sub_fej:auto_generated.result[8]
result[9] <= add_sub_fej:auto_generated.result[9]
result[10] <= add_sub_fej:auto_generated.result[10]
result[11] <= add_sub_fej:auto_generated.result[11]
result[12] <= add_sub_fej:auto_generated.result[12]
result[13] <= add_sub_fej:auto_generated.result[13]
result[14] <= add_sub_fej:auto_generated.result[14]
result[15] <= add_sub_fej:auto_generated.result[15]
result[16] <= add_sub_fej:auto_generated.result[16]
result[17] <= add_sub_fej:auto_generated.result[17]
result[18] <= add_sub_fej:auto_generated.result[18]
result[19] <= add_sub_fej:auto_generated.result[19]
result[20] <= add_sub_fej:auto_generated.result[20]
result[21] <= add_sub_fej:auto_generated.result[21]
result[22] <= add_sub_fej:auto_generated.result[22]
result[23] <= add_sub_fej:auto_generated.result[23]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_fej:auto_generated
aclr => pipeline_dffe[23].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN46
dataa[1] => op_1.IN44
dataa[2] => op_1.IN42
dataa[3] => op_1.IN40
dataa[4] => op_1.IN38
dataa[5] => op_1.IN36
dataa[6] => op_1.IN34
dataa[7] => op_1.IN32
dataa[8] => op_1.IN30
dataa[9] => op_1.IN28
dataa[10] => op_1.IN26
dataa[11] => op_1.IN24
dataa[12] => op_1.IN22
dataa[13] => op_1.IN20
dataa[14] => op_1.IN18
dataa[15] => op_1.IN16
dataa[16] => op_1.IN14
dataa[17] => op_1.IN12
dataa[18] => op_1.IN10
dataa[19] => op_1.IN8
dataa[20] => op_1.IN6
dataa[21] => op_1.IN4
dataa[22] => op_1.IN2
dataa[23] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN17
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN18
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN16
radix_2 => Add1.IN14
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
datain[46] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[46]
datain[47] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[47]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]
dataout[46] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[46]
dataout[47] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[47]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_k4q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_k4q3:auto_generated.rden_b
data_a[0] => altsyncram_k4q3:auto_generated.data_a[0]
data_a[1] => altsyncram_k4q3:auto_generated.data_a[1]
data_a[2] => altsyncram_k4q3:auto_generated.data_a[2]
data_a[3] => altsyncram_k4q3:auto_generated.data_a[3]
data_a[4] => altsyncram_k4q3:auto_generated.data_a[4]
data_a[5] => altsyncram_k4q3:auto_generated.data_a[5]
data_a[6] => altsyncram_k4q3:auto_generated.data_a[6]
data_a[7] => altsyncram_k4q3:auto_generated.data_a[7]
data_a[8] => altsyncram_k4q3:auto_generated.data_a[8]
data_a[9] => altsyncram_k4q3:auto_generated.data_a[9]
data_a[10] => altsyncram_k4q3:auto_generated.data_a[10]
data_a[11] => altsyncram_k4q3:auto_generated.data_a[11]
data_a[12] => altsyncram_k4q3:auto_generated.data_a[12]
data_a[13] => altsyncram_k4q3:auto_generated.data_a[13]
data_a[14] => altsyncram_k4q3:auto_generated.data_a[14]
data_a[15] => altsyncram_k4q3:auto_generated.data_a[15]
data_a[16] => altsyncram_k4q3:auto_generated.data_a[16]
data_a[17] => altsyncram_k4q3:auto_generated.data_a[17]
data_a[18] => altsyncram_k4q3:auto_generated.data_a[18]
data_a[19] => altsyncram_k4q3:auto_generated.data_a[19]
data_a[20] => altsyncram_k4q3:auto_generated.data_a[20]
data_a[21] => altsyncram_k4q3:auto_generated.data_a[21]
data_a[22] => altsyncram_k4q3:auto_generated.data_a[22]
data_a[23] => altsyncram_k4q3:auto_generated.data_a[23]
data_a[24] => altsyncram_k4q3:auto_generated.data_a[24]
data_a[25] => altsyncram_k4q3:auto_generated.data_a[25]
data_a[26] => altsyncram_k4q3:auto_generated.data_a[26]
data_a[27] => altsyncram_k4q3:auto_generated.data_a[27]
data_a[28] => altsyncram_k4q3:auto_generated.data_a[28]
data_a[29] => altsyncram_k4q3:auto_generated.data_a[29]
data_a[30] => altsyncram_k4q3:auto_generated.data_a[30]
data_a[31] => altsyncram_k4q3:auto_generated.data_a[31]
data_a[32] => altsyncram_k4q3:auto_generated.data_a[32]
data_a[33] => altsyncram_k4q3:auto_generated.data_a[33]
data_a[34] => altsyncram_k4q3:auto_generated.data_a[34]
data_a[35] => altsyncram_k4q3:auto_generated.data_a[35]
data_a[36] => altsyncram_k4q3:auto_generated.data_a[36]
data_a[37] => altsyncram_k4q3:auto_generated.data_a[37]
data_a[38] => altsyncram_k4q3:auto_generated.data_a[38]
data_a[39] => altsyncram_k4q3:auto_generated.data_a[39]
data_a[40] => altsyncram_k4q3:auto_generated.data_a[40]
data_a[41] => altsyncram_k4q3:auto_generated.data_a[41]
data_a[42] => altsyncram_k4q3:auto_generated.data_a[42]
data_a[43] => altsyncram_k4q3:auto_generated.data_a[43]
data_a[44] => altsyncram_k4q3:auto_generated.data_a[44]
data_a[45] => altsyncram_k4q3:auto_generated.data_a[45]
data_a[46] => altsyncram_k4q3:auto_generated.data_a[46]
data_a[47] => altsyncram_k4q3:auto_generated.data_a[47]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
address_a[0] => altsyncram_k4q3:auto_generated.address_a[0]
address_a[1] => altsyncram_k4q3:auto_generated.address_a[1]
address_a[2] => altsyncram_k4q3:auto_generated.address_a[2]
address_a[3] => altsyncram_k4q3:auto_generated.address_a[3]
address_a[4] => altsyncram_k4q3:auto_generated.address_a[4]
address_a[5] => altsyncram_k4q3:auto_generated.address_a[5]
address_a[6] => altsyncram_k4q3:auto_generated.address_a[6]
address_a[7] => altsyncram_k4q3:auto_generated.address_a[7]
address_b[0] => altsyncram_k4q3:auto_generated.address_b[0]
address_b[1] => altsyncram_k4q3:auto_generated.address_b[1]
address_b[2] => altsyncram_k4q3:auto_generated.address_b[2]
address_b[3] => altsyncram_k4q3:auto_generated.address_b[3]
address_b[4] => altsyncram_k4q3:auto_generated.address_b[4]
address_b[5] => altsyncram_k4q3:auto_generated.address_b[5]
address_b[6] => altsyncram_k4q3:auto_generated.address_b[6]
address_b[7] => altsyncram_k4q3:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k4q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_k4q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_k4q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_b[0] <= altsyncram_k4q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_k4q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_k4q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_k4q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_k4q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_k4q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_k4q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_k4q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_k4q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_k4q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_k4q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_k4q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_k4q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_k4q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_k4q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_k4q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_k4q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_k4q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_k4q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_k4q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_k4q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_k4q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_k4q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_k4q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_k4q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_k4q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_k4q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_k4q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_k4q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_k4q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_k4q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_k4q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_k4q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_k4q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_k4q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_k4q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_k4q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_k4q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_k4q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_k4q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_k4q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_k4q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_k4q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_k4q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_k4q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_k4q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_k4q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_k4q3:auto_generated.q_b[47]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k4q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
counter_max[0] => LessThan0.IN9
counter_max[0] => Add0.IN18
counter_max[1] => LessThan0.IN8
counter_max[1] => Add0.IN17
counter_max[2] => LessThan0.IN7
counter_max[2] => Add0.IN16
counter_max[3] => LessThan0.IN6
counter_max[3] => Add0.IN15
counter_max[4] => LessThan0.IN5
counter_max[4] => Add0.IN14
counter_max[5] => LessThan0.IN4
counter_max[5] => Add0.IN13
counter_max[6] => LessThan0.IN3
counter_max[6] => Add0.IN12
counter_max[7] => LessThan0.IN2
counter_max[7] => Add0.IN11
counter_max[8] => LessThan0.IN1
counter_max[8] => Add0.IN10
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
counter_max[0] => LessThan0.IN9
counter_max[0] => Add0.IN18
counter_max[1] => LessThan0.IN8
counter_max[1] => Add0.IN17
counter_max[2] => LessThan0.IN7
counter_max[2] => Add0.IN16
counter_max[3] => LessThan0.IN6
counter_max[3] => Add0.IN15
counter_max[4] => LessThan0.IN5
counter_max[4] => Add0.IN14
counter_max[5] => LessThan0.IN4
counter_max[5] => Add0.IN13
counter_max[6] => LessThan0.IN3
counter_max[6] => Add0.IN12
counter_max[7] => LessThan0.IN2
counter_max[7] => Add0.IN11
counter_max[8] => LessThan0.IN1
counter_max[8] => Add0.IN10
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][24].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_real[19] => in_real_cmm[19].DATAB
in_real[19] => in_imag_cmm[19].DATAA
in_real[20] => in_real_cmm[20].DATAB
in_real[20] => in_imag_cmm[20].DATAA
in_real[21] => in_real_cmm[21].DATAB
in_real[21] => in_imag_cmm[21].DATAA
in_real[22] => in_real_cmm[22].DATAB
in_real[22] => in_imag_cmm[22].DATAA
in_real[23] => in_real_cmm[23].DATAB
in_real[23] => in_imag_cmm[23].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
in_imag[19] => in_real_cmm[19].DATAA
in_imag[19] => in_imag_cmm[19].DATAB
in_imag[20] => in_real_cmm[20].DATAA
in_imag[20] => in_imag_cmm[20].DATAB
in_imag[21] => in_real_cmm[21].DATAA
in_imag[21] => in_imag_cmm[21].DATAB
in_imag[22] => in_real_cmm[22].DATAA
in_imag[22] => in_imag_cmm[22].DATAB
in_imag[23] => in_real_cmm[23].DATAA
in_imag[23] => in_imag_cmm[23].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
dataa[16] => add_sub_gej:auto_generated.dataa[16]
dataa[17] => add_sub_gej:auto_generated.dataa[17]
dataa[18] => add_sub_gej:auto_generated.dataa[18]
dataa[19] => add_sub_gej:auto_generated.dataa[19]
dataa[20] => add_sub_gej:auto_generated.dataa[20]
dataa[21] => add_sub_gej:auto_generated.dataa[21]
dataa[22] => add_sub_gej:auto_generated.dataa[22]
dataa[23] => add_sub_gej:auto_generated.dataa[23]
dataa[24] => add_sub_gej:auto_generated.dataa[24]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
datab[16] => add_sub_gej:auto_generated.datab[16]
datab[17] => add_sub_gej:auto_generated.datab[17]
datab[18] => add_sub_gej:auto_generated.datab[18]
datab[19] => add_sub_gej:auto_generated.datab[19]
datab[20] => add_sub_gej:auto_generated.datab[20]
datab[21] => add_sub_gej:auto_generated.datab[21]
datab[22] => add_sub_gej:auto_generated.datab[22]
datab[23] => add_sub_gej:auto_generated.datab[23]
datab[24] => add_sub_gej:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
result[16] <= add_sub_gej:auto_generated.result[16]
result[17] <= add_sub_gej:auto_generated.result[17]
result[18] <= add_sub_gej:auto_generated.result[18]
result[19] <= add_sub_gej:auto_generated.result[19]
result[20] <= add_sub_gej:auto_generated.result[20]
result[21] <= add_sub_gej:auto_generated.result[21]
result[22] <= add_sub_gej:auto_generated.result[22]
result[23] <= add_sub_gej:auto_generated.result[23]
result[24] <= add_sub_gej:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[24].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
dataa[16] => add_sub_gej:auto_generated.dataa[16]
dataa[17] => add_sub_gej:auto_generated.dataa[17]
dataa[18] => add_sub_gej:auto_generated.dataa[18]
dataa[19] => add_sub_gej:auto_generated.dataa[19]
dataa[20] => add_sub_gej:auto_generated.dataa[20]
dataa[21] => add_sub_gej:auto_generated.dataa[21]
dataa[22] => add_sub_gej:auto_generated.dataa[22]
dataa[23] => add_sub_gej:auto_generated.dataa[23]
dataa[24] => add_sub_gej:auto_generated.dataa[24]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
datab[16] => add_sub_gej:auto_generated.datab[16]
datab[17] => add_sub_gej:auto_generated.datab[17]
datab[18] => add_sub_gej:auto_generated.datab[18]
datab[19] => add_sub_gej:auto_generated.datab[19]
datab[20] => add_sub_gej:auto_generated.datab[20]
datab[21] => add_sub_gej:auto_generated.datab[21]
datab[22] => add_sub_gej:auto_generated.datab[22]
datab[23] => add_sub_gej:auto_generated.datab[23]
datab[24] => add_sub_gej:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
result[16] <= add_sub_gej:auto_generated.result[16]
result[17] <= add_sub_gej:auto_generated.result[17]
result[18] <= add_sub_gej:auto_generated.result[18]
result[19] <= add_sub_gej:auto_generated.result[19]
result[20] <= add_sub_gej:auto_generated.result[20]
result[21] <= add_sub_gej:auto_generated.result[21]
result[22] <= add_sub_gej:auto_generated.result[22]
result[23] <= add_sub_gej:auto_generated.result[23]
result[24] <= add_sub_gej:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[24].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
dataa[16] => add_sub_gej:auto_generated.dataa[16]
dataa[17] => add_sub_gej:auto_generated.dataa[17]
dataa[18] => add_sub_gej:auto_generated.dataa[18]
dataa[19] => add_sub_gej:auto_generated.dataa[19]
dataa[20] => add_sub_gej:auto_generated.dataa[20]
dataa[21] => add_sub_gej:auto_generated.dataa[21]
dataa[22] => add_sub_gej:auto_generated.dataa[22]
dataa[23] => add_sub_gej:auto_generated.dataa[23]
dataa[24] => add_sub_gej:auto_generated.dataa[24]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
datab[16] => add_sub_gej:auto_generated.datab[16]
datab[17] => add_sub_gej:auto_generated.datab[17]
datab[18] => add_sub_gej:auto_generated.datab[18]
datab[19] => add_sub_gej:auto_generated.datab[19]
datab[20] => add_sub_gej:auto_generated.datab[20]
datab[21] => add_sub_gej:auto_generated.datab[21]
datab[22] => add_sub_gej:auto_generated.datab[22]
datab[23] => add_sub_gej:auto_generated.datab[23]
datab[24] => add_sub_gej:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
result[16] <= add_sub_gej:auto_generated.result[16]
result[17] <= add_sub_gej:auto_generated.result[17]
result[18] <= add_sub_gej:auto_generated.result[18]
result[19] <= add_sub_gej:auto_generated.result[19]
result[20] <= add_sub_gej:auto_generated.result[20]
result[21] <= add_sub_gej:auto_generated.result[21]
result[22] <= add_sub_gej:auto_generated.result[22]
result[23] <= add_sub_gej:auto_generated.result[23]
result[24] <= add_sub_gej:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[24].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_gej:auto_generated.dataa[0]
dataa[1] => add_sub_gej:auto_generated.dataa[1]
dataa[2] => add_sub_gej:auto_generated.dataa[2]
dataa[3] => add_sub_gej:auto_generated.dataa[3]
dataa[4] => add_sub_gej:auto_generated.dataa[4]
dataa[5] => add_sub_gej:auto_generated.dataa[5]
dataa[6] => add_sub_gej:auto_generated.dataa[6]
dataa[7] => add_sub_gej:auto_generated.dataa[7]
dataa[8] => add_sub_gej:auto_generated.dataa[8]
dataa[9] => add_sub_gej:auto_generated.dataa[9]
dataa[10] => add_sub_gej:auto_generated.dataa[10]
dataa[11] => add_sub_gej:auto_generated.dataa[11]
dataa[12] => add_sub_gej:auto_generated.dataa[12]
dataa[13] => add_sub_gej:auto_generated.dataa[13]
dataa[14] => add_sub_gej:auto_generated.dataa[14]
dataa[15] => add_sub_gej:auto_generated.dataa[15]
dataa[16] => add_sub_gej:auto_generated.dataa[16]
dataa[17] => add_sub_gej:auto_generated.dataa[17]
dataa[18] => add_sub_gej:auto_generated.dataa[18]
dataa[19] => add_sub_gej:auto_generated.dataa[19]
dataa[20] => add_sub_gej:auto_generated.dataa[20]
dataa[21] => add_sub_gej:auto_generated.dataa[21]
dataa[22] => add_sub_gej:auto_generated.dataa[22]
dataa[23] => add_sub_gej:auto_generated.dataa[23]
dataa[24] => add_sub_gej:auto_generated.dataa[24]
datab[0] => add_sub_gej:auto_generated.datab[0]
datab[1] => add_sub_gej:auto_generated.datab[1]
datab[2] => add_sub_gej:auto_generated.datab[2]
datab[3] => add_sub_gej:auto_generated.datab[3]
datab[4] => add_sub_gej:auto_generated.datab[4]
datab[5] => add_sub_gej:auto_generated.datab[5]
datab[6] => add_sub_gej:auto_generated.datab[6]
datab[7] => add_sub_gej:auto_generated.datab[7]
datab[8] => add_sub_gej:auto_generated.datab[8]
datab[9] => add_sub_gej:auto_generated.datab[9]
datab[10] => add_sub_gej:auto_generated.datab[10]
datab[11] => add_sub_gej:auto_generated.datab[11]
datab[12] => add_sub_gej:auto_generated.datab[12]
datab[13] => add_sub_gej:auto_generated.datab[13]
datab[14] => add_sub_gej:auto_generated.datab[14]
datab[15] => add_sub_gej:auto_generated.datab[15]
datab[16] => add_sub_gej:auto_generated.datab[16]
datab[17] => add_sub_gej:auto_generated.datab[17]
datab[18] => add_sub_gej:auto_generated.datab[18]
datab[19] => add_sub_gej:auto_generated.datab[19]
datab[20] => add_sub_gej:auto_generated.datab[20]
datab[21] => add_sub_gej:auto_generated.datab[21]
datab[22] => add_sub_gej:auto_generated.datab[22]
datab[23] => add_sub_gej:auto_generated.datab[23]
datab[24] => add_sub_gej:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => add_sub_gej:auto_generated.add_sub
clock => add_sub_gej:auto_generated.clock
aclr => add_sub_gej:auto_generated.aclr
clken => add_sub_gej:auto_generated.clken
result[0] <= add_sub_gej:auto_generated.result[0]
result[1] <= add_sub_gej:auto_generated.result[1]
result[2] <= add_sub_gej:auto_generated.result[2]
result[3] <= add_sub_gej:auto_generated.result[3]
result[4] <= add_sub_gej:auto_generated.result[4]
result[5] <= add_sub_gej:auto_generated.result[5]
result[6] <= add_sub_gej:auto_generated.result[6]
result[7] <= add_sub_gej:auto_generated.result[7]
result[8] <= add_sub_gej:auto_generated.result[8]
result[9] <= add_sub_gej:auto_generated.result[9]
result[10] <= add_sub_gej:auto_generated.result[10]
result[11] <= add_sub_gej:auto_generated.result[11]
result[12] <= add_sub_gej:auto_generated.result[12]
result[13] <= add_sub_gej:auto_generated.result[13]
result[14] <= add_sub_gej:auto_generated.result[14]
result[15] <= add_sub_gej:auto_generated.result[15]
result[16] <= add_sub_gej:auto_generated.result[16]
result[17] <= add_sub_gej:auto_generated.result[17]
result[18] <= add_sub_gej:auto_generated.result[18]
result[19] <= add_sub_gej:auto_generated.result[19]
result[20] <= add_sub_gej:auto_generated.result[20]
result[21] <= add_sub_gej:auto_generated.result[21]
result[22] <= add_sub_gej:auto_generated.result[22]
result[23] <= add_sub_gej:auto_generated.result[23]
result[24] <= add_sub_gej:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_gej:auto_generated
aclr => pipeline_dffe[24].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN15
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN16
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN14
radix_2 => Add1.IN12
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
datain[46] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[46]
datain[47] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[47]
datain[48] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[48]
datain[49] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[49]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]
dataout[46] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[46]
dataout[47] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[47]
dataout[48] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[48]
dataout[49] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[49]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
data_a[48] => altsyncram:old_ram_gen:old_ram_component.data_a[48]
data_a[49] => altsyncram:old_ram_gen:old_ram_component.data_a[49]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]
q_b[48] <= altsyncram:old_ram_gen:old_ram_component.q_b[48]
q_b[49] <= altsyncram:old_ram_gen:old_ram_component.q_b[49]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_04q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_04q3:auto_generated.rden_b
data_a[0] => altsyncram_04q3:auto_generated.data_a[0]
data_a[1] => altsyncram_04q3:auto_generated.data_a[1]
data_a[2] => altsyncram_04q3:auto_generated.data_a[2]
data_a[3] => altsyncram_04q3:auto_generated.data_a[3]
data_a[4] => altsyncram_04q3:auto_generated.data_a[4]
data_a[5] => altsyncram_04q3:auto_generated.data_a[5]
data_a[6] => altsyncram_04q3:auto_generated.data_a[6]
data_a[7] => altsyncram_04q3:auto_generated.data_a[7]
data_a[8] => altsyncram_04q3:auto_generated.data_a[8]
data_a[9] => altsyncram_04q3:auto_generated.data_a[9]
data_a[10] => altsyncram_04q3:auto_generated.data_a[10]
data_a[11] => altsyncram_04q3:auto_generated.data_a[11]
data_a[12] => altsyncram_04q3:auto_generated.data_a[12]
data_a[13] => altsyncram_04q3:auto_generated.data_a[13]
data_a[14] => altsyncram_04q3:auto_generated.data_a[14]
data_a[15] => altsyncram_04q3:auto_generated.data_a[15]
data_a[16] => altsyncram_04q3:auto_generated.data_a[16]
data_a[17] => altsyncram_04q3:auto_generated.data_a[17]
data_a[18] => altsyncram_04q3:auto_generated.data_a[18]
data_a[19] => altsyncram_04q3:auto_generated.data_a[19]
data_a[20] => altsyncram_04q3:auto_generated.data_a[20]
data_a[21] => altsyncram_04q3:auto_generated.data_a[21]
data_a[22] => altsyncram_04q3:auto_generated.data_a[22]
data_a[23] => altsyncram_04q3:auto_generated.data_a[23]
data_a[24] => altsyncram_04q3:auto_generated.data_a[24]
data_a[25] => altsyncram_04q3:auto_generated.data_a[25]
data_a[26] => altsyncram_04q3:auto_generated.data_a[26]
data_a[27] => altsyncram_04q3:auto_generated.data_a[27]
data_a[28] => altsyncram_04q3:auto_generated.data_a[28]
data_a[29] => altsyncram_04q3:auto_generated.data_a[29]
data_a[30] => altsyncram_04q3:auto_generated.data_a[30]
data_a[31] => altsyncram_04q3:auto_generated.data_a[31]
data_a[32] => altsyncram_04q3:auto_generated.data_a[32]
data_a[33] => altsyncram_04q3:auto_generated.data_a[33]
data_a[34] => altsyncram_04q3:auto_generated.data_a[34]
data_a[35] => altsyncram_04q3:auto_generated.data_a[35]
data_a[36] => altsyncram_04q3:auto_generated.data_a[36]
data_a[37] => altsyncram_04q3:auto_generated.data_a[37]
data_a[38] => altsyncram_04q3:auto_generated.data_a[38]
data_a[39] => altsyncram_04q3:auto_generated.data_a[39]
data_a[40] => altsyncram_04q3:auto_generated.data_a[40]
data_a[41] => altsyncram_04q3:auto_generated.data_a[41]
data_a[42] => altsyncram_04q3:auto_generated.data_a[42]
data_a[43] => altsyncram_04q3:auto_generated.data_a[43]
data_a[44] => altsyncram_04q3:auto_generated.data_a[44]
data_a[45] => altsyncram_04q3:auto_generated.data_a[45]
data_a[46] => altsyncram_04q3:auto_generated.data_a[46]
data_a[47] => altsyncram_04q3:auto_generated.data_a[47]
data_a[48] => altsyncram_04q3:auto_generated.data_a[48]
data_a[49] => altsyncram_04q3:auto_generated.data_a[49]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
address_a[0] => altsyncram_04q3:auto_generated.address_a[0]
address_a[1] => altsyncram_04q3:auto_generated.address_a[1]
address_a[2] => altsyncram_04q3:auto_generated.address_a[2]
address_a[3] => altsyncram_04q3:auto_generated.address_a[3]
address_a[4] => altsyncram_04q3:auto_generated.address_a[4]
address_a[5] => altsyncram_04q3:auto_generated.address_a[5]
address_a[6] => altsyncram_04q3:auto_generated.address_a[6]
address_b[0] => altsyncram_04q3:auto_generated.address_b[0]
address_b[1] => altsyncram_04q3:auto_generated.address_b[1]
address_b[2] => altsyncram_04q3:auto_generated.address_b[2]
address_b[3] => altsyncram_04q3:auto_generated.address_b[3]
address_b[4] => altsyncram_04q3:auto_generated.address_b[4]
address_b[5] => altsyncram_04q3:auto_generated.address_b[5]
address_b[6] => altsyncram_04q3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_04q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_04q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_04q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_b[0] <= altsyncram_04q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_04q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_04q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_04q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_04q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_04q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_04q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_04q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_04q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_04q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_04q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_04q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_04q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_04q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_04q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_04q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_04q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_04q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_04q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_04q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_04q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_04q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_04q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_04q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_04q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_04q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_04q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_04q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_04q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_04q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_04q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_04q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_04q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_04q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_04q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_04q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_04q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_04q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_04q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_04q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_04q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_04q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_04q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_04q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_04q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_04q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_04q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_04q3:auto_generated.q_b[47]
q_b[48] <= altsyncram_04q3:auto_generated.q_b[48]
q_b[49] <= altsyncram_04q3:auto_generated.q_b[49]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_04q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => Add0.IN16
counter_max[1] => LessThan0.IN7
counter_max[1] => Add0.IN15
counter_max[2] => LessThan0.IN6
counter_max[2] => Add0.IN14
counter_max[3] => LessThan0.IN5
counter_max[3] => Add0.IN13
counter_max[4] => LessThan0.IN4
counter_max[4] => Add0.IN12
counter_max[5] => LessThan0.IN3
counter_max[5] => Add0.IN11
counter_max[6] => LessThan0.IN2
counter_max[6] => Add0.IN10
counter_max[7] => LessThan0.IN1
counter_max[7] => Add0.IN9
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => Add0.IN16
counter_max[1] => LessThan0.IN7
counter_max[1] => Add0.IN15
counter_max[2] => LessThan0.IN6
counter_max[2] => Add0.IN14
counter_max[3] => LessThan0.IN5
counter_max[3] => Add0.IN13
counter_max[4] => LessThan0.IN4
counter_max[4] => Add0.IN12
counter_max[5] => LessThan0.IN3
counter_max[5] => Add0.IN11
counter_max[6] => LessThan0.IN2
counter_max[6] => Add0.IN10
counter_max[7] => LessThan0.IN1
counter_max[7] => Add0.IN9
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[5].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[6].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[7].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[8].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[9].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[10].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[5].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[6].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[7].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[8].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[9].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[10].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN1
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN1
addr[0] => Equal1.IN17
addr[0] => Equal2.IN17
addr[0] => Equal0.IN21
addr[1] => Equal1.IN16
addr[1] => Equal2.IN16
addr[1] => Equal0.IN20
addr[2] => Equal1.IN15
addr[2] => Equal2.IN15
addr[2] => Equal0.IN19
addr[3] => Equal1.IN14
addr[3] => Equal2.IN14
addr[3] => Equal0.IN18
addr[4] => Equal1.IN13
addr[4] => Equal2.IN13
addr[4] => Equal0.IN17
addr[5] => Equal1.IN12
addr[5] => Equal2.IN12
addr[5] => Equal0.IN16
addr[6] => Equal1.IN11
addr[6] => Equal2.IN11
addr[6] => Equal0.IN15
addr[7] => Equal1.IN10
addr[7] => Equal2.IN10
addr[7] => Equal0.IN14
addr[8] => Equal1.IN9
addr[8] => Equal2.IN9
addr[8] => Equal0.IN13
addr[9] => Equal0.IN12
addr[9] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[10] => Equal0.IN11
addr[10] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => LessThan1.IN14
counter_max[1] => LessThan0.IN11
counter_max[1] => Add0.IN22
counter_max[2] => LessThan0.IN10
counter_max[2] => Add0.IN21
counter_max[3] => LessThan0.IN9
counter_max[3] => Add0.IN20
counter_max[4] => LessThan0.IN8
counter_max[4] => Add0.IN19
counter_max[5] => LessThan0.IN7
counter_max[5] => Add0.IN18
counter_max[6] => LessThan0.IN6
counter_max[6] => Add0.IN17
counter_max[7] => LessThan0.IN5
counter_max[7] => Add0.IN16
counter_max[8] => LessThan0.IN4
counter_max[8] => Add0.IN15
counter_max[9] => LessThan0.IN3
counter_max[9] => Add0.IN14
counter_max[10] => LessThan0.IN2
counter_max[10] => Add0.IN13
counter_max[11] => LessThan0.IN1
counter_max[11] => Add0.IN12
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => Add0.IN24
counter_max[1] => LessThan0.IN11
counter_max[1] => Add0.IN23
counter_max[2] => LessThan0.IN10
counter_max[2] => Add0.IN22
counter_max[3] => LessThan0.IN9
counter_max[3] => Add0.IN21
counter_max[4] => LessThan0.IN8
counter_max[4] => Add0.IN20
counter_max[5] => LessThan0.IN7
counter_max[5] => Add0.IN19
counter_max[6] => LessThan0.IN6
counter_max[6] => Add0.IN18
counter_max[7] => LessThan0.IN5
counter_max[7] => Add0.IN17
counter_max[8] => LessThan0.IN4
counter_max[8] => Add0.IN16
counter_max[9] => LessThan0.IN3
counter_max[9] => Add0.IN15
counter_max[10] => LessThan0.IN2
counter_max[10] => Add0.IN14
counter_max[11] => LessThan0.IN1
counter_max[11] => Add0.IN13
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => Add0.IN24
counter_max[1] => LessThan0.IN11
counter_max[1] => Add0.IN23
counter_max[2] => LessThan0.IN10
counter_max[2] => Add0.IN22
counter_max[3] => LessThan0.IN9
counter_max[3] => Add0.IN21
counter_max[4] => LessThan0.IN8
counter_max[4] => Add0.IN20
counter_max[5] => LessThan0.IN7
counter_max[5] => Add0.IN19
counter_max[6] => LessThan0.IN6
counter_max[6] => Add0.IN18
counter_max[7] => LessThan0.IN5
counter_max[7] => Add0.IN17
counter_max[8] => LessThan0.IN4
counter_max[8] => Add0.IN16
counter_max[9] => LessThan0.IN3
counter_max[9] => Add0.IN15
counter_max[10] => LessThan0.IN2
counter_max[10] => Add0.IN14
counter_max[11] => LessThan0.IN1
counter_max[11] => Add0.IN13
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
counter_max[0] => LessThan0.IN12
counter_max[0] => LessThan1.IN12
counter_max[1] => LessThan0.IN11
counter_max[1] => LessThan1.IN11
counter_max[2] => LessThan0.IN10
counter_max[2] => LessThan1.IN10
counter_max[3] => LessThan0.IN9
counter_max[3] => LessThan1.IN9
counter_max[4] => LessThan0.IN8
counter_max[4] => LessThan1.IN8
counter_max[5] => LessThan0.IN7
counter_max[5] => LessThan1.IN7
counter_max[6] => LessThan0.IN6
counter_max[6] => LessThan1.IN6
counter_max[7] => LessThan0.IN5
counter_max[7] => LessThan1.IN5
counter_max[8] => LessThan0.IN4
counter_max[8] => LessThan1.IN4
counter_max[9] => LessThan0.IN3
counter_max[9] => LessThan1.IN3
counter_max[10] => LessThan0.IN2
counter_max[10] => LessThan1.IN2
counter_max[11] => LessThan0.IN1
counter_max[11] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_egt3:auto_generated.address_a[0]
address_a[1] => altsyncram_egt3:auto_generated.address_a[1]
address_a[2] => altsyncram_egt3:auto_generated.address_a[2]
address_a[3] => altsyncram_egt3:auto_generated.address_a[3]
address_a[4] => altsyncram_egt3:auto_generated.address_a[4]
address_a[5] => altsyncram_egt3:auto_generated.address_a[5]
address_a[6] => altsyncram_egt3:auto_generated.address_a[6]
address_a[7] => altsyncram_egt3:auto_generated.address_a[7]
address_a[8] => altsyncram_egt3:auto_generated.address_a[8]
address_a[9] => altsyncram_egt3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_egt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_egt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_egt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_egt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_egt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_egt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_egt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_egt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_egt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_egt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_egt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_egt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_egt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_egt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_egt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_egt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_egt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_egt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_egt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_egt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_egt3:auto_generated.address_a[0]
address_a[1] => altsyncram_egt3:auto_generated.address_a[1]
address_a[2] => altsyncram_egt3:auto_generated.address_a[2]
address_a[3] => altsyncram_egt3:auto_generated.address_a[3]
address_a[4] => altsyncram_egt3:auto_generated.address_a[4]
address_a[5] => altsyncram_egt3:auto_generated.address_a[5]
address_a[6] => altsyncram_egt3:auto_generated.address_a[6]
address_a[7] => altsyncram_egt3:auto_generated.address_a[7]
address_a[8] => altsyncram_egt3:auto_generated.address_a[8]
address_a[9] => altsyncram_egt3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_egt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_egt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_egt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_egt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_egt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_egt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_egt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_egt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_egt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_egt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_egt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_egt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_egt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_egt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_egt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_egt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_egt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_egt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_egt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_egt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_egt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:2:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => twid_rd_en_tmp.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[20]
in_real[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[21]
in_real[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[22]
in_real[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[23]
in_real[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[24]
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[20]
in_imag[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[21]
in_imag[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[22]
in_imag[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[23]
in_imag[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[24]
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[20]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[21]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[23]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[24]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[25]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[26]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[20]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[21]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[23]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[24]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[25]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[26]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[24].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_imag_std[20].CLK
clk => in_imag_std[21].CLK
clk => in_imag_std[22].CLK
clk => in_imag_std[23].CLK
clk => in_imag_std[24].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => in_real_std[20].CLK
clk => in_real_std[21].CLK
clk => in_real_std[22].CLK
clk => in_real_std[23].CLK
clk => in_real_std[24].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_real[20] => in_real_std.DATAB
in_real[21] => in_real_std.DATAB
in_real[22] => in_real_std.DATAB
in_real[23] => in_real_std.DATAB
in_real[24] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
in_imag[20] => in_imag_std.DATAB
in_imag[21] => in_imag_std.DATAB
in_imag[22] => in_imag_std.DATAB
in_imag[23] => in_imag_std.DATAB
in_imag[24] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_real[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[21]
out_real[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[22]
out_real[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[23]
out_real[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[24]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_imag[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[21]
out_imag[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[22]
out_imag[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[23]
out_imag[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[24]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][25].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_pl_d.DATAB
in_real[1] => in_real_pl_d.DATAB
in_real[2] => in_real_pl_d.DATAB
in_real[3] => in_real_pl_d.DATAB
in_real[4] => in_real_pl_d.DATAB
in_real[5] => in_real_pl_d.DATAB
in_real[6] => in_real_pl_d.DATAB
in_real[7] => in_real_pl_d.DATAB
in_real[8] => in_real_pl_d.DATAB
in_real[9] => in_real_pl_d.DATAB
in_real[10] => in_real_pl_d.DATAB
in_real[11] => in_real_pl_d.DATAB
in_real[12] => in_real_pl_d.DATAB
in_real[13] => in_real_pl_d.DATAB
in_real[14] => in_real_pl_d.DATAB
in_real[15] => in_real_pl_d.DATAB
in_real[16] => in_real_pl_d.DATAB
in_real[17] => in_real_pl_d.DATAB
in_real[18] => in_real_pl_d.DATAB
in_real[19] => in_real_pl_d.DATAB
in_real[20] => in_real_pl_d.DATAB
in_real[21] => in_real_pl_d.DATAB
in_real[22] => in_real_pl_d.DATAB
in_real[23] => in_real_pl_d.DATAB
in_real[24] => in_real_pl_d.DATAB
in_imag[0] => in_imag_pl_d.DATAB
in_imag[1] => in_imag_pl_d.DATAB
in_imag[2] => in_imag_pl_d.DATAB
in_imag[3] => in_imag_pl_d.DATAB
in_imag[4] => in_imag_pl_d.DATAB
in_imag[5] => in_imag_pl_d.DATAB
in_imag[6] => in_imag_pl_d.DATAB
in_imag[7] => in_imag_pl_d.DATAB
in_imag[8] => in_imag_pl_d.DATAB
in_imag[9] => in_imag_pl_d.DATAB
in_imag[10] => in_imag_pl_d.DATAB
in_imag[11] => in_imag_pl_d.DATAB
in_imag[12] => in_imag_pl_d.DATAB
in_imag[13] => in_imag_pl_d.DATAB
in_imag[14] => in_imag_pl_d.DATAB
in_imag[15] => in_imag_pl_d.DATAB
in_imag[16] => in_imag_pl_d.DATAB
in_imag[17] => in_imag_pl_d.DATAB
in_imag[18] => in_imag_pl_d.DATAB
in_imag[19] => in_imag_pl_d.DATAB
in_imag[20] => in_imag_pl_d.DATAB
in_imag[21] => in_imag_pl_d.DATAB
in_imag[22] => in_imag_pl_d.DATAB
in_imag[23] => in_imag_pl_d.DATAB
in_imag[24] => in_imag_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN13
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN14
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN12
radix_2 => Add1.IN10
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
datain[46] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[46]
datain[47] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[47]
datain[48] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[48]
datain[49] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[49]
datain[50] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[50]
datain[51] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[51]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]
dataout[46] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[46]
dataout[47] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[47]
dataout[48] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[48]
dataout[49] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[49]
dataout[50] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[50]
dataout[51] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[51]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
data_a[48] => altsyncram:old_ram_gen:old_ram_component.data_a[48]
data_a[49] => altsyncram:old_ram_gen:old_ram_component.data_a[49]
data_a[50] => altsyncram:old_ram_gen:old_ram_component.data_a[50]
data_a[51] => altsyncram:old_ram_gen:old_ram_component.data_a[51]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]
q_b[48] <= altsyncram:old_ram_gen:old_ram_component.q_b[48]
q_b[49] <= altsyncram:old_ram_gen:old_ram_component.q_b[49]
q_b[50] <= altsyncram:old_ram_gen:old_ram_component.q_b[50]
q_b[51] <= altsyncram:old_ram_gen:old_ram_component.q_b[51]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_01q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_01q3:auto_generated.rden_b
data_a[0] => altsyncram_01q3:auto_generated.data_a[0]
data_a[1] => altsyncram_01q3:auto_generated.data_a[1]
data_a[2] => altsyncram_01q3:auto_generated.data_a[2]
data_a[3] => altsyncram_01q3:auto_generated.data_a[3]
data_a[4] => altsyncram_01q3:auto_generated.data_a[4]
data_a[5] => altsyncram_01q3:auto_generated.data_a[5]
data_a[6] => altsyncram_01q3:auto_generated.data_a[6]
data_a[7] => altsyncram_01q3:auto_generated.data_a[7]
data_a[8] => altsyncram_01q3:auto_generated.data_a[8]
data_a[9] => altsyncram_01q3:auto_generated.data_a[9]
data_a[10] => altsyncram_01q3:auto_generated.data_a[10]
data_a[11] => altsyncram_01q3:auto_generated.data_a[11]
data_a[12] => altsyncram_01q3:auto_generated.data_a[12]
data_a[13] => altsyncram_01q3:auto_generated.data_a[13]
data_a[14] => altsyncram_01q3:auto_generated.data_a[14]
data_a[15] => altsyncram_01q3:auto_generated.data_a[15]
data_a[16] => altsyncram_01q3:auto_generated.data_a[16]
data_a[17] => altsyncram_01q3:auto_generated.data_a[17]
data_a[18] => altsyncram_01q3:auto_generated.data_a[18]
data_a[19] => altsyncram_01q3:auto_generated.data_a[19]
data_a[20] => altsyncram_01q3:auto_generated.data_a[20]
data_a[21] => altsyncram_01q3:auto_generated.data_a[21]
data_a[22] => altsyncram_01q3:auto_generated.data_a[22]
data_a[23] => altsyncram_01q3:auto_generated.data_a[23]
data_a[24] => altsyncram_01q3:auto_generated.data_a[24]
data_a[25] => altsyncram_01q3:auto_generated.data_a[25]
data_a[26] => altsyncram_01q3:auto_generated.data_a[26]
data_a[27] => altsyncram_01q3:auto_generated.data_a[27]
data_a[28] => altsyncram_01q3:auto_generated.data_a[28]
data_a[29] => altsyncram_01q3:auto_generated.data_a[29]
data_a[30] => altsyncram_01q3:auto_generated.data_a[30]
data_a[31] => altsyncram_01q3:auto_generated.data_a[31]
data_a[32] => altsyncram_01q3:auto_generated.data_a[32]
data_a[33] => altsyncram_01q3:auto_generated.data_a[33]
data_a[34] => altsyncram_01q3:auto_generated.data_a[34]
data_a[35] => altsyncram_01q3:auto_generated.data_a[35]
data_a[36] => altsyncram_01q3:auto_generated.data_a[36]
data_a[37] => altsyncram_01q3:auto_generated.data_a[37]
data_a[38] => altsyncram_01q3:auto_generated.data_a[38]
data_a[39] => altsyncram_01q3:auto_generated.data_a[39]
data_a[40] => altsyncram_01q3:auto_generated.data_a[40]
data_a[41] => altsyncram_01q3:auto_generated.data_a[41]
data_a[42] => altsyncram_01q3:auto_generated.data_a[42]
data_a[43] => altsyncram_01q3:auto_generated.data_a[43]
data_a[44] => altsyncram_01q3:auto_generated.data_a[44]
data_a[45] => altsyncram_01q3:auto_generated.data_a[45]
data_a[46] => altsyncram_01q3:auto_generated.data_a[46]
data_a[47] => altsyncram_01q3:auto_generated.data_a[47]
data_a[48] => altsyncram_01q3:auto_generated.data_a[48]
data_a[49] => altsyncram_01q3:auto_generated.data_a[49]
data_a[50] => altsyncram_01q3:auto_generated.data_a[50]
data_a[51] => altsyncram_01q3:auto_generated.data_a[51]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
address_a[0] => altsyncram_01q3:auto_generated.address_a[0]
address_a[1] => altsyncram_01q3:auto_generated.address_a[1]
address_a[2] => altsyncram_01q3:auto_generated.address_a[2]
address_a[3] => altsyncram_01q3:auto_generated.address_a[3]
address_a[4] => altsyncram_01q3:auto_generated.address_a[4]
address_a[5] => altsyncram_01q3:auto_generated.address_a[5]
address_b[0] => altsyncram_01q3:auto_generated.address_b[0]
address_b[1] => altsyncram_01q3:auto_generated.address_b[1]
address_b[2] => altsyncram_01q3:auto_generated.address_b[2]
address_b[3] => altsyncram_01q3:auto_generated.address_b[3]
address_b[4] => altsyncram_01q3:auto_generated.address_b[4]
address_b[5] => altsyncram_01q3:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_01q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_01q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_01q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_b[0] <= altsyncram_01q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_01q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_01q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_01q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_01q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_01q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_01q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_01q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_01q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_01q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_01q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_01q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_01q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_01q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_01q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_01q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_01q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_01q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_01q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_01q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_01q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_01q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_01q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_01q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_01q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_01q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_01q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_01q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_01q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_01q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_01q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_01q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_01q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_01q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_01q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_01q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_01q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_01q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_01q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_01q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_01q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_01q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_01q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_01q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_01q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_01q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_01q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_01q3:auto_generated.q_b[47]
q_b[48] <= altsyncram_01q3:auto_generated.q_b[48]
q_b[49] <= altsyncram_01q3:auto_generated.q_b[49]
q_b[50] <= altsyncram_01q3:auto_generated.q_b[50]
q_b[51] <= altsyncram_01q3:auto_generated.q_b[51]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_01q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
counter_max[0] => LessThan0.IN7
counter_max[0] => Add0.IN14
counter_max[1] => LessThan0.IN6
counter_max[1] => Add0.IN13
counter_max[2] => LessThan0.IN5
counter_max[2] => Add0.IN12
counter_max[3] => LessThan0.IN4
counter_max[3] => Add0.IN11
counter_max[4] => LessThan0.IN3
counter_max[4] => Add0.IN10
counter_max[5] => LessThan0.IN2
counter_max[5] => Add0.IN9
counter_max[6] => LessThan0.IN1
counter_max[6] => Add0.IN8
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
counter_max[0] => LessThan0.IN7
counter_max[0] => Add0.IN14
counter_max[1] => LessThan0.IN6
counter_max[1] => Add0.IN13
counter_max[2] => LessThan0.IN5
counter_max[2] => Add0.IN12
counter_max[3] => LessThan0.IN4
counter_max[3] => Add0.IN11
counter_max[4] => LessThan0.IN3
counter_max[4] => Add0.IN10
counter_max[5] => LessThan0.IN2
counter_max[5] => Add0.IN9
counter_max[6] => LessThan0.IN1
counter_max[6] => Add0.IN8
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_imag[26]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => out_real[26]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][26].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][26].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][26].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][26].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_real[19] => in_real_cmm[19].DATAB
in_real[19] => in_imag_cmm[19].DATAA
in_real[20] => in_real_cmm[20].DATAB
in_real[20] => in_imag_cmm[20].DATAA
in_real[21] => in_real_cmm[21].DATAB
in_real[21] => in_imag_cmm[21].DATAA
in_real[22] => in_real_cmm[22].DATAB
in_real[22] => in_imag_cmm[22].DATAA
in_real[23] => in_real_cmm[23].DATAB
in_real[23] => in_imag_cmm[23].DATAA
in_real[24] => in_real_cmm[24].DATAB
in_real[24] => in_imag_cmm[24].DATAA
in_real[25] => in_real_cmm[25].DATAB
in_real[25] => in_imag_cmm[25].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
in_imag[19] => in_real_cmm[19].DATAA
in_imag[19] => in_imag_cmm[19].DATAB
in_imag[20] => in_real_cmm[20].DATAA
in_imag[20] => in_imag_cmm[20].DATAB
in_imag[21] => in_real_cmm[21].DATAA
in_imag[21] => in_imag_cmm[21].DATAB
in_imag[22] => in_real_cmm[22].DATAA
in_imag[22] => in_imag_cmm[22].DATAB
in_imag[23] => in_real_cmm[23].DATAA
in_imag[23] => in_imag_cmm[23].DATAB
in_imag[24] => in_real_cmm[24].DATAA
in_imag[24] => in_imag_cmm[24].DATAB
in_imag[25] => in_real_cmm[25].DATAA
in_imag[25] => in_imag_cmm[25].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_real[26] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
del_in_imag[26] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[26] <= out_real[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[26] <= out_imag[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[26] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[26] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN11
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN12
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN10
radix_2 => Add1.IN8
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
datain[46] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[46]
datain[47] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[47]
datain[48] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[48]
datain[49] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[49]
datain[50] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[50]
datain[51] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[51]
datain[52] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[52]
datain[53] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[53]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]
dataout[46] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[46]
dataout[47] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[47]
dataout[48] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[48]
dataout[49] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[49]
dataout[50] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[50]
dataout[51] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[51]
dataout[52] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[52]
dataout[53] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[53]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
data_a[48] => altsyncram:old_ram_gen:old_ram_component.data_a[48]
data_a[49] => altsyncram:old_ram_gen:old_ram_component.data_a[49]
data_a[50] => altsyncram:old_ram_gen:old_ram_component.data_a[50]
data_a[51] => altsyncram:old_ram_gen:old_ram_component.data_a[51]
data_a[52] => altsyncram:old_ram_gen:old_ram_component.data_a[52]
data_a[53] => altsyncram:old_ram_gen:old_ram_component.data_a[53]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]
q_b[48] <= altsyncram:old_ram_gen:old_ram_component.q_b[48]
q_b[49] <= altsyncram:old_ram_gen:old_ram_component.q_b[49]
q_b[50] <= altsyncram:old_ram_gen:old_ram_component.q_b[50]
q_b[51] <= altsyncram:old_ram_gen:old_ram_component.q_b[51]
q_b[52] <= altsyncram:old_ram_gen:old_ram_component.q_b[52]
q_b[53] <= altsyncram:old_ram_gen:old_ram_component.q_b[53]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_o0q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_o0q3:auto_generated.rden_b
data_a[0] => altsyncram_o0q3:auto_generated.data_a[0]
data_a[1] => altsyncram_o0q3:auto_generated.data_a[1]
data_a[2] => altsyncram_o0q3:auto_generated.data_a[2]
data_a[3] => altsyncram_o0q3:auto_generated.data_a[3]
data_a[4] => altsyncram_o0q3:auto_generated.data_a[4]
data_a[5] => altsyncram_o0q3:auto_generated.data_a[5]
data_a[6] => altsyncram_o0q3:auto_generated.data_a[6]
data_a[7] => altsyncram_o0q3:auto_generated.data_a[7]
data_a[8] => altsyncram_o0q3:auto_generated.data_a[8]
data_a[9] => altsyncram_o0q3:auto_generated.data_a[9]
data_a[10] => altsyncram_o0q3:auto_generated.data_a[10]
data_a[11] => altsyncram_o0q3:auto_generated.data_a[11]
data_a[12] => altsyncram_o0q3:auto_generated.data_a[12]
data_a[13] => altsyncram_o0q3:auto_generated.data_a[13]
data_a[14] => altsyncram_o0q3:auto_generated.data_a[14]
data_a[15] => altsyncram_o0q3:auto_generated.data_a[15]
data_a[16] => altsyncram_o0q3:auto_generated.data_a[16]
data_a[17] => altsyncram_o0q3:auto_generated.data_a[17]
data_a[18] => altsyncram_o0q3:auto_generated.data_a[18]
data_a[19] => altsyncram_o0q3:auto_generated.data_a[19]
data_a[20] => altsyncram_o0q3:auto_generated.data_a[20]
data_a[21] => altsyncram_o0q3:auto_generated.data_a[21]
data_a[22] => altsyncram_o0q3:auto_generated.data_a[22]
data_a[23] => altsyncram_o0q3:auto_generated.data_a[23]
data_a[24] => altsyncram_o0q3:auto_generated.data_a[24]
data_a[25] => altsyncram_o0q3:auto_generated.data_a[25]
data_a[26] => altsyncram_o0q3:auto_generated.data_a[26]
data_a[27] => altsyncram_o0q3:auto_generated.data_a[27]
data_a[28] => altsyncram_o0q3:auto_generated.data_a[28]
data_a[29] => altsyncram_o0q3:auto_generated.data_a[29]
data_a[30] => altsyncram_o0q3:auto_generated.data_a[30]
data_a[31] => altsyncram_o0q3:auto_generated.data_a[31]
data_a[32] => altsyncram_o0q3:auto_generated.data_a[32]
data_a[33] => altsyncram_o0q3:auto_generated.data_a[33]
data_a[34] => altsyncram_o0q3:auto_generated.data_a[34]
data_a[35] => altsyncram_o0q3:auto_generated.data_a[35]
data_a[36] => altsyncram_o0q3:auto_generated.data_a[36]
data_a[37] => altsyncram_o0q3:auto_generated.data_a[37]
data_a[38] => altsyncram_o0q3:auto_generated.data_a[38]
data_a[39] => altsyncram_o0q3:auto_generated.data_a[39]
data_a[40] => altsyncram_o0q3:auto_generated.data_a[40]
data_a[41] => altsyncram_o0q3:auto_generated.data_a[41]
data_a[42] => altsyncram_o0q3:auto_generated.data_a[42]
data_a[43] => altsyncram_o0q3:auto_generated.data_a[43]
data_a[44] => altsyncram_o0q3:auto_generated.data_a[44]
data_a[45] => altsyncram_o0q3:auto_generated.data_a[45]
data_a[46] => altsyncram_o0q3:auto_generated.data_a[46]
data_a[47] => altsyncram_o0q3:auto_generated.data_a[47]
data_a[48] => altsyncram_o0q3:auto_generated.data_a[48]
data_a[49] => altsyncram_o0q3:auto_generated.data_a[49]
data_a[50] => altsyncram_o0q3:auto_generated.data_a[50]
data_a[51] => altsyncram_o0q3:auto_generated.data_a[51]
data_a[52] => altsyncram_o0q3:auto_generated.data_a[52]
data_a[53] => altsyncram_o0q3:auto_generated.data_a[53]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
address_a[0] => altsyncram_o0q3:auto_generated.address_a[0]
address_a[1] => altsyncram_o0q3:auto_generated.address_a[1]
address_a[2] => altsyncram_o0q3:auto_generated.address_a[2]
address_a[3] => altsyncram_o0q3:auto_generated.address_a[3]
address_a[4] => altsyncram_o0q3:auto_generated.address_a[4]
address_b[0] => altsyncram_o0q3:auto_generated.address_b[0]
address_b[1] => altsyncram_o0q3:auto_generated.address_b[1]
address_b[2] => altsyncram_o0q3:auto_generated.address_b[2]
address_b[3] => altsyncram_o0q3:auto_generated.address_b[3]
address_b[4] => altsyncram_o0q3:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o0q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_o0q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_o0q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_b[0] <= altsyncram_o0q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_o0q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_o0q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_o0q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_o0q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_o0q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_o0q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_o0q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_o0q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_o0q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_o0q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_o0q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_o0q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_o0q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_o0q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_o0q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_o0q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_o0q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_o0q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_o0q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_o0q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_o0q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_o0q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_o0q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_o0q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_o0q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_o0q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_o0q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_o0q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_o0q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_o0q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_o0q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_o0q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_o0q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_o0q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_o0q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_o0q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_o0q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_o0q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_o0q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_o0q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_o0q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_o0q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_o0q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_o0q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_o0q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_o0q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_o0q3:auto_generated.q_b[47]
q_b[48] <= altsyncram_o0q3:auto_generated.q_b[48]
q_b[49] <= altsyncram_o0q3:auto_generated.q_b[49]
q_b[50] <= altsyncram_o0q3:auto_generated.q_b[50]
q_b[51] <= altsyncram_o0q3:auto_generated.q_b[51]
q_b[52] <= altsyncram_o0q3:auto_generated.q_b[52]
q_b[53] <= altsyncram_o0q3:auto_generated.q_b[53]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_o0q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
rden_b => ram_block1a52.PORTBRE
rden_b => ram_block1a53.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => Add0.IN12
counter_max[1] => LessThan0.IN5
counter_max[1] => Add0.IN11
counter_max[2] => LessThan0.IN4
counter_max[2] => Add0.IN10
counter_max[3] => LessThan0.IN3
counter_max[3] => Add0.IN9
counter_max[4] => LessThan0.IN2
counter_max[4] => Add0.IN8
counter_max[5] => LessThan0.IN1
counter_max[5] => Add0.IN7
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => Add0.IN12
counter_max[1] => LessThan0.IN5
counter_max[1] => Add0.IN11
counter_max[2] => LessThan0.IN4
counter_max[2] => Add0.IN10
counter_max[3] => LessThan0.IN3
counter_max[3] => Add0.IN9
counter_max[4] => LessThan0.IN2
counter_max[4] => Add0.IN8
counter_max[5] => LessThan0.IN1
counter_max[5] => Add0.IN7
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[5].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[6].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[7].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[8].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[5].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[6].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[7].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[8].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN1
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN1
addr[0] => Equal1.IN13
addr[0] => Equal2.IN13
addr[0] => Equal0.IN17
addr[1] => Equal1.IN12
addr[1] => Equal2.IN12
addr[1] => Equal0.IN16
addr[2] => Equal1.IN11
addr[2] => Equal2.IN11
addr[2] => Equal0.IN15
addr[3] => Equal1.IN10
addr[3] => Equal2.IN10
addr[3] => Equal0.IN14
addr[4] => Equal1.IN9
addr[4] => Equal2.IN9
addr[4] => Equal0.IN13
addr[5] => Equal1.IN8
addr[5] => Equal2.IN8
addr[5] => Equal0.IN12
addr[6] => Equal1.IN7
addr[6] => Equal2.IN7
addr[6] => Equal0.IN11
addr[7] => Equal0.IN10
addr[7] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[8] => Equal0.IN9
addr[8] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => LessThan1.IN12
counter_max[1] => LessThan0.IN9
counter_max[1] => Add0.IN18
counter_max[2] => LessThan0.IN8
counter_max[2] => Add0.IN17
counter_max[3] => LessThan0.IN7
counter_max[3] => Add0.IN16
counter_max[4] => LessThan0.IN6
counter_max[4] => Add0.IN15
counter_max[5] => LessThan0.IN5
counter_max[5] => Add0.IN14
counter_max[6] => LessThan0.IN4
counter_max[6] => Add0.IN13
counter_max[7] => LessThan0.IN3
counter_max[7] => Add0.IN12
counter_max[8] => LessThan0.IN2
counter_max[8] => Add0.IN11
counter_max[9] => LessThan0.IN1
counter_max[9] => Add0.IN10
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => Add0.IN20
counter_max[1] => LessThan0.IN9
counter_max[1] => Add0.IN19
counter_max[2] => LessThan0.IN8
counter_max[2] => Add0.IN18
counter_max[3] => LessThan0.IN7
counter_max[3] => Add0.IN17
counter_max[4] => LessThan0.IN6
counter_max[4] => Add0.IN16
counter_max[5] => LessThan0.IN5
counter_max[5] => Add0.IN15
counter_max[6] => LessThan0.IN4
counter_max[6] => Add0.IN14
counter_max[7] => LessThan0.IN3
counter_max[7] => Add0.IN13
counter_max[8] => LessThan0.IN2
counter_max[8] => Add0.IN12
counter_max[9] => LessThan0.IN1
counter_max[9] => Add0.IN11
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => Add0.IN20
counter_max[1] => LessThan0.IN9
counter_max[1] => Add0.IN19
counter_max[2] => LessThan0.IN8
counter_max[2] => Add0.IN18
counter_max[3] => LessThan0.IN7
counter_max[3] => Add0.IN17
counter_max[4] => LessThan0.IN6
counter_max[4] => Add0.IN16
counter_max[5] => LessThan0.IN5
counter_max[5] => Add0.IN15
counter_max[6] => LessThan0.IN4
counter_max[6] => Add0.IN14
counter_max[7] => LessThan0.IN3
counter_max[7] => Add0.IN13
counter_max[8] => LessThan0.IN2
counter_max[8] => Add0.IN12
counter_max[9] => LessThan0.IN1
counter_max[9] => Add0.IN11
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
counter_max[0] => LessThan0.IN10
counter_max[0] => LessThan1.IN10
counter_max[1] => LessThan0.IN9
counter_max[1] => LessThan1.IN9
counter_max[2] => LessThan0.IN8
counter_max[2] => LessThan1.IN8
counter_max[3] => LessThan0.IN7
counter_max[3] => LessThan1.IN7
counter_max[4] => LessThan0.IN6
counter_max[4] => LessThan1.IN6
counter_max[5] => LessThan0.IN5
counter_max[5] => LessThan1.IN5
counter_max[6] => LessThan0.IN4
counter_max[6] => LessThan1.IN4
counter_max[7] => LessThan0.IN3
counter_max[7] => LessThan1.IN3
counter_max[8] => LessThan0.IN2
counter_max[8] => LessThan1.IN2
counter_max[9] => LessThan0.IN1
counter_max[9] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9ft3:auto_generated.address_a[0]
address_a[1] => altsyncram_9ft3:auto_generated.address_a[1]
address_a[2] => altsyncram_9ft3:auto_generated.address_a[2]
address_a[3] => altsyncram_9ft3:auto_generated.address_a[3]
address_a[4] => altsyncram_9ft3:auto_generated.address_a[4]
address_a[5] => altsyncram_9ft3:auto_generated.address_a[5]
address_a[6] => altsyncram_9ft3:auto_generated.address_a[6]
address_a[7] => altsyncram_9ft3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ft3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9ft3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9ft3:auto_generated.q_a[0]
q_a[1] <= altsyncram_9ft3:auto_generated.q_a[1]
q_a[2] <= altsyncram_9ft3:auto_generated.q_a[2]
q_a[3] <= altsyncram_9ft3:auto_generated.q_a[3]
q_a[4] <= altsyncram_9ft3:auto_generated.q_a[4]
q_a[5] <= altsyncram_9ft3:auto_generated.q_a[5]
q_a[6] <= altsyncram_9ft3:auto_generated.q_a[6]
q_a[7] <= altsyncram_9ft3:auto_generated.q_a[7]
q_a[8] <= altsyncram_9ft3:auto_generated.q_a[8]
q_a[9] <= altsyncram_9ft3:auto_generated.q_a[9]
q_a[10] <= altsyncram_9ft3:auto_generated.q_a[10]
q_a[11] <= altsyncram_9ft3:auto_generated.q_a[11]
q_a[12] <= altsyncram_9ft3:auto_generated.q_a[12]
q_a[13] <= altsyncram_9ft3:auto_generated.q_a[13]
q_a[14] <= altsyncram_9ft3:auto_generated.q_a[14]
q_a[15] <= altsyncram_9ft3:auto_generated.q_a[15]
q_a[16] <= altsyncram_9ft3:auto_generated.q_a[16]
q_a[17] <= altsyncram_9ft3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9ft3:auto_generated.address_a[0]
address_a[1] => altsyncram_9ft3:auto_generated.address_a[1]
address_a[2] => altsyncram_9ft3:auto_generated.address_a[2]
address_a[3] => altsyncram_9ft3:auto_generated.address_a[3]
address_a[4] => altsyncram_9ft3:auto_generated.address_a[4]
address_a[5] => altsyncram_9ft3:auto_generated.address_a[5]
address_a[6] => altsyncram_9ft3:auto_generated.address_a[6]
address_a[7] => altsyncram_9ft3:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9ft3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9ft3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9ft3:auto_generated.q_a[0]
q_a[1] <= altsyncram_9ft3:auto_generated.q_a[1]
q_a[2] <= altsyncram_9ft3:auto_generated.q_a[2]
q_a[3] <= altsyncram_9ft3:auto_generated.q_a[3]
q_a[4] <= altsyncram_9ft3:auto_generated.q_a[4]
q_a[5] <= altsyncram_9ft3:auto_generated.q_a[5]
q_a[6] <= altsyncram_9ft3:auto_generated.q_a[6]
q_a[7] <= altsyncram_9ft3:auto_generated.q_a[7]
q_a[8] <= altsyncram_9ft3:auto_generated.q_a[8]
q_a[9] <= altsyncram_9ft3:auto_generated.q_a[9]
q_a[10] <= altsyncram_9ft3:auto_generated.q_a[10]
q_a[11] <= altsyncram_9ft3:auto_generated.q_a[11]
q_a[12] <= altsyncram_9ft3:auto_generated.q_a[12]
q_a[13] <= altsyncram_9ft3:auto_generated.q_a[13]
q_a[14] <= altsyncram_9ft3:auto_generated.q_a[14]
q_a[15] <= altsyncram_9ft3:auto_generated.q_a[15]
q_a[16] <= altsyncram_9ft3:auto_generated.q_a[16]
q_a[17] <= altsyncram_9ft3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_9ft3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:3:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => twid_rd_en_tmp.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[20]
in_real[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[21]
in_real[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[22]
in_real[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[23]
in_real[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[24]
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[20]
in_imag[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[21]
in_imag[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[22]
in_imag[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[23]
in_imag[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[24]
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[20]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[21]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[23]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[24]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[25]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[26]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[20]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[21]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[23]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[24]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[25]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[26]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[24].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_imag_std[20].CLK
clk => in_imag_std[21].CLK
clk => in_imag_std[22].CLK
clk => in_imag_std[23].CLK
clk => in_imag_std[24].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => in_real_std[20].CLK
clk => in_real_std[21].CLK
clk => in_real_std[22].CLK
clk => in_real_std[23].CLK
clk => in_real_std[24].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_real[20] => in_real_std.DATAB
in_real[21] => in_real_std.DATAB
in_real[22] => in_real_std.DATAB
in_real[23] => in_real_std.DATAB
in_real[24] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
in_imag[20] => in_imag_std.DATAB
in_imag[21] => in_imag_std.DATAB
in_imag[22] => in_imag_std.DATAB
in_imag[23] => in_imag_std.DATAB
in_imag[24] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_real[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[21]
out_real[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[22]
out_real[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[23]
out_real[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[24]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_imag[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[21]
out_imag[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[22]
out_imag[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[23]
out_imag[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[24]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][25].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_pl_d.DATAB
in_real[1] => in_real_pl_d.DATAB
in_real[2] => in_real_pl_d.DATAB
in_real[3] => in_real_pl_d.DATAB
in_real[4] => in_real_pl_d.DATAB
in_real[5] => in_real_pl_d.DATAB
in_real[6] => in_real_pl_d.DATAB
in_real[7] => in_real_pl_d.DATAB
in_real[8] => in_real_pl_d.DATAB
in_real[9] => in_real_pl_d.DATAB
in_real[10] => in_real_pl_d.DATAB
in_real[11] => in_real_pl_d.DATAB
in_real[12] => in_real_pl_d.DATAB
in_real[13] => in_real_pl_d.DATAB
in_real[14] => in_real_pl_d.DATAB
in_real[15] => in_real_pl_d.DATAB
in_real[16] => in_real_pl_d.DATAB
in_real[17] => in_real_pl_d.DATAB
in_real[18] => in_real_pl_d.DATAB
in_real[19] => in_real_pl_d.DATAB
in_real[20] => in_real_pl_d.DATAB
in_real[21] => in_real_pl_d.DATAB
in_real[22] => in_real_pl_d.DATAB
in_real[23] => in_real_pl_d.DATAB
in_real[24] => in_real_pl_d.DATAB
in_imag[0] => in_imag_pl_d.DATAB
in_imag[1] => in_imag_pl_d.DATAB
in_imag[2] => in_imag_pl_d.DATAB
in_imag[3] => in_imag_pl_d.DATAB
in_imag[4] => in_imag_pl_d.DATAB
in_imag[5] => in_imag_pl_d.DATAB
in_imag[6] => in_imag_pl_d.DATAB
in_imag[7] => in_imag_pl_d.DATAB
in_imag[8] => in_imag_pl_d.DATAB
in_imag[9] => in_imag_pl_d.DATAB
in_imag[10] => in_imag_pl_d.DATAB
in_imag[11] => in_imag_pl_d.DATAB
in_imag[12] => in_imag_pl_d.DATAB
in_imag[13] => in_imag_pl_d.DATAB
in_imag[14] => in_imag_pl_d.DATAB
in_imag[15] => in_imag_pl_d.DATAB
in_imag[16] => in_imag_pl_d.DATAB
in_imag[17] => in_imag_pl_d.DATAB
in_imag[18] => in_imag_pl_d.DATAB
in_imag[19] => in_imag_pl_d.DATAB
in_imag[20] => in_imag_pl_d.DATAB
in_imag[21] => in_imag_pl_d.DATAB
in_imag[22] => in_imag_pl_d.DATAB
in_imag[23] => in_imag_pl_d.DATAB
in_imag[24] => in_imag_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN9
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN10
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clock0
clk => \gen_m4k_delay:init_reset.CLK
clk => \gen_m4k_delay:radix_2_reg.CLK
clk => counter_module:gen_m4k_delay:move_wrptr_inst.clk
clk => counter_module:gen_m4k_delay:move_rdptr_inst.clk
reset => \gen_m4k_delay:ptr_reset.IN1
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.clocken0
enable => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.wren_a
enable => counter_module:gen_m4k_delay:move_wrptr_inst.clken
enable => counter_module:gen_m4k_delay:move_rdptr_inst.clken
enable => \gen_m4k_delay:init_reset.ENA
radix_2 => ptr_reset.IN1
radix_2 => \gen_m4k_delay:radix_2_reg.DATAIN
radix_2 => Add0.IN8
radix_2 => Add1.IN6
datain[0] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[0]
datain[1] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[1]
datain[2] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[2]
datain[3] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[3]
datain[4] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[4]
datain[5] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[5]
datain[6] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[6]
datain[7] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[7]
datain[8] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[8]
datain[9] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[9]
datain[10] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[10]
datain[11] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[11]
datain[12] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[12]
datain[13] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[13]
datain[14] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[14]
datain[15] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[15]
datain[16] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[16]
datain[17] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[17]
datain[18] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[18]
datain[19] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[19]
datain[20] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[20]
datain[21] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[21]
datain[22] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[22]
datain[23] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[23]
datain[24] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[24]
datain[25] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[25]
datain[26] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[26]
datain[27] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[27]
datain[28] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[28]
datain[29] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[29]
datain[30] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[30]
datain[31] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[31]
datain[32] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[32]
datain[33] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[33]
datain[34] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[34]
datain[35] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[35]
datain[36] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[36]
datain[37] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[37]
datain[38] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[38]
datain[39] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[39]
datain[40] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[40]
datain[41] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[41]
datain[42] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[42]
datain[43] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[43]
datain[44] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[44]
datain[45] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[45]
datain[46] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[46]
datain[47] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[47]
datain[48] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[48]
datain[49] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[49]
datain[50] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[50]
datain[51] => altera_fft_dual_port_ram:gen_m4k_delay:ram_component.data_a[51]
dataout[0] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[0]
dataout[1] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[1]
dataout[2] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[2]
dataout[3] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[3]
dataout[4] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[4]
dataout[5] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[5]
dataout[6] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[6]
dataout[7] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[7]
dataout[8] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[8]
dataout[9] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[9]
dataout[10] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[10]
dataout[11] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[11]
dataout[12] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[12]
dataout[13] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[13]
dataout[14] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[14]
dataout[15] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[15]
dataout[16] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[16]
dataout[17] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[17]
dataout[18] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[18]
dataout[19] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[19]
dataout[20] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[20]
dataout[21] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[21]
dataout[22] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[22]
dataout[23] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[23]
dataout[24] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[24]
dataout[25] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[25]
dataout[26] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[26]
dataout[27] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[27]
dataout[28] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[28]
dataout[29] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[29]
dataout[30] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[30]
dataout[31] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[31]
dataout[32] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[32]
dataout[33] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[33]
dataout[34] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[34]
dataout[35] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[35]
dataout[36] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[36]
dataout[37] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[37]
dataout[38] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[38]
dataout[39] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[39]
dataout[40] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[40]
dataout[41] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[41]
dataout[42] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[42]
dataout[43] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[43]
dataout[44] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[44]
dataout[45] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[45]
dataout[46] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[46]
dataout[47] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[47]
dataout[48] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[48]
dataout[49] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[49]
dataout[50] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[50]
dataout[51] <= altera_fft_dual_port_ram:gen_m4k_delay:ram_component.q_b[51]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
data_a[48] => altsyncram:old_ram_gen:old_ram_component.data_a[48]
data_a[49] => altsyncram:old_ram_gen:old_ram_component.data_a[49]
data_a[50] => altsyncram:old_ram_gen:old_ram_component.data_a[50]
data_a[51] => altsyncram:old_ram_gen:old_ram_component.data_a[51]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]
q_b[48] <= altsyncram:old_ram_gen:old_ram_component.q_b[48]
q_b[49] <= altsyncram:old_ram_gen:old_ram_component.q_b[49]
q_b[50] <= altsyncram:old_ram_gen:old_ram_component.q_b[50]
q_b[51] <= altsyncram:old_ram_gen:old_ram_component.q_b[51]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_m0q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_m0q3:auto_generated.rden_b
data_a[0] => altsyncram_m0q3:auto_generated.data_a[0]
data_a[1] => altsyncram_m0q3:auto_generated.data_a[1]
data_a[2] => altsyncram_m0q3:auto_generated.data_a[2]
data_a[3] => altsyncram_m0q3:auto_generated.data_a[3]
data_a[4] => altsyncram_m0q3:auto_generated.data_a[4]
data_a[5] => altsyncram_m0q3:auto_generated.data_a[5]
data_a[6] => altsyncram_m0q3:auto_generated.data_a[6]
data_a[7] => altsyncram_m0q3:auto_generated.data_a[7]
data_a[8] => altsyncram_m0q3:auto_generated.data_a[8]
data_a[9] => altsyncram_m0q3:auto_generated.data_a[9]
data_a[10] => altsyncram_m0q3:auto_generated.data_a[10]
data_a[11] => altsyncram_m0q3:auto_generated.data_a[11]
data_a[12] => altsyncram_m0q3:auto_generated.data_a[12]
data_a[13] => altsyncram_m0q3:auto_generated.data_a[13]
data_a[14] => altsyncram_m0q3:auto_generated.data_a[14]
data_a[15] => altsyncram_m0q3:auto_generated.data_a[15]
data_a[16] => altsyncram_m0q3:auto_generated.data_a[16]
data_a[17] => altsyncram_m0q3:auto_generated.data_a[17]
data_a[18] => altsyncram_m0q3:auto_generated.data_a[18]
data_a[19] => altsyncram_m0q3:auto_generated.data_a[19]
data_a[20] => altsyncram_m0q3:auto_generated.data_a[20]
data_a[21] => altsyncram_m0q3:auto_generated.data_a[21]
data_a[22] => altsyncram_m0q3:auto_generated.data_a[22]
data_a[23] => altsyncram_m0q3:auto_generated.data_a[23]
data_a[24] => altsyncram_m0q3:auto_generated.data_a[24]
data_a[25] => altsyncram_m0q3:auto_generated.data_a[25]
data_a[26] => altsyncram_m0q3:auto_generated.data_a[26]
data_a[27] => altsyncram_m0q3:auto_generated.data_a[27]
data_a[28] => altsyncram_m0q3:auto_generated.data_a[28]
data_a[29] => altsyncram_m0q3:auto_generated.data_a[29]
data_a[30] => altsyncram_m0q3:auto_generated.data_a[30]
data_a[31] => altsyncram_m0q3:auto_generated.data_a[31]
data_a[32] => altsyncram_m0q3:auto_generated.data_a[32]
data_a[33] => altsyncram_m0q3:auto_generated.data_a[33]
data_a[34] => altsyncram_m0q3:auto_generated.data_a[34]
data_a[35] => altsyncram_m0q3:auto_generated.data_a[35]
data_a[36] => altsyncram_m0q3:auto_generated.data_a[36]
data_a[37] => altsyncram_m0q3:auto_generated.data_a[37]
data_a[38] => altsyncram_m0q3:auto_generated.data_a[38]
data_a[39] => altsyncram_m0q3:auto_generated.data_a[39]
data_a[40] => altsyncram_m0q3:auto_generated.data_a[40]
data_a[41] => altsyncram_m0q3:auto_generated.data_a[41]
data_a[42] => altsyncram_m0q3:auto_generated.data_a[42]
data_a[43] => altsyncram_m0q3:auto_generated.data_a[43]
data_a[44] => altsyncram_m0q3:auto_generated.data_a[44]
data_a[45] => altsyncram_m0q3:auto_generated.data_a[45]
data_a[46] => altsyncram_m0q3:auto_generated.data_a[46]
data_a[47] => altsyncram_m0q3:auto_generated.data_a[47]
data_a[48] => altsyncram_m0q3:auto_generated.data_a[48]
data_a[49] => altsyncram_m0q3:auto_generated.data_a[49]
data_a[50] => altsyncram_m0q3:auto_generated.data_a[50]
data_a[51] => altsyncram_m0q3:auto_generated.data_a[51]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
address_a[0] => altsyncram_m0q3:auto_generated.address_a[0]
address_a[1] => altsyncram_m0q3:auto_generated.address_a[1]
address_a[2] => altsyncram_m0q3:auto_generated.address_a[2]
address_a[3] => altsyncram_m0q3:auto_generated.address_a[3]
address_b[0] => altsyncram_m0q3:auto_generated.address_b[0]
address_b[1] => altsyncram_m0q3:auto_generated.address_b[1]
address_b[2] => altsyncram_m0q3:auto_generated.address_b[2]
address_b[3] => altsyncram_m0q3:auto_generated.address_b[3]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m0q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_m0q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_m0q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_b[0] <= altsyncram_m0q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_m0q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_m0q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_m0q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_m0q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_m0q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_m0q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_m0q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_m0q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_m0q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_m0q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_m0q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_m0q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_m0q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_m0q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_m0q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_m0q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_m0q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_m0q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_m0q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_m0q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_m0q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_m0q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_m0q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_m0q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_m0q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_m0q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_m0q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_m0q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_m0q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_m0q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_m0q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_m0q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_m0q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_m0q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_m0q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_m0q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_m0q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_m0q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_m0q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_m0q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_m0q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_m0q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_m0q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_m0q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_m0q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_m0q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_m0q3:auto_generated.q_b[47]
q_b[48] <= altsyncram_m0q3:auto_generated.q_b[48]
q_b[49] <= altsyncram_m0q3:auto_generated.q_b[49]
q_b[50] <= altsyncram_m0q3:auto_generated.q_b[50]
q_b[51] <= altsyncram_m0q3:auto_generated.q_b[51]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_m0q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
rden_b => ram_block1a50.PORTBRE
rden_b => ram_block1a51.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_wrptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
counter_max[0] => LessThan0.IN5
counter_max[0] => Add0.IN10
counter_max[1] => LessThan0.IN4
counter_max[1] => Add0.IN9
counter_max[2] => LessThan0.IN3
counter_max[2] => Add0.IN8
counter_max[3] => LessThan0.IN2
counter_max[3] => Add0.IN7
counter_max[4] => LessThan0.IN1
counter_max[4] => Add0.IN6
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|counter_module:\gen_m4k_delay:move_rdptr_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
counter_max[0] => LessThan0.IN5
counter_max[0] => Add0.IN10
counter_max[1] => LessThan0.IN4
counter_max[1] => Add0.IN9
counter_max[2] => LessThan0.IN3
counter_max[2] => Add0.IN8
counter_max[3] => LessThan0.IN2
counter_max[3] => Add0.IN7
counter_max[4] => LessThan0.IN1
counter_max[4] => Add0.IN6
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_imag[26]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => out_real[26]~reg0.CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:in_imag_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[0][26].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_real_pl_d[1][26].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[0][26].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][25].CLK
clk => \generate_delay_gt_pipeline:del_in_imag_pl_d[1][26].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_imag_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => in_real_pl_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_imag_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => in_real_pl_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_real[19] => in_real_cmm[19].DATAB
in_real[19] => in_imag_cmm[19].DATAA
in_real[20] => in_real_cmm[20].DATAB
in_real[20] => in_imag_cmm[20].DATAA
in_real[21] => in_real_cmm[21].DATAB
in_real[21] => in_imag_cmm[21].DATAA
in_real[22] => in_real_cmm[22].DATAB
in_real[22] => in_imag_cmm[22].DATAA
in_real[23] => in_real_cmm[23].DATAB
in_real[23] => in_imag_cmm[23].DATAA
in_real[24] => in_real_cmm[24].DATAB
in_real[24] => in_imag_cmm[24].DATAA
in_real[25] => in_real_cmm[25].DATAB
in_real[25] => in_imag_cmm[25].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
in_imag[19] => in_real_cmm[19].DATAA
in_imag[19] => in_imag_cmm[19].DATAB
in_imag[20] => in_real_cmm[20].DATAA
in_imag[20] => in_imag_cmm[20].DATAB
in_imag[21] => in_real_cmm[21].DATAA
in_imag[21] => in_imag_cmm[21].DATAB
in_imag[22] => in_real_cmm[22].DATAA
in_imag[22] => in_imag_cmm[22].DATAB
in_imag[23] => in_real_cmm[23].DATAA
in_imag[23] => in_imag_cmm[23].DATAB
in_imag[24] => in_real_cmm[24].DATAA
in_imag[24] => in_imag_cmm[24].DATAB
in_imag[25] => in_real_cmm[25].DATAA
in_imag[25] => in_imag_cmm[25].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_real[26] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
del_in_imag[26] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[26] <= out_real[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[26] <= out_imag[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[26] <= del_out_real.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[26] <= del_out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN7
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN8
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => \gen_reg_delay:del_reg_array[1][0].CLK
clk => \gen_reg_delay:del_reg_array[1][1].CLK
clk => \gen_reg_delay:del_reg_array[1][2].CLK
clk => \gen_reg_delay:del_reg_array[1][3].CLK
clk => \gen_reg_delay:del_reg_array[1][4].CLK
clk => \gen_reg_delay:del_reg_array[1][5].CLK
clk => \gen_reg_delay:del_reg_array[1][6].CLK
clk => \gen_reg_delay:del_reg_array[1][7].CLK
clk => \gen_reg_delay:del_reg_array[1][8].CLK
clk => \gen_reg_delay:del_reg_array[1][9].CLK
clk => \gen_reg_delay:del_reg_array[1][10].CLK
clk => \gen_reg_delay:del_reg_array[1][11].CLK
clk => \gen_reg_delay:del_reg_array[1][12].CLK
clk => \gen_reg_delay:del_reg_array[1][13].CLK
clk => \gen_reg_delay:del_reg_array[1][14].CLK
clk => \gen_reg_delay:del_reg_array[1][15].CLK
clk => \gen_reg_delay:del_reg_array[1][16].CLK
clk => \gen_reg_delay:del_reg_array[1][17].CLK
clk => \gen_reg_delay:del_reg_array[1][18].CLK
clk => \gen_reg_delay:del_reg_array[1][19].CLK
clk => \gen_reg_delay:del_reg_array[1][20].CLK
clk => \gen_reg_delay:del_reg_array[1][21].CLK
clk => \gen_reg_delay:del_reg_array[1][22].CLK
clk => \gen_reg_delay:del_reg_array[1][23].CLK
clk => \gen_reg_delay:del_reg_array[1][24].CLK
clk => \gen_reg_delay:del_reg_array[1][25].CLK
clk => \gen_reg_delay:del_reg_array[1][26].CLK
clk => \gen_reg_delay:del_reg_array[1][27].CLK
clk => \gen_reg_delay:del_reg_array[1][28].CLK
clk => \gen_reg_delay:del_reg_array[1][29].CLK
clk => \gen_reg_delay:del_reg_array[1][30].CLK
clk => \gen_reg_delay:del_reg_array[1][31].CLK
clk => \gen_reg_delay:del_reg_array[1][32].CLK
clk => \gen_reg_delay:del_reg_array[1][33].CLK
clk => \gen_reg_delay:del_reg_array[1][34].CLK
clk => \gen_reg_delay:del_reg_array[1][35].CLK
clk => \gen_reg_delay:del_reg_array[1][36].CLK
clk => \gen_reg_delay:del_reg_array[1][37].CLK
clk => \gen_reg_delay:del_reg_array[1][38].CLK
clk => \gen_reg_delay:del_reg_array[1][39].CLK
clk => \gen_reg_delay:del_reg_array[1][40].CLK
clk => \gen_reg_delay:del_reg_array[1][41].CLK
clk => \gen_reg_delay:del_reg_array[1][42].CLK
clk => \gen_reg_delay:del_reg_array[1][43].CLK
clk => \gen_reg_delay:del_reg_array[1][44].CLK
clk => \gen_reg_delay:del_reg_array[1][45].CLK
clk => \gen_reg_delay:del_reg_array[1][46].CLK
clk => \gen_reg_delay:del_reg_array[1][47].CLK
clk => \gen_reg_delay:del_reg_array[1][48].CLK
clk => \gen_reg_delay:del_reg_array[1][49].CLK
clk => \gen_reg_delay:del_reg_array[1][50].CLK
clk => \gen_reg_delay:del_reg_array[1][51].CLK
clk => \gen_reg_delay:del_reg_array[1][52].CLK
clk => \gen_reg_delay:del_reg_array[1][53].CLK
clk => \gen_reg_delay:del_reg_array[2][0].CLK
clk => \gen_reg_delay:del_reg_array[2][1].CLK
clk => \gen_reg_delay:del_reg_array[2][2].CLK
clk => \gen_reg_delay:del_reg_array[2][3].CLK
clk => \gen_reg_delay:del_reg_array[2][4].CLK
clk => \gen_reg_delay:del_reg_array[2][5].CLK
clk => \gen_reg_delay:del_reg_array[2][6].CLK
clk => \gen_reg_delay:del_reg_array[2][7].CLK
clk => \gen_reg_delay:del_reg_array[2][8].CLK
clk => \gen_reg_delay:del_reg_array[2][9].CLK
clk => \gen_reg_delay:del_reg_array[2][10].CLK
clk => \gen_reg_delay:del_reg_array[2][11].CLK
clk => \gen_reg_delay:del_reg_array[2][12].CLK
clk => \gen_reg_delay:del_reg_array[2][13].CLK
clk => \gen_reg_delay:del_reg_array[2][14].CLK
clk => \gen_reg_delay:del_reg_array[2][15].CLK
clk => \gen_reg_delay:del_reg_array[2][16].CLK
clk => \gen_reg_delay:del_reg_array[2][17].CLK
clk => \gen_reg_delay:del_reg_array[2][18].CLK
clk => \gen_reg_delay:del_reg_array[2][19].CLK
clk => \gen_reg_delay:del_reg_array[2][20].CLK
clk => \gen_reg_delay:del_reg_array[2][21].CLK
clk => \gen_reg_delay:del_reg_array[2][22].CLK
clk => \gen_reg_delay:del_reg_array[2][23].CLK
clk => \gen_reg_delay:del_reg_array[2][24].CLK
clk => \gen_reg_delay:del_reg_array[2][25].CLK
clk => \gen_reg_delay:del_reg_array[2][26].CLK
clk => \gen_reg_delay:del_reg_array[2][27].CLK
clk => \gen_reg_delay:del_reg_array[2][28].CLK
clk => \gen_reg_delay:del_reg_array[2][29].CLK
clk => \gen_reg_delay:del_reg_array[2][30].CLK
clk => \gen_reg_delay:del_reg_array[2][31].CLK
clk => \gen_reg_delay:del_reg_array[2][32].CLK
clk => \gen_reg_delay:del_reg_array[2][33].CLK
clk => \gen_reg_delay:del_reg_array[2][34].CLK
clk => \gen_reg_delay:del_reg_array[2][35].CLK
clk => \gen_reg_delay:del_reg_array[2][36].CLK
clk => \gen_reg_delay:del_reg_array[2][37].CLK
clk => \gen_reg_delay:del_reg_array[2][38].CLK
clk => \gen_reg_delay:del_reg_array[2][39].CLK
clk => \gen_reg_delay:del_reg_array[2][40].CLK
clk => \gen_reg_delay:del_reg_array[2][41].CLK
clk => \gen_reg_delay:del_reg_array[2][42].CLK
clk => \gen_reg_delay:del_reg_array[2][43].CLK
clk => \gen_reg_delay:del_reg_array[2][44].CLK
clk => \gen_reg_delay:del_reg_array[2][45].CLK
clk => \gen_reg_delay:del_reg_array[2][46].CLK
clk => \gen_reg_delay:del_reg_array[2][47].CLK
clk => \gen_reg_delay:del_reg_array[2][48].CLK
clk => \gen_reg_delay:del_reg_array[2][49].CLK
clk => \gen_reg_delay:del_reg_array[2][50].CLK
clk => \gen_reg_delay:del_reg_array[2][51].CLK
clk => \gen_reg_delay:del_reg_array[2][52].CLK
clk => \gen_reg_delay:del_reg_array[2][53].CLK
clk => \gen_reg_delay:del_reg_array[3][0].CLK
clk => \gen_reg_delay:del_reg_array[3][1].CLK
clk => \gen_reg_delay:del_reg_array[3][2].CLK
clk => \gen_reg_delay:del_reg_array[3][3].CLK
clk => \gen_reg_delay:del_reg_array[3][4].CLK
clk => \gen_reg_delay:del_reg_array[3][5].CLK
clk => \gen_reg_delay:del_reg_array[3][6].CLK
clk => \gen_reg_delay:del_reg_array[3][7].CLK
clk => \gen_reg_delay:del_reg_array[3][8].CLK
clk => \gen_reg_delay:del_reg_array[3][9].CLK
clk => \gen_reg_delay:del_reg_array[3][10].CLK
clk => \gen_reg_delay:del_reg_array[3][11].CLK
clk => \gen_reg_delay:del_reg_array[3][12].CLK
clk => \gen_reg_delay:del_reg_array[3][13].CLK
clk => \gen_reg_delay:del_reg_array[3][14].CLK
clk => \gen_reg_delay:del_reg_array[3][15].CLK
clk => \gen_reg_delay:del_reg_array[3][16].CLK
clk => \gen_reg_delay:del_reg_array[3][17].CLK
clk => \gen_reg_delay:del_reg_array[3][18].CLK
clk => \gen_reg_delay:del_reg_array[3][19].CLK
clk => \gen_reg_delay:del_reg_array[3][20].CLK
clk => \gen_reg_delay:del_reg_array[3][21].CLK
clk => \gen_reg_delay:del_reg_array[3][22].CLK
clk => \gen_reg_delay:del_reg_array[3][23].CLK
clk => \gen_reg_delay:del_reg_array[3][24].CLK
clk => \gen_reg_delay:del_reg_array[3][25].CLK
clk => \gen_reg_delay:del_reg_array[3][26].CLK
clk => \gen_reg_delay:del_reg_array[3][27].CLK
clk => \gen_reg_delay:del_reg_array[3][28].CLK
clk => \gen_reg_delay:del_reg_array[3][29].CLK
clk => \gen_reg_delay:del_reg_array[3][30].CLK
clk => \gen_reg_delay:del_reg_array[3][31].CLK
clk => \gen_reg_delay:del_reg_array[3][32].CLK
clk => \gen_reg_delay:del_reg_array[3][33].CLK
clk => \gen_reg_delay:del_reg_array[3][34].CLK
clk => \gen_reg_delay:del_reg_array[3][35].CLK
clk => \gen_reg_delay:del_reg_array[3][36].CLK
clk => \gen_reg_delay:del_reg_array[3][37].CLK
clk => \gen_reg_delay:del_reg_array[3][38].CLK
clk => \gen_reg_delay:del_reg_array[3][39].CLK
clk => \gen_reg_delay:del_reg_array[3][40].CLK
clk => \gen_reg_delay:del_reg_array[3][41].CLK
clk => \gen_reg_delay:del_reg_array[3][42].CLK
clk => \gen_reg_delay:del_reg_array[3][43].CLK
clk => \gen_reg_delay:del_reg_array[3][44].CLK
clk => \gen_reg_delay:del_reg_array[3][45].CLK
clk => \gen_reg_delay:del_reg_array[3][46].CLK
clk => \gen_reg_delay:del_reg_array[3][47].CLK
clk => \gen_reg_delay:del_reg_array[3][48].CLK
clk => \gen_reg_delay:del_reg_array[3][49].CLK
clk => \gen_reg_delay:del_reg_array[3][50].CLK
clk => \gen_reg_delay:del_reg_array[3][51].CLK
clk => \gen_reg_delay:del_reg_array[3][52].CLK
clk => \gen_reg_delay:del_reg_array[3][53].CLK
clk => \gen_reg_delay:del_reg_array[4][0].CLK
clk => \gen_reg_delay:del_reg_array[4][1].CLK
clk => \gen_reg_delay:del_reg_array[4][2].CLK
clk => \gen_reg_delay:del_reg_array[4][3].CLK
clk => \gen_reg_delay:del_reg_array[4][4].CLK
clk => \gen_reg_delay:del_reg_array[4][5].CLK
clk => \gen_reg_delay:del_reg_array[4][6].CLK
clk => \gen_reg_delay:del_reg_array[4][7].CLK
clk => \gen_reg_delay:del_reg_array[4][8].CLK
clk => \gen_reg_delay:del_reg_array[4][9].CLK
clk => \gen_reg_delay:del_reg_array[4][10].CLK
clk => \gen_reg_delay:del_reg_array[4][11].CLK
clk => \gen_reg_delay:del_reg_array[4][12].CLK
clk => \gen_reg_delay:del_reg_array[4][13].CLK
clk => \gen_reg_delay:del_reg_array[4][14].CLK
clk => \gen_reg_delay:del_reg_array[4][15].CLK
clk => \gen_reg_delay:del_reg_array[4][16].CLK
clk => \gen_reg_delay:del_reg_array[4][17].CLK
clk => \gen_reg_delay:del_reg_array[4][18].CLK
clk => \gen_reg_delay:del_reg_array[4][19].CLK
clk => \gen_reg_delay:del_reg_array[4][20].CLK
clk => \gen_reg_delay:del_reg_array[4][21].CLK
clk => \gen_reg_delay:del_reg_array[4][22].CLK
clk => \gen_reg_delay:del_reg_array[4][23].CLK
clk => \gen_reg_delay:del_reg_array[4][24].CLK
clk => \gen_reg_delay:del_reg_array[4][25].CLK
clk => \gen_reg_delay:del_reg_array[4][26].CLK
clk => \gen_reg_delay:del_reg_array[4][27].CLK
clk => \gen_reg_delay:del_reg_array[4][28].CLK
clk => \gen_reg_delay:del_reg_array[4][29].CLK
clk => \gen_reg_delay:del_reg_array[4][30].CLK
clk => \gen_reg_delay:del_reg_array[4][31].CLK
clk => \gen_reg_delay:del_reg_array[4][32].CLK
clk => \gen_reg_delay:del_reg_array[4][33].CLK
clk => \gen_reg_delay:del_reg_array[4][34].CLK
clk => \gen_reg_delay:del_reg_array[4][35].CLK
clk => \gen_reg_delay:del_reg_array[4][36].CLK
clk => \gen_reg_delay:del_reg_array[4][37].CLK
clk => \gen_reg_delay:del_reg_array[4][38].CLK
clk => \gen_reg_delay:del_reg_array[4][39].CLK
clk => \gen_reg_delay:del_reg_array[4][40].CLK
clk => \gen_reg_delay:del_reg_array[4][41].CLK
clk => \gen_reg_delay:del_reg_array[4][42].CLK
clk => \gen_reg_delay:del_reg_array[4][43].CLK
clk => \gen_reg_delay:del_reg_array[4][44].CLK
clk => \gen_reg_delay:del_reg_array[4][45].CLK
clk => \gen_reg_delay:del_reg_array[4][46].CLK
clk => \gen_reg_delay:del_reg_array[4][47].CLK
clk => \gen_reg_delay:del_reg_array[4][48].CLK
clk => \gen_reg_delay:del_reg_array[4][49].CLK
clk => \gen_reg_delay:del_reg_array[4][50].CLK
clk => \gen_reg_delay:del_reg_array[4][51].CLK
clk => \gen_reg_delay:del_reg_array[4][52].CLK
clk => \gen_reg_delay:del_reg_array[4][53].CLK
clk => \gen_reg_delay:del_reg_array[5][0].CLK
clk => \gen_reg_delay:del_reg_array[5][1].CLK
clk => \gen_reg_delay:del_reg_array[5][2].CLK
clk => \gen_reg_delay:del_reg_array[5][3].CLK
clk => \gen_reg_delay:del_reg_array[5][4].CLK
clk => \gen_reg_delay:del_reg_array[5][5].CLK
clk => \gen_reg_delay:del_reg_array[5][6].CLK
clk => \gen_reg_delay:del_reg_array[5][7].CLK
clk => \gen_reg_delay:del_reg_array[5][8].CLK
clk => \gen_reg_delay:del_reg_array[5][9].CLK
clk => \gen_reg_delay:del_reg_array[5][10].CLK
clk => \gen_reg_delay:del_reg_array[5][11].CLK
clk => \gen_reg_delay:del_reg_array[5][12].CLK
clk => \gen_reg_delay:del_reg_array[5][13].CLK
clk => \gen_reg_delay:del_reg_array[5][14].CLK
clk => \gen_reg_delay:del_reg_array[5][15].CLK
clk => \gen_reg_delay:del_reg_array[5][16].CLK
clk => \gen_reg_delay:del_reg_array[5][17].CLK
clk => \gen_reg_delay:del_reg_array[5][18].CLK
clk => \gen_reg_delay:del_reg_array[5][19].CLK
clk => \gen_reg_delay:del_reg_array[5][20].CLK
clk => \gen_reg_delay:del_reg_array[5][21].CLK
clk => \gen_reg_delay:del_reg_array[5][22].CLK
clk => \gen_reg_delay:del_reg_array[5][23].CLK
clk => \gen_reg_delay:del_reg_array[5][24].CLK
clk => \gen_reg_delay:del_reg_array[5][25].CLK
clk => \gen_reg_delay:del_reg_array[5][26].CLK
clk => \gen_reg_delay:del_reg_array[5][27].CLK
clk => \gen_reg_delay:del_reg_array[5][28].CLK
clk => \gen_reg_delay:del_reg_array[5][29].CLK
clk => \gen_reg_delay:del_reg_array[5][30].CLK
clk => \gen_reg_delay:del_reg_array[5][31].CLK
clk => \gen_reg_delay:del_reg_array[5][32].CLK
clk => \gen_reg_delay:del_reg_array[5][33].CLK
clk => \gen_reg_delay:del_reg_array[5][34].CLK
clk => \gen_reg_delay:del_reg_array[5][35].CLK
clk => \gen_reg_delay:del_reg_array[5][36].CLK
clk => \gen_reg_delay:del_reg_array[5][37].CLK
clk => \gen_reg_delay:del_reg_array[5][38].CLK
clk => \gen_reg_delay:del_reg_array[5][39].CLK
clk => \gen_reg_delay:del_reg_array[5][40].CLK
clk => \gen_reg_delay:del_reg_array[5][41].CLK
clk => \gen_reg_delay:del_reg_array[5][42].CLK
clk => \gen_reg_delay:del_reg_array[5][43].CLK
clk => \gen_reg_delay:del_reg_array[5][44].CLK
clk => \gen_reg_delay:del_reg_array[5][45].CLK
clk => \gen_reg_delay:del_reg_array[5][46].CLK
clk => \gen_reg_delay:del_reg_array[5][47].CLK
clk => \gen_reg_delay:del_reg_array[5][48].CLK
clk => \gen_reg_delay:del_reg_array[5][49].CLK
clk => \gen_reg_delay:del_reg_array[5][50].CLK
clk => \gen_reg_delay:del_reg_array[5][51].CLK
clk => \gen_reg_delay:del_reg_array[5][52].CLK
clk => \gen_reg_delay:del_reg_array[5][53].CLK
clk => \gen_reg_delay:del_reg_array[6][0].CLK
clk => \gen_reg_delay:del_reg_array[6][1].CLK
clk => \gen_reg_delay:del_reg_array[6][2].CLK
clk => \gen_reg_delay:del_reg_array[6][3].CLK
clk => \gen_reg_delay:del_reg_array[6][4].CLK
clk => \gen_reg_delay:del_reg_array[6][5].CLK
clk => \gen_reg_delay:del_reg_array[6][6].CLK
clk => \gen_reg_delay:del_reg_array[6][7].CLK
clk => \gen_reg_delay:del_reg_array[6][8].CLK
clk => \gen_reg_delay:del_reg_array[6][9].CLK
clk => \gen_reg_delay:del_reg_array[6][10].CLK
clk => \gen_reg_delay:del_reg_array[6][11].CLK
clk => \gen_reg_delay:del_reg_array[6][12].CLK
clk => \gen_reg_delay:del_reg_array[6][13].CLK
clk => \gen_reg_delay:del_reg_array[6][14].CLK
clk => \gen_reg_delay:del_reg_array[6][15].CLK
clk => \gen_reg_delay:del_reg_array[6][16].CLK
clk => \gen_reg_delay:del_reg_array[6][17].CLK
clk => \gen_reg_delay:del_reg_array[6][18].CLK
clk => \gen_reg_delay:del_reg_array[6][19].CLK
clk => \gen_reg_delay:del_reg_array[6][20].CLK
clk => \gen_reg_delay:del_reg_array[6][21].CLK
clk => \gen_reg_delay:del_reg_array[6][22].CLK
clk => \gen_reg_delay:del_reg_array[6][23].CLK
clk => \gen_reg_delay:del_reg_array[6][24].CLK
clk => \gen_reg_delay:del_reg_array[6][25].CLK
clk => \gen_reg_delay:del_reg_array[6][26].CLK
clk => \gen_reg_delay:del_reg_array[6][27].CLK
clk => \gen_reg_delay:del_reg_array[6][28].CLK
clk => \gen_reg_delay:del_reg_array[6][29].CLK
clk => \gen_reg_delay:del_reg_array[6][30].CLK
clk => \gen_reg_delay:del_reg_array[6][31].CLK
clk => \gen_reg_delay:del_reg_array[6][32].CLK
clk => \gen_reg_delay:del_reg_array[6][33].CLK
clk => \gen_reg_delay:del_reg_array[6][34].CLK
clk => \gen_reg_delay:del_reg_array[6][35].CLK
clk => \gen_reg_delay:del_reg_array[6][36].CLK
clk => \gen_reg_delay:del_reg_array[6][37].CLK
clk => \gen_reg_delay:del_reg_array[6][38].CLK
clk => \gen_reg_delay:del_reg_array[6][39].CLK
clk => \gen_reg_delay:del_reg_array[6][40].CLK
clk => \gen_reg_delay:del_reg_array[6][41].CLK
clk => \gen_reg_delay:del_reg_array[6][42].CLK
clk => \gen_reg_delay:del_reg_array[6][43].CLK
clk => \gen_reg_delay:del_reg_array[6][44].CLK
clk => \gen_reg_delay:del_reg_array[6][45].CLK
clk => \gen_reg_delay:del_reg_array[6][46].CLK
clk => \gen_reg_delay:del_reg_array[6][47].CLK
clk => \gen_reg_delay:del_reg_array[6][48].CLK
clk => \gen_reg_delay:del_reg_array[6][49].CLK
clk => \gen_reg_delay:del_reg_array[6][50].CLK
clk => \gen_reg_delay:del_reg_array[6][51].CLK
clk => \gen_reg_delay:del_reg_array[6][52].CLK
clk => \gen_reg_delay:del_reg_array[6][53].CLK
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
reset => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
enable => del_reg_array.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
radix_2 => dataout_s.OUTPUTSELECT
datain[0] => del_reg_array.DATAB
datain[1] => del_reg_array.DATAB
datain[2] => del_reg_array.DATAB
datain[3] => del_reg_array.DATAB
datain[4] => del_reg_array.DATAB
datain[5] => del_reg_array.DATAB
datain[6] => del_reg_array.DATAB
datain[7] => del_reg_array.DATAB
datain[8] => del_reg_array.DATAB
datain[9] => del_reg_array.DATAB
datain[10] => del_reg_array.DATAB
datain[11] => del_reg_array.DATAB
datain[12] => del_reg_array.DATAB
datain[13] => del_reg_array.DATAB
datain[14] => del_reg_array.DATAB
datain[15] => del_reg_array.DATAB
datain[16] => del_reg_array.DATAB
datain[17] => del_reg_array.DATAB
datain[18] => del_reg_array.DATAB
datain[19] => del_reg_array.DATAB
datain[20] => del_reg_array.DATAB
datain[21] => del_reg_array.DATAB
datain[22] => del_reg_array.DATAB
datain[23] => del_reg_array.DATAB
datain[24] => del_reg_array.DATAB
datain[25] => del_reg_array.DATAB
datain[26] => del_reg_array.DATAB
datain[27] => del_reg_array.DATAB
datain[28] => del_reg_array.DATAB
datain[29] => del_reg_array.DATAB
datain[30] => del_reg_array.DATAB
datain[31] => del_reg_array.DATAB
datain[32] => del_reg_array.DATAB
datain[33] => del_reg_array.DATAB
datain[34] => del_reg_array.DATAB
datain[35] => del_reg_array.DATAB
datain[36] => del_reg_array.DATAB
datain[37] => del_reg_array.DATAB
datain[38] => del_reg_array.DATAB
datain[39] => del_reg_array.DATAB
datain[40] => del_reg_array.DATAB
datain[41] => del_reg_array.DATAB
datain[42] => del_reg_array.DATAB
datain[43] => del_reg_array.DATAB
datain[44] => del_reg_array.DATAB
datain[45] => del_reg_array.DATAB
datain[46] => del_reg_array.DATAB
datain[47] => del_reg_array.DATAB
datain[48] => del_reg_array.DATAB
datain[49] => del_reg_array.DATAB
datain[50] => del_reg_array.DATAB
datain[51] => del_reg_array.DATAB
datain[52] => del_reg_array.DATAB
datain[53] => del_reg_array.DATAB
dataout[0] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= dataout_s.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[5].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[6].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[5].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[6].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN1
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN1
addr[0] => Equal1.IN9
addr[0] => Equal2.IN9
addr[0] => Equal0.IN13
addr[1] => Equal1.IN8
addr[1] => Equal2.IN8
addr[1] => Equal0.IN12
addr[2] => Equal1.IN7
addr[2] => Equal2.IN7
addr[2] => Equal0.IN11
addr[3] => Equal1.IN6
addr[3] => Equal2.IN6
addr[3] => Equal0.IN10
addr[4] => Equal1.IN5
addr[4] => Equal2.IN5
addr[4] => Equal0.IN9
addr[5] => Equal0.IN8
addr[5] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[6] => Equal0.IN7
addr[6] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => LessThan1.IN10
counter_max[1] => LessThan0.IN7
counter_max[1] => Add0.IN14
counter_max[2] => LessThan0.IN6
counter_max[2] => Add0.IN13
counter_max[3] => LessThan0.IN5
counter_max[3] => Add0.IN12
counter_max[4] => LessThan0.IN4
counter_max[4] => Add0.IN11
counter_max[5] => LessThan0.IN3
counter_max[5] => Add0.IN10
counter_max[6] => LessThan0.IN2
counter_max[6] => Add0.IN9
counter_max[7] => LessThan0.IN1
counter_max[7] => Add0.IN8
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => Add0.IN16
counter_max[1] => LessThan0.IN7
counter_max[1] => Add0.IN15
counter_max[2] => LessThan0.IN6
counter_max[2] => Add0.IN14
counter_max[3] => LessThan0.IN5
counter_max[3] => Add0.IN13
counter_max[4] => LessThan0.IN4
counter_max[4] => Add0.IN12
counter_max[5] => LessThan0.IN3
counter_max[5] => Add0.IN11
counter_max[6] => LessThan0.IN2
counter_max[6] => Add0.IN10
counter_max[7] => LessThan0.IN1
counter_max[7] => Add0.IN9
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => Add0.IN16
counter_max[1] => LessThan0.IN7
counter_max[1] => Add0.IN15
counter_max[2] => LessThan0.IN6
counter_max[2] => Add0.IN14
counter_max[3] => LessThan0.IN5
counter_max[3] => Add0.IN13
counter_max[4] => LessThan0.IN4
counter_max[4] => Add0.IN12
counter_max[5] => LessThan0.IN3
counter_max[5] => Add0.IN11
counter_max[6] => LessThan0.IN2
counter_max[6] => Add0.IN10
counter_max[7] => LessThan0.IN1
counter_max[7] => Add0.IN9
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
counter_max[0] => LessThan0.IN8
counter_max[0] => LessThan1.IN8
counter_max[1] => LessThan0.IN7
counter_max[1] => LessThan1.IN7
counter_max[2] => LessThan0.IN6
counter_max[2] => LessThan1.IN6
counter_max[3] => LessThan0.IN5
counter_max[3] => LessThan1.IN5
counter_max[4] => LessThan0.IN4
counter_max[4] => LessThan1.IN4
counter_max[5] => LessThan0.IN3
counter_max[5] => LessThan1.IN3
counter_max[6] => LessThan0.IN2
counter_max[6] => LessThan1.IN2
counter_max[7] => LessThan0.IN1
counter_max[7] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_idt3:auto_generated.address_a[0]
address_a[1] => altsyncram_idt3:auto_generated.address_a[1]
address_a[2] => altsyncram_idt3:auto_generated.address_a[2]
address_a[3] => altsyncram_idt3:auto_generated.address_a[3]
address_a[4] => altsyncram_idt3:auto_generated.address_a[4]
address_a[5] => altsyncram_idt3:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_idt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_idt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_idt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_idt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_idt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_idt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_idt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_idt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_idt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_idt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_idt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_idt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_idt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_idt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_idt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_idt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_idt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_idt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_idt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_idt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_idt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_idt3:auto_generated.address_a[0]
address_a[1] => altsyncram_idt3:auto_generated.address_a[1]
address_a[2] => altsyncram_idt3:auto_generated.address_a[2]
address_a[3] => altsyncram_idt3:auto_generated.address_a[3]
address_a[4] => altsyncram_idt3:auto_generated.address_a[4]
address_a[5] => altsyncram_idt3:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_idt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_idt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_idt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_idt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_idt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_idt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_idt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_idt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_idt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_idt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_idt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_idt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_idt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_idt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_idt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_idt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_idt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_idt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_idt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_idt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_idt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:4:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
clk => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
reset => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => bfii_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
enable => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.enable
in_valid => twid_rd_en_tmp.IN0
in_valid => processing_cnt_p.IN0
in_valid => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_valid
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfii:bfii_delblk_real.radix_2
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.in_fftpts[13]
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[20]
in_real[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[21]
in_real[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[22]
in_real[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[23]
in_real[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[24]
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[20]
in_imag[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[21]
in_imag[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[22]
in_imag[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[23]
in_imag[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[24]
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[2]
out_real[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[3]
out_real[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[4]
out_real[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[5]
out_real[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[6]
out_real[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[7]
out_real[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[8]
out_real[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[9]
out_real[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[10]
out_real[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[11]
out_real[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[12]
out_real[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[13]
out_real[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[14]
out_real[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[15]
out_real[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[16]
out_real[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[17]
out_real[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[18]
out_real[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[19]
out_real[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[20]
out_real[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[21]
out_real[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[22]
out_real[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[23]
out_real[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[24]
out_real[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[25]
out_real[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_real[26]
out_imag[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[2]
out_imag[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[3]
out_imag[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[4]
out_imag[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[5]
out_imag[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[6]
out_imag[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[7]
out_imag[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[8]
out_imag[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[9]
out_imag[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[10]
out_imag[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[11]
out_imag[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[12]
out_imag[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[13]
out_imag[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[14]
out_imag[13] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[15]
out_imag[14] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[16]
out_imag[15] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[17]
out_imag[16] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[18]
out_imag[17] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[19]
out_imag[18] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[20]
out_imag[19] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[21]
out_imag[20] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[22]
out_imag[21] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[23]
out_imag[22] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[24]
out_imag[23] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[25]
out_imag[24] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_imag[26]
out_control[0] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_control[12]
out_inverse <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_inverse
out_sop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_sop
out_eop <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_eop
out_valid <= auk_dspip_r22sdf_bfii:gen_bfii:bfii_inst.out_valid


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[24].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_imag_std[20].CLK
clk => in_imag_std[21].CLK
clk => in_imag_std[22].CLK
clk => in_imag_std[23].CLK
clk => in_imag_std[24].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => in_real_std[20].CLK
clk => in_real_std[21].CLK
clk => in_real_std[22].CLK
clk => in_real_std[23].CLK
clk => in_real_std[24].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_real[20] => in_real_std.DATAB
in_real[21] => in_real_std.DATAB
in_real[22] => in_real_std.DATAB
in_real[23] => in_real_std.DATAB
in_real[24] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
in_imag[20] => in_imag_std.DATAB
in_imag[21] => in_imag_std.DATAB
in_imag[22] => in_imag_std.DATAB
in_imag[23] => in_imag_std.DATAB
in_imag[24] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_real[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[21]
out_real[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[22]
out_real[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[23]
out_real[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[24]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_imag[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[21]
out_imag[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[22]
out_imag[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[23]
out_imag[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[24]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[2][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[3][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[2][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[3][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[2][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[3][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[2][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[3][25].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_d[12].CLK
clk => \generate_delay_less_pipeline:in_imag_d[13].CLK
clk => \generate_delay_less_pipeline:in_imag_d[14].CLK
clk => \generate_delay_less_pipeline:in_imag_d[15].CLK
clk => \generate_delay_less_pipeline:in_imag_d[16].CLK
clk => \generate_delay_less_pipeline:in_imag_d[17].CLK
clk => \generate_delay_less_pipeline:in_imag_d[18].CLK
clk => \generate_delay_less_pipeline:in_imag_d[19].CLK
clk => \generate_delay_less_pipeline:in_imag_d[20].CLK
clk => \generate_delay_less_pipeline:in_imag_d[21].CLK
clk => \generate_delay_less_pipeline:in_imag_d[22].CLK
clk => \generate_delay_less_pipeline:in_imag_d[23].CLK
clk => \generate_delay_less_pipeline:in_imag_d[24].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_d[13].CLK
clk => \generate_delay_less_pipeline:in_real_d[14].CLK
clk => \generate_delay_less_pipeline:in_real_d[15].CLK
clk => \generate_delay_less_pipeline:in_real_d[16].CLK
clk => \generate_delay_less_pipeline:in_real_d[17].CLK
clk => \generate_delay_less_pipeline:in_real_d[18].CLK
clk => \generate_delay_less_pipeline:in_real_d[19].CLK
clk => \generate_delay_less_pipeline:in_real_d[20].CLK
clk => \generate_delay_less_pipeline:in_real_d[21].CLK
clk => \generate_delay_less_pipeline:in_real_d[22].CLK
clk => \generate_delay_less_pipeline:in_real_d[23].CLK
clk => \generate_delay_less_pipeline:in_real_d[24].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_d.DATAB
in_real[1] => in_real_d.DATAB
in_real[2] => in_real_d.DATAB
in_real[3] => in_real_d.DATAB
in_real[4] => in_real_d.DATAB
in_real[5] => in_real_d.DATAB
in_real[6] => in_real_d.DATAB
in_real[7] => in_real_d.DATAB
in_real[8] => in_real_d.DATAB
in_real[9] => in_real_d.DATAB
in_real[10] => in_real_d.DATAB
in_real[11] => in_real_d.DATAB
in_real[12] => in_real_d.DATAB
in_real[13] => in_real_d.DATAB
in_real[14] => in_real_d.DATAB
in_real[15] => in_real_d.DATAB
in_real[16] => in_real_d.DATAB
in_real[17] => in_real_d.DATAB
in_real[18] => in_real_d.DATAB
in_real[19] => in_real_d.DATAB
in_real[20] => in_real_d.DATAB
in_real[21] => in_real_d.DATAB
in_real[22] => in_real_d.DATAB
in_real[23] => in_real_d.DATAB
in_real[24] => in_real_d.DATAB
in_imag[0] => in_imag_d.DATAB
in_imag[1] => in_imag_d.DATAB
in_imag[2] => in_imag_d.DATAB
in_imag[3] => in_imag_d.DATAB
in_imag[4] => in_imag_d.DATAB
in_imag[5] => in_imag_d.DATAB
in_imag[6] => in_imag_d.DATAB
in_imag[7] => in_imag_d.DATAB
in_imag[8] => in_imag_d.DATAB
in_imag[9] => in_imag_d.DATAB
in_imag[10] => in_imag_d.DATAB
in_imag[11] => in_imag_d.DATAB
in_imag[12] => in_imag_d.DATAB
in_imag[13] => in_imag_d.DATAB
in_imag[14] => in_imag_d.DATAB
in_imag[15] => in_imag_d.DATAB
in_imag[16] => in_imag_d.DATAB
in_imag[17] => in_imag_d.DATAB
in_imag[18] => in_imag_d.DATAB
in_imag[19] => in_imag_d.DATAB
in_imag[20] => in_imag_d.DATAB
in_imag[21] => in_imag_d.DATAB
in_imag[22] => in_imag_d.DATAB
in_imag[23] => in_imag_d.DATAB
in_imag[24] => in_imag_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= \generate_delay_less_pipeline:in_real_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= \generate_delay_less_pipeline:in_real_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= \generate_delay_less_pipeline:in_real_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= \generate_delay_less_pipeline:in_real_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= \generate_delay_less_pipeline:in_real_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= \generate_delay_less_pipeline:in_real_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= \generate_delay_less_pipeline:in_real_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= \generate_delay_less_pipeline:in_real_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= \generate_delay_less_pipeline:in_real_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= \generate_delay_less_pipeline:in_real_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= \generate_delay_less_pipeline:in_real_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= \generate_delay_less_pipeline:in_real_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= \generate_delay_less_pipeline:in_imag_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= \generate_delay_less_pipeline:in_imag_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= \generate_delay_less_pipeline:in_imag_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= \generate_delay_less_pipeline:in_imag_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= \generate_delay_less_pipeline:in_imag_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= \generate_delay_less_pipeline:in_imag_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= \generate_delay_less_pipeline:in_imag_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= \generate_delay_less_pipeline:in_imag_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= \generate_delay_less_pipeline:in_imag_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= \generate_delay_less_pipeline:in_imag_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= \generate_delay_less_pipeline:in_imag_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= \generate_delay_less_pipeline:in_imag_d[24].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN5
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN6
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => dataout[32].DATAIN
datain[33] => dataout[33].DATAIN
datain[34] => dataout[34].DATAIN
datain[35] => dataout[35].DATAIN
datain[36] => dataout[36].DATAIN
datain[37] => dataout[37].DATAIN
datain[38] => dataout[38].DATAIN
datain[39] => dataout[39].DATAIN
datain[40] => dataout[40].DATAIN
datain[41] => dataout[41].DATAIN
datain[42] => dataout[42].DATAIN
datain[43] => dataout[43].DATAIN
datain[44] => dataout[44].DATAIN
datain[45] => dataout[45].DATAIN
datain[46] => dataout[46].DATAIN
datain[47] => dataout[47].DATAIN
datain[48] => dataout[48].DATAIN
datain[49] => dataout[49].DATAIN
datain[50] => dataout[50].DATAIN
datain[51] => dataout[51].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= datain[42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= datain[43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= datain[44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= datain[45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= datain[46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= datain[47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= datain[48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= datain[49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= datain[50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= datain[51].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_imag[26]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => out_real[26]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][26].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[1][26].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][26].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[1][26].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][26].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[1][26].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][26].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[1][26].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[12].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[13].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[14].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[15].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[16].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[17].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[18].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[19].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[20].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[21].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[22].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[23].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[24].CLK
clk => \generate_delay_less_pipeline:in_imag_cmm_d[25].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[13].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[14].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[15].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[16].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[17].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[18].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[19].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[20].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[21].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[22].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[23].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[24].CLK
clk => \generate_delay_less_pipeline:in_real_cmm_d[25].CLK
clk => cmm_control_d.CLK
clk => t_sel_d.CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => t_sel_d.OUTPUTSELECT
reset => cmm_control_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_real_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => in_imag_cmm_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => t_sel_d.OUTPUTSELECT
enable => cmm_control_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_real_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => in_imag_cmm_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_imag_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => del_in_real_pl_d.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_real.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_radix_2 => out_imag.OUTPUTSELECT
in_sel => ~NO_FANOUT~
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_cmm[0].DATAB
in_real[0] => in_imag_cmm[0].DATAA
in_real[1] => in_real_cmm[1].DATAB
in_real[1] => in_imag_cmm[1].DATAA
in_real[2] => in_real_cmm[2].DATAB
in_real[2] => in_imag_cmm[2].DATAA
in_real[3] => in_real_cmm[3].DATAB
in_real[3] => in_imag_cmm[3].DATAA
in_real[4] => in_real_cmm[4].DATAB
in_real[4] => in_imag_cmm[4].DATAA
in_real[5] => in_real_cmm[5].DATAB
in_real[5] => in_imag_cmm[5].DATAA
in_real[6] => in_real_cmm[6].DATAB
in_real[6] => in_imag_cmm[6].DATAA
in_real[7] => in_real_cmm[7].DATAB
in_real[7] => in_imag_cmm[7].DATAA
in_real[8] => in_real_cmm[8].DATAB
in_real[8] => in_imag_cmm[8].DATAA
in_real[9] => in_real_cmm[9].DATAB
in_real[9] => in_imag_cmm[9].DATAA
in_real[10] => in_real_cmm[10].DATAB
in_real[10] => in_imag_cmm[10].DATAA
in_real[11] => in_real_cmm[11].DATAB
in_real[11] => in_imag_cmm[11].DATAA
in_real[12] => in_real_cmm[12].DATAB
in_real[12] => in_imag_cmm[12].DATAA
in_real[13] => in_real_cmm[13].DATAB
in_real[13] => in_imag_cmm[13].DATAA
in_real[14] => in_real_cmm[14].DATAB
in_real[14] => in_imag_cmm[14].DATAA
in_real[15] => in_real_cmm[15].DATAB
in_real[15] => in_imag_cmm[15].DATAA
in_real[16] => in_real_cmm[16].DATAB
in_real[16] => in_imag_cmm[16].DATAA
in_real[17] => in_real_cmm[17].DATAB
in_real[17] => in_imag_cmm[17].DATAA
in_real[18] => in_real_cmm[18].DATAB
in_real[18] => in_imag_cmm[18].DATAA
in_real[19] => in_real_cmm[19].DATAB
in_real[19] => in_imag_cmm[19].DATAA
in_real[20] => in_real_cmm[20].DATAB
in_real[20] => in_imag_cmm[20].DATAA
in_real[21] => in_real_cmm[21].DATAB
in_real[21] => in_imag_cmm[21].DATAA
in_real[22] => in_real_cmm[22].DATAB
in_real[22] => in_imag_cmm[22].DATAA
in_real[23] => in_real_cmm[23].DATAB
in_real[23] => in_imag_cmm[23].DATAA
in_real[24] => in_real_cmm[24].DATAB
in_real[24] => in_imag_cmm[24].DATAA
in_real[25] => in_real_cmm[25].DATAB
in_real[25] => in_imag_cmm[25].DATAA
in_imag[0] => in_real_cmm[0].DATAA
in_imag[0] => in_imag_cmm[0].DATAB
in_imag[1] => in_real_cmm[1].DATAA
in_imag[1] => in_imag_cmm[1].DATAB
in_imag[2] => in_real_cmm[2].DATAA
in_imag[2] => in_imag_cmm[2].DATAB
in_imag[3] => in_real_cmm[3].DATAA
in_imag[3] => in_imag_cmm[3].DATAB
in_imag[4] => in_real_cmm[4].DATAA
in_imag[4] => in_imag_cmm[4].DATAB
in_imag[5] => in_real_cmm[5].DATAA
in_imag[5] => in_imag_cmm[5].DATAB
in_imag[6] => in_real_cmm[6].DATAA
in_imag[6] => in_imag_cmm[6].DATAB
in_imag[7] => in_real_cmm[7].DATAA
in_imag[7] => in_imag_cmm[7].DATAB
in_imag[8] => in_real_cmm[8].DATAA
in_imag[8] => in_imag_cmm[8].DATAB
in_imag[9] => in_real_cmm[9].DATAA
in_imag[9] => in_imag_cmm[9].DATAB
in_imag[10] => in_real_cmm[10].DATAA
in_imag[10] => in_imag_cmm[10].DATAB
in_imag[11] => in_real_cmm[11].DATAA
in_imag[11] => in_imag_cmm[11].DATAB
in_imag[12] => in_real_cmm[12].DATAA
in_imag[12] => in_imag_cmm[12].DATAB
in_imag[13] => in_real_cmm[13].DATAA
in_imag[13] => in_imag_cmm[13].DATAB
in_imag[14] => in_real_cmm[14].DATAA
in_imag[14] => in_imag_cmm[14].DATAB
in_imag[15] => in_real_cmm[15].DATAA
in_imag[15] => in_imag_cmm[15].DATAB
in_imag[16] => in_real_cmm[16].DATAA
in_imag[16] => in_imag_cmm[16].DATAB
in_imag[17] => in_real_cmm[17].DATAA
in_imag[17] => in_imag_cmm[17].DATAB
in_imag[18] => in_real_cmm[18].DATAA
in_imag[18] => in_imag_cmm[18].DATAB
in_imag[19] => in_real_cmm[19].DATAA
in_imag[19] => in_imag_cmm[19].DATAB
in_imag[20] => in_real_cmm[20].DATAA
in_imag[20] => in_imag_cmm[20].DATAB
in_imag[21] => in_real_cmm[21].DATAA
in_imag[21] => in_imag_cmm[21].DATAB
in_imag[22] => in_real_cmm[22].DATAA
in_imag[22] => in_imag_cmm[22].DATAB
in_imag[23] => in_real_cmm[23].DATAA
in_imag[23] => in_imag_cmm[23].DATAB
in_imag[24] => in_real_cmm[24].DATAA
in_imag[24] => in_imag_cmm[24].DATAB
in_imag[25] => in_real_cmm[25].DATAA
in_imag[25] => in_imag_cmm[25].DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_real[26] => del_in_real_pl_d.DATAB
del_in_real[26] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
del_in_imag[26] => del_in_imag_pl_d.DATAB
del_in_imag[26] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[26] <= out_real[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[26] <= out_imag[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_cmm_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_cmm_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_cmm_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_cmm_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= \generate_delay_less_pipeline:in_real_cmm_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= \generate_delay_less_pipeline:in_real_cmm_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= \generate_delay_less_pipeline:in_real_cmm_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= \generate_delay_less_pipeline:in_real_cmm_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= \generate_delay_less_pipeline:in_real_cmm_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= \generate_delay_less_pipeline:in_real_cmm_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= \generate_delay_less_pipeline:in_real_cmm_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= \generate_delay_less_pipeline:in_real_cmm_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= \generate_delay_less_pipeline:in_real_cmm_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= \generate_delay_less_pipeline:in_real_cmm_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= \generate_delay_less_pipeline:in_real_cmm_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= \generate_delay_less_pipeline:in_real_cmm_d[25].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[26] <= \generate_delay_less_pipeline:in_real_cmm_d[25].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_cmm_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_cmm_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_cmm_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_cmm_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_cmm_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_cmm_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_cmm_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_cmm_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_cmm_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_cmm_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_cmm_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_cmm_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_cmm_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_cmm_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= \generate_delay_less_pipeline:in_imag_cmm_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= \generate_delay_less_pipeline:in_imag_cmm_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= \generate_delay_less_pipeline:in_imag_cmm_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= \generate_delay_less_pipeline:in_imag_cmm_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= \generate_delay_less_pipeline:in_imag_cmm_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= \generate_delay_less_pipeline:in_imag_cmm_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= \generate_delay_less_pipeline:in_imag_cmm_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= \generate_delay_less_pipeline:in_imag_cmm_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= \generate_delay_less_pipeline:in_imag_cmm_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= \generate_delay_less_pipeline:in_imag_cmm_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= \generate_delay_less_pipeline:in_imag_cmm_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= \generate_delay_less_pipeline:in_imag_cmm_d[25].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[26] <= \generate_delay_less_pipeline:in_imag_cmm_d[25].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
dataa[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[26]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
datab[26] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[26]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]
result[26] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[26]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_iej:auto_generated.dataa[0]
dataa[1] => add_sub_iej:auto_generated.dataa[1]
dataa[2] => add_sub_iej:auto_generated.dataa[2]
dataa[3] => add_sub_iej:auto_generated.dataa[3]
dataa[4] => add_sub_iej:auto_generated.dataa[4]
dataa[5] => add_sub_iej:auto_generated.dataa[5]
dataa[6] => add_sub_iej:auto_generated.dataa[6]
dataa[7] => add_sub_iej:auto_generated.dataa[7]
dataa[8] => add_sub_iej:auto_generated.dataa[8]
dataa[9] => add_sub_iej:auto_generated.dataa[9]
dataa[10] => add_sub_iej:auto_generated.dataa[10]
dataa[11] => add_sub_iej:auto_generated.dataa[11]
dataa[12] => add_sub_iej:auto_generated.dataa[12]
dataa[13] => add_sub_iej:auto_generated.dataa[13]
dataa[14] => add_sub_iej:auto_generated.dataa[14]
dataa[15] => add_sub_iej:auto_generated.dataa[15]
dataa[16] => add_sub_iej:auto_generated.dataa[16]
dataa[17] => add_sub_iej:auto_generated.dataa[17]
dataa[18] => add_sub_iej:auto_generated.dataa[18]
dataa[19] => add_sub_iej:auto_generated.dataa[19]
dataa[20] => add_sub_iej:auto_generated.dataa[20]
dataa[21] => add_sub_iej:auto_generated.dataa[21]
dataa[22] => add_sub_iej:auto_generated.dataa[22]
dataa[23] => add_sub_iej:auto_generated.dataa[23]
dataa[24] => add_sub_iej:auto_generated.dataa[24]
dataa[25] => add_sub_iej:auto_generated.dataa[25]
dataa[26] => add_sub_iej:auto_generated.dataa[26]
datab[0] => add_sub_iej:auto_generated.datab[0]
datab[1] => add_sub_iej:auto_generated.datab[1]
datab[2] => add_sub_iej:auto_generated.datab[2]
datab[3] => add_sub_iej:auto_generated.datab[3]
datab[4] => add_sub_iej:auto_generated.datab[4]
datab[5] => add_sub_iej:auto_generated.datab[5]
datab[6] => add_sub_iej:auto_generated.datab[6]
datab[7] => add_sub_iej:auto_generated.datab[7]
datab[8] => add_sub_iej:auto_generated.datab[8]
datab[9] => add_sub_iej:auto_generated.datab[9]
datab[10] => add_sub_iej:auto_generated.datab[10]
datab[11] => add_sub_iej:auto_generated.datab[11]
datab[12] => add_sub_iej:auto_generated.datab[12]
datab[13] => add_sub_iej:auto_generated.datab[13]
datab[14] => add_sub_iej:auto_generated.datab[14]
datab[15] => add_sub_iej:auto_generated.datab[15]
datab[16] => add_sub_iej:auto_generated.datab[16]
datab[17] => add_sub_iej:auto_generated.datab[17]
datab[18] => add_sub_iej:auto_generated.datab[18]
datab[19] => add_sub_iej:auto_generated.datab[19]
datab[20] => add_sub_iej:auto_generated.datab[20]
datab[21] => add_sub_iej:auto_generated.datab[21]
datab[22] => add_sub_iej:auto_generated.datab[22]
datab[23] => add_sub_iej:auto_generated.datab[23]
datab[24] => add_sub_iej:auto_generated.datab[24]
datab[25] => add_sub_iej:auto_generated.datab[25]
datab[26] => add_sub_iej:auto_generated.datab[26]
cin => ~NO_FANOUT~
add_sub => add_sub_iej:auto_generated.add_sub
clock => add_sub_iej:auto_generated.clock
aclr => add_sub_iej:auto_generated.aclr
clken => add_sub_iej:auto_generated.clken
result[0] <= add_sub_iej:auto_generated.result[0]
result[1] <= add_sub_iej:auto_generated.result[1]
result[2] <= add_sub_iej:auto_generated.result[2]
result[3] <= add_sub_iej:auto_generated.result[3]
result[4] <= add_sub_iej:auto_generated.result[4]
result[5] <= add_sub_iej:auto_generated.result[5]
result[6] <= add_sub_iej:auto_generated.result[6]
result[7] <= add_sub_iej:auto_generated.result[7]
result[8] <= add_sub_iej:auto_generated.result[8]
result[9] <= add_sub_iej:auto_generated.result[9]
result[10] <= add_sub_iej:auto_generated.result[10]
result[11] <= add_sub_iej:auto_generated.result[11]
result[12] <= add_sub_iej:auto_generated.result[12]
result[13] <= add_sub_iej:auto_generated.result[13]
result[14] <= add_sub_iej:auto_generated.result[14]
result[15] <= add_sub_iej:auto_generated.result[15]
result[16] <= add_sub_iej:auto_generated.result[16]
result[17] <= add_sub_iej:auto_generated.result[17]
result[18] <= add_sub_iej:auto_generated.result[18]
result[19] <= add_sub_iej:auto_generated.result[19]
result[20] <= add_sub_iej:auto_generated.result[20]
result[21] <= add_sub_iej:auto_generated.result[21]
result[22] <= add_sub_iej:auto_generated.result[22]
result[23] <= add_sub_iej:auto_generated.result[23]
result[24] <= add_sub_iej:auto_generated.result[24]
result[25] <= add_sub_iej:auto_generated.result[25]
result[26] <= add_sub_iej:auto_generated.result[26]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_iej:auto_generated
aclr => pipeline_dffe[26].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN52
dataa[1] => op_1.IN50
dataa[2] => op_1.IN48
dataa[3] => op_1.IN46
dataa[4] => op_1.IN44
dataa[5] => op_1.IN42
dataa[6] => op_1.IN40
dataa[7] => op_1.IN38
dataa[8] => op_1.IN36
dataa[9] => op_1.IN34
dataa[10] => op_1.IN32
dataa[11] => op_1.IN30
dataa[12] => op_1.IN28
dataa[13] => op_1.IN26
dataa[14] => op_1.IN24
dataa[15] => op_1.IN22
dataa[16] => op_1.IN20
dataa[17] => op_1.IN18
dataa[18] => op_1.IN16
dataa[19] => op_1.IN14
dataa[20] => op_1.IN12
dataa[21] => op_1.IN10
dataa[22] => op_1.IN8
dataa[23] => op_1.IN6
dataa[24] => op_1.IN4
dataa[25] => op_1.IN2
dataa[26] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN11
in_radix_2 => Add1.IN12
in_radix_2 => Equal1.IN12
in_radix_2 => LessThan0.IN3
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN4
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:5:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => dataout[32].DATAIN
datain[33] => dataout[33].DATAIN
datain[34] => dataout[34].DATAIN
datain[35] => dataout[35].DATAIN
datain[36] => dataout[36].DATAIN
datain[37] => dataout[37].DATAIN
datain[38] => dataout[38].DATAIN
datain[39] => dataout[39].DATAIN
datain[40] => dataout[40].DATAIN
datain[41] => dataout[41].DATAIN
datain[42] => dataout[42].DATAIN
datain[43] => dataout[43].DATAIN
datain[44] => dataout[44].DATAIN
datain[45] => dataout[45].DATAIN
datain[46] => dataout[46].DATAIN
datain[47] => dataout[47].DATAIN
datain[48] => dataout[48].DATAIN
datain[49] => dataout[49].DATAIN
datain[50] => dataout[50].DATAIN
datain[51] => dataout[51].DATAIN
datain[52] => dataout[52].DATAIN
datain[53] => dataout[53].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= datain[42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= datain[43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= datain[44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= datain[45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= datain[46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= datain[47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= datain[48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= datain[49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= datain[50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= datain[51].DB_MAX_OUTPUT_PORT_TYPE
dataout[52] <= datain[52].DB_MAX_OUTPUT_PORT_TYPE
dataout[53] <= datain[53].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[3].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[4].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[3].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[4].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN1
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN1
addr[0] => Equal1.IN5
addr[0] => Equal2.IN5
addr[0] => Equal0.IN9
addr[1] => Equal1.IN4
addr[1] => Equal2.IN4
addr[1] => Equal0.IN8
addr[2] => Equal1.IN3
addr[2] => Equal2.IN3
addr[2] => Equal0.IN7
addr[3] => Equal0.IN6
addr[3] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[4] => Equal0.IN5
addr[4] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => LessThan1.IN8
counter_max[1] => LessThan0.IN5
counter_max[1] => Add0.IN10
counter_max[2] => LessThan0.IN4
counter_max[2] => Add0.IN9
counter_max[3] => LessThan0.IN3
counter_max[3] => Add0.IN8
counter_max[4] => LessThan0.IN2
counter_max[4] => Add0.IN7
counter_max[5] => LessThan0.IN1
counter_max[5] => Add0.IN6
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => Add0.IN12
counter_max[1] => LessThan0.IN5
counter_max[1] => Add0.IN11
counter_max[2] => LessThan0.IN4
counter_max[2] => Add0.IN10
counter_max[3] => LessThan0.IN3
counter_max[3] => Add0.IN9
counter_max[4] => LessThan0.IN2
counter_max[4] => Add0.IN8
counter_max[5] => LessThan0.IN1
counter_max[5] => Add0.IN7
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => Add0.IN12
counter_max[1] => LessThan0.IN5
counter_max[1] => Add0.IN11
counter_max[2] => LessThan0.IN4
counter_max[2] => Add0.IN10
counter_max[3] => LessThan0.IN3
counter_max[3] => Add0.IN9
counter_max[4] => LessThan0.IN2
counter_max[4] => Add0.IN8
counter_max[5] => LessThan0.IN1
counter_max[5] => Add0.IN7
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
counter_max[0] => LessThan0.IN6
counter_max[0] => LessThan1.IN6
counter_max[1] => LessThan0.IN5
counter_max[1] => LessThan1.IN5
counter_max[2] => LessThan0.IN4
counter_max[2] => LessThan1.IN4
counter_max[3] => LessThan0.IN3
counter_max[3] => LessThan1.IN3
counter_max[4] => LessThan0.IN2
counter_max[4] => LessThan1.IN2
counter_max[5] => LessThan0.IN1
counter_max[5] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4ct3:auto_generated.address_a[0]
address_a[1] => altsyncram_4ct3:auto_generated.address_a[1]
address_a[2] => altsyncram_4ct3:auto_generated.address_a[2]
address_a[3] => altsyncram_4ct3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ct3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4ct3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4ct3:auto_generated.q_a[0]
q_a[1] <= altsyncram_4ct3:auto_generated.q_a[1]
q_a[2] <= altsyncram_4ct3:auto_generated.q_a[2]
q_a[3] <= altsyncram_4ct3:auto_generated.q_a[3]
q_a[4] <= altsyncram_4ct3:auto_generated.q_a[4]
q_a[5] <= altsyncram_4ct3:auto_generated.q_a[5]
q_a[6] <= altsyncram_4ct3:auto_generated.q_a[6]
q_a[7] <= altsyncram_4ct3:auto_generated.q_a[7]
q_a[8] <= altsyncram_4ct3:auto_generated.q_a[8]
q_a[9] <= altsyncram_4ct3:auto_generated.q_a[9]
q_a[10] <= altsyncram_4ct3:auto_generated.q_a[10]
q_a[11] <= altsyncram_4ct3:auto_generated.q_a[11]
q_a[12] <= altsyncram_4ct3:auto_generated.q_a[12]
q_a[13] <= altsyncram_4ct3:auto_generated.q_a[13]
q_a[14] <= altsyncram_4ct3:auto_generated.q_a[14]
q_a[15] <= altsyncram_4ct3:auto_generated.q_a[15]
q_a[16] <= altsyncram_4ct3:auto_generated.q_a[16]
q_a[17] <= altsyncram_4ct3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4ct3:auto_generated.address_a[0]
address_a[1] => altsyncram_4ct3:auto_generated.address_a[1]
address_a[2] => altsyncram_4ct3:auto_generated.address_a[2]
address_a[3] => altsyncram_4ct3:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ct3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_4ct3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4ct3:auto_generated.q_a[0]
q_a[1] <= altsyncram_4ct3:auto_generated.q_a[1]
q_a[2] <= altsyncram_4ct3:auto_generated.q_a[2]
q_a[3] <= altsyncram_4ct3:auto_generated.q_a[3]
q_a[4] <= altsyncram_4ct3:auto_generated.q_a[4]
q_a[5] <= altsyncram_4ct3:auto_generated.q_a[5]
q_a[6] <= altsyncram_4ct3:auto_generated.q_a[6]
q_a[7] <= altsyncram_4ct3:auto_generated.q_a[7]
q_a[8] <= altsyncram_4ct3:auto_generated.q_a[8]
q_a[9] <= altsyncram_4ct3:auto_generated.q_a[9]
q_a[10] <= altsyncram_4ct3:auto_generated.q_a[10]
q_a[11] <= altsyncram_4ct3:auto_generated.q_a[11]
q_a[12] <= altsyncram_4ct3:auto_generated.q_a[12]
q_a[13] <= altsyncram_4ct3:auto_generated.q_a[13]
q_a[14] <= altsyncram_4ct3:auto_generated.q_a[14]
q_a[15] <= altsyncram_4ct3:auto_generated.q_a[15]
q_a[16] <= altsyncram_4ct3:auto_generated.q_a[16]
q_a[17] <= altsyncram_4ct3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4ct3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:5:gen_stg_connect:stg_connect
clk => stg_eop_next~reg0.CLK
clk => stg_sop_next~reg0.CLK
clk => stg_inverse_next~reg0.CLK
clk => stg_valid_next~reg0.CLK
clk => stg_control_next[0]~reg0.CLK
clk => stg_control_next[1]~reg0.CLK
clk => stg_control_next[2]~reg0.CLK
clk => stg_control_next[3]~reg0.CLK
clk => stg_control_next[4]~reg0.CLK
clk => stg_control_next[5]~reg0.CLK
clk => stg_control_next[6]~reg0.CLK
clk => stg_control_next[7]~reg0.CLK
clk => stg_control_next[8]~reg0.CLK
clk => stg_control_next[9]~reg0.CLK
clk => stg_control_next[10]~reg0.CLK
clk => stg_control_next[11]~reg0.CLK
clk => stg_control_next[12]~reg0.CLK
clk => stg_imag_next[0]~reg0.CLK
clk => stg_imag_next[1]~reg0.CLK
clk => stg_imag_next[2]~reg0.CLK
clk => stg_imag_next[3]~reg0.CLK
clk => stg_imag_next[4]~reg0.CLK
clk => stg_imag_next[5]~reg0.CLK
clk => stg_imag_next[6]~reg0.CLK
clk => stg_imag_next[7]~reg0.CLK
clk => stg_imag_next[8]~reg0.CLK
clk => stg_imag_next[9]~reg0.CLK
clk => stg_imag_next[10]~reg0.CLK
clk => stg_imag_next[11]~reg0.CLK
clk => stg_imag_next[12]~reg0.CLK
clk => stg_imag_next[13]~reg0.CLK
clk => stg_imag_next[14]~reg0.CLK
clk => stg_imag_next[15]~reg0.CLK
clk => stg_imag_next[16]~reg0.CLK
clk => stg_imag_next[17]~reg0.CLK
clk => stg_imag_next[18]~reg0.CLK
clk => stg_imag_next[19]~reg0.CLK
clk => stg_imag_next[20]~reg0.CLK
clk => stg_imag_next[21]~reg0.CLK
clk => stg_imag_next[22]~reg0.CLK
clk => stg_imag_next[23]~reg0.CLK
clk => stg_imag_next[24]~reg0.CLK
clk => stg_real_next[0]~reg0.CLK
clk => stg_real_next[1]~reg0.CLK
clk => stg_real_next[2]~reg0.CLK
clk => stg_real_next[3]~reg0.CLK
clk => stg_real_next[4]~reg0.CLK
clk => stg_real_next[5]~reg0.CLK
clk => stg_real_next[6]~reg0.CLK
clk => stg_real_next[7]~reg0.CLK
clk => stg_real_next[8]~reg0.CLK
clk => stg_real_next[9]~reg0.CLK
clk => stg_real_next[10]~reg0.CLK
clk => stg_real_next[11]~reg0.CLK
clk => stg_real_next[12]~reg0.CLK
clk => stg_real_next[13]~reg0.CLK
clk => stg_real_next[14]~reg0.CLK
clk => stg_real_next[15]~reg0.CLK
clk => stg_real_next[16]~reg0.CLK
clk => stg_real_next[17]~reg0.CLK
clk => stg_real_next[18]~reg0.CLK
clk => stg_real_next[19]~reg0.CLK
clk => stg_real_next[20]~reg0.CLK
clk => stg_real_next[21]~reg0.CLK
clk => stg_real_next[22]~reg0.CLK
clk => stg_real_next[23]~reg0.CLK
clk => stg_real_next[24]~reg0.CLK
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_real_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_imag_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_control_next.OUTPUTSELECT
reset => stg_valid_next.OUTPUTSELECT
reset => stg_inverse_next.OUTPUTSELECT
reset => stg_sop_next.OUTPUTSELECT
reset => stg_eop_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_real_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_imag_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_control_next.OUTPUTSELECT
enable => stg_valid_next.OUTPUTSELECT
enable => stg_inverse_next.OUTPUTSELECT
enable => stg_sop_next.OUTPUTSELECT
enable => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_inverse_next.OUTPUTSELECT
stg_input_sel => stg_sop_next.OUTPUTSELECT
stg_input_sel => stg_eop_next.OUTPUTSELECT
stg_input_sel => stg_valid_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_real_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_imag_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_input_sel => stg_control_next.OUTPUTSELECT
stg_control_first[0] => stg_control_next.DATAA
stg_control_first[1] => stg_control_next.DATAA
stg_control_first[2] => stg_control_next.DATAA
stg_control_first[3] => stg_control_next.DATAA
stg_control_first[4] => stg_control_next.DATAA
stg_control_first[5] => stg_control_next.DATAA
stg_control_first[6] => stg_control_next.DATAA
stg_control_first[7] => stg_control_next.DATAA
stg_control_first[8] => stg_control_next.DATAA
stg_control_first[9] => stg_control_next.DATAA
stg_control_first[10] => stg_control_next.DATAA
stg_control_first[11] => stg_control_next.DATAA
stg_control_first[12] => stg_control_next.DATAA
stg_sop_first => stg_sop_next.DATAA
stg_eop_first => stg_eop_next.DATAA
stg_valid_first => stg_valid_next.DATAA
stg_inverse_first => stg_inverse_next.DATAA
stg_real_first[0] => stg_real_next.DATAA
stg_real_first[1] => stg_real_next.DATAA
stg_real_first[2] => stg_real_next.DATAA
stg_real_first[3] => stg_real_next.DATAA
stg_real_first[4] => stg_real_next.DATAA
stg_real_first[5] => stg_real_next.DATAA
stg_real_first[6] => stg_real_next.DATAA
stg_real_first[7] => stg_real_next.DATAA
stg_real_first[8] => stg_real_next.DATAA
stg_real_first[9] => stg_real_next.DATAA
stg_real_first[10] => stg_real_next.DATAA
stg_real_first[11] => stg_real_next.DATAA
stg_real_first[12] => stg_real_next.DATAA
stg_real_first[13] => stg_real_next.DATAA
stg_real_first[14] => stg_real_next.DATAA
stg_real_first[15] => stg_real_next.DATAA
stg_real_first[16] => stg_real_next.DATAA
stg_real_first[17] => stg_real_next.DATAA
stg_real_first[18] => stg_real_next.DATAA
stg_real_first[19] => stg_real_next.DATAA
stg_real_first[20] => stg_real_next.DATAA
stg_real_first[21] => stg_real_next.DATAA
stg_real_first[22] => stg_real_next.DATAA
stg_real_first[23] => stg_real_next.DATAA
stg_real_first[24] => stg_real_next.DATAA
stg_imag_first[0] => stg_imag_next.DATAA
stg_imag_first[1] => stg_imag_next.DATAA
stg_imag_first[2] => stg_imag_next.DATAA
stg_imag_first[3] => stg_imag_next.DATAA
stg_imag_first[4] => stg_imag_next.DATAA
stg_imag_first[5] => stg_imag_next.DATAA
stg_imag_first[6] => stg_imag_next.DATAA
stg_imag_first[7] => stg_imag_next.DATAA
stg_imag_first[8] => stg_imag_next.DATAA
stg_imag_first[9] => stg_imag_next.DATAA
stg_imag_first[10] => stg_imag_next.DATAA
stg_imag_first[11] => stg_imag_next.DATAA
stg_imag_first[12] => stg_imag_next.DATAA
stg_imag_first[13] => stg_imag_next.DATAA
stg_imag_first[14] => stg_imag_next.DATAA
stg_imag_first[15] => stg_imag_next.DATAA
stg_imag_first[16] => stg_imag_next.DATAA
stg_imag_first[17] => stg_imag_next.DATAA
stg_imag_first[18] => stg_imag_next.DATAA
stg_imag_first[19] => stg_imag_next.DATAA
stg_imag_first[20] => stg_imag_next.DATAA
stg_imag_first[21] => stg_imag_next.DATAA
stg_imag_first[22] => stg_imag_next.DATAA
stg_imag_first[23] => stg_imag_next.DATAA
stg_imag_first[24] => stg_imag_next.DATAA
stg_valid_prev => stg_valid_next.DATAB
stg_sop_prev => stg_sop_next.DATAB
stg_eop_prev => stg_eop_next.DATAB
stg_inverse_prev => stg_inverse_next.DATAB
stg_control_prev[0] => stg_control_next.DATAB
stg_control_prev[1] => stg_control_next.DATAB
stg_control_prev[2] => stg_control_next.DATAB
stg_control_prev[3] => stg_control_next.DATAB
stg_control_prev[4] => stg_control_next.DATAB
stg_control_prev[5] => stg_control_next.DATAB
stg_control_prev[6] => stg_control_next.DATAB
stg_control_prev[7] => stg_control_next.DATAB
stg_control_prev[8] => stg_control_next.DATAB
stg_control_prev[9] => stg_control_next.DATAB
stg_control_prev[10] => stg_control_next.DATAB
stg_control_prev[11] => stg_control_next.DATAB
stg_control_prev[12] => stg_control_next.DATAB
stg_real_prev[0] => stg_real_next.DATAB
stg_real_prev[1] => stg_real_next.DATAB
stg_real_prev[2] => stg_real_next.DATAB
stg_real_prev[3] => stg_real_next.DATAB
stg_real_prev[4] => stg_real_next.DATAB
stg_real_prev[5] => stg_real_next.DATAB
stg_real_prev[6] => stg_real_next.DATAB
stg_real_prev[7] => stg_real_next.DATAB
stg_real_prev[8] => stg_real_next.DATAB
stg_real_prev[9] => stg_real_next.DATAB
stg_real_prev[10] => stg_real_next.DATAB
stg_real_prev[11] => stg_real_next.DATAB
stg_real_prev[12] => stg_real_next.DATAB
stg_real_prev[13] => stg_real_next.DATAB
stg_real_prev[14] => stg_real_next.DATAB
stg_real_prev[15] => stg_real_next.DATAB
stg_real_prev[16] => stg_real_next.DATAB
stg_real_prev[17] => stg_real_next.DATAB
stg_real_prev[18] => stg_real_next.DATAB
stg_real_prev[19] => stg_real_next.DATAB
stg_real_prev[20] => stg_real_next.DATAB
stg_real_prev[21] => stg_real_next.DATAB
stg_real_prev[22] => stg_real_next.DATAB
stg_real_prev[23] => stg_real_next.DATAB
stg_real_prev[24] => stg_real_next.DATAB
stg_imag_prev[0] => stg_imag_next.DATAB
stg_imag_prev[1] => stg_imag_next.DATAB
stg_imag_prev[2] => stg_imag_next.DATAB
stg_imag_prev[3] => stg_imag_next.DATAB
stg_imag_prev[4] => stg_imag_next.DATAB
stg_imag_prev[5] => stg_imag_next.DATAB
stg_imag_prev[6] => stg_imag_next.DATAB
stg_imag_prev[7] => stg_imag_next.DATAB
stg_imag_prev[8] => stg_imag_next.DATAB
stg_imag_prev[9] => stg_imag_next.DATAB
stg_imag_prev[10] => stg_imag_next.DATAB
stg_imag_prev[11] => stg_imag_next.DATAB
stg_imag_prev[12] => stg_imag_next.DATAB
stg_imag_prev[13] => stg_imag_next.DATAB
stg_imag_prev[14] => stg_imag_next.DATAB
stg_imag_prev[15] => stg_imag_next.DATAB
stg_imag_prev[16] => stg_imag_next.DATAB
stg_imag_prev[17] => stg_imag_next.DATAB
stg_imag_prev[18] => stg_imag_next.DATAB
stg_imag_prev[19] => stg_imag_next.DATAB
stg_imag_prev[20] => stg_imag_next.DATAB
stg_imag_prev[21] => stg_imag_next.DATAB
stg_imag_prev[22] => stg_imag_next.DATAB
stg_imag_prev[23] => stg_imag_next.DATAB
stg_imag_prev[24] => stg_imag_next.DATAB
stg_real_next[0] <= stg_real_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[1] <= stg_real_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[2] <= stg_real_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[3] <= stg_real_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[4] <= stg_real_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[5] <= stg_real_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[6] <= stg_real_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[7] <= stg_real_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[8] <= stg_real_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[9] <= stg_real_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[10] <= stg_real_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[11] <= stg_real_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[12] <= stg_real_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[13] <= stg_real_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[14] <= stg_real_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[15] <= stg_real_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[16] <= stg_real_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[17] <= stg_real_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[18] <= stg_real_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[19] <= stg_real_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[20] <= stg_real_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[21] <= stg_real_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[22] <= stg_real_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[23] <= stg_real_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_real_next[24] <= stg_real_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[0] <= stg_imag_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[1] <= stg_imag_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[2] <= stg_imag_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[3] <= stg_imag_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[4] <= stg_imag_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[5] <= stg_imag_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[6] <= stg_imag_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[7] <= stg_imag_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[8] <= stg_imag_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[9] <= stg_imag_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[10] <= stg_imag_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[11] <= stg_imag_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[12] <= stg_imag_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[13] <= stg_imag_next[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[14] <= stg_imag_next[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[15] <= stg_imag_next[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[16] <= stg_imag_next[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[17] <= stg_imag_next[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[18] <= stg_imag_next[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[19] <= stg_imag_next[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[20] <= stg_imag_next[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[21] <= stg_imag_next[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[22] <= stg_imag_next[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[23] <= stg_imag_next[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_imag_next[24] <= stg_imag_next[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[0] <= stg_control_next[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[1] <= stg_control_next[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[2] <= stg_control_next[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[3] <= stg_control_next[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[4] <= stg_control_next[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[5] <= stg_control_next[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[6] <= stg_control_next[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[7] <= stg_control_next[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[8] <= stg_control_next[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[9] <= stg_control_next[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[10] <= stg_control_next[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[11] <= stg_control_next[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_control_next[12] <= stg_control_next[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_inverse_next <= stg_inverse_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_eop_next <= stg_eop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_sop_next <= stg_sop_next~reg0.DB_MAX_OUTPUT_PORT_TYPE
stg_valid_next <= stg_valid_next~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage
clk => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.clk
clk => processing~reg0.CLK
clk => processing_cnt[0].CLK
clk => processing_cnt[1].CLK
clk => processing_cnt[2].CLK
clk => bfi_processing.CLK
clk => bfi_processing_cnt[0].CLK
clk => bfi_processing_cnt[1].CLK
clk => bfi_processing_cnt[2].CLK
clk => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.clk
clk => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.clk
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing_cnt.OUTPUTSELECT
reset => bfi_processing.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing_cnt.OUTPUTSELECT
reset => processing.OUTPUTSELECT
reset => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.reset
reset => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.reset
reset => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.reset
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing_cnt.OUTPUTSELECT
enable => bfi_processing.OUTPUTSELECT
enable => bfi_delay_blk_enable.IN1
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing_cnt.OUTPUTSELECT
enable => processing.OUTPUTSELECT
enable => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.enable
enable => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.enable
in_valid => cma_in_valid.DATAA
in_valid => processing_cnt_p.IN0
in_valid => out_valid_s.DATAA
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => out_valid_s.OUTPUTSELECT
in_pwr_2 => out_sop.OUTPUTSELECT
in_pwr_2 => out_eop_s.OUTPUTSELECT
in_pwr_2 => out_inverse.OUTPUTSELECT
in_pwr_2 => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_radix_2
in_pwr_2 => auk_dspip_r22sdf_delay:gen_bfi:bfi_delblk_real.radix_2
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => out_real.OUTPUTSELECT
in_pwr_2 => cma_in_valid.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_pwr_2 => out_imag.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => twidaddr_tmp.OUTPUTSELECT
in_sel => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_sel
in_sel => twid_rd_en_tmp.IN1
in_sop => processing_cnt_p.IN1
in_sop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_sop
in_sop => out_sop.DATAA
in_eop => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_eop
in_eop => out_eop_s.DATAA
in_inverse => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_inverse
in_inverse => out_inverse.DATAA
in_fftpts[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[0]
in_fftpts[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[1]
in_fftpts[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[2]
in_fftpts[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[3]
in_fftpts[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[4]
in_fftpts[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[5]
in_fftpts[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[6]
in_fftpts[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[7]
in_fftpts[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[8]
in_fftpts[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[9]
in_fftpts[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[10]
in_fftpts[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[11]
in_fftpts[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[12]
in_fftpts[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_fftpts[13]
in_fftpts[13] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_fftpts[13]
in_real[0] => out_real.DATAB
in_real[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[0]
in_real[1] => out_real.DATAB
in_real[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[1]
in_real[2] => out_real.DATAB
in_real[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[2]
in_real[3] => out_real.DATAB
in_real[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[3]
in_real[4] => out_real.DATAB
in_real[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[4]
in_real[5] => out_real.DATAB
in_real[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[5]
in_real[6] => out_real.DATAB
in_real[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[6]
in_real[7] => out_real.DATAB
in_real[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[7]
in_real[8] => out_real.DATAB
in_real[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[8]
in_real[9] => out_real.DATAB
in_real[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[9]
in_real[10] => out_real.DATAB
in_real[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[10]
in_real[11] => out_real.DATAB
in_real[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[11]
in_real[12] => out_real.DATAB
in_real[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[12]
in_real[13] => out_real.DATAB
in_real[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[13]
in_real[14] => out_real.DATAB
in_real[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[14]
in_real[15] => out_real.DATAB
in_real[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[15]
in_real[16] => out_real.DATAB
in_real[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[16]
in_real[17] => out_real.DATAB
in_real[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[17]
in_real[18] => out_real.DATAB
in_real[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[18]
in_real[19] => out_real.DATAB
in_real[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[19]
in_real[20] => out_real.DATAB
in_real[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[20]
in_real[21] => out_real.DATAB
in_real[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[21]
in_real[22] => out_real.DATAB
in_real[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[22]
in_real[23] => out_real.DATAB
in_real[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[23]
in_real[24] => out_real.DATAB
in_real[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_real[24]
in_imag[0] => out_imag.DATAB
in_imag[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[0]
in_imag[1] => out_imag.DATAB
in_imag[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[1]
in_imag[2] => out_imag.DATAB
in_imag[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[2]
in_imag[3] => out_imag.DATAB
in_imag[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[3]
in_imag[4] => out_imag.DATAB
in_imag[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[4]
in_imag[5] => out_imag.DATAB
in_imag[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[5]
in_imag[6] => out_imag.DATAB
in_imag[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[6]
in_imag[7] => out_imag.DATAB
in_imag[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[7]
in_imag[8] => out_imag.DATAB
in_imag[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[8]
in_imag[9] => out_imag.DATAB
in_imag[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[9]
in_imag[10] => out_imag.DATAB
in_imag[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[10]
in_imag[11] => out_imag.DATAB
in_imag[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[11]
in_imag[12] => out_imag.DATAB
in_imag[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[12]
in_imag[13] => out_imag.DATAB
in_imag[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[13]
in_imag[14] => out_imag.DATAB
in_imag[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[14]
in_imag[15] => out_imag.DATAB
in_imag[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[15]
in_imag[16] => out_imag.DATAB
in_imag[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[16]
in_imag[17] => out_imag.DATAB
in_imag[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[17]
in_imag[18] => out_imag.DATAB
in_imag[18] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[18]
in_imag[19] => out_imag.DATAB
in_imag[19] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[19]
in_imag[20] => out_imag.DATAB
in_imag[20] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[20]
in_imag[21] => out_imag.DATAB
in_imag[21] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[21]
in_imag[22] => out_imag.DATAB
in_imag[22] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[22]
in_imag[23] => out_imag.DATAB
in_imag[23] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[23]
in_imag[24] => out_imag.DATAB
in_imag[24] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_imag[24]
realtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[0]
realtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[1]
realtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[2]
realtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[3]
realtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[4]
realtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[5]
realtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[6]
realtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[7]
realtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[8]
realtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[9]
realtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[10]
realtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[11]
realtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[12]
realtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[13]
realtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[14]
realtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[15]
realtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[16]
realtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.realtwid[17]
imagtwid[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[0]
imagtwid[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[1]
imagtwid[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[2]
imagtwid[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[3]
imagtwid[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[4]
imagtwid[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[5]
imagtwid[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[6]
imagtwid[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[7]
imagtwid[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[8]
imagtwid[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[9]
imagtwid[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[10]
imagtwid[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[11]
imagtwid[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[12]
imagtwid[13] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[13]
imagtwid[14] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[14]
imagtwid[15] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[15]
imagtwid[16] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[16]
imagtwid[17] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.imagtwid[17]
twid_rd_en <= twid_rd_en_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[0] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[1] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[2] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[3] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[4] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[5] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[6] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[7] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[8] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[9] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[10] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[11] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
twidaddr[12] <= twidaddr_tmp.DB_MAX_OUTPUT_PORT_TYPE
in_control[0] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[0]
in_control[0] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[1]
in_control[1] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[2]
in_control[2] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[3]
in_control[3] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[4]
in_control[4] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[5]
in_control[5] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[6]
in_control[6] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[7]
in_control[7] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[8]
in_control[8] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[9]
in_control[9] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[10]
in_control[10] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[11]
in_control[11] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_cma:gen_cma:cma_fixedpt:cma_inst.in_control[12]
in_control[12] => auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.in_control[12]
processing <= processing~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[0] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag.DB_MAX_OUTPUT_PORT_TYPE
out_control[0] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bfi:gen_bfi:bfi_inst.out_control[12]
out_inverse <= out_inverse.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_s.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_s.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse_d[0].CLK
clk => out_inverse_d[1].CLK
clk => out_inverse_d[2].CLK
clk => out_inverse_d[3].CLK
clk => out_inverse_d[4].CLK
clk => out_inverse_d[5].CLK
clk => out_inverse_d[6].CLK
clk => out_inverse_d[7].CLK
clk => out_inverse_d[8].CLK
clk => out_eop_d[0].CLK
clk => out_eop_d[1].CLK
clk => out_eop_d[2].CLK
clk => out_eop_d[3].CLK
clk => out_eop_d[4].CLK
clk => out_eop_d[5].CLK
clk => out_eop_d[6].CLK
clk => out_eop_d[7].CLK
clk => out_eop_d[8].CLK
clk => out_sop_d[0].CLK
clk => out_sop_d[1].CLK
clk => out_sop_d[2].CLK
clk => out_sop_d[3].CLK
clk => out_sop_d[4].CLK
clk => out_sop_d[5].CLK
clk => out_sop_d[6].CLK
clk => out_sop_d[7].CLK
clk => out_sop_d[8].CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_valid_d[2].CLK
clk => out_valid_d[3].CLK
clk => out_valid_d[4].CLK
clk => out_valid_d[5].CLK
clk => out_valid_d[6].CLK
clk => out_valid_d[7].CLK
clk => out_valid_d[8].CLK
clk => out_control_d[0][0].CLK
clk => out_control_d[0][1].CLK
clk => out_control_d[0][2].CLK
clk => out_control_d[0][3].CLK
clk => out_control_d[0][4].CLK
clk => out_control_d[0][5].CLK
clk => out_control_d[0][6].CLK
clk => out_control_d[0][7].CLK
clk => out_control_d[0][8].CLK
clk => out_control_d[0][9].CLK
clk => out_control_d[0][10].CLK
clk => out_control_d[0][11].CLK
clk => out_control_d[0][12].CLK
clk => out_control_d[1][0].CLK
clk => out_control_d[1][1].CLK
clk => out_control_d[1][2].CLK
clk => out_control_d[1][3].CLK
clk => out_control_d[1][4].CLK
clk => out_control_d[1][5].CLK
clk => out_control_d[1][6].CLK
clk => out_control_d[1][7].CLK
clk => out_control_d[1][8].CLK
clk => out_control_d[1][9].CLK
clk => out_control_d[1][10].CLK
clk => out_control_d[1][11].CLK
clk => out_control_d[1][12].CLK
clk => out_control_d[2][0].CLK
clk => out_control_d[2][1].CLK
clk => out_control_d[2][2].CLK
clk => out_control_d[2][3].CLK
clk => out_control_d[2][4].CLK
clk => out_control_d[2][5].CLK
clk => out_control_d[2][6].CLK
clk => out_control_d[2][7].CLK
clk => out_control_d[2][8].CLK
clk => out_control_d[2][9].CLK
clk => out_control_d[2][10].CLK
clk => out_control_d[2][11].CLK
clk => out_control_d[2][12].CLK
clk => out_control_d[3][0].CLK
clk => out_control_d[3][1].CLK
clk => out_control_d[3][2].CLK
clk => out_control_d[3][3].CLK
clk => out_control_d[3][4].CLK
clk => out_control_d[3][5].CLK
clk => out_control_d[3][6].CLK
clk => out_control_d[3][7].CLK
clk => out_control_d[3][8].CLK
clk => out_control_d[3][9].CLK
clk => out_control_d[3][10].CLK
clk => out_control_d[3][11].CLK
clk => out_control_d[3][12].CLK
clk => out_control_d[4][0].CLK
clk => out_control_d[4][1].CLK
clk => out_control_d[4][2].CLK
clk => out_control_d[4][3].CLK
clk => out_control_d[4][4].CLK
clk => out_control_d[4][5].CLK
clk => out_control_d[4][6].CLK
clk => out_control_d[4][7].CLK
clk => out_control_d[4][8].CLK
clk => out_control_d[4][9].CLK
clk => out_control_d[4][10].CLK
clk => out_control_d[4][11].CLK
clk => out_control_d[4][12].CLK
clk => out_control_d[5][0].CLK
clk => out_control_d[5][1].CLK
clk => out_control_d[5][2].CLK
clk => out_control_d[5][3].CLK
clk => out_control_d[5][4].CLK
clk => out_control_d[5][5].CLK
clk => out_control_d[5][6].CLK
clk => out_control_d[5][7].CLK
clk => out_control_d[5][8].CLK
clk => out_control_d[5][9].CLK
clk => out_control_d[5][10].CLK
clk => out_control_d[5][11].CLK
clk => out_control_d[5][12].CLK
clk => out_control_d[6][0].CLK
clk => out_control_d[6][1].CLK
clk => out_control_d[6][2].CLK
clk => out_control_d[6][3].CLK
clk => out_control_d[6][4].CLK
clk => out_control_d[6][5].CLK
clk => out_control_d[6][6].CLK
clk => out_control_d[6][7].CLK
clk => out_control_d[6][8].CLK
clk => out_control_d[6][9].CLK
clk => out_control_d[6][10].CLK
clk => out_control_d[6][11].CLK
clk => out_control_d[6][12].CLK
clk => out_control_d[7][0].CLK
clk => out_control_d[7][1].CLK
clk => out_control_d[7][2].CLK
clk => out_control_d[7][3].CLK
clk => out_control_d[7][4].CLK
clk => out_control_d[7][5].CLK
clk => out_control_d[7][6].CLK
clk => out_control_d[7][7].CLK
clk => out_control_d[7][8].CLK
clk => out_control_d[7][9].CLK
clk => out_control_d[7][10].CLK
clk => out_control_d[7][11].CLK
clk => out_control_d[7][12].CLK
clk => out_control_d[8][0].CLK
clk => out_control_d[8][1].CLK
clk => out_control_d[8][2].CLK
clk => out_control_d[8][3].CLK
clk => out_control_d[8][4].CLK
clk => out_control_d[8][5].CLK
clk => out_control_d[8][6].CLK
clk => out_control_d[8][7].CLK
clk => out_control_d[8][8].CLK
clk => out_control_d[8][9].CLK
clk => out_control_d[8][10].CLK
clk => out_control_d[8][11].CLK
clk => out_control_d[8][12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addmultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[32].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[33].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[34].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[35].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[36].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[37].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[38].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[39].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[40].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:submultff[41].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:addpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_h[31].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:subpart_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:YB_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_h[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[25].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[26].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[27].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[28].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[29].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:XA_l[30].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_h[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_l[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_imag_d[24].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[0].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[1].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[2].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[3].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[4].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[5].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[6].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[7].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[8].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[9].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[10].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[11].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[12].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[13].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[14].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[15].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[16].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[17].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[18].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[19].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[20].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[21].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[22].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[23].CLK
clk => \NONA10_C_Mult_Archs:gen_large_mult1:in_real_d[24].CLK
clk => in_control_tmp[0].CLK
clk => in_control_tmp[1].CLK
clk => in_control_tmp[2].CLK
clk => in_control_tmp[3].CLK
clk => in_control_tmp[4].CLK
clk => in_control_tmp[5].CLK
clk => in_control_tmp[6].CLK
clk => in_control_tmp[7].CLK
clk => in_control_tmp[8].CLK
clk => in_control_tmp[9].CLK
clk => in_control_tmp[10].CLK
clk => in_control_tmp[11].CLK
clk => in_control_tmp[12].CLK
clk => in_imag_std[0].CLK
clk => in_imag_std[1].CLK
clk => in_imag_std[2].CLK
clk => in_imag_std[3].CLK
clk => in_imag_std[4].CLK
clk => in_imag_std[5].CLK
clk => in_imag_std[6].CLK
clk => in_imag_std[7].CLK
clk => in_imag_std[8].CLK
clk => in_imag_std[9].CLK
clk => in_imag_std[10].CLK
clk => in_imag_std[11].CLK
clk => in_imag_std[12].CLK
clk => in_imag_std[13].CLK
clk => in_imag_std[14].CLK
clk => in_imag_std[15].CLK
clk => in_imag_std[16].CLK
clk => in_imag_std[17].CLK
clk => in_imag_std[18].CLK
clk => in_imag_std[19].CLK
clk => in_imag_std[20].CLK
clk => in_imag_std[21].CLK
clk => in_imag_std[22].CLK
clk => in_imag_std[23].CLK
clk => in_imag_std[24].CLK
clk => in_real_std[0].CLK
clk => in_real_std[1].CLK
clk => in_real_std[2].CLK
clk => in_real_std[3].CLK
clk => in_real_std[4].CLK
clk => in_real_std[5].CLK
clk => in_real_std[6].CLK
clk => in_real_std[7].CLK
clk => in_real_std[8].CLK
clk => in_real_std[9].CLK
clk => in_real_std[10].CLK
clk => in_real_std[11].CLK
clk => in_real_std[12].CLK
clk => in_real_std[13].CLK
clk => in_real_std[14].CLK
clk => in_real_std[15].CLK
clk => in_real_std[16].CLK
clk => in_real_std[17].CLK
clk => in_real_std[18].CLK
clk => in_real_std[19].CLK
clk => in_real_std[20].CLK
clk => in_real_std[21].CLK
clk => in_real_std[22].CLK
clk => in_real_std[23].CLK
clk => in_real_std[24].CLK
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.clk
clk => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.clk
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_real_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_imag_std.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_l.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_real_h.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_l.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => in_imag_h.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_l.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => XA_h.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_l.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => YB_h.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_l.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => XB_h.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_l.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => YA_h.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_l.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => subpart_h.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_l.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => addpart_h.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => submultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => addmultff.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_control_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.reset
reset => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.reset
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_real_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_imag_std.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_l.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_real_h.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_l.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => in_imag_h.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_l.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => XA_h.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_l.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => YB_h.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_l.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => XB_h.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_l.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => YA_h.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_l.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => subpart_h.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_l.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => addpart_h.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => submultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => addmultff.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_control_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.enable
enable => auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.enable
in_sop => out_sop_d.DATAB
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => out_eop_d.DATAB
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_inverse => out_inverse_d.DATAB
in_valid => out_valid_d.DATAB
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_radix_2 => in_control_tmp.OUTPUTSELECT
in_control[0] => Add0.IN26
in_control[0] => in_control_tmp.DATAA
in_control[0] => out_control_d.DATAB
in_control[1] => Add0.IN25
in_control[1] => Add1.IN24
in_control[1] => out_control_d.DATAB
in_control[2] => Add0.IN24
in_control[2] => Add1.IN23
in_control[2] => out_control_d.DATAB
in_control[3] => Add0.IN23
in_control[3] => Add1.IN22
in_control[3] => out_control_d.DATAB
in_control[4] => Add0.IN22
in_control[4] => Add1.IN21
in_control[4] => out_control_d.DATAB
in_control[5] => Add0.IN21
in_control[5] => Add1.IN20
in_control[5] => out_control_d.DATAB
in_control[6] => Add0.IN20
in_control[6] => Add1.IN19
in_control[6] => out_control_d.DATAB
in_control[7] => Add0.IN19
in_control[7] => Add1.IN18
in_control[7] => out_control_d.DATAB
in_control[8] => Add0.IN18
in_control[8] => Add1.IN17
in_control[8] => out_control_d.DATAB
in_control[9] => Add0.IN17
in_control[9] => Add1.IN16
in_control[9] => out_control_d.DATAB
in_control[10] => Add0.IN16
in_control[10] => Add1.IN15
in_control[10] => out_control_d.DATAB
in_control[11] => Add0.IN15
in_control[11] => Add1.IN14
in_control[11] => out_control_d.DATAB
in_control[12] => Add0.IN14
in_control[12] => Add1.IN13
in_control[12] => out_control_d.DATAB
in_real[0] => in_real_std.DATAB
in_real[1] => in_real_std.DATAB
in_real[2] => in_real_std.DATAB
in_real[3] => in_real_std.DATAB
in_real[4] => in_real_std.DATAB
in_real[5] => in_real_std.DATAB
in_real[6] => in_real_std.DATAB
in_real[7] => in_real_std.DATAB
in_real[8] => in_real_std.DATAB
in_real[9] => in_real_std.DATAB
in_real[10] => in_real_std.DATAB
in_real[11] => in_real_std.DATAB
in_real[12] => in_real_std.DATAB
in_real[13] => in_real_std.DATAB
in_real[14] => in_real_std.DATAB
in_real[15] => in_real_std.DATAB
in_real[16] => in_real_std.DATAB
in_real[17] => in_real_std.DATAB
in_real[18] => in_real_std.DATAB
in_real[19] => in_real_std.DATAB
in_real[20] => in_real_std.DATAB
in_real[21] => in_real_std.DATAB
in_real[22] => in_real_std.DATAB
in_real[23] => in_real_std.DATAB
in_real[24] => in_real_std.DATAB
in_imag[0] => in_imag_std.DATAB
in_imag[1] => in_imag_std.DATAB
in_imag[2] => in_imag_std.DATAB
in_imag[3] => in_imag_std.DATAB
in_imag[4] => in_imag_std.DATAB
in_imag[5] => in_imag_std.DATAB
in_imag[6] => in_imag_std.DATAB
in_imag[7] => in_imag_std.DATAB
in_imag[8] => in_imag_std.DATAB
in_imag[9] => in_imag_std.DATAB
in_imag[10] => in_imag_std.DATAB
in_imag[11] => in_imag_std.DATAB
in_imag[12] => in_imag_std.DATAB
in_imag[13] => in_imag_std.DATAB
in_imag[14] => in_imag_std.DATAB
in_imag[15] => in_imag_std.DATAB
in_imag[16] => in_imag_std.DATAB
in_imag[17] => in_imag_std.DATAB
in_imag[18] => in_imag_std.DATAB
in_imag[19] => in_imag_std.DATAB
in_imag[20] => in_imag_std.DATAB
in_imag[21] => in_imag_std.DATAB
in_imag[22] => in_imag_std.DATAB
in_imag[23] => in_imag_std.DATAB
in_imag[24] => in_imag_std.DATAB
realtwid[0] => Mult0.IN17
realtwid[0] => Mult1.IN17
realtwid[0] => Mult6.IN17
realtwid[0] => Mult7.IN17
realtwid[1] => Mult0.IN16
realtwid[1] => Mult1.IN16
realtwid[1] => Mult6.IN16
realtwid[1] => Mult7.IN16
realtwid[2] => Mult0.IN15
realtwid[2] => Mult1.IN15
realtwid[2] => Mult6.IN15
realtwid[2] => Mult7.IN15
realtwid[3] => Mult0.IN14
realtwid[3] => Mult1.IN14
realtwid[3] => Mult6.IN14
realtwid[3] => Mult7.IN14
realtwid[4] => Mult0.IN13
realtwid[4] => Mult1.IN13
realtwid[4] => Mult6.IN13
realtwid[4] => Mult7.IN13
realtwid[5] => Mult0.IN12
realtwid[5] => Mult1.IN12
realtwid[5] => Mult6.IN12
realtwid[5] => Mult7.IN12
realtwid[6] => Mult0.IN11
realtwid[6] => Mult1.IN11
realtwid[6] => Mult6.IN11
realtwid[6] => Mult7.IN11
realtwid[7] => Mult0.IN10
realtwid[7] => Mult1.IN10
realtwid[7] => Mult6.IN10
realtwid[7] => Mult7.IN10
realtwid[8] => Mult0.IN9
realtwid[8] => Mult1.IN9
realtwid[8] => Mult6.IN9
realtwid[8] => Mult7.IN9
realtwid[9] => Mult0.IN8
realtwid[9] => Mult1.IN8
realtwid[9] => Mult6.IN8
realtwid[9] => Mult7.IN8
realtwid[10] => Mult0.IN7
realtwid[10] => Mult1.IN7
realtwid[10] => Mult6.IN7
realtwid[10] => Mult7.IN7
realtwid[11] => Mult0.IN6
realtwid[11] => Mult1.IN6
realtwid[11] => Mult6.IN6
realtwid[11] => Mult7.IN6
realtwid[12] => Mult0.IN5
realtwid[12] => Mult1.IN5
realtwid[12] => Mult6.IN5
realtwid[12] => Mult7.IN5
realtwid[13] => Mult0.IN4
realtwid[13] => Mult1.IN4
realtwid[13] => Mult6.IN4
realtwid[13] => Mult7.IN4
realtwid[14] => Mult0.IN3
realtwid[14] => Mult1.IN3
realtwid[14] => Mult6.IN3
realtwid[14] => Mult7.IN3
realtwid[15] => Mult0.IN2
realtwid[15] => Mult1.IN2
realtwid[15] => Mult6.IN2
realtwid[15] => Mult7.IN2
realtwid[16] => Mult0.IN1
realtwid[16] => Mult1.IN1
realtwid[16] => Mult6.IN1
realtwid[16] => Mult7.IN1
realtwid[17] => Mult0.IN0
realtwid[17] => Mult1.IN0
realtwid[17] => Mult6.IN0
realtwid[17] => Mult7.IN0
imagtwid[0] => Mult2.IN17
imagtwid[0] => Mult3.IN17
imagtwid[0] => Mult4.IN17
imagtwid[0] => Mult5.IN17
imagtwid[1] => Mult2.IN16
imagtwid[1] => Mult3.IN16
imagtwid[1] => Mult4.IN16
imagtwid[1] => Mult5.IN16
imagtwid[2] => Mult2.IN15
imagtwid[2] => Mult3.IN15
imagtwid[2] => Mult4.IN15
imagtwid[2] => Mult5.IN15
imagtwid[3] => Mult2.IN14
imagtwid[3] => Mult3.IN14
imagtwid[3] => Mult4.IN14
imagtwid[3] => Mult5.IN14
imagtwid[4] => Mult2.IN13
imagtwid[4] => Mult3.IN13
imagtwid[4] => Mult4.IN13
imagtwid[4] => Mult5.IN13
imagtwid[5] => Mult2.IN12
imagtwid[5] => Mult3.IN12
imagtwid[5] => Mult4.IN12
imagtwid[5] => Mult5.IN12
imagtwid[6] => Mult2.IN11
imagtwid[6] => Mult3.IN11
imagtwid[6] => Mult4.IN11
imagtwid[6] => Mult5.IN11
imagtwid[7] => Mult2.IN10
imagtwid[7] => Mult3.IN10
imagtwid[7] => Mult4.IN10
imagtwid[7] => Mult5.IN10
imagtwid[8] => Mult2.IN9
imagtwid[8] => Mult3.IN9
imagtwid[8] => Mult4.IN9
imagtwid[8] => Mult5.IN9
imagtwid[9] => Mult2.IN8
imagtwid[9] => Mult3.IN8
imagtwid[9] => Mult4.IN8
imagtwid[9] => Mult5.IN8
imagtwid[10] => Mult2.IN7
imagtwid[10] => Mult3.IN7
imagtwid[10] => Mult4.IN7
imagtwid[10] => Mult5.IN7
imagtwid[11] => Mult2.IN6
imagtwid[11] => Mult3.IN6
imagtwid[11] => Mult4.IN6
imagtwid[11] => Mult5.IN6
imagtwid[12] => Mult2.IN5
imagtwid[12] => Mult3.IN5
imagtwid[12] => Mult4.IN5
imagtwid[12] => Mult5.IN5
imagtwid[13] => Mult2.IN4
imagtwid[13] => Mult3.IN4
imagtwid[13] => Mult4.IN4
imagtwid[13] => Mult5.IN4
imagtwid[14] => Mult2.IN3
imagtwid[14] => Mult3.IN3
imagtwid[14] => Mult4.IN3
imagtwid[14] => Mult5.IN3
imagtwid[15] => Mult2.IN2
imagtwid[15] => Mult3.IN2
imagtwid[15] => Mult4.IN2
imagtwid[15] => Mult5.IN2
imagtwid[16] => Mult2.IN1
imagtwid[16] => Mult3.IN1
imagtwid[16] => Mult4.IN1
imagtwid[16] => Mult5.IN1
imagtwid[17] => Mult2.IN0
imagtwid[17] => Mult3.IN0
imagtwid[17] => Mult4.IN0
imagtwid[17] => Mult5.IN0
twidaddr[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
twidaddr[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
twidaddr[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
twidaddr[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
twidaddr[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
twidaddr[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
twidaddr[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
twidaddr[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
twidaddr[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
twidaddr[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
twidaddr[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
twidaddr[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
twidaddr[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_real[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[0]
out_real[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[1]
out_real[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[2]
out_real[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[3]
out_real[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[4]
out_real[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[5]
out_real[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[6]
out_real[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[7]
out_real[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[8]
out_real[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[9]
out_real[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[10]
out_real[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[11]
out_real[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[12]
out_real[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[13]
out_real[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[14]
out_real[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[15]
out_real[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[16]
out_real[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[17]
out_real[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[18]
out_real[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[19]
out_real[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[20]
out_real[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[21]
out_real[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[22]
out_real[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[23]
out_real[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_real.dataout[24]
out_imag[0] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[0]
out_imag[1] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[1]
out_imag[2] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[2]
out_imag[3] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[3]
out_imag[4] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[4]
out_imag[5] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[5]
out_imag[6] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[6]
out_imag[7] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[7]
out_imag[8] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[8]
out_imag[9] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[9]
out_imag[10] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[10]
out_imag[11] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[11]
out_imag[12] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[12]
out_imag[13] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[13]
out_imag[14] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[14]
out_imag[15] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[15]
out_imag[16] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[16]
out_imag[17] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[17]
out_imag[18] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[18]
out_imag[19] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[19]
out_imag[20] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[20]
out_imag[21] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[21]
out_imag[22] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[22]
out_imag[23] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[23]
out_imag[24] <= auk_dspip_roundsat:NONA10_C_Mult_Archs:gen_large_mult1:round_imag.dataout[24]
out_control[0] <= out_control_d[8][0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control_d[8][1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control_d[8][2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control_d[8][3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control_d[8][4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control_d[8][5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control_d[8][6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control_d[8][7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control_d[8][8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control_d[8][9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control_d[8][10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control_d[8][11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control_d[8][12].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop_d[8].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid_d[8].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_real
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_large_mult1:round_imag
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
clk => dataout[16]~reg0.CLK
clk => dataout[17]~reg0.CLK
clk => dataout[18]~reg0.CLK
clk => dataout[19]~reg0.CLK
clk => dataout[20]~reg0.CLK
clk => dataout[21]~reg0.CLK
clk => dataout[22]~reg0.CLK
clk => dataout[23]~reg0.CLK
clk => dataout[24]~reg0.CLK
clk => \conv_round_3:datareg_2[17].CLK
clk => \conv_round_3:datareg_2[18].CLK
clk => \conv_round_3:datareg_2[19].CLK
clk => \conv_round_3:datareg_2[20].CLK
clk => \conv_round_3:datareg_2[21].CLK
clk => \conv_round_3:datareg_2[22].CLK
clk => \conv_round_3:datareg_2[23].CLK
clk => \conv_round_3:datareg_2[24].CLK
clk => \conv_round_3:datareg_2[25].CLK
clk => \conv_round_3:datareg_2[26].CLK
clk => \conv_round_3:datareg_2[27].CLK
clk => \conv_round_3:datareg_2[28].CLK
clk => \conv_round_3:datareg_2[29].CLK
clk => \conv_round_3:datareg_2[30].CLK
clk => \conv_round_3:datareg_2[31].CLK
clk => \conv_round_3:datareg_2[32].CLK
clk => \conv_round_3:datareg_2[33].CLK
clk => \conv_round_3:datareg_2[34].CLK
clk => \conv_round_3:datareg_2[35].CLK
clk => \conv_round_3:datareg_2[36].CLK
clk => \conv_round_3:datareg_2[37].CLK
clk => \conv_round_3:datareg_2[38].CLK
clk => \conv_round_3:datareg_2[39].CLK
clk => \conv_round_3:datareg_2[40].CLK
clk => \conv_round_3:datareg_2[41].CLK
clk => \conv_round_3:OR_accu.CLK
clk => \conv_round_3:datareg[17].CLK
clk => \conv_round_3:datareg[18].CLK
clk => \conv_round_3:datareg[19].CLK
clk => \conv_round_3:datareg[20].CLK
clk => \conv_round_3:datareg[21].CLK
clk => \conv_round_3:datareg[22].CLK
clk => \conv_round_3:datareg[23].CLK
clk => \conv_round_3:datareg[24].CLK
clk => \conv_round_3:datareg[25].CLK
clk => \conv_round_3:datareg[26].CLK
clk => \conv_round_3:datareg[27].CLK
clk => \conv_round_3:datareg[28].CLK
clk => \conv_round_3:datareg[29].CLK
clk => \conv_round_3:datareg[30].CLK
clk => \conv_round_3:datareg[31].CLK
clk => \conv_round_3:datareg[32].CLK
clk => \conv_round_3:datareg[33].CLK
clk => \conv_round_3:datareg[34].CLK
clk => \conv_round_3:datareg[35].CLK
clk => \conv_round_3:datareg[36].CLK
clk => \conv_round_3:datareg[37].CLK
clk => \conv_round_3:datareg[38].CLK
clk => \conv_round_3:datareg[39].CLK
clk => \conv_round_3:datareg[40].CLK
clk => \conv_round_3:datareg[41].CLK
clk => \conv_round_3:OR_accu_2.CLK
clk => \conv_round_3:OR_accu_1.CLK
clk => \conv_round_3:LSB_R.CLK
clk => \conv_round_3:RB_R.CLK
clk => \conv_round_3:LSB.CLK
clk => \conv_round_3:RB.CLK
reset => RB.OUTPUTSELECT
reset => LSB.OUTPUTSELECT
reset => RB_R.OUTPUTSELECT
reset => LSB_R.OUTPUTSELECT
reset => OR_accu_1.OUTPUTSELECT
reset => OR_accu_2.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => datareg.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => \conv_round_3:datareg_2[17].ENA
reset => \conv_round_3:datareg_2[18].ENA
reset => \conv_round_3:datareg_2[19].ENA
reset => \conv_round_3:datareg_2[20].ENA
reset => \conv_round_3:datareg_2[21].ENA
reset => \conv_round_3:datareg_2[22].ENA
reset => \conv_round_3:datareg_2[23].ENA
reset => \conv_round_3:datareg_2[24].ENA
reset => \conv_round_3:datareg_2[25].ENA
reset => \conv_round_3:datareg_2[26].ENA
reset => \conv_round_3:datareg_2[27].ENA
reset => \conv_round_3:datareg_2[28].ENA
reset => \conv_round_3:datareg_2[29].ENA
reset => \conv_round_3:datareg_2[30].ENA
reset => \conv_round_3:datareg_2[31].ENA
reset => \conv_round_3:datareg_2[32].ENA
reset => \conv_round_3:datareg_2[33].ENA
reset => \conv_round_3:datareg_2[34].ENA
reset => \conv_round_3:datareg_2[35].ENA
reset => \conv_round_3:datareg_2[36].ENA
reset => \conv_round_3:datareg_2[37].ENA
reset => \conv_round_3:datareg_2[38].ENA
reset => \conv_round_3:datareg_2[39].ENA
reset => \conv_round_3:datareg_2[40].ENA
reset => \conv_round_3:datareg_2[41].ENA
reset => \conv_round_3:OR_accu.ENA
enable => LSB.OUTPUTSELECT
enable => LSB_R.OUTPUTSELECT
enable => RB.OUTPUTSELECT
enable => RB_R.OUTPUTSELECT
enable => OR_accu_1.OUTPUTSELECT
enable => OR_accu_2.OUTPUTSELECT
enable => OR_accu.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => datareg_2.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
enable => dataout.OUTPUTSELECT
datain[0] => OR_Temp_1.IN0
datain[1] => OR_Temp_1.IN1
datain[2] => OR_Temp_1.IN1
datain[3] => OR_Temp_1.IN1
datain[4] => OR_Temp_1.IN1
datain[5] => OR_Temp_1.IN1
datain[6] => OR_Temp_1.IN1
datain[7] => OR_Temp_1.IN1
datain[8] => OR_Temp_2.IN0
datain[9] => OR_Temp_2.IN1
datain[10] => OR_Temp_2.IN1
datain[11] => OR_Temp_2.IN1
datain[12] => OR_Temp_2.IN1
datain[13] => OR_Temp_2.IN1
datain[14] => OR_Temp_2.IN1
datain[15] => OR_Temp_2.IN1
datain[16] => RB.DATAB
datain[17] => LSB.DATAB
datain[17] => datareg.DATAB
datain[18] => datareg.DATAB
datain[19] => datareg.DATAB
datain[20] => datareg.DATAB
datain[21] => datareg.DATAB
datain[22] => datareg.DATAB
datain[23] => datareg.DATAB
datain[24] => datareg.DATAB
datain[25] => datareg.DATAB
datain[26] => datareg.DATAB
datain[27] => datareg.DATAB
datain[28] => datareg.DATAB
datain[29] => datareg.DATAB
datain[30] => datareg.DATAB
datain[31] => datareg.DATAB
datain[32] => datareg.DATAB
datain[33] => datareg.DATAB
datain[34] => datareg.DATAB
datain[35] => datareg.DATAB
datain[36] => datareg.DATAB
datain[37] => datareg.DATAB
datain[38] => datareg.DATAB
datain[39] => datareg.DATAB
datain[40] => datareg.DATAB
datain[41] => datareg.DATAB
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst
clk => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clk
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_inverse~reg0.CLK
clk => out_eop_d[0].CLK
clk => out_sop_d[0].CLK
clk => out_inverse_d[0].CLK
clk => out_valid~reg0.CLK
clk => out_valid_d[0].CLK
clk => out_valid_d[1].CLK
clk => out_imag[0]~reg0.CLK
clk => out_imag[1]~reg0.CLK
clk => out_imag[2]~reg0.CLK
clk => out_imag[3]~reg0.CLK
clk => out_imag[4]~reg0.CLK
clk => out_imag[5]~reg0.CLK
clk => out_imag[6]~reg0.CLK
clk => out_imag[7]~reg0.CLK
clk => out_imag[8]~reg0.CLK
clk => out_imag[9]~reg0.CLK
clk => out_imag[10]~reg0.CLK
clk => out_imag[11]~reg0.CLK
clk => out_imag[12]~reg0.CLK
clk => out_imag[13]~reg0.CLK
clk => out_imag[14]~reg0.CLK
clk => out_imag[15]~reg0.CLK
clk => out_imag[16]~reg0.CLK
clk => out_imag[17]~reg0.CLK
clk => out_imag[18]~reg0.CLK
clk => out_imag[19]~reg0.CLK
clk => out_imag[20]~reg0.CLK
clk => out_imag[21]~reg0.CLK
clk => out_imag[22]~reg0.CLK
clk => out_imag[23]~reg0.CLK
clk => out_imag[24]~reg0.CLK
clk => out_imag[25]~reg0.CLK
clk => out_real[0]~reg0.CLK
clk => out_real[1]~reg0.CLK
clk => out_real[2]~reg0.CLK
clk => out_real[3]~reg0.CLK
clk => out_real[4]~reg0.CLK
clk => out_real[5]~reg0.CLK
clk => out_real[6]~reg0.CLK
clk => out_real[7]~reg0.CLK
clk => out_real[8]~reg0.CLK
clk => out_real[9]~reg0.CLK
clk => out_real[10]~reg0.CLK
clk => out_real[11]~reg0.CLK
clk => out_real[12]~reg0.CLK
clk => out_real[13]~reg0.CLK
clk => out_real[14]~reg0.CLK
clk => out_real[15]~reg0.CLK
clk => out_real[16]~reg0.CLK
clk => out_real[17]~reg0.CLK
clk => out_real[18]~reg0.CLK
clk => out_real[19]~reg0.CLK
clk => out_real[20]~reg0.CLK
clk => out_real[21]~reg0.CLK
clk => out_real[22]~reg0.CLK
clk => out_real[23]~reg0.CLK
clk => out_real[24]~reg0.CLK
clk => out_real[25]~reg0.CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_imag_d[0][25].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][0].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][1].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][2].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][3].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][4].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][5].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][6].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][7].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][8].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][9].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][10].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][11].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][12].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][13].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][14].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][15].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][16].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][17].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][18].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][19].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][20].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][21].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][22].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][23].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][24].CLK
clk => \generate_delay_less_pipeline:adder2_out_real_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_real_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][0].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][1].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][2].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][3].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][4].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][5].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][6].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][7].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][8].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][9].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][10].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][11].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][12].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][13].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][14].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][15].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][16].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][17].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][18].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][19].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][20].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][21].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][22].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][23].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][24].CLK
clk => \generate_delay_less_pipeline:del_in_imag_pl_d[0][25].CLK
clk => \generate_delay_less_pipeline:in_imag_d[0].CLK
clk => \generate_delay_less_pipeline:in_imag_d[1].CLK
clk => \generate_delay_less_pipeline:in_imag_d[2].CLK
clk => \generate_delay_less_pipeline:in_imag_d[3].CLK
clk => \generate_delay_less_pipeline:in_imag_d[4].CLK
clk => \generate_delay_less_pipeline:in_imag_d[5].CLK
clk => \generate_delay_less_pipeline:in_imag_d[6].CLK
clk => \generate_delay_less_pipeline:in_imag_d[7].CLK
clk => \generate_delay_less_pipeline:in_imag_d[8].CLK
clk => \generate_delay_less_pipeline:in_imag_d[9].CLK
clk => \generate_delay_less_pipeline:in_imag_d[10].CLK
clk => \generate_delay_less_pipeline:in_imag_d[11].CLK
clk => \generate_delay_less_pipeline:in_imag_d[12].CLK
clk => \generate_delay_less_pipeline:in_imag_d[13].CLK
clk => \generate_delay_less_pipeline:in_imag_d[14].CLK
clk => \generate_delay_less_pipeline:in_imag_d[15].CLK
clk => \generate_delay_less_pipeline:in_imag_d[16].CLK
clk => \generate_delay_less_pipeline:in_imag_d[17].CLK
clk => \generate_delay_less_pipeline:in_imag_d[18].CLK
clk => \generate_delay_less_pipeline:in_imag_d[19].CLK
clk => \generate_delay_less_pipeline:in_imag_d[20].CLK
clk => \generate_delay_less_pipeline:in_imag_d[21].CLK
clk => \generate_delay_less_pipeline:in_imag_d[22].CLK
clk => \generate_delay_less_pipeline:in_imag_d[23].CLK
clk => \generate_delay_less_pipeline:in_imag_d[24].CLK
clk => \generate_delay_less_pipeline:in_real_d[0].CLK
clk => \generate_delay_less_pipeline:in_real_d[1].CLK
clk => \generate_delay_less_pipeline:in_real_d[2].CLK
clk => \generate_delay_less_pipeline:in_real_d[3].CLK
clk => \generate_delay_less_pipeline:in_real_d[4].CLK
clk => \generate_delay_less_pipeline:in_real_d[5].CLK
clk => \generate_delay_less_pipeline:in_real_d[6].CLK
clk => \generate_delay_less_pipeline:in_real_d[7].CLK
clk => \generate_delay_less_pipeline:in_real_d[8].CLK
clk => \generate_delay_less_pipeline:in_real_d[9].CLK
clk => \generate_delay_less_pipeline:in_real_d[10].CLK
clk => \generate_delay_less_pipeline:in_real_d[11].CLK
clk => \generate_delay_less_pipeline:in_real_d[12].CLK
clk => \generate_delay_less_pipeline:in_real_d[13].CLK
clk => \generate_delay_less_pipeline:in_real_d[14].CLK
clk => \generate_delay_less_pipeline:in_real_d[15].CLK
clk => \generate_delay_less_pipeline:in_real_d[16].CLK
clk => \generate_delay_less_pipeline:in_real_d[17].CLK
clk => \generate_delay_less_pipeline:in_real_d[18].CLK
clk => \generate_delay_less_pipeline:in_real_d[19].CLK
clk => \generate_delay_less_pipeline:in_real_d[20].CLK
clk => \generate_delay_less_pipeline:in_real_d[21].CLK
clk => \generate_delay_less_pipeline:in_real_d[22].CLK
clk => \generate_delay_less_pipeline:in_real_d[23].CLK
clk => \generate_delay_less_pipeline:in_real_d[24].CLK
clk => s_sel_d[0].CLK
clk => s_sel_d[1].CLK
clk => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_real_comp_inst.clk
clk => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clk
clk => auk_dspip_r22sdf_bf_control:bf_control_inst.clk
reset => s_sel_d.OUTPUTSELECT
reset => s_sel_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_real_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => in_imag_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_imag_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => del_in_real_pl_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_real_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => adder2_out_imag_d.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_real.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_imag.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid_d.OUTPUTSELECT
reset => out_valid.OUTPUTSELECT
reset => out_inverse_d.OUTPUTSELECT
reset => out_sop_d.OUTPUTSELECT
reset => out_eop_d.OUTPUTSELECT
reset => out_inverse.OUTPUTSELECT
reset => out_sop.OUTPUTSELECT
reset => out_eop.OUTPUTSELECT
reset => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_real_comp_inst.reset
reset => auk_dspip_r22sdf_addsub:in_imag_comp_inst.reset
reset => auk_dspip_r22sdf_bf_control:bf_control_inst.reset
enable => s_sel_d.OUTPUTSELECT
enable => s_sel_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_real_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => in_imag_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_imag_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => del_in_real_pl_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_real_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => adder2_out_imag_d.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_real.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_imag.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid_d.OUTPUTSELECT
enable => out_valid.OUTPUTSELECT
enable => out_inverse_d.OUTPUTSELECT
enable => out_sop_d.OUTPUTSELECT
enable => out_eop_d.OUTPUTSELECT
enable => out_inverse.OUTPUTSELECT
enable => out_sop.OUTPUTSELECT
enable => out_eop.OUTPUTSELECT
enable => auk_dspip_r22sdf_addsub:del_in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:del_in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_real_comp_inst.clken
enable => auk_dspip_r22sdf_addsub:in_imag_comp_inst.clken
enable => auk_dspip_r22sdf_bf_control:bf_control_inst.enable
in_fftpts[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[0]
in_fftpts[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[1]
in_fftpts[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[2]
in_fftpts[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[3]
in_fftpts[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[4]
in_fftpts[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[5]
in_fftpts[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[6]
in_fftpts[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[7]
in_fftpts[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[8]
in_fftpts[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[9]
in_fftpts[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[10]
in_fftpts[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[11]
in_fftpts[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[12]
in_fftpts[13] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_fftpts[13]
in_radix_2 => auk_dspip_r22sdf_bf_control:bf_control_inst.in_radix_2
in_sel => ~NO_FANOUT~
in_control[0] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[0]
in_control[1] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[1]
in_control[2] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[2]
in_control[3] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[3]
in_control[4] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[4]
in_control[5] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[5]
in_control[6] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[6]
in_control[7] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[7]
in_control[8] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[8]
in_control[9] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[9]
in_control[10] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[10]
in_control[11] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[11]
in_control[12] => auk_dspip_r22sdf_bf_control:bf_control_inst.in_control[12]
out_control[0] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[0]
out_control[1] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[1]
out_control[2] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[2]
out_control[3] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[3]
out_control[4] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[4]
out_control[5] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[5]
out_control[6] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[6]
out_control[7] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[7]
out_control[8] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[8]
out_control[9] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[9]
out_control[10] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[10]
out_control[11] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[11]
out_control[12] <= auk_dspip_r22sdf_bf_control:bf_control_inst.out_control[12]
in_inverse => auk_dspip_r22sdf_bf_control:bf_control_inst.in_inverse
in_sop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_sop
in_eop => auk_dspip_r22sdf_bf_control:bf_control_inst.in_eop
in_valid => auk_dspip_r22sdf_bf_control:bf_control_inst.in_valid
in_real[0] => in_real_d.DATAB
in_real[1] => in_real_d.DATAB
in_real[2] => in_real_d.DATAB
in_real[3] => in_real_d.DATAB
in_real[4] => in_real_d.DATAB
in_real[5] => in_real_d.DATAB
in_real[6] => in_real_d.DATAB
in_real[7] => in_real_d.DATAB
in_real[8] => in_real_d.DATAB
in_real[9] => in_real_d.DATAB
in_real[10] => in_real_d.DATAB
in_real[11] => in_real_d.DATAB
in_real[12] => in_real_d.DATAB
in_real[13] => in_real_d.DATAB
in_real[14] => in_real_d.DATAB
in_real[15] => in_real_d.DATAB
in_real[16] => in_real_d.DATAB
in_real[17] => in_real_d.DATAB
in_real[18] => in_real_d.DATAB
in_real[19] => in_real_d.DATAB
in_real[20] => in_real_d.DATAB
in_real[21] => in_real_d.DATAB
in_real[22] => in_real_d.DATAB
in_real[23] => in_real_d.DATAB
in_real[24] => in_real_d.DATAB
in_imag[0] => in_imag_d.DATAB
in_imag[1] => in_imag_d.DATAB
in_imag[2] => in_imag_d.DATAB
in_imag[3] => in_imag_d.DATAB
in_imag[4] => in_imag_d.DATAB
in_imag[5] => in_imag_d.DATAB
in_imag[6] => in_imag_d.DATAB
in_imag[7] => in_imag_d.DATAB
in_imag[8] => in_imag_d.DATAB
in_imag[9] => in_imag_d.DATAB
in_imag[10] => in_imag_d.DATAB
in_imag[11] => in_imag_d.DATAB
in_imag[12] => in_imag_d.DATAB
in_imag[13] => in_imag_d.DATAB
in_imag[14] => in_imag_d.DATAB
in_imag[15] => in_imag_d.DATAB
in_imag[16] => in_imag_d.DATAB
in_imag[17] => in_imag_d.DATAB
in_imag[18] => in_imag_d.DATAB
in_imag[19] => in_imag_d.DATAB
in_imag[20] => in_imag_d.DATAB
in_imag[21] => in_imag_d.DATAB
in_imag[22] => in_imag_d.DATAB
in_imag[23] => in_imag_d.DATAB
in_imag[24] => in_imag_d.DATAB
del_in_real[0] => del_in_real_pl_d.DATAB
del_in_real[1] => del_in_real_pl_d.DATAB
del_in_real[2] => del_in_real_pl_d.DATAB
del_in_real[3] => del_in_real_pl_d.DATAB
del_in_real[4] => del_in_real_pl_d.DATAB
del_in_real[5] => del_in_real_pl_d.DATAB
del_in_real[6] => del_in_real_pl_d.DATAB
del_in_real[7] => del_in_real_pl_d.DATAB
del_in_real[8] => del_in_real_pl_d.DATAB
del_in_real[9] => del_in_real_pl_d.DATAB
del_in_real[10] => del_in_real_pl_d.DATAB
del_in_real[11] => del_in_real_pl_d.DATAB
del_in_real[12] => del_in_real_pl_d.DATAB
del_in_real[13] => del_in_real_pl_d.DATAB
del_in_real[14] => del_in_real_pl_d.DATAB
del_in_real[15] => del_in_real_pl_d.DATAB
del_in_real[16] => del_in_real_pl_d.DATAB
del_in_real[17] => del_in_real_pl_d.DATAB
del_in_real[18] => del_in_real_pl_d.DATAB
del_in_real[19] => del_in_real_pl_d.DATAB
del_in_real[20] => del_in_real_pl_d.DATAB
del_in_real[21] => del_in_real_pl_d.DATAB
del_in_real[22] => del_in_real_pl_d.DATAB
del_in_real[23] => del_in_real_pl_d.DATAB
del_in_real[24] => del_in_real_pl_d.DATAB
del_in_real[25] => del_in_real_pl_d.DATAB
del_in_imag[0] => del_in_imag_pl_d.DATAB
del_in_imag[1] => del_in_imag_pl_d.DATAB
del_in_imag[2] => del_in_imag_pl_d.DATAB
del_in_imag[3] => del_in_imag_pl_d.DATAB
del_in_imag[4] => del_in_imag_pl_d.DATAB
del_in_imag[5] => del_in_imag_pl_d.DATAB
del_in_imag[6] => del_in_imag_pl_d.DATAB
del_in_imag[7] => del_in_imag_pl_d.DATAB
del_in_imag[8] => del_in_imag_pl_d.DATAB
del_in_imag[9] => del_in_imag_pl_d.DATAB
del_in_imag[10] => del_in_imag_pl_d.DATAB
del_in_imag[11] => del_in_imag_pl_d.DATAB
del_in_imag[12] => del_in_imag_pl_d.DATAB
del_in_imag[13] => del_in_imag_pl_d.DATAB
del_in_imag[14] => del_in_imag_pl_d.DATAB
del_in_imag[15] => del_in_imag_pl_d.DATAB
del_in_imag[16] => del_in_imag_pl_d.DATAB
del_in_imag[17] => del_in_imag_pl_d.DATAB
del_in_imag[18] => del_in_imag_pl_d.DATAB
del_in_imag[19] => del_in_imag_pl_d.DATAB
del_in_imag[20] => del_in_imag_pl_d.DATAB
del_in_imag[21] => del_in_imag_pl_d.DATAB
del_in_imag[22] => del_in_imag_pl_d.DATAB
del_in_imag[23] => del_in_imag_pl_d.DATAB
del_in_imag[24] => del_in_imag_pl_d.DATAB
del_in_imag[25] => del_in_imag_pl_d.DATAB
out_real[0] <= out_real[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[1] <= out_real[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[2] <= out_real[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[3] <= out_real[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[4] <= out_real[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[5] <= out_real[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[6] <= out_real[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[7] <= out_real[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[8] <= out_real[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[9] <= out_real[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[10] <= out_real[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[11] <= out_real[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[12] <= out_real[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[13] <= out_real[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[14] <= out_real[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[15] <= out_real[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[16] <= out_real[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[17] <= out_real[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[18] <= out_real[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[19] <= out_real[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[20] <= out_real[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[21] <= out_real[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[22] <= out_real[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[23] <= out_real[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[24] <= out_real[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_real[25] <= out_real[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[0] <= out_imag[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[1] <= out_imag[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[2] <= out_imag[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[3] <= out_imag[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[4] <= out_imag[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[5] <= out_imag[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[6] <= out_imag[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[7] <= out_imag[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[8] <= out_imag[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[9] <= out_imag[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[10] <= out_imag[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[11] <= out_imag[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[12] <= out_imag[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[13] <= out_imag[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[14] <= out_imag[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[15] <= out_imag[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[16] <= out_imag[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[17] <= out_imag[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[18] <= out_imag[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[19] <= out_imag[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[20] <= out_imag[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[21] <= out_imag[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[22] <= out_imag[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[23] <= out_imag[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[24] <= out_imag[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_imag[25] <= out_imag[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
del_out_real[0] <= \generate_delay_less_pipeline:in_real_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[1] <= \generate_delay_less_pipeline:in_real_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[2] <= \generate_delay_less_pipeline:in_real_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[3] <= \generate_delay_less_pipeline:in_real_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[4] <= \generate_delay_less_pipeline:in_real_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[5] <= \generate_delay_less_pipeline:in_real_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[6] <= \generate_delay_less_pipeline:in_real_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[7] <= \generate_delay_less_pipeline:in_real_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[8] <= \generate_delay_less_pipeline:in_real_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[9] <= \generate_delay_less_pipeline:in_real_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[10] <= \generate_delay_less_pipeline:in_real_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[11] <= \generate_delay_less_pipeline:in_real_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[12] <= \generate_delay_less_pipeline:in_real_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[13] <= \generate_delay_less_pipeline:in_real_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[14] <= \generate_delay_less_pipeline:in_real_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[15] <= \generate_delay_less_pipeline:in_real_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[16] <= \generate_delay_less_pipeline:in_real_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[17] <= \generate_delay_less_pipeline:in_real_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[18] <= \generate_delay_less_pipeline:in_real_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[19] <= \generate_delay_less_pipeline:in_real_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[20] <= \generate_delay_less_pipeline:in_real_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[21] <= \generate_delay_less_pipeline:in_real_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[22] <= \generate_delay_less_pipeline:in_real_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[23] <= \generate_delay_less_pipeline:in_real_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[24] <= \generate_delay_less_pipeline:in_real_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_real[25] <= \generate_delay_less_pipeline:in_real_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[0] <= \generate_delay_less_pipeline:in_imag_d[0].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[1] <= \generate_delay_less_pipeline:in_imag_d[1].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[2] <= \generate_delay_less_pipeline:in_imag_d[2].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[3] <= \generate_delay_less_pipeline:in_imag_d[3].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[4] <= \generate_delay_less_pipeline:in_imag_d[4].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[5] <= \generate_delay_less_pipeline:in_imag_d[5].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[6] <= \generate_delay_less_pipeline:in_imag_d[6].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[7] <= \generate_delay_less_pipeline:in_imag_d[7].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[8] <= \generate_delay_less_pipeline:in_imag_d[8].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[9] <= \generate_delay_less_pipeline:in_imag_d[9].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[10] <= \generate_delay_less_pipeline:in_imag_d[10].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[11] <= \generate_delay_less_pipeline:in_imag_d[11].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[12] <= \generate_delay_less_pipeline:in_imag_d[12].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[13] <= \generate_delay_less_pipeline:in_imag_d[13].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[14] <= \generate_delay_less_pipeline:in_imag_d[14].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[15] <= \generate_delay_less_pipeline:in_imag_d[15].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[16] <= \generate_delay_less_pipeline:in_imag_d[16].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[17] <= \generate_delay_less_pipeline:in_imag_d[17].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[18] <= \generate_delay_less_pipeline:in_imag_d[18].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[19] <= \generate_delay_less_pipeline:in_imag_d[19].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[20] <= \generate_delay_less_pipeline:in_imag_d[20].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[21] <= \generate_delay_less_pipeline:in_imag_d[21].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[22] <= \generate_delay_less_pipeline:in_imag_d[22].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[23] <= \generate_delay_less_pipeline:in_imag_d[23].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[24] <= \generate_delay_less_pipeline:in_imag_d[24].DB_MAX_OUTPUT_PORT_TYPE
del_out_imag[25] <= \generate_delay_less_pipeline:in_imag_d[24].DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:del_in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_real_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst
clk => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLOCK
reset => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ACLR
clken => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.CLKEN
add => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.ADD_SUB
dataa[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[0]
dataa[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[1]
dataa[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[2]
dataa[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[3]
dataa[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[4]
dataa[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[5]
dataa[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[6]
dataa[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[7]
dataa[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[8]
dataa[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[9]
dataa[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[10]
dataa[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[11]
dataa[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[12]
dataa[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[13]
dataa[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[14]
dataa[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[15]
dataa[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[16]
dataa[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[17]
dataa[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[18]
dataa[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[19]
dataa[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[20]
dataa[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[21]
dataa[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[22]
dataa[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[23]
dataa[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[24]
dataa[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAA[25]
datab[0] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[0]
datab[1] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[1]
datab[2] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[2]
datab[3] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[3]
datab[4] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[4]
datab[5] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[5]
datab[6] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[6]
datab[7] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[7]
datab[8] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[8]
datab[9] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[9]
datab[10] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[10]
datab[11] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[11]
datab[12] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[12]
datab[13] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[13]
datab[14] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[14]
datab[15] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[15]
datab[16] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[16]
datab[17] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[17]
datab[18] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[18]
datab[19] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[19]
datab[20] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[20]
datab[21] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[21]
datab[22] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[22]
datab[23] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[23]
datab[24] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[24]
datab[25] => LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.DATAB[25]
result[0] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[0]
result[1] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[1]
result[2] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[2]
result[3] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[3]
result[4] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[4]
result[5] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[5]
result[6] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[6]
result[7] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[7]
result[8] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[8]
result[9] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[9]
result[10] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[10]
result[11] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[11]
result[12] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[12]
result[13] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[13]
result[14] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[14]
result[15] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[15]
result[16] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[16]
result[17] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[17]
result[18] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[18]
result[19] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[19]
result[20] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[20]
result[21] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[21]
result[22] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[22]
result[23] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[23]
result[24] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[24]
result[25] <= LPM_ADD_SUB:gen_fixed:lpm_add_sub_component.RESULT[25]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component
dataa[0] => add_sub_hej:auto_generated.dataa[0]
dataa[1] => add_sub_hej:auto_generated.dataa[1]
dataa[2] => add_sub_hej:auto_generated.dataa[2]
dataa[3] => add_sub_hej:auto_generated.dataa[3]
dataa[4] => add_sub_hej:auto_generated.dataa[4]
dataa[5] => add_sub_hej:auto_generated.dataa[5]
dataa[6] => add_sub_hej:auto_generated.dataa[6]
dataa[7] => add_sub_hej:auto_generated.dataa[7]
dataa[8] => add_sub_hej:auto_generated.dataa[8]
dataa[9] => add_sub_hej:auto_generated.dataa[9]
dataa[10] => add_sub_hej:auto_generated.dataa[10]
dataa[11] => add_sub_hej:auto_generated.dataa[11]
dataa[12] => add_sub_hej:auto_generated.dataa[12]
dataa[13] => add_sub_hej:auto_generated.dataa[13]
dataa[14] => add_sub_hej:auto_generated.dataa[14]
dataa[15] => add_sub_hej:auto_generated.dataa[15]
dataa[16] => add_sub_hej:auto_generated.dataa[16]
dataa[17] => add_sub_hej:auto_generated.dataa[17]
dataa[18] => add_sub_hej:auto_generated.dataa[18]
dataa[19] => add_sub_hej:auto_generated.dataa[19]
dataa[20] => add_sub_hej:auto_generated.dataa[20]
dataa[21] => add_sub_hej:auto_generated.dataa[21]
dataa[22] => add_sub_hej:auto_generated.dataa[22]
dataa[23] => add_sub_hej:auto_generated.dataa[23]
dataa[24] => add_sub_hej:auto_generated.dataa[24]
dataa[25] => add_sub_hej:auto_generated.dataa[25]
datab[0] => add_sub_hej:auto_generated.datab[0]
datab[1] => add_sub_hej:auto_generated.datab[1]
datab[2] => add_sub_hej:auto_generated.datab[2]
datab[3] => add_sub_hej:auto_generated.datab[3]
datab[4] => add_sub_hej:auto_generated.datab[4]
datab[5] => add_sub_hej:auto_generated.datab[5]
datab[6] => add_sub_hej:auto_generated.datab[6]
datab[7] => add_sub_hej:auto_generated.datab[7]
datab[8] => add_sub_hej:auto_generated.datab[8]
datab[9] => add_sub_hej:auto_generated.datab[9]
datab[10] => add_sub_hej:auto_generated.datab[10]
datab[11] => add_sub_hej:auto_generated.datab[11]
datab[12] => add_sub_hej:auto_generated.datab[12]
datab[13] => add_sub_hej:auto_generated.datab[13]
datab[14] => add_sub_hej:auto_generated.datab[14]
datab[15] => add_sub_hej:auto_generated.datab[15]
datab[16] => add_sub_hej:auto_generated.datab[16]
datab[17] => add_sub_hej:auto_generated.datab[17]
datab[18] => add_sub_hej:auto_generated.datab[18]
datab[19] => add_sub_hej:auto_generated.datab[19]
datab[20] => add_sub_hej:auto_generated.datab[20]
datab[21] => add_sub_hej:auto_generated.datab[21]
datab[22] => add_sub_hej:auto_generated.datab[22]
datab[23] => add_sub_hej:auto_generated.datab[23]
datab[24] => add_sub_hej:auto_generated.datab[24]
datab[25] => add_sub_hej:auto_generated.datab[25]
cin => ~NO_FANOUT~
add_sub => add_sub_hej:auto_generated.add_sub
clock => add_sub_hej:auto_generated.clock
aclr => add_sub_hej:auto_generated.aclr
clken => add_sub_hej:auto_generated.clken
result[0] <= add_sub_hej:auto_generated.result[0]
result[1] <= add_sub_hej:auto_generated.result[1]
result[2] <= add_sub_hej:auto_generated.result[2]
result[3] <= add_sub_hej:auto_generated.result[3]
result[4] <= add_sub_hej:auto_generated.result[4]
result[5] <= add_sub_hej:auto_generated.result[5]
result[6] <= add_sub_hej:auto_generated.result[6]
result[7] <= add_sub_hej:auto_generated.result[7]
result[8] <= add_sub_hej:auto_generated.result[8]
result[9] <= add_sub_hej:auto_generated.result[9]
result[10] <= add_sub_hej:auto_generated.result[10]
result[11] <= add_sub_hej:auto_generated.result[11]
result[12] <= add_sub_hej:auto_generated.result[12]
result[13] <= add_sub_hej:auto_generated.result[13]
result[14] <= add_sub_hej:auto_generated.result[14]
result[15] <= add_sub_hej:auto_generated.result[15]
result[16] <= add_sub_hej:auto_generated.result[16]
result[17] <= add_sub_hej:auto_generated.result[17]
result[18] <= add_sub_hej:auto_generated.result[18]
result[19] <= add_sub_hej:auto_generated.result[19]
result[20] <= add_sub_hej:auto_generated.result[20]
result[21] <= add_sub_hej:auto_generated.result[21]
result[22] <= add_sub_hej:auto_generated.result[22]
result[23] <= add_sub_hej:auto_generated.result[23]
result[24] <= add_sub_hej:auto_generated.result[24]
result[25] <= add_sub_hej:auto_generated.result[25]
cout <= <GND>
overflow <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_addsub:in_imag_comp_inst|LPM_ADD_SUB:\gen_fixed:lpm_add_sub_component|add_sub_hej:auto_generated
aclr => pipeline_dffe[25].IN0
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN50
dataa[1] => op_1.IN48
dataa[2] => op_1.IN46
dataa[3] => op_1.IN44
dataa[4] => op_1.IN42
dataa[5] => op_1.IN40
dataa[6] => op_1.IN38
dataa[7] => op_1.IN36
dataa[8] => op_1.IN34
dataa[9] => op_1.IN32
dataa[10] => op_1.IN30
dataa[11] => op_1.IN28
dataa[12] => op_1.IN26
dataa[13] => op_1.IN24
dataa[14] => op_1.IN22
dataa[15] => op_1.IN20
dataa[16] => op_1.IN18
dataa[17] => op_1.IN16
dataa[18] => op_1.IN14
dataa[19] => op_1.IN12
dataa[20] => op_1.IN10
dataa[21] => op_1.IN8
dataa[22] => op_1.IN6
dataa[23] => op_1.IN4
dataa[24] => op_1.IN2
dataa[25] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst
clk => auk_dspip_r22sdf_counter:bf_counter_inst.clk
clk => out_inverse~reg0.CLK
clk => shift.CLK
clk => out_eop~reg0.CLK
clk => out_sop~reg0.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => out_cnt[10].CLK
clk => out_cnt[11].CLK
clk => out_cnt[12].CLK
clk => out_cnt[13].CLK
clk => in_cnt[0].CLK
clk => in_cnt[1].CLK
clk => in_cnt[2].CLK
clk => in_cnt[3].CLK
clk => in_cnt[4].CLK
clk => in_cnt[5].CLK
clk => in_cnt[6].CLK
clk => in_cnt[7].CLK
clk => in_cnt[8].CLK
clk => in_cnt[9].CLK
clk => in_cnt[10].CLK
clk => in_cnt[11].CLK
clk => in_cnt[12].CLK
clk => in_cnt[13].CLK
clk => fftpts_less_one[0].CLK
clk => fftpts_less_one[1].CLK
clk => fftpts_less_one[2].CLK
clk => fftpts_less_one[3].CLK
clk => fftpts_less_one[4].CLK
clk => fftpts_less_one[5].CLK
clk => fftpts_less_one[6].CLK
clk => fftpts_less_one[7].CLK
clk => fftpts_less_one[8].CLK
clk => fftpts_less_one[9].CLK
clk => fftpts_less_one[10].CLK
clk => fftpts_less_one[11].CLK
clk => fftpts_less_one[12].CLK
clk => fftpts_less_one[13].CLK
clk => out_control[0]~reg0.CLK
clk => out_control[1]~reg0.CLK
clk => out_control[2]~reg0.CLK
clk => out_control[3]~reg0.CLK
clk => out_control[4]~reg0.CLK
clk => out_control[5]~reg0.CLK
clk => out_control[6]~reg0.CLK
clk => out_control[7]~reg0.CLK
clk => out_control[8]~reg0.CLK
clk => out_control[9]~reg0.CLK
clk => out_control[10]~reg0.CLK
clk => out_control[11]~reg0.CLK
clk => out_control[12]~reg0.CLK
reset => auk_dspip_r22sdf_counter:bf_counter_inst.reset
reset => out_inverse~reg0.ACLR
reset => shift.ACLR
reset => out_eop~reg0.ACLR
reset => out_sop~reg0.ACLR
reset => out_cnt[0].ACLR
reset => out_cnt[1].ACLR
reset => out_cnt[2].ACLR
reset => out_cnt[3].ACLR
reset => out_cnt[4].ACLR
reset => out_cnt[5].ACLR
reset => out_cnt[6].ACLR
reset => out_cnt[7].ACLR
reset => out_cnt[8].ACLR
reset => out_cnt[9].ACLR
reset => out_cnt[10].ACLR
reset => out_cnt[11].ACLR
reset => out_cnt[12].ACLR
reset => out_cnt[13].ACLR
reset => in_cnt[0].ACLR
reset => in_cnt[1].ACLR
reset => in_cnt[2].ACLR
reset => in_cnt[3].ACLR
reset => in_cnt[4].ACLR
reset => in_cnt[5].ACLR
reset => in_cnt[6].ACLR
reset => in_cnt[7].ACLR
reset => in_cnt[8].ACLR
reset => in_cnt[9].ACLR
reset => in_cnt[10].ACLR
reset => in_cnt[11].ACLR
reset => in_cnt[12].ACLR
reset => in_cnt[13].ACLR
reset => fftpts_less_one[0].ACLR
reset => fftpts_less_one[1].ACLR
reset => fftpts_less_one[2].ACLR
reset => fftpts_less_one[3].ACLR
reset => fftpts_less_one[4].ACLR
reset => fftpts_less_one[5].ACLR
reset => fftpts_less_one[6].ACLR
reset => fftpts_less_one[7].ACLR
reset => fftpts_less_one[8].ACLR
reset => fftpts_less_one[9].ACLR
reset => fftpts_less_one[10].ACLR
reset => fftpts_less_one[11].ACLR
reset => fftpts_less_one[12].ACLR
reset => fftpts_less_one[13].ACLR
reset => out_control[0]~reg0.ACLR
reset => out_control[1]~reg0.ACLR
reset => out_control[2]~reg0.ACLR
reset => out_control[3]~reg0.ACLR
reset => out_control[4]~reg0.ACLR
reset => out_control[5]~reg0.ACLR
reset => out_control[6]~reg0.ACLR
reset => out_control[7]~reg0.ACLR
reset => out_control[8]~reg0.ACLR
reset => out_control[9]~reg0.ACLR
reset => out_control[10]~reg0.ACLR
reset => out_control[11]~reg0.ACLR
reset => out_control[12]~reg0.ACLR
enable => in_cnt_p.IN0
enable => auk_dspip_r22sdf_counter:bf_counter_inst.enable
enable => out_control[12]~reg0.ENA
enable => out_control[11]~reg0.ENA
enable => out_control[10]~reg0.ENA
enable => out_control[9]~reg0.ENA
enable => out_control[8]~reg0.ENA
enable => out_control[7]~reg0.ENA
enable => out_control[6]~reg0.ENA
enable => out_control[5]~reg0.ENA
enable => out_control[4]~reg0.ENA
enable => out_control[3]~reg0.ENA
enable => out_control[2]~reg0.ENA
enable => out_control[1]~reg0.ENA
enable => out_control[0]~reg0.ENA
enable => fftpts_less_one[13].ENA
enable => fftpts_less_one[12].ENA
enable => fftpts_less_one[11].ENA
enable => fftpts_less_one[10].ENA
enable => fftpts_less_one[9].ENA
enable => fftpts_less_one[8].ENA
enable => fftpts_less_one[7].ENA
enable => fftpts_less_one[6].ENA
enable => fftpts_less_one[5].ENA
enable => fftpts_less_one[4].ENA
enable => fftpts_less_one[3].ENA
enable => fftpts_less_one[2].ENA
enable => fftpts_less_one[1].ENA
enable => fftpts_less_one[0].ENA
enable => out_inverse~reg0.ENA
enable => out_cnt[13].ENA
enable => out_cnt[12].ENA
enable => out_cnt[11].ENA
enable => out_cnt[10].ENA
enable => out_cnt[9].ENA
enable => out_cnt[8].ENA
enable => out_cnt[7].ENA
enable => out_cnt[6].ENA
enable => out_cnt[5].ENA
enable => out_cnt[4].ENA
enable => out_cnt[3].ENA
enable => out_cnt[2].ENA
enable => out_cnt[1].ENA
enable => out_cnt[0].ENA
enable => out_sop~reg0.ENA
enable => out_eop~reg0.ENA
enable => shift.ENA
in_fftpts[0] => Add2.IN28
in_fftpts[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[0]
in_fftpts[1] => Add2.IN27
in_fftpts[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[1]
in_fftpts[2] => Add2.IN26
in_fftpts[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[2]
in_fftpts[3] => Add2.IN25
in_fftpts[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[3]
in_fftpts[4] => Add2.IN24
in_fftpts[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[4]
in_fftpts[5] => Add2.IN23
in_fftpts[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[5]
in_fftpts[6] => Add2.IN22
in_fftpts[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[6]
in_fftpts[7] => Add2.IN21
in_fftpts[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[7]
in_fftpts[8] => Add2.IN20
in_fftpts[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[8]
in_fftpts[9] => Add2.IN19
in_fftpts[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[9]
in_fftpts[10] => Add2.IN18
in_fftpts[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[10]
in_fftpts[11] => Add2.IN17
in_fftpts[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[11]
in_fftpts[12] => Add2.IN16
in_fftpts[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[12]
in_fftpts[13] => Add2.IN15
in_fftpts[13] => auk_dspip_r22sdf_counter:bf_counter_inst.in_fftpts[13]
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => out_control.OUTPUTSELECT
in_radix_2 => auk_dspip_r22sdf_counter:bf_counter_inst.in_radix_2
in_radix_2 => Add0.IN24
in_radix_2 => Add1.IN26
in_radix_2 => Equal1.IN27
in_radix_2 => LessThan0.IN2
s_s => out_valid.IN1
in_valid => in_cnt_p.IN1
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => in_cnt.OUTPUTSELECT
in_valid => auk_dspip_r22sdf_counter:bf_counter_inst.in_valid
in_sop => auk_dspip_r22sdf_counter:bf_counter_inst.in_sop
in_eop => auk_dspip_r22sdf_counter:bf_counter_inst.in_eop
in_control[0] => Add1.IN25
in_control[0] => out_control.DATAB
in_control[0] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[0]
in_control[1] => Add0.IN23
in_control[1] => Add1.IN24
in_control[1] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[1]
in_control[2] => Add0.IN22
in_control[2] => Add1.IN23
in_control[2] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[2]
in_control[3] => Add0.IN21
in_control[3] => Add1.IN22
in_control[3] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[3]
in_control[4] => Add0.IN20
in_control[4] => Add1.IN21
in_control[4] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[4]
in_control[5] => Add0.IN19
in_control[5] => Add1.IN20
in_control[5] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[5]
in_control[6] => Add0.IN18
in_control[6] => Add1.IN19
in_control[6] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[6]
in_control[7] => Add0.IN17
in_control[7] => Add1.IN18
in_control[7] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[7]
in_control[8] => Add0.IN16
in_control[8] => Add1.IN17
in_control[8] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[8]
in_control[9] => Add0.IN15
in_control[9] => Add1.IN16
in_control[9] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[9]
in_control[10] => Add0.IN14
in_control[10] => Add1.IN15
in_control[10] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[10]
in_control[11] => Add0.IN13
in_control[11] => Add1.IN14
in_control[11] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[11]
in_control[12] => Add0.IN12
in_control[12] => Add1.IN13
in_control[12] => auk_dspip_r22sdf_counter:bf_counter_inst.in_control[12]
in_inverse => out_inverse.DATAB
curr_control[0] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[0]
curr_control[1] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[1]
curr_control[2] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[2]
curr_control[3] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[3]
curr_control[4] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[4]
curr_control[5] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[5]
curr_control[6] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[6]
curr_control[7] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[7]
curr_control[8] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[8]
curr_control[9] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[9]
curr_control[10] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[10]
curr_control[11] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[11]
curr_control[12] <= auk_dspip_r22sdf_counter:bf_counter_inst.out_control[12]
out_control[0] <= out_control[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= out_control[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= out_control[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= out_control[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= out_control[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= out_control[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= out_control[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= out_control[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= out_control[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= out_control[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= out_control[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= out_control[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= out_control[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_inverse <= out_inverse~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_sop <= out_sop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_eop <= out_eop~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst
clk => control_s[0].CLK
clk => control_s[1].CLK
clk => control_s[2].CLK
clk => control_s[3].CLK
clk => control_s[4].CLK
clk => control_s[5].CLK
clk => control_s[6].CLK
clk => control_s[7].CLK
clk => control_s[8].CLK
clk => control_s[9].CLK
clk => control_s[10].CLK
clk => control_s[11].CLK
clk => control_s[12].CLK
reset => control_s[0].ACLR
reset => control_s[1].ACLR
reset => control_s[2].ACLR
reset => control_s[3].ACLR
reset => control_s[4].ACLR
reset => control_s[5].ACLR
reset => control_s[6].ACLR
reset => control_s[7].ACLR
reset => control_s[8].ACLR
reset => control_s[9].ACLR
reset => control_s[10].ACLR
reset => control_s[11].ACLR
reset => control_s[12].ACLR
enable => counter_p.IN0
in_valid => counter_p.IN1
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_sop => control_s.OUTPUTSELECT
in_eop => ~NO_FANOUT~
in_fftpts[0] => ~NO_FANOUT~
in_fftpts[1] => ~NO_FANOUT~
in_fftpts[2] => ~NO_FANOUT~
in_fftpts[3] => ~NO_FANOUT~
in_fftpts[4] => ~NO_FANOUT~
in_fftpts[5] => ~NO_FANOUT~
in_fftpts[6] => ~NO_FANOUT~
in_fftpts[7] => ~NO_FANOUT~
in_fftpts[8] => ~NO_FANOUT~
in_fftpts[9] => ~NO_FANOUT~
in_fftpts[10] => ~NO_FANOUT~
in_fftpts[11] => ~NO_FANOUT~
in_fftpts[12] => ~NO_FANOUT~
in_fftpts[13] => ~NO_FANOUT~
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_radix_2 => control_s.OUTPUTSELECT
in_control[0] => Add1.IN26
in_control[0] => control_s.DATAB
in_control[1] => Add0.IN24
in_control[1] => Add1.IN25
in_control[2] => Add0.IN23
in_control[2] => Add1.IN24
in_control[3] => Add0.IN22
in_control[3] => Add1.IN23
in_control[4] => Add0.IN21
in_control[4] => Add1.IN22
in_control[5] => Add0.IN20
in_control[5] => Add1.IN21
in_control[6] => Add0.IN19
in_control[6] => Add1.IN20
in_control[7] => Add0.IN18
in_control[7] => Add1.IN19
in_control[8] => Add0.IN17
in_control[8] => Add1.IN18
in_control[9] => Add0.IN16
in_control[9] => Add1.IN17
in_control[10] => Add0.IN15
in_control[10] => Add1.IN16
in_control[11] => Add0.IN14
in_control[11] => Add1.IN15
in_control[12] => Add0.IN13
in_control[12] => Add1.IN14
out_control[0] <= control_s[0].DB_MAX_OUTPUT_PORT_TYPE
out_control[1] <= control_s[1].DB_MAX_OUTPUT_PORT_TYPE
out_control[2] <= control_s[2].DB_MAX_OUTPUT_PORT_TYPE
out_control[3] <= control_s[3].DB_MAX_OUTPUT_PORT_TYPE
out_control[4] <= control_s[4].DB_MAX_OUTPUT_PORT_TYPE
out_control[5] <= control_s[5].DB_MAX_OUTPUT_PORT_TYPE
out_control[6] <= control_s[6].DB_MAX_OUTPUT_PORT_TYPE
out_control[7] <= control_s[7].DB_MAX_OUTPUT_PORT_TYPE
out_control[8] <= control_s[8].DB_MAX_OUTPUT_PORT_TYPE
out_control[9] <= control_s[9].DB_MAX_OUTPUT_PORT_TYPE
out_control[10] <= control_s[10].DB_MAX_OUTPUT_PORT_TYPE
out_control[11] <= control_s[11].DB_MAX_OUTPUT_PORT_TYPE
out_control[12] <= control_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:6:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
enable => ~NO_FANOUT~
radix_2 => ~NO_FANOUT~
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout[12].DATAIN
datain[13] => dataout[13].DATAIN
datain[14] => dataout[14].DATAIN
datain[15] => dataout[15].DATAIN
datain[16] => dataout[16].DATAIN
datain[17] => dataout[17].DATAIN
datain[18] => dataout[18].DATAIN
datain[19] => dataout[19].DATAIN
datain[20] => dataout[20].DATAIN
datain[21] => dataout[21].DATAIN
datain[22] => dataout[22].DATAIN
datain[23] => dataout[23].DATAIN
datain[24] => dataout[24].DATAIN
datain[25] => dataout[25].DATAIN
datain[26] => dataout[26].DATAIN
datain[27] => dataout[27].DATAIN
datain[28] => dataout[28].DATAIN
datain[29] => dataout[29].DATAIN
datain[30] => dataout[30].DATAIN
datain[31] => dataout[31].DATAIN
datain[32] => dataout[32].DATAIN
datain[33] => dataout[33].DATAIN
datain[34] => dataout[34].DATAIN
datain[35] => dataout[35].DATAIN
datain[36] => dataout[36].DATAIN
datain[37] => dataout[37].DATAIN
datain[38] => dataout[38].DATAIN
datain[39] => dataout[39].DATAIN
datain[40] => dataout[40].DATAIN
datain[41] => dataout[41].DATAIN
datain[42] => dataout[42].DATAIN
datain[43] => dataout[43].DATAIN
datain[44] => dataout[44].DATAIN
datain[45] => dataout[45].DATAIN
datain[46] => dataout[46].DATAIN
datain[47] => dataout[47].DATAIN
datain[48] => dataout[48].DATAIN
datain[49] => dataout[49].DATAIN
datain[50] => dataout[50].DATAIN
datain[51] => dataout[51].DATAIN
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= datain[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= datain[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= datain[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= datain[15].DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= datain[16].DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= datain[17].DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= datain[18].DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= datain[19].DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= datain[20].DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= datain[21].DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= datain[22].DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= datain[23].DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= datain[24].DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= datain[25].DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= datain[26].DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= datain[27].DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= datain[28].DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= datain[29].DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= datain[30].DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= datain[31].DB_MAX_OUTPUT_PORT_TYPE
dataout[32] <= datain[32].DB_MAX_OUTPUT_PORT_TYPE
dataout[33] <= datain[33].DB_MAX_OUTPUT_PORT_TYPE
dataout[34] <= datain[34].DB_MAX_OUTPUT_PORT_TYPE
dataout[35] <= datain[35].DB_MAX_OUTPUT_PORT_TYPE
dataout[36] <= datain[36].DB_MAX_OUTPUT_PORT_TYPE
dataout[37] <= datain[37].DB_MAX_OUTPUT_PORT_TYPE
dataout[38] <= datain[38].DB_MAX_OUTPUT_PORT_TYPE
dataout[39] <= datain[39].DB_MAX_OUTPUT_PORT_TYPE
dataout[40] <= datain[40].DB_MAX_OUTPUT_PORT_TYPE
dataout[41] <= datain[41].DB_MAX_OUTPUT_PORT_TYPE
dataout[42] <= datain[42].DB_MAX_OUTPUT_PORT_TYPE
dataout[43] <= datain[43].DB_MAX_OUTPUT_PORT_TYPE
dataout[44] <= datain[44].DB_MAX_OUTPUT_PORT_TYPE
dataout[45] <= datain[45].DB_MAX_OUTPUT_PORT_TYPE
dataout[46] <= datain[46].DB_MAX_OUTPUT_PORT_TYPE
dataout[47] <= datain[47].DB_MAX_OUTPUT_PORT_TYPE
dataout[48] <= datain[48].DB_MAX_OUTPUT_PORT_TYPE
dataout[49] <= datain[49].DB_MAX_OUTPUT_PORT_TYPE
dataout[50] <= datain[50].DB_MAX_OUTPUT_PORT_TYPE
dataout[51] <= datain[51].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clk
clk => imagtwid[0]~reg0.CLK
clk => imagtwid[1]~reg0.CLK
clk => imagtwid[2]~reg0.CLK
clk => imagtwid[3]~reg0.CLK
clk => imagtwid[4]~reg0.CLK
clk => imagtwid[5]~reg0.CLK
clk => imagtwid[6]~reg0.CLK
clk => imagtwid[7]~reg0.CLK
clk => imagtwid[8]~reg0.CLK
clk => imagtwid[9]~reg0.CLK
clk => imagtwid[10]~reg0.CLK
clk => imagtwid[11]~reg0.CLK
clk => imagtwid[12]~reg0.CLK
clk => imagtwid[13]~reg0.CLK
clk => imagtwid[14]~reg0.CLK
clk => imagtwid[15]~reg0.CLK
clk => imagtwid[16]~reg0.CLK
clk => imagtwid[17]~reg0.CLK
clk => realtwid[0]~reg0.CLK
clk => realtwid[1]~reg0.CLK
clk => realtwid[2]~reg0.CLK
clk => realtwid[3]~reg0.CLK
clk => realtwid[4]~reg0.CLK
clk => realtwid[5]~reg0.CLK
clk => realtwid[6]~reg0.CLK
clk => realtwid[7]~reg0.CLK
clk => realtwid[8]~reg0.CLK
clk => realtwid[9]~reg0.CLK
clk => realtwid[10]~reg0.CLK
clk => realtwid[11]~reg0.CLK
clk => realtwid[12]~reg0.CLK
clk => realtwid[13]~reg0.CLK
clk => realtwid[14]~reg0.CLK
clk => realtwid[15]~reg0.CLK
clk => realtwid[16]~reg0.CLK
clk => realtwid[17]~reg0.CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[2][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][0].CLK
clk => \gen_optimized_memory_delayed:cnt_grp_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[0][1].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][0].CLK
clk => \gen_optimized_memory_delayed:negate_op_d[1][1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[0].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[1].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k[2].CLK
clk => \gen_optimized_memory_delayed:cnt_w_k_sel.CLK
clk => \gen_optimized_memory_delayed:gen_max_pwr_2:rd_en_d.CLK
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clk
clk => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clk
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clock0
clk => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clock0
reset => rd_en_d.OUTPUTSELECT
reset => cnt_w_k_sel.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => negate_op_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => cnt_grp_d.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => realtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => imagtwid.OUTPUTSELECT
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.reset
reset => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.reset
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => negate_op_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => cnt_grp_d.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => realtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => imagtwid.OUTPUTSELECT
enable => rd_en_d.OUTPUTSELECT
enable => cnt_w_k_sel.OUTPUTSELECT
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst.clken
enable => counter_module:gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst.clken
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_real.clocken0
enable => altera_fft_single_port_rom:gen_optimized_memory_delayed:single_port_rom_component_imag.clocken0
enable => \gen_optimized_memory_delayed:cnt_w_k[0].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[1].ENA
enable => \gen_optimized_memory_delayed:cnt_w_k[2].ENA
rd_en => rd_en_d.DATAB
rd_en => cnt_grp.IN1
pwr_2 => cnt_w_k_reset_c.IN0
pwr_2 => cnt_w_k_sel.DATAB
pwr_2 => cnt_w_k_reset_c.IN0
addr[0] => cnt_w_k_reset_c.IN1
addr[0] => Equal0.IN5
addr[0] => cnt_w_k_reset_c.IN1
addr[1] => Equal0.IN4
addr[1] => \gen_optimized_memory_delayed:cnt_grp[0].DATAA
addr[2] => Equal0.IN3
addr[2] => \gen_optimized_memory_delayed:cnt_grp[1].DATAA
realtwid[0] <= realtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[1] <= realtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[2] <= realtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[3] <= realtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[4] <= realtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[5] <= realtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[6] <= realtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[7] <= realtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[8] <= realtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[9] <= realtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[10] <= realtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[11] <= realtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[12] <= realtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[13] <= realtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[14] <= realtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[15] <= realtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[16] <= realtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
realtwid[17] <= realtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[0] <= imagtwid[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[1] <= imagtwid[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[2] <= imagtwid[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[3] <= imagtwid[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[4] <= imagtwid[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[5] <= imagtwid[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[6] <= imagtwid[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[7] <= imagtwid[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[8] <= imagtwid[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[9] <= imagtwid[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[10] <= imagtwid[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[11] <= imagtwid[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[12] <= imagtwid[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[13] <= imagtwid[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[14] <= imagtwid[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[15] <= imagtwid[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[16] <= imagtwid[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imagtwid[17] <= imagtwid[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
counter_max[0] => LessThan0.IN4
counter_max[0] => LessThan1.IN6
counter_max[1] => LessThan0.IN3
counter_max[1] => Add0.IN6
counter_max[2] => LessThan0.IN2
counter_max[2] => Add0.IN5
counter_max[3] => LessThan0.IN1
counter_max[3] => Add0.IN4
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
counter_max[0] => LessThan0.IN4
counter_max[0] => Add0.IN8
counter_max[1] => LessThan0.IN3
counter_max[1] => Add0.IN7
counter_max[2] => LessThan0.IN2
counter_max[2] => Add0.IN6
counter_max[3] => LessThan0.IN1
counter_max[3] => Add0.IN5
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
counter_max[0] => LessThan0.IN4
counter_max[0] => Add0.IN8
counter_max[1] => LessThan0.IN3
counter_max[1] => Add0.IN7
counter_max[2] => LessThan0.IN2
counter_max[2] => Add0.IN6
counter_max[3] => LessThan0.IN1
counter_max[3] => Add0.IN5
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|counter_module:\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
counter_max[0] => LessThan0.IN4
counter_max[0] => LessThan1.IN4
counter_max[1] => LessThan0.IN3
counter_max[1] => LessThan1.IN3
counter_max[2] => LessThan0.IN2
counter_max[2] => LessThan1.IN2
counter_max[3] => LessThan0.IN1
counter_max[3] => LessThan1.IN1
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tbt3:auto_generated.address_a[0]
address_a[1] => altsyncram_tbt3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tbt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tbt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tbt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tbt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tbt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tbt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tbt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tbt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tbt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tbt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tbt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tbt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tbt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tbt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tbt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tbt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tbt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tbt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_tbt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_tbt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]
q_a[16] <= altsyncram:old_ram_gen:old_ram_component.q_a[16]
q_a[17] <= altsyncram:old_ram_gen:old_ram_component.q_a[17]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tbt3:auto_generated.address_a[0]
address_a[1] => altsyncram_tbt3:auto_generated.address_a[1]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tbt3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_tbt3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tbt3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tbt3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tbt3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tbt3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tbt3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tbt3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tbt3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tbt3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tbt3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tbt3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tbt3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tbt3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tbt3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tbt3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tbt3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tbt3:auto_generated.q_a[15]
q_a[16] <= altsyncram_tbt3:auto_generated.q_a[16]
q_a[17] <= altsyncram_tbt3:auto_generated.q_a[17]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tbt3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst
clk => auk_dspip_bit_reverse_addr_control:rd_addr_inst.clk
clk => between_datasets.CLK
clk => rd_valid.CLK
clk => out_stall_d.CLK
clk => rd_valid_dd.CLK
clk => rd_valid_d.CLK
clk => indexing.CLK
clk => processing_while_write.CLK
clk => in_data_reg[0].CLK
clk => in_data_reg[1].CLK
clk => in_data_reg[2].CLK
clk => in_data_reg[3].CLK
clk => in_data_reg[4].CLK
clk => in_data_reg[5].CLK
clk => in_data_reg[6].CLK
clk => in_data_reg[7].CLK
clk => in_data_reg[8].CLK
clk => in_data_reg[9].CLK
clk => in_data_reg[10].CLK
clk => in_data_reg[11].CLK
clk => in_data_reg[12].CLK
clk => in_data_reg[13].CLK
clk => in_data_reg[14].CLK
clk => in_data_reg[15].CLK
clk => in_data_reg[16].CLK
clk => in_data_reg[17].CLK
clk => in_data_reg[18].CLK
clk => in_data_reg[19].CLK
clk => in_data_reg[20].CLK
clk => in_data_reg[21].CLK
clk => in_data_reg[22].CLK
clk => in_data_reg[23].CLK
clk => in_data_reg[24].CLK
clk => in_data_reg[25].CLK
clk => in_data_reg[26].CLK
clk => in_data_reg[27].CLK
clk => in_data_reg[28].CLK
clk => in_data_reg[29].CLK
clk => in_data_reg[30].CLK
clk => in_data_reg[31].CLK
clk => in_data_reg[32].CLK
clk => in_data_reg[33].CLK
clk => in_data_reg[34].CLK
clk => in_data_reg[35].CLK
clk => in_data_reg[36].CLK
clk => in_data_reg[37].CLK
clk => in_data_reg[38].CLK
clk => in_data_reg[39].CLK
clk => in_data_reg[40].CLK
clk => in_data_reg[41].CLK
clk => in_data_reg[42].CLK
clk => in_data_reg[43].CLK
clk => in_data_reg[44].CLK
clk => in_data_reg[45].CLK
clk => in_data_reg[46].CLK
clk => in_data_reg[47].CLK
clk => in_data_reg[48].CLK
clk => in_data_reg[49].CLK
clk => wr_addr_reg[0].CLK
clk => wr_addr_reg[1].CLK
clk => wr_addr_reg[2].CLK
clk => wr_addr_reg[3].CLK
clk => wr_addr_reg[4].CLK
clk => wr_addr_reg[5].CLK
clk => wr_addr_reg[6].CLK
clk => wr_addr_reg[7].CLK
clk => wr_addr_reg[8].CLK
clk => wr_addr_reg[9].CLK
clk => wr_addr_reg[10].CLK
clk => wr_addr_reg[11].CLK
clk => wr_addr_reg[12].CLK
clk => wr_enable_reg.CLK
clk => rd_enable_reg.CLK
clk => auk_dspip_bit_reverse_addr_control:wr_addr_inst.clk
clk => altera_fft_dual_port_ram:real_buf.clock0
reset => rd_enable_reg.OUTPUTSELECT
reset => wr_enable_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => wr_addr_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => in_data_reg.OUTPUTSELECT
reset => auk_dspip_bit_reverse_addr_control:rd_addr_inst.reset
reset => between_datasets.ACLR
reset => rd_valid.ACLR
reset => out_stall_d.ACLR
reset => rd_valid_dd.ACLR
reset => rd_valid_d.ACLR
reset => indexing.ACLR
reset => processing_while_write.ACLR
reset => auk_dspip_bit_reverse_addr_control:wr_addr_inst.reset
reset => altera_fft_dual_port_ram:real_buf.aclr0
enable => wr_enable.IN0
blksize[0] => Add0.IN28
blksize[0] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[0]
blksize[0] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[0]
blksize[1] => Add0.IN27
blksize[1] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[1]
blksize[1] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[1]
blksize[2] => Add0.IN26
blksize[2] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[2]
blksize[2] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[2]
blksize[3] => Add0.IN25
blksize[3] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[3]
blksize[3] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[3]
blksize[4] => Add0.IN24
blksize[4] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[4]
blksize[4] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[4]
blksize[5] => Add0.IN23
blksize[5] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[5]
blksize[5] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[5]
blksize[6] => Add0.IN22
blksize[6] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[6]
blksize[6] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[6]
blksize[7] => Add0.IN21
blksize[7] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[7]
blksize[7] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[7]
blksize[8] => Add0.IN20
blksize[8] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[8]
blksize[8] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[8]
blksize[9] => Add0.IN19
blksize[9] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[9]
blksize[9] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[9]
blksize[10] => Add0.IN18
blksize[10] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[10]
blksize[10] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[10]
blksize[11] => Add0.IN17
blksize[11] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[11]
blksize[11] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[11]
blksize[12] => Add0.IN16
blksize[12] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[12]
blksize[12] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[12]
blksize[13] => Add0.IN15
blksize[13] => auk_dspip_bit_reverse_addr_control:rd_addr_inst.blksize[13]
blksize[13] => auk_dspip_bit_reverse_addr_control:wr_addr_inst.blksize[13]
in_valid => wr_enable.IN1
in_valid => rd_enable.IN1
in_valid => wr_enable_reg.DATAA
in_valid => out_valid.IN1
in_valid => between_datasets_p.IN1
in_valid => between_datasets.OUTPUTSELECT
in_valid => auk_dspip_bit_reverse_addr_control:wr_addr_inst.valid
in_real[0] => in_data_reg.DATAA
in_real[1] => in_data_reg.DATAA
in_real[2] => in_data_reg.DATAA
in_real[3] => in_data_reg.DATAA
in_real[4] => in_data_reg.DATAA
in_real[5] => in_data_reg.DATAA
in_real[6] => in_data_reg.DATAA
in_real[7] => in_data_reg.DATAA
in_real[8] => in_data_reg.DATAA
in_real[9] => in_data_reg.DATAA
in_real[10] => in_data_reg.DATAA
in_real[11] => in_data_reg.DATAA
in_real[12] => in_data_reg.DATAA
in_real[13] => in_data_reg.DATAA
in_real[14] => in_data_reg.DATAA
in_real[15] => in_data_reg.DATAA
in_real[16] => in_data_reg.DATAA
in_real[17] => in_data_reg.DATAA
in_real[18] => in_data_reg.DATAA
in_real[19] => in_data_reg.DATAA
in_real[20] => in_data_reg.DATAA
in_real[21] => in_data_reg.DATAA
in_real[22] => in_data_reg.DATAA
in_real[23] => in_data_reg.DATAA
in_real[24] => in_data_reg.DATAA
in_imag[0] => in_data_reg.DATAA
in_imag[1] => in_data_reg.DATAA
in_imag[2] => in_data_reg.DATAA
in_imag[3] => in_data_reg.DATAA
in_imag[4] => in_data_reg.DATAA
in_imag[5] => in_data_reg.DATAA
in_imag[6] => in_data_reg.DATAA
in_imag[7] => in_data_reg.DATAA
in_imag[8] => in_data_reg.DATAA
in_imag[9] => in_data_reg.DATAA
in_imag[10] => in_data_reg.DATAA
in_imag[11] => in_data_reg.DATAA
in_imag[12] => in_data_reg.DATAA
in_imag[13] => in_data_reg.DATAA
in_imag[14] => in_data_reg.DATAA
in_imag[15] => in_data_reg.DATAA
in_imag[16] => in_data_reg.DATAA
in_imag[17] => in_data_reg.DATAA
in_imag[18] => in_data_reg.DATAA
in_imag[19] => in_data_reg.DATAA
in_imag[20] => in_data_reg.DATAA
in_imag[21] => in_data_reg.DATAA
in_imag[22] => in_data_reg.DATAA
in_imag[23] => in_data_reg.DATAA
in_imag[24] => in_data_reg.DATAA
processing <= processing.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= out_valid.DB_MAX_OUTPUT_PORT_TYPE
out_stall => out_stall_d.DATAIN
out_real[0] <= altera_fft_dual_port_ram:real_buf.q_b[25]
out_real[1] <= altera_fft_dual_port_ram:real_buf.q_b[26]
out_real[2] <= altera_fft_dual_port_ram:real_buf.q_b[27]
out_real[3] <= altera_fft_dual_port_ram:real_buf.q_b[28]
out_real[4] <= altera_fft_dual_port_ram:real_buf.q_b[29]
out_real[5] <= altera_fft_dual_port_ram:real_buf.q_b[30]
out_real[6] <= altera_fft_dual_port_ram:real_buf.q_b[31]
out_real[7] <= altera_fft_dual_port_ram:real_buf.q_b[32]
out_real[8] <= altera_fft_dual_port_ram:real_buf.q_b[33]
out_real[9] <= altera_fft_dual_port_ram:real_buf.q_b[34]
out_real[10] <= altera_fft_dual_port_ram:real_buf.q_b[35]
out_real[11] <= altera_fft_dual_port_ram:real_buf.q_b[36]
out_real[12] <= altera_fft_dual_port_ram:real_buf.q_b[37]
out_real[13] <= altera_fft_dual_port_ram:real_buf.q_b[38]
out_real[14] <= altera_fft_dual_port_ram:real_buf.q_b[39]
out_real[15] <= altera_fft_dual_port_ram:real_buf.q_b[40]
out_real[16] <= altera_fft_dual_port_ram:real_buf.q_b[41]
out_real[17] <= altera_fft_dual_port_ram:real_buf.q_b[42]
out_real[18] <= altera_fft_dual_port_ram:real_buf.q_b[43]
out_real[19] <= altera_fft_dual_port_ram:real_buf.q_b[44]
out_real[20] <= altera_fft_dual_port_ram:real_buf.q_b[45]
out_real[21] <= altera_fft_dual_port_ram:real_buf.q_b[46]
out_real[22] <= altera_fft_dual_port_ram:real_buf.q_b[47]
out_real[23] <= altera_fft_dual_port_ram:real_buf.q_b[48]
out_real[24] <= altera_fft_dual_port_ram:real_buf.q_b[49]
out_imag[0] <= altera_fft_dual_port_ram:real_buf.q_b[0]
out_imag[1] <= altera_fft_dual_port_ram:real_buf.q_b[1]
out_imag[2] <= altera_fft_dual_port_ram:real_buf.q_b[2]
out_imag[3] <= altera_fft_dual_port_ram:real_buf.q_b[3]
out_imag[4] <= altera_fft_dual_port_ram:real_buf.q_b[4]
out_imag[5] <= altera_fft_dual_port_ram:real_buf.q_b[5]
out_imag[6] <= altera_fft_dual_port_ram:real_buf.q_b[6]
out_imag[7] <= altera_fft_dual_port_ram:real_buf.q_b[7]
out_imag[8] <= altera_fft_dual_port_ram:real_buf.q_b[8]
out_imag[9] <= altera_fft_dual_port_ram:real_buf.q_b[9]
out_imag[10] <= altera_fft_dual_port_ram:real_buf.q_b[10]
out_imag[11] <= altera_fft_dual_port_ram:real_buf.q_b[11]
out_imag[12] <= altera_fft_dual_port_ram:real_buf.q_b[12]
out_imag[13] <= altera_fft_dual_port_ram:real_buf.q_b[13]
out_imag[14] <= altera_fft_dual_port_ram:real_buf.q_b[14]
out_imag[15] <= altera_fft_dual_port_ram:real_buf.q_b[15]
out_imag[16] <= altera_fft_dual_port_ram:real_buf.q_b[16]
out_imag[17] <= altera_fft_dual_port_ram:real_buf.q_b[17]
out_imag[18] <= altera_fft_dual_port_ram:real_buf.q_b[18]
out_imag[19] <= altera_fft_dual_port_ram:real_buf.q_b[19]
out_imag[20] <= altera_fft_dual_port_ram:real_buf.q_b[20]
out_imag[21] <= altera_fft_dual_port_ram:real_buf.q_b[21]
out_imag[22] <= altera_fft_dual_port_ram:real_buf.q_b[22]
out_imag[23] <= altera_fft_dual_port_ram:real_buf.q_b[23]
out_imag[24] <= altera_fft_dual_port_ram:real_buf.q_b[24]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
clk => addr_s[3].CLK
clk => addr_s[4].CLK
clk => addr_s[5].CLK
clk => addr_s[6].CLK
clk => addr_s[7].CLK
clk => addr_s[8].CLK
clk => addr_s[9].CLK
clk => addr_s[10].CLK
clk => addr_s[11].CLK
clk => addr_s[12].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
reset => addr_s[3].ACLR
reset => addr_s[4].ACLR
reset => addr_s[5].ACLR
reset => addr_s[6].ACLR
reset => addr_s[7].ACLR
reset => addr_s[8].ACLR
reset => addr_s[9].ACLR
reset => addr_s[10].ACLR
reset => addr_s[11].ACLR
reset => addr_s[12].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN28
blksize[1] => Add0.IN27
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN26
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN25
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
blksize[4] => Add0.IN24
blksize[4] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[3]
blksize[5] => Add0.IN23
blksize[5] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[4]
blksize[6] => Add0.IN22
blksize[6] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[5]
blksize[7] => Add0.IN21
blksize[7] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[6]
blksize[8] => Add0.IN20
blksize[8] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[7]
blksize[9] => Add0.IN19
blksize[9] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[8]
blksize[10] => Add0.IN18
blksize[10] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[9]
blksize[11] => Add0.IN17
blksize[11] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[10]
blksize[12] => Add0.IN16
blksize[12] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[11]
blksize[13] => Add0.IN15
blksize[13] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[12]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_s[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_s[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_s[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_s[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_s[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_s[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_s[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_s[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr_s[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_a[2] => cout.IN1
add_a[3] => sum_out.IN0
add_a[3] => cout.IN0
add_a[3] => cout.IN1
add_a[4] => sum_out.IN0
add_a[4] => cout.IN0
add_a[4] => cout.IN1
add_a[5] => sum_out.IN0
add_a[5] => cout.IN0
add_a[5] => cout.IN1
add_a[6] => sum_out.IN0
add_a[6] => cout.IN0
add_a[6] => cout.IN1
add_a[7] => sum_out.IN0
add_a[7] => cout.IN0
add_a[7] => cout.IN1
add_a[8] => sum_out.IN0
add_a[8] => cout.IN0
add_a[8] => cout.IN1
add_a[9] => sum_out.IN0
add_a[9] => cout.IN0
add_a[9] => cout.IN1
add_a[10] => sum_out.IN0
add_a[10] => cout.IN0
add_a[10] => cout.IN1
add_a[11] => sum_out.IN0
add_a[11] => cout.IN0
add_a[11] => cout.IN1
add_a[12] => sum_out.IN0
add_a[12] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
add_b[2] => cout.IN1
add_b[3] => sum_out.IN1
add_b[3] => cout.IN1
add_b[3] => cout.IN1
add_b[4] => sum_out.IN1
add_b[4] => cout.IN1
add_b[4] => cout.IN1
add_b[5] => sum_out.IN1
add_b[5] => cout.IN1
add_b[5] => cout.IN1
add_b[6] => sum_out.IN1
add_b[6] => cout.IN1
add_b[6] => cout.IN1
add_b[7] => sum_out.IN1
add_b[7] => cout.IN1
add_b[7] => cout.IN1
add_b[8] => sum_out.IN1
add_b[8] => cout.IN1
add_b[8] => cout.IN1
add_b[9] => sum_out.IN1
add_b[9] => cout.IN1
add_b[9] => cout.IN1
add_b[10] => sum_out.IN1
add_b[10] => cout.IN1
add_b[10] => cout.IN1
add_b[11] => sum_out.IN1
add_b[11] => cout.IN1
add_b[11] => cout.IN1
add_b[12] => sum_out.IN1
add_b[12] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[3] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[4] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[5] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[6] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[7] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[8] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[9] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[10] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[11] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[12] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst
clk => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.clk
clk => addr_s[0].CLK
clk => addr_s[1].CLK
clk => addr_s[2].CLK
clk => addr_s[3].CLK
clk => addr_s[4].CLK
clk => addr_s[5].CLK
clk => addr_s[6].CLK
clk => addr_s[7].CLK
clk => addr_s[8].CLK
clk => addr_s[9].CLK
clk => addr_s[10].CLK
clk => addr_s[11].CLK
clk => addr_s[12].CLK
reset => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.reset
reset => addr_s[0].ACLR
reset => addr_s[1].ACLR
reset => addr_s[2].ACLR
reset => addr_s[3].ACLR
reset => addr_s[4].ACLR
reset => addr_s[5].ACLR
reset => addr_s[6].ACLR
reset => addr_s[7].ACLR
reset => addr_s[8].ACLR
reset => addr_s[9].ACLR
reset => addr_s[10].ACLR
reset => addr_s[11].ACLR
reset => addr_s[12].ACLR
enable => gen_addr.IN0
blksize[0] => Add0.IN28
blksize[1] => Add0.IN27
blksize[1] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[0]
blksize[2] => Add0.IN26
blksize[2] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[1]
blksize[3] => Add0.IN25
blksize[3] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[2]
blksize[4] => Add0.IN24
blksize[4] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[3]
blksize[5] => Add0.IN23
blksize[5] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[4]
blksize[6] => Add0.IN22
blksize[6] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[5]
blksize[7] => Add0.IN21
blksize[7] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[6]
blksize[8] => Add0.IN20
blksize[8] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[7]
blksize[9] => Add0.IN19
blksize[9] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[8]
blksize[10] => Add0.IN18
blksize[10] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[9]
blksize[11] => Add0.IN17
blksize[11] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[10]
blksize[12] => Add0.IN16
blksize[12] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[11]
blksize[13] => Add0.IN15
blksize[13] => auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst.add_b[12]
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
index => addr_s.OUTPUTSELECT
valid => gen_addr.IN1
addr[0] <= addr_s[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_s[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_s[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_s[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_s[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_s[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_s[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_s[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_s[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_s[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_s[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr_s[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr_s[12].DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
add_a[0] => sum_out.IN0
add_a[1] => sum_out.IN0
add_a[1] => cout.IN0
add_a[1] => cout.IN1
add_a[2] => sum_out.IN0
add_a[2] => cout.IN0
add_a[2] => cout.IN1
add_a[3] => sum_out.IN0
add_a[3] => cout.IN0
add_a[3] => cout.IN1
add_a[4] => sum_out.IN0
add_a[4] => cout.IN0
add_a[4] => cout.IN1
add_a[5] => sum_out.IN0
add_a[5] => cout.IN0
add_a[5] => cout.IN1
add_a[6] => sum_out.IN0
add_a[6] => cout.IN0
add_a[6] => cout.IN1
add_a[7] => sum_out.IN0
add_a[7] => cout.IN0
add_a[7] => cout.IN1
add_a[8] => sum_out.IN0
add_a[8] => cout.IN0
add_a[8] => cout.IN1
add_a[9] => sum_out.IN0
add_a[9] => cout.IN0
add_a[9] => cout.IN1
add_a[10] => sum_out.IN0
add_a[10] => cout.IN0
add_a[10] => cout.IN1
add_a[11] => sum_out.IN0
add_a[11] => cout.IN0
add_a[11] => cout.IN1
add_a[12] => sum_out.IN0
add_a[12] => cout.IN0
add_b[0] => sum_out.IN1
add_b[1] => sum_out.IN1
add_b[1] => cout.IN1
add_b[1] => cout.IN1
add_b[2] => sum_out.IN1
add_b[2] => cout.IN1
add_b[2] => cout.IN1
add_b[3] => sum_out.IN1
add_b[3] => cout.IN1
add_b[3] => cout.IN1
add_b[4] => sum_out.IN1
add_b[4] => cout.IN1
add_b[4] => cout.IN1
add_b[5] => sum_out.IN1
add_b[5] => cout.IN1
add_b[5] => cout.IN1
add_b[6] => sum_out.IN1
add_b[6] => cout.IN1
add_b[6] => cout.IN1
add_b[7] => sum_out.IN1
add_b[7] => cout.IN1
add_b[7] => cout.IN1
add_b[8] => sum_out.IN1
add_b[8] => cout.IN1
add_b[8] => cout.IN1
add_b[9] => sum_out.IN1
add_b[9] => cout.IN1
add_b[9] => cout.IN1
add_b[10] => sum_out.IN1
add_b[10] => cout.IN1
add_b[10] => cout.IN1
add_b[11] => sum_out.IN1
add_b[11] => cout.IN1
add_b[11] => cout.IN1
add_b[12] => sum_out.IN1
add_b[12] => cout.IN1
sum_out[0] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[1] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[2] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[3] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[4] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[5] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[6] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[7] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[8] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[9] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[10] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[11] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE
sum_out[12] <= sum_out.DB_MAX_OUTPUT_PORT_TYPE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_a[8] => altsyncram:old_ram_gen:old_ram_component.address_a[8]
address_a[9] => altsyncram:old_ram_gen:old_ram_component.address_a[9]
address_a[10] => altsyncram:old_ram_gen:old_ram_component.address_a[10]
address_a[11] => altsyncram:old_ram_gen:old_ram_component.address_a[11]
address_a[12] => altsyncram:old_ram_gen:old_ram_component.address_a[12]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
address_b[8] => altsyncram:old_ram_gen:old_ram_component.address_b[8]
address_b[9] => altsyncram:old_ram_gen:old_ram_component.address_b[9]
address_b[10] => altsyncram:old_ram_gen:old_ram_component.address_b[10]
address_b[11] => altsyncram:old_ram_gen:old_ram_component.address_b[11]
address_b[12] => altsyncram:old_ram_gen:old_ram_component.address_b[12]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
data_a[32] => altsyncram:old_ram_gen:old_ram_component.data_a[32]
data_a[33] => altsyncram:old_ram_gen:old_ram_component.data_a[33]
data_a[34] => altsyncram:old_ram_gen:old_ram_component.data_a[34]
data_a[35] => altsyncram:old_ram_gen:old_ram_component.data_a[35]
data_a[36] => altsyncram:old_ram_gen:old_ram_component.data_a[36]
data_a[37] => altsyncram:old_ram_gen:old_ram_component.data_a[37]
data_a[38] => altsyncram:old_ram_gen:old_ram_component.data_a[38]
data_a[39] => altsyncram:old_ram_gen:old_ram_component.data_a[39]
data_a[40] => altsyncram:old_ram_gen:old_ram_component.data_a[40]
data_a[41] => altsyncram:old_ram_gen:old_ram_component.data_a[41]
data_a[42] => altsyncram:old_ram_gen:old_ram_component.data_a[42]
data_a[43] => altsyncram:old_ram_gen:old_ram_component.data_a[43]
data_a[44] => altsyncram:old_ram_gen:old_ram_component.data_a[44]
data_a[45] => altsyncram:old_ram_gen:old_ram_component.data_a[45]
data_a[46] => altsyncram:old_ram_gen:old_ram_component.data_a[46]
data_a[47] => altsyncram:old_ram_gen:old_ram_component.data_a[47]
data_a[48] => altsyncram:old_ram_gen:old_ram_component.data_a[48]
data_a[49] => altsyncram:old_ram_gen:old_ram_component.data_a[49]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]
q_b[32] <= altsyncram:old_ram_gen:old_ram_component.q_b[32]
q_b[33] <= altsyncram:old_ram_gen:old_ram_component.q_b[33]
q_b[34] <= altsyncram:old_ram_gen:old_ram_component.q_b[34]
q_b[35] <= altsyncram:old_ram_gen:old_ram_component.q_b[35]
q_b[36] <= altsyncram:old_ram_gen:old_ram_component.q_b[36]
q_b[37] <= altsyncram:old_ram_gen:old_ram_component.q_b[37]
q_b[38] <= altsyncram:old_ram_gen:old_ram_component.q_b[38]
q_b[39] <= altsyncram:old_ram_gen:old_ram_component.q_b[39]
q_b[40] <= altsyncram:old_ram_gen:old_ram_component.q_b[40]
q_b[41] <= altsyncram:old_ram_gen:old_ram_component.q_b[41]
q_b[42] <= altsyncram:old_ram_gen:old_ram_component.q_b[42]
q_b[43] <= altsyncram:old_ram_gen:old_ram_component.q_b[43]
q_b[44] <= altsyncram:old_ram_gen:old_ram_component.q_b[44]
q_b[45] <= altsyncram:old_ram_gen:old_ram_component.q_b[45]
q_b[46] <= altsyncram:old_ram_gen:old_ram_component.q_b[46]
q_b[47] <= altsyncram:old_ram_gen:old_ram_component.q_b[47]
q_b[48] <= altsyncram:old_ram_gen:old_ram_component.q_b[48]
q_b[49] <= altsyncram:old_ram_gen:old_ram_component.q_b[49]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_p6q3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_p6q3:auto_generated.rden_b
data_a[0] => altsyncram_p6q3:auto_generated.data_a[0]
data_a[1] => altsyncram_p6q3:auto_generated.data_a[1]
data_a[2] => altsyncram_p6q3:auto_generated.data_a[2]
data_a[3] => altsyncram_p6q3:auto_generated.data_a[3]
data_a[4] => altsyncram_p6q3:auto_generated.data_a[4]
data_a[5] => altsyncram_p6q3:auto_generated.data_a[5]
data_a[6] => altsyncram_p6q3:auto_generated.data_a[6]
data_a[7] => altsyncram_p6q3:auto_generated.data_a[7]
data_a[8] => altsyncram_p6q3:auto_generated.data_a[8]
data_a[9] => altsyncram_p6q3:auto_generated.data_a[9]
data_a[10] => altsyncram_p6q3:auto_generated.data_a[10]
data_a[11] => altsyncram_p6q3:auto_generated.data_a[11]
data_a[12] => altsyncram_p6q3:auto_generated.data_a[12]
data_a[13] => altsyncram_p6q3:auto_generated.data_a[13]
data_a[14] => altsyncram_p6q3:auto_generated.data_a[14]
data_a[15] => altsyncram_p6q3:auto_generated.data_a[15]
data_a[16] => altsyncram_p6q3:auto_generated.data_a[16]
data_a[17] => altsyncram_p6q3:auto_generated.data_a[17]
data_a[18] => altsyncram_p6q3:auto_generated.data_a[18]
data_a[19] => altsyncram_p6q3:auto_generated.data_a[19]
data_a[20] => altsyncram_p6q3:auto_generated.data_a[20]
data_a[21] => altsyncram_p6q3:auto_generated.data_a[21]
data_a[22] => altsyncram_p6q3:auto_generated.data_a[22]
data_a[23] => altsyncram_p6q3:auto_generated.data_a[23]
data_a[24] => altsyncram_p6q3:auto_generated.data_a[24]
data_a[25] => altsyncram_p6q3:auto_generated.data_a[25]
data_a[26] => altsyncram_p6q3:auto_generated.data_a[26]
data_a[27] => altsyncram_p6q3:auto_generated.data_a[27]
data_a[28] => altsyncram_p6q3:auto_generated.data_a[28]
data_a[29] => altsyncram_p6q3:auto_generated.data_a[29]
data_a[30] => altsyncram_p6q3:auto_generated.data_a[30]
data_a[31] => altsyncram_p6q3:auto_generated.data_a[31]
data_a[32] => altsyncram_p6q3:auto_generated.data_a[32]
data_a[33] => altsyncram_p6q3:auto_generated.data_a[33]
data_a[34] => altsyncram_p6q3:auto_generated.data_a[34]
data_a[35] => altsyncram_p6q3:auto_generated.data_a[35]
data_a[36] => altsyncram_p6q3:auto_generated.data_a[36]
data_a[37] => altsyncram_p6q3:auto_generated.data_a[37]
data_a[38] => altsyncram_p6q3:auto_generated.data_a[38]
data_a[39] => altsyncram_p6q3:auto_generated.data_a[39]
data_a[40] => altsyncram_p6q3:auto_generated.data_a[40]
data_a[41] => altsyncram_p6q3:auto_generated.data_a[41]
data_a[42] => altsyncram_p6q3:auto_generated.data_a[42]
data_a[43] => altsyncram_p6q3:auto_generated.data_a[43]
data_a[44] => altsyncram_p6q3:auto_generated.data_a[44]
data_a[45] => altsyncram_p6q3:auto_generated.data_a[45]
data_a[46] => altsyncram_p6q3:auto_generated.data_a[46]
data_a[47] => altsyncram_p6q3:auto_generated.data_a[47]
data_a[48] => altsyncram_p6q3:auto_generated.data_a[48]
data_a[49] => altsyncram_p6q3:auto_generated.data_a[49]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
address_a[0] => altsyncram_p6q3:auto_generated.address_a[0]
address_a[1] => altsyncram_p6q3:auto_generated.address_a[1]
address_a[2] => altsyncram_p6q3:auto_generated.address_a[2]
address_a[3] => altsyncram_p6q3:auto_generated.address_a[3]
address_a[4] => altsyncram_p6q3:auto_generated.address_a[4]
address_a[5] => altsyncram_p6q3:auto_generated.address_a[5]
address_a[6] => altsyncram_p6q3:auto_generated.address_a[6]
address_a[7] => altsyncram_p6q3:auto_generated.address_a[7]
address_a[8] => altsyncram_p6q3:auto_generated.address_a[8]
address_a[9] => altsyncram_p6q3:auto_generated.address_a[9]
address_a[10] => altsyncram_p6q3:auto_generated.address_a[10]
address_a[11] => altsyncram_p6q3:auto_generated.address_a[11]
address_a[12] => altsyncram_p6q3:auto_generated.address_a[12]
address_b[0] => altsyncram_p6q3:auto_generated.address_b[0]
address_b[1] => altsyncram_p6q3:auto_generated.address_b[1]
address_b[2] => altsyncram_p6q3:auto_generated.address_b[2]
address_b[3] => altsyncram_p6q3:auto_generated.address_b[3]
address_b[4] => altsyncram_p6q3:auto_generated.address_b[4]
address_b[5] => altsyncram_p6q3:auto_generated.address_b[5]
address_b[6] => altsyncram_p6q3:auto_generated.address_b[6]
address_b[7] => altsyncram_p6q3:auto_generated.address_b[7]
address_b[8] => altsyncram_p6q3:auto_generated.address_b[8]
address_b[9] => altsyncram_p6q3:auto_generated.address_b[9]
address_b[10] => altsyncram_p6q3:auto_generated.address_b[10]
address_b[11] => altsyncram_p6q3:auto_generated.address_b[11]
address_b[12] => altsyncram_p6q3:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p6q3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_p6q3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_p6q3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_b[0] <= altsyncram_p6q3:auto_generated.q_b[0]
q_b[1] <= altsyncram_p6q3:auto_generated.q_b[1]
q_b[2] <= altsyncram_p6q3:auto_generated.q_b[2]
q_b[3] <= altsyncram_p6q3:auto_generated.q_b[3]
q_b[4] <= altsyncram_p6q3:auto_generated.q_b[4]
q_b[5] <= altsyncram_p6q3:auto_generated.q_b[5]
q_b[6] <= altsyncram_p6q3:auto_generated.q_b[6]
q_b[7] <= altsyncram_p6q3:auto_generated.q_b[7]
q_b[8] <= altsyncram_p6q3:auto_generated.q_b[8]
q_b[9] <= altsyncram_p6q3:auto_generated.q_b[9]
q_b[10] <= altsyncram_p6q3:auto_generated.q_b[10]
q_b[11] <= altsyncram_p6q3:auto_generated.q_b[11]
q_b[12] <= altsyncram_p6q3:auto_generated.q_b[12]
q_b[13] <= altsyncram_p6q3:auto_generated.q_b[13]
q_b[14] <= altsyncram_p6q3:auto_generated.q_b[14]
q_b[15] <= altsyncram_p6q3:auto_generated.q_b[15]
q_b[16] <= altsyncram_p6q3:auto_generated.q_b[16]
q_b[17] <= altsyncram_p6q3:auto_generated.q_b[17]
q_b[18] <= altsyncram_p6q3:auto_generated.q_b[18]
q_b[19] <= altsyncram_p6q3:auto_generated.q_b[19]
q_b[20] <= altsyncram_p6q3:auto_generated.q_b[20]
q_b[21] <= altsyncram_p6q3:auto_generated.q_b[21]
q_b[22] <= altsyncram_p6q3:auto_generated.q_b[22]
q_b[23] <= altsyncram_p6q3:auto_generated.q_b[23]
q_b[24] <= altsyncram_p6q3:auto_generated.q_b[24]
q_b[25] <= altsyncram_p6q3:auto_generated.q_b[25]
q_b[26] <= altsyncram_p6q3:auto_generated.q_b[26]
q_b[27] <= altsyncram_p6q3:auto_generated.q_b[27]
q_b[28] <= altsyncram_p6q3:auto_generated.q_b[28]
q_b[29] <= altsyncram_p6q3:auto_generated.q_b[29]
q_b[30] <= altsyncram_p6q3:auto_generated.q_b[30]
q_b[31] <= altsyncram_p6q3:auto_generated.q_b[31]
q_b[32] <= altsyncram_p6q3:auto_generated.q_b[32]
q_b[33] <= altsyncram_p6q3:auto_generated.q_b[33]
q_b[34] <= altsyncram_p6q3:auto_generated.q_b[34]
q_b[35] <= altsyncram_p6q3:auto_generated.q_b[35]
q_b[36] <= altsyncram_p6q3:auto_generated.q_b[36]
q_b[37] <= altsyncram_p6q3:auto_generated.q_b[37]
q_b[38] <= altsyncram_p6q3:auto_generated.q_b[38]
q_b[39] <= altsyncram_p6q3:auto_generated.q_b[39]
q_b[40] <= altsyncram_p6q3:auto_generated.q_b[40]
q_b[41] <= altsyncram_p6q3:auto_generated.q_b[41]
q_b[42] <= altsyncram_p6q3:auto_generated.q_b[42]
q_b[43] <= altsyncram_p6q3:auto_generated.q_b[43]
q_b[44] <= altsyncram_p6q3:auto_generated.q_b[44]
q_b[45] <= altsyncram_p6q3:auto_generated.q_b[45]
q_b[46] <= altsyncram_p6q3:auto_generated.q_b[46]
q_b[47] <= altsyncram_p6q3:auto_generated.q_b[47]
q_b[48] <= altsyncram_p6q3:auto_generated.q_b[48]
q_b[49] <= altsyncram_p6q3:auto_generated.q_b[49]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p6q3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => ram_block1a32.PORTBRE
rden_b => ram_block1a33.PORTBRE
rden_b => ram_block1a34.PORTBRE
rden_b => ram_block1a35.PORTBRE
rden_b => ram_block1a36.PORTBRE
rden_b => ram_block1a37.PORTBRE
rden_b => ram_block1a38.PORTBRE
rden_b => ram_block1a39.PORTBRE
rden_b => ram_block1a40.PORTBRE
rden_b => ram_block1a41.PORTBRE
rden_b => ram_block1a42.PORTBRE
rden_b => ram_block1a43.PORTBRE
rden_b => ram_block1a44.PORTBRE
rden_b => ram_block1a45.PORTBRE
rden_b => ram_block1a46.PORTBRE
rden_b => ram_block1a47.PORTBRE
rden_b => ram_block1a48.PORTBRE
rden_b => ram_block1a49.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst
clk => scfifo:source_FIFO.clock
clk => source_valid_s.CLK
clk => counter_module:data_count_inst.clk
reset => source_valid_s.OUTPUTSELECT
reset => scfifo:source_FIFO.sclr
reset => counter_module:data_count_inst.reset
in_blk[0] => Add0.IN28
in_blk[0] => Add1.IN28
in_blk[1] => Add0.IN27
in_blk[1] => Add1.IN27
in_blk[2] => Add0.IN26
in_blk[2] => Add1.IN26
in_blk[3] => Add0.IN25
in_blk[3] => Add1.IN25
in_blk[4] => Add0.IN24
in_blk[4] => Add1.IN24
in_blk[5] => Add0.IN23
in_blk[5] => Add1.IN23
in_blk[6] => Add0.IN22
in_blk[6] => Add1.IN22
in_blk[7] => Add0.IN21
in_blk[7] => Add1.IN21
in_blk[8] => Add0.IN20
in_blk[8] => Add1.IN20
in_blk[9] => Add0.IN19
in_blk[9] => Add1.IN19
in_blk[10] => Add0.IN18
in_blk[10] => Add1.IN18
in_blk[11] => Add0.IN17
in_blk[11] => Add1.IN17
in_blk[12] => Add0.IN16
in_blk[12] => Add1.IN16
in_blk[13] => Add0.IN15
in_blk[13] => Add1.IN15
in_valid => scfifo:source_FIFO.wrreq
source_stall <= scfifo:source_FIFO.almost_full
in_data[0] => scfifo:source_FIFO.data[0]
in_data[1] => scfifo:source_FIFO.data[1]
in_data[2] => scfifo:source_FIFO.data[2]
in_data[3] => scfifo:source_FIFO.data[3]
in_data[4] => scfifo:source_FIFO.data[4]
in_data[5] => scfifo:source_FIFO.data[5]
in_data[6] => scfifo:source_FIFO.data[6]
in_data[7] => scfifo:source_FIFO.data[7]
in_data[8] => scfifo:source_FIFO.data[8]
in_data[9] => scfifo:source_FIFO.data[9]
in_data[10] => scfifo:source_FIFO.data[10]
in_data[11] => scfifo:source_FIFO.data[11]
in_data[12] => scfifo:source_FIFO.data[12]
in_data[13] => scfifo:source_FIFO.data[13]
in_data[14] => scfifo:source_FIFO.data[14]
in_data[15] => scfifo:source_FIFO.data[15]
in_data[16] => scfifo:source_FIFO.data[16]
in_data[17] => scfifo:source_FIFO.data[17]
in_data[18] => scfifo:source_FIFO.data[18]
in_data[19] => scfifo:source_FIFO.data[19]
in_data[20] => scfifo:source_FIFO.data[20]
in_data[21] => scfifo:source_FIFO.data[21]
in_data[22] => scfifo:source_FIFO.data[22]
in_data[23] => scfifo:source_FIFO.data[23]
in_data[24] => scfifo:source_FIFO.data[24]
in_data[25] => scfifo:source_FIFO.data[25]
in_data[26] => scfifo:source_FIFO.data[26]
in_data[27] => scfifo:source_FIFO.data[27]
in_data[28] => scfifo:source_FIFO.data[28]
in_data[29] => scfifo:source_FIFO.data[29]
in_data[30] => scfifo:source_FIFO.data[30]
in_data[31] => scfifo:source_FIFO.data[31]
in_data[32] => scfifo:source_FIFO.data[32]
in_data[33] => scfifo:source_FIFO.data[33]
in_data[34] => scfifo:source_FIFO.data[34]
in_data[35] => scfifo:source_FIFO.data[35]
in_data[36] => scfifo:source_FIFO.data[36]
in_data[37] => scfifo:source_FIFO.data[37]
in_data[38] => scfifo:source_FIFO.data[38]
in_data[39] => scfifo:source_FIFO.data[39]
in_data[40] => scfifo:source_FIFO.data[40]
in_data[41] => scfifo:source_FIFO.data[41]
in_data[42] => scfifo:source_FIFO.data[42]
in_data[43] => scfifo:source_FIFO.data[43]
in_data[44] => scfifo:source_FIFO.data[44]
in_data[45] => scfifo:source_FIFO.data[45]
in_data[46] => scfifo:source_FIFO.data[46]
in_data[47] => scfifo:source_FIFO.data[47]
in_data[48] => scfifo:source_FIFO.data[48]
in_data[49] => scfifo:source_FIFO.data[49]
source_valid <= source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
source_ready => source_valid_s_process.IN1
source_ready => source_valid_s_process.IN1
source_ready => scfifo:source_FIFO.rdreq
source_ready => data_count_en.IN1
source_sop <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
source_eop <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
source_data[0] <= scfifo:source_FIFO.q[0]
source_data[1] <= scfifo:source_FIFO.q[1]
source_data[2] <= scfifo:source_FIFO.q[2]
source_data[3] <= scfifo:source_FIFO.q[3]
source_data[4] <= scfifo:source_FIFO.q[4]
source_data[5] <= scfifo:source_FIFO.q[5]
source_data[6] <= scfifo:source_FIFO.q[6]
source_data[7] <= scfifo:source_FIFO.q[7]
source_data[8] <= scfifo:source_FIFO.q[8]
source_data[9] <= scfifo:source_FIFO.q[9]
source_data[10] <= scfifo:source_FIFO.q[10]
source_data[11] <= scfifo:source_FIFO.q[11]
source_data[12] <= scfifo:source_FIFO.q[12]
source_data[13] <= scfifo:source_FIFO.q[13]
source_data[14] <= scfifo:source_FIFO.q[14]
source_data[15] <= scfifo:source_FIFO.q[15]
source_data[16] <= scfifo:source_FIFO.q[16]
source_data[17] <= scfifo:source_FIFO.q[17]
source_data[18] <= scfifo:source_FIFO.q[18]
source_data[19] <= scfifo:source_FIFO.q[19]
source_data[20] <= scfifo:source_FIFO.q[20]
source_data[21] <= scfifo:source_FIFO.q[21]
source_data[22] <= scfifo:source_FIFO.q[22]
source_data[23] <= scfifo:source_FIFO.q[23]
source_data[24] <= scfifo:source_FIFO.q[24]
source_data[25] <= scfifo:source_FIFO.q[25]
source_data[26] <= scfifo:source_FIFO.q[26]
source_data[27] <= scfifo:source_FIFO.q[27]
source_data[28] <= scfifo:source_FIFO.q[28]
source_data[29] <= scfifo:source_FIFO.q[29]
source_data[30] <= scfifo:source_FIFO.q[30]
source_data[31] <= scfifo:source_FIFO.q[31]
source_data[32] <= scfifo:source_FIFO.q[32]
source_data[33] <= scfifo:source_FIFO.q[33]
source_data[34] <= scfifo:source_FIFO.q[34]
source_data[35] <= scfifo:source_FIFO.q[35]
source_data[36] <= scfifo:source_FIFO.q[36]
source_data[37] <= scfifo:source_FIFO.q[37]
source_data[38] <= scfifo:source_FIFO.q[38]
source_data[39] <= scfifo:source_FIFO.q[39]
source_data[40] <= scfifo:source_FIFO.q[40]
source_data[41] <= scfifo:source_FIFO.q[41]
source_data[42] <= scfifo:source_FIFO.q[42]
source_data[43] <= scfifo:source_FIFO.q[43]
source_data[44] <= scfifo:source_FIFO.q[44]
source_data[45] <= scfifo:source_FIFO.q[45]
source_data[46] <= scfifo:source_FIFO.q[46]
source_data[47] <= scfifo:source_FIFO.q[47]
source_data[48] <= scfifo:source_FIFO.q[48]
source_data[49] <= scfifo:source_FIFO.q[49]


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO
data[0] => scfifo_0h71:auto_generated.data[0]
data[1] => scfifo_0h71:auto_generated.data[1]
data[2] => scfifo_0h71:auto_generated.data[2]
data[3] => scfifo_0h71:auto_generated.data[3]
data[4] => scfifo_0h71:auto_generated.data[4]
data[5] => scfifo_0h71:auto_generated.data[5]
data[6] => scfifo_0h71:auto_generated.data[6]
data[7] => scfifo_0h71:auto_generated.data[7]
data[8] => scfifo_0h71:auto_generated.data[8]
data[9] => scfifo_0h71:auto_generated.data[9]
data[10] => scfifo_0h71:auto_generated.data[10]
data[11] => scfifo_0h71:auto_generated.data[11]
data[12] => scfifo_0h71:auto_generated.data[12]
data[13] => scfifo_0h71:auto_generated.data[13]
data[14] => scfifo_0h71:auto_generated.data[14]
data[15] => scfifo_0h71:auto_generated.data[15]
data[16] => scfifo_0h71:auto_generated.data[16]
data[17] => scfifo_0h71:auto_generated.data[17]
data[18] => scfifo_0h71:auto_generated.data[18]
data[19] => scfifo_0h71:auto_generated.data[19]
data[20] => scfifo_0h71:auto_generated.data[20]
data[21] => scfifo_0h71:auto_generated.data[21]
data[22] => scfifo_0h71:auto_generated.data[22]
data[23] => scfifo_0h71:auto_generated.data[23]
data[24] => scfifo_0h71:auto_generated.data[24]
data[25] => scfifo_0h71:auto_generated.data[25]
data[26] => scfifo_0h71:auto_generated.data[26]
data[27] => scfifo_0h71:auto_generated.data[27]
data[28] => scfifo_0h71:auto_generated.data[28]
data[29] => scfifo_0h71:auto_generated.data[29]
data[30] => scfifo_0h71:auto_generated.data[30]
data[31] => scfifo_0h71:auto_generated.data[31]
data[32] => scfifo_0h71:auto_generated.data[32]
data[33] => scfifo_0h71:auto_generated.data[33]
data[34] => scfifo_0h71:auto_generated.data[34]
data[35] => scfifo_0h71:auto_generated.data[35]
data[36] => scfifo_0h71:auto_generated.data[36]
data[37] => scfifo_0h71:auto_generated.data[37]
data[38] => scfifo_0h71:auto_generated.data[38]
data[39] => scfifo_0h71:auto_generated.data[39]
data[40] => scfifo_0h71:auto_generated.data[40]
data[41] => scfifo_0h71:auto_generated.data[41]
data[42] => scfifo_0h71:auto_generated.data[42]
data[43] => scfifo_0h71:auto_generated.data[43]
data[44] => scfifo_0h71:auto_generated.data[44]
data[45] => scfifo_0h71:auto_generated.data[45]
data[46] => scfifo_0h71:auto_generated.data[46]
data[47] => scfifo_0h71:auto_generated.data[47]
data[48] => scfifo_0h71:auto_generated.data[48]
data[49] => scfifo_0h71:auto_generated.data[49]
q[0] <= scfifo_0h71:auto_generated.q[0]
q[1] <= scfifo_0h71:auto_generated.q[1]
q[2] <= scfifo_0h71:auto_generated.q[2]
q[3] <= scfifo_0h71:auto_generated.q[3]
q[4] <= scfifo_0h71:auto_generated.q[4]
q[5] <= scfifo_0h71:auto_generated.q[5]
q[6] <= scfifo_0h71:auto_generated.q[6]
q[7] <= scfifo_0h71:auto_generated.q[7]
q[8] <= scfifo_0h71:auto_generated.q[8]
q[9] <= scfifo_0h71:auto_generated.q[9]
q[10] <= scfifo_0h71:auto_generated.q[10]
q[11] <= scfifo_0h71:auto_generated.q[11]
q[12] <= scfifo_0h71:auto_generated.q[12]
q[13] <= scfifo_0h71:auto_generated.q[13]
q[14] <= scfifo_0h71:auto_generated.q[14]
q[15] <= scfifo_0h71:auto_generated.q[15]
q[16] <= scfifo_0h71:auto_generated.q[16]
q[17] <= scfifo_0h71:auto_generated.q[17]
q[18] <= scfifo_0h71:auto_generated.q[18]
q[19] <= scfifo_0h71:auto_generated.q[19]
q[20] <= scfifo_0h71:auto_generated.q[20]
q[21] <= scfifo_0h71:auto_generated.q[21]
q[22] <= scfifo_0h71:auto_generated.q[22]
q[23] <= scfifo_0h71:auto_generated.q[23]
q[24] <= scfifo_0h71:auto_generated.q[24]
q[25] <= scfifo_0h71:auto_generated.q[25]
q[26] <= scfifo_0h71:auto_generated.q[26]
q[27] <= scfifo_0h71:auto_generated.q[27]
q[28] <= scfifo_0h71:auto_generated.q[28]
q[29] <= scfifo_0h71:auto_generated.q[29]
q[30] <= scfifo_0h71:auto_generated.q[30]
q[31] <= scfifo_0h71:auto_generated.q[31]
q[32] <= scfifo_0h71:auto_generated.q[32]
q[33] <= scfifo_0h71:auto_generated.q[33]
q[34] <= scfifo_0h71:auto_generated.q[34]
q[35] <= scfifo_0h71:auto_generated.q[35]
q[36] <= scfifo_0h71:auto_generated.q[36]
q[37] <= scfifo_0h71:auto_generated.q[37]
q[38] <= scfifo_0h71:auto_generated.q[38]
q[39] <= scfifo_0h71:auto_generated.q[39]
q[40] <= scfifo_0h71:auto_generated.q[40]
q[41] <= scfifo_0h71:auto_generated.q[41]
q[42] <= scfifo_0h71:auto_generated.q[42]
q[43] <= scfifo_0h71:auto_generated.q[43]
q[44] <= scfifo_0h71:auto_generated.q[44]
q[45] <= scfifo_0h71:auto_generated.q[45]
q[46] <= scfifo_0h71:auto_generated.q[46]
q[47] <= scfifo_0h71:auto_generated.q[47]
q[48] <= scfifo_0h71:auto_generated.q[48]
q[49] <= scfifo_0h71:auto_generated.q[49]
wrreq => scfifo_0h71:auto_generated.wrreq
rdreq => scfifo_0h71:auto_generated.rdreq
clock => scfifo_0h71:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_0h71:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_0h71:auto_generated.empty
full <= <GND>
almost_full <= scfifo_0h71:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_8qv:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_8qv:dpfifo.data[0]
data[1] => a_dpfifo_8qv:dpfifo.data[1]
data[2] => a_dpfifo_8qv:dpfifo.data[2]
data[3] => a_dpfifo_8qv:dpfifo.data[3]
data[4] => a_dpfifo_8qv:dpfifo.data[4]
data[5] => a_dpfifo_8qv:dpfifo.data[5]
data[6] => a_dpfifo_8qv:dpfifo.data[6]
data[7] => a_dpfifo_8qv:dpfifo.data[7]
data[8] => a_dpfifo_8qv:dpfifo.data[8]
data[9] => a_dpfifo_8qv:dpfifo.data[9]
data[10] => a_dpfifo_8qv:dpfifo.data[10]
data[11] => a_dpfifo_8qv:dpfifo.data[11]
data[12] => a_dpfifo_8qv:dpfifo.data[12]
data[13] => a_dpfifo_8qv:dpfifo.data[13]
data[14] => a_dpfifo_8qv:dpfifo.data[14]
data[15] => a_dpfifo_8qv:dpfifo.data[15]
data[16] => a_dpfifo_8qv:dpfifo.data[16]
data[17] => a_dpfifo_8qv:dpfifo.data[17]
data[18] => a_dpfifo_8qv:dpfifo.data[18]
data[19] => a_dpfifo_8qv:dpfifo.data[19]
data[20] => a_dpfifo_8qv:dpfifo.data[20]
data[21] => a_dpfifo_8qv:dpfifo.data[21]
data[22] => a_dpfifo_8qv:dpfifo.data[22]
data[23] => a_dpfifo_8qv:dpfifo.data[23]
data[24] => a_dpfifo_8qv:dpfifo.data[24]
data[25] => a_dpfifo_8qv:dpfifo.data[25]
data[26] => a_dpfifo_8qv:dpfifo.data[26]
data[27] => a_dpfifo_8qv:dpfifo.data[27]
data[28] => a_dpfifo_8qv:dpfifo.data[28]
data[29] => a_dpfifo_8qv:dpfifo.data[29]
data[30] => a_dpfifo_8qv:dpfifo.data[30]
data[31] => a_dpfifo_8qv:dpfifo.data[31]
data[32] => a_dpfifo_8qv:dpfifo.data[32]
data[33] => a_dpfifo_8qv:dpfifo.data[33]
data[34] => a_dpfifo_8qv:dpfifo.data[34]
data[35] => a_dpfifo_8qv:dpfifo.data[35]
data[36] => a_dpfifo_8qv:dpfifo.data[36]
data[37] => a_dpfifo_8qv:dpfifo.data[37]
data[38] => a_dpfifo_8qv:dpfifo.data[38]
data[39] => a_dpfifo_8qv:dpfifo.data[39]
data[40] => a_dpfifo_8qv:dpfifo.data[40]
data[41] => a_dpfifo_8qv:dpfifo.data[41]
data[42] => a_dpfifo_8qv:dpfifo.data[42]
data[43] => a_dpfifo_8qv:dpfifo.data[43]
data[44] => a_dpfifo_8qv:dpfifo.data[44]
data[45] => a_dpfifo_8qv:dpfifo.data[45]
data[46] => a_dpfifo_8qv:dpfifo.data[46]
data[47] => a_dpfifo_8qv:dpfifo.data[47]
data[48] => a_dpfifo_8qv:dpfifo.data[48]
data[49] => a_dpfifo_8qv:dpfifo.data[49]
empty <= a_dpfifo_8qv:dpfifo.empty
q[0] <= a_dpfifo_8qv:dpfifo.q[0]
q[1] <= a_dpfifo_8qv:dpfifo.q[1]
q[2] <= a_dpfifo_8qv:dpfifo.q[2]
q[3] <= a_dpfifo_8qv:dpfifo.q[3]
q[4] <= a_dpfifo_8qv:dpfifo.q[4]
q[5] <= a_dpfifo_8qv:dpfifo.q[5]
q[6] <= a_dpfifo_8qv:dpfifo.q[6]
q[7] <= a_dpfifo_8qv:dpfifo.q[7]
q[8] <= a_dpfifo_8qv:dpfifo.q[8]
q[9] <= a_dpfifo_8qv:dpfifo.q[9]
q[10] <= a_dpfifo_8qv:dpfifo.q[10]
q[11] <= a_dpfifo_8qv:dpfifo.q[11]
q[12] <= a_dpfifo_8qv:dpfifo.q[12]
q[13] <= a_dpfifo_8qv:dpfifo.q[13]
q[14] <= a_dpfifo_8qv:dpfifo.q[14]
q[15] <= a_dpfifo_8qv:dpfifo.q[15]
q[16] <= a_dpfifo_8qv:dpfifo.q[16]
q[17] <= a_dpfifo_8qv:dpfifo.q[17]
q[18] <= a_dpfifo_8qv:dpfifo.q[18]
q[19] <= a_dpfifo_8qv:dpfifo.q[19]
q[20] <= a_dpfifo_8qv:dpfifo.q[20]
q[21] <= a_dpfifo_8qv:dpfifo.q[21]
q[22] <= a_dpfifo_8qv:dpfifo.q[22]
q[23] <= a_dpfifo_8qv:dpfifo.q[23]
q[24] <= a_dpfifo_8qv:dpfifo.q[24]
q[25] <= a_dpfifo_8qv:dpfifo.q[25]
q[26] <= a_dpfifo_8qv:dpfifo.q[26]
q[27] <= a_dpfifo_8qv:dpfifo.q[27]
q[28] <= a_dpfifo_8qv:dpfifo.q[28]
q[29] <= a_dpfifo_8qv:dpfifo.q[29]
q[30] <= a_dpfifo_8qv:dpfifo.q[30]
q[31] <= a_dpfifo_8qv:dpfifo.q[31]
q[32] <= a_dpfifo_8qv:dpfifo.q[32]
q[33] <= a_dpfifo_8qv:dpfifo.q[33]
q[34] <= a_dpfifo_8qv:dpfifo.q[34]
q[35] <= a_dpfifo_8qv:dpfifo.q[35]
q[36] <= a_dpfifo_8qv:dpfifo.q[36]
q[37] <= a_dpfifo_8qv:dpfifo.q[37]
q[38] <= a_dpfifo_8qv:dpfifo.q[38]
q[39] <= a_dpfifo_8qv:dpfifo.q[39]
q[40] <= a_dpfifo_8qv:dpfifo.q[40]
q[41] <= a_dpfifo_8qv:dpfifo.q[41]
q[42] <= a_dpfifo_8qv:dpfifo.q[42]
q[43] <= a_dpfifo_8qv:dpfifo.q[43]
q[44] <= a_dpfifo_8qv:dpfifo.q[44]
q[45] <= a_dpfifo_8qv:dpfifo.q[45]
q[46] <= a_dpfifo_8qv:dpfifo.q[46]
q[47] <= a_dpfifo_8qv:dpfifo.q[47]
q[48] <= a_dpfifo_8qv:dpfifo.q[48]
q[49] <= a_dpfifo_8qv:dpfifo.q[49]
rdreq => a_dpfifo_8qv:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_8qv:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
wrreq => a_dpfifo_8qv:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo
clock => altsyncram_bah1:FIFOram.clock0
clock => altsyncram_bah1:FIFOram.clock1
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_bah1:FIFOram.data_a[0]
data[1] => altsyncram_bah1:FIFOram.data_a[1]
data[2] => altsyncram_bah1:FIFOram.data_a[2]
data[3] => altsyncram_bah1:FIFOram.data_a[3]
data[4] => altsyncram_bah1:FIFOram.data_a[4]
data[5] => altsyncram_bah1:FIFOram.data_a[5]
data[6] => altsyncram_bah1:FIFOram.data_a[6]
data[7] => altsyncram_bah1:FIFOram.data_a[7]
data[8] => altsyncram_bah1:FIFOram.data_a[8]
data[9] => altsyncram_bah1:FIFOram.data_a[9]
data[10] => altsyncram_bah1:FIFOram.data_a[10]
data[11] => altsyncram_bah1:FIFOram.data_a[11]
data[12] => altsyncram_bah1:FIFOram.data_a[12]
data[13] => altsyncram_bah1:FIFOram.data_a[13]
data[14] => altsyncram_bah1:FIFOram.data_a[14]
data[15] => altsyncram_bah1:FIFOram.data_a[15]
data[16] => altsyncram_bah1:FIFOram.data_a[16]
data[17] => altsyncram_bah1:FIFOram.data_a[17]
data[18] => altsyncram_bah1:FIFOram.data_a[18]
data[19] => altsyncram_bah1:FIFOram.data_a[19]
data[20] => altsyncram_bah1:FIFOram.data_a[20]
data[21] => altsyncram_bah1:FIFOram.data_a[21]
data[22] => altsyncram_bah1:FIFOram.data_a[22]
data[23] => altsyncram_bah1:FIFOram.data_a[23]
data[24] => altsyncram_bah1:FIFOram.data_a[24]
data[25] => altsyncram_bah1:FIFOram.data_a[25]
data[26] => altsyncram_bah1:FIFOram.data_a[26]
data[27] => altsyncram_bah1:FIFOram.data_a[27]
data[28] => altsyncram_bah1:FIFOram.data_a[28]
data[29] => altsyncram_bah1:FIFOram.data_a[29]
data[30] => altsyncram_bah1:FIFOram.data_a[30]
data[31] => altsyncram_bah1:FIFOram.data_a[31]
data[32] => altsyncram_bah1:FIFOram.data_a[32]
data[33] => altsyncram_bah1:FIFOram.data_a[33]
data[34] => altsyncram_bah1:FIFOram.data_a[34]
data[35] => altsyncram_bah1:FIFOram.data_a[35]
data[36] => altsyncram_bah1:FIFOram.data_a[36]
data[37] => altsyncram_bah1:FIFOram.data_a[37]
data[38] => altsyncram_bah1:FIFOram.data_a[38]
data[39] => altsyncram_bah1:FIFOram.data_a[39]
data[40] => altsyncram_bah1:FIFOram.data_a[40]
data[41] => altsyncram_bah1:FIFOram.data_a[41]
data[42] => altsyncram_bah1:FIFOram.data_a[42]
data[43] => altsyncram_bah1:FIFOram.data_a[43]
data[44] => altsyncram_bah1:FIFOram.data_a[44]
data[45] => altsyncram_bah1:FIFOram.data_a[45]
data[46] => altsyncram_bah1:FIFOram.data_a[46]
data[47] => altsyncram_bah1:FIFOram.data_a[47]
data[48] => altsyncram_bah1:FIFOram.data_a[48]
data[49] => altsyncram_bah1:FIFOram.data_a[49]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_bah1:FIFOram.q_b[0]
q[1] <= altsyncram_bah1:FIFOram.q_b[1]
q[2] <= altsyncram_bah1:FIFOram.q_b[2]
q[3] <= altsyncram_bah1:FIFOram.q_b[3]
q[4] <= altsyncram_bah1:FIFOram.q_b[4]
q[5] <= altsyncram_bah1:FIFOram.q_b[5]
q[6] <= altsyncram_bah1:FIFOram.q_b[6]
q[7] <= altsyncram_bah1:FIFOram.q_b[7]
q[8] <= altsyncram_bah1:FIFOram.q_b[8]
q[9] <= altsyncram_bah1:FIFOram.q_b[9]
q[10] <= altsyncram_bah1:FIFOram.q_b[10]
q[11] <= altsyncram_bah1:FIFOram.q_b[11]
q[12] <= altsyncram_bah1:FIFOram.q_b[12]
q[13] <= altsyncram_bah1:FIFOram.q_b[13]
q[14] <= altsyncram_bah1:FIFOram.q_b[14]
q[15] <= altsyncram_bah1:FIFOram.q_b[15]
q[16] <= altsyncram_bah1:FIFOram.q_b[16]
q[17] <= altsyncram_bah1:FIFOram.q_b[17]
q[18] <= altsyncram_bah1:FIFOram.q_b[18]
q[19] <= altsyncram_bah1:FIFOram.q_b[19]
q[20] <= altsyncram_bah1:FIFOram.q_b[20]
q[21] <= altsyncram_bah1:FIFOram.q_b[21]
q[22] <= altsyncram_bah1:FIFOram.q_b[22]
q[23] <= altsyncram_bah1:FIFOram.q_b[23]
q[24] <= altsyncram_bah1:FIFOram.q_b[24]
q[25] <= altsyncram_bah1:FIFOram.q_b[25]
q[26] <= altsyncram_bah1:FIFOram.q_b[26]
q[27] <= altsyncram_bah1:FIFOram.q_b[27]
q[28] <= altsyncram_bah1:FIFOram.q_b[28]
q[29] <= altsyncram_bah1:FIFOram.q_b[29]
q[30] <= altsyncram_bah1:FIFOram.q_b[30]
q[31] <= altsyncram_bah1:FIFOram.q_b[31]
q[32] <= altsyncram_bah1:FIFOram.q_b[32]
q[33] <= altsyncram_bah1:FIFOram.q_b[33]
q[34] <= altsyncram_bah1:FIFOram.q_b[34]
q[35] <= altsyncram_bah1:FIFOram.q_b[35]
q[36] <= altsyncram_bah1:FIFOram.q_b[36]
q[37] <= altsyncram_bah1:FIFOram.q_b[37]
q[38] <= altsyncram_bah1:FIFOram.q_b[38]
q[39] <= altsyncram_bah1:FIFOram.q_b[39]
q[40] <= altsyncram_bah1:FIFOram.q_b[40]
q[41] <= altsyncram_bah1:FIFOram.q_b[41]
q[42] <= altsyncram_bah1:FIFOram.q_b[42]
q[43] <= altsyncram_bah1:FIFOram.q_b[43]
q[44] <= altsyncram_bah1:FIFOram.q_b[44]
q[45] <= altsyncram_bah1:FIFOram.q_b[45]
q[46] <= altsyncram_bah1:FIFOram.q_b[46]
q[47] <= altsyncram_bah1:FIFOram.q_b[47]
q[48] <= altsyncram_bah1:FIFOram.q_b[48]
q[49] <= altsyncram_bah1:FIFOram.q_b[49]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_aa7:usedw_counter.q[0]
usedw[1] <= cntr_aa7:usedw_counter.q[1]
usedw[2] <= cntr_aa7:usedw_counter.q[2]
usedw[3] <= cntr_aa7:usedw_counter.q[3]
usedw[4] <= cntr_aa7:usedw_counter.q[4]
wreq => valid_wreq.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|altsyncram_bah1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cmpr_is8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_0h71:auto_generated|a_dpfifo_8qv:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|StudentDesign|fft_wraper:inst2|fft:fft_inst|fft_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|counter_module:data_count_inst
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
clken => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_c => count.OUTPUTSELECT
reset_value[0] => count.DATAB
reset_value[0] => count.DATAB
reset_value[1] => count.DATAB
reset_value[1] => count.DATAB
reset_value[2] => count.DATAB
reset_value[2] => count.DATAB
reset_value[3] => count.DATAB
reset_value[3] => count.DATAB
reset_value[4] => count.DATAB
reset_value[4] => count.DATAB
reset_value[5] => count.DATAB
reset_value[5] => count.DATAB
reset_value[6] => count.DATAB
reset_value[6] => count.DATAB
reset_value[7] => count.DATAB
reset_value[7] => count.DATAB
reset_value[8] => count.DATAB
reset_value[8] => count.DATAB
reset_value[9] => count.DATAB
reset_value[9] => count.DATAB
reset_value[10] => count.DATAB
reset_value[10] => count.DATAB
reset_value[11] => count.DATAB
reset_value[11] => count.DATAB
reset_value[12] => count.DATAB
reset_value[12] => count.DATAB
reset_value[13] => count.DATAB
reset_value[13] => count.DATAB
counter_max[0] => LessThan0.IN14
counter_max[0] => Add0.IN28
counter_max[1] => LessThan0.IN13
counter_max[1] => Add0.IN27
counter_max[2] => LessThan0.IN12
counter_max[2] => Add0.IN26
counter_max[3] => LessThan0.IN11
counter_max[3] => Add0.IN25
counter_max[4] => LessThan0.IN10
counter_max[4] => Add0.IN24
counter_max[5] => LessThan0.IN9
counter_max[5] => Add0.IN23
counter_max[6] => LessThan0.IN8
counter_max[6] => Add0.IN22
counter_max[7] => LessThan0.IN7
counter_max[7] => Add0.IN21
counter_max[8] => LessThan0.IN6
counter_max[8] => Add0.IN20
counter_max[9] => LessThan0.IN5
counter_max[9] => Add0.IN19
counter_max[10] => LessThan0.IN4
counter_max[10] => Add0.IN18
counter_max[11] => LessThan0.IN3
counter_max[11] => Add0.IN17
counter_max[12] => LessThan0.IN2
counter_max[12] => Add0.IN16
counter_max[13] => LessThan0.IN1
counter_max[13] => Add0.IN15
counter_out[0] <= count[0].DB_MAX_OUTPUT_PORT_TYPE
counter_out[1] <= count[1].DB_MAX_OUTPUT_PORT_TYPE
counter_out[2] <= count[2].DB_MAX_OUTPUT_PORT_TYPE
counter_out[3] <= count[3].DB_MAX_OUTPUT_PORT_TYPE
counter_out[4] <= count[4].DB_MAX_OUTPUT_PORT_TYPE
counter_out[5] <= count[5].DB_MAX_OUTPUT_PORT_TYPE
counter_out[6] <= count[6].DB_MAX_OUTPUT_PORT_TYPE
counter_out[7] <= count[7].DB_MAX_OUTPUT_PORT_TYPE
counter_out[8] <= count[8].DB_MAX_OUTPUT_PORT_TYPE
counter_out[9] <= count[9].DB_MAX_OUTPUT_PORT_TYPE
counter_out[10] <= count[10].DB_MAX_OUTPUT_PORT_TYPE
counter_out[11] <= count[11].DB_MAX_OUTPUT_PORT_TYPE
counter_out[12] <= count[12].DB_MAX_OUTPUT_PORT_TYPE
counter_out[13] <= count[13].DB_MAX_OUTPUT_PORT_TYPE


