#include "qemu/osdep.h"
#include "qapi/error.h"
#include "qemu/module.h"
#include "sysemu/sysemu.h"
#include "cpu.h"
#include "exec/address-spaces.h"
#include "hw/boards.h"
#include "hw/qdev-core.h"
#include "hw/arm/s5l8702.h"
#include "hw/misc/unimp.h"
#include "hw/arm/exynos4210.h"
#include "hw/misc/s5l8702-usbotg.h"
#include "hw/misc/s5l8702-usbphy.h"
#include "hw/misc/s5l8702-sysic.h"
#include "trace.h"


#define FRAMEBUFFER_MEM_BASE 0xfe00000

static uint32_t align_64k_high(uint32_t addr) {
    return (addr + 0xffffull) & ~0xffffull;
}
static void allocate_ram(MemoryRegion *top, const char *name, uint32_t addr, uint32_t size) {
    MemoryRegion *sec = g_new(MemoryRegion, 1);
    memory_region_init_ram(sec, NULL, name, size, &error_fatal);
    memory_region_add_subregion(top, addr, sec);
}

static void s5l8702_init(Object *obj) {
    S5L8702State *s = S5L8702(obj);

    trace_s5l8702_init();

    object_initialize_child(obj, "cpu", &(s->cpu), ARM_CPU_TYPE_NAME("arm926"));

    /* PCLK */
    object_initialize_child(obj, "pclk", &s->pclk, TYPE_CLOCK);
    clock_setup_canonical_path(&s->pclk);
    clock_set_hz(&s->pclk, 121500000); // 121.5MHz?

    /* ECLK */
    object_initialize_child(obj, "eclk", &s->eclk, TYPE_CLOCK);
    clock_setup_canonical_path(&s->eclk);
    clock_set_hz(&s->eclk, 6000000); // 6 MHz

    /* EXTCLK */
    object_initialize_child(obj, "extclk0", &s->extclk0, TYPE_CLOCK);
    clock_setup_canonical_path(&s->extclk0);
    clock_set_hz(&s->extclk0, 12000000);
    object_initialize_child(obj, "extclk1", &s->extclk1, TYPE_CLOCK);
    clock_setup_canonical_path(&s->extclk1);
    clock_set_hz(&s->extclk1, 12000000);
    
    object_initialize_child(obj, "clk", &s->clk, TYPE_S5L8702_CLK);
    object_initialize_child(obj, "aes", &s->aes, TYPE_S5L8702_AES);
    object_initialize_child(obj, "sha", &s->sha, TYPE_S5L8702_SHA);
    object_initialize_child(obj, "gpio", &s->gpio, TYPE_S5L8702_GPIO);

    for (uint32_t i = 0; i < ARRAY_SIZE(s->spi); i++) {
        object_initialize_child(obj, "spi[*]", &s->spi[i], TYPE_S5L8702_SPI);
    }

    for (uint32_t i = 0; i < ARRAY_SIZE(s->i2c); i++) {
        object_initialize_child(obj, "i2c[*]", &s->i2c[i], TYPE_S5L8702_I2C);
    }

    object_initialize_child(obj, "timer", &s->timer, TYPE_S5L8702_TIMER);
    object_initialize_child(obj, "lcd", &s->lcd, TYPE_S5L8702_LCD);
    object_initialize_child(obj, "jpeg", &s->jpeg, TYPE_S5L8702_JPEG);

    for (uint32_t i = 0; i < ARRAY_SIZE(s->dma); i++) {
        object_initialize_child(obj, "dma[*]", &s->dma[i], TYPE_PL080);
    }
    
    object_initialize_child(obj, "ata", &s->ata, TYPE_S5L8702_ATA);
    object_initialize_child(obj, "clickwheel", &s->clickwheel, TYPE_S5L8702_CLICKWHEEL);
    object_initialize_child(obj, "chipid", &s->chipid, TYPE_S5L8702_CHIPID);
    object_initialize_child(obj, "nand", &s->nand, TYPE_S5L8702_NAND);
    object_initialize_child(obj, "nand_ecc", &s->nand_ecc, TYPE_S5L8702_NAND_ECC);
    object_initialize_child(obj, "miu", &s->miu, TYPE_S5L8702_MIU);
    object_initialize_child(obj, "usbotg", &s->usbotg, TYPE_S5L8702_USBOTG);
    object_initialize_child(obj, "usbphy", &s->usbphy, TYPE_S5L8702_USBPHY);
    object_initialize_child(obj, "sysic", &s->sysic, TYPE_S5L8702_SYSIC);
}

static void s5l8702_realize(DeviceState *dev, Error **errp) {
    S5L8702State *s = S5L8702(dev);
    MemoryRegion *system_memory = get_system_memory();

    trace_s5l8702_realize();

    qdev_realize(DEVICE(&s->cpu), NULL, &error_fatal);

    /* VIC */
    s->irq = g_malloc0(sizeof(qemu_irq *) * 2);
    DeviceState *x = pl192_manual_init("vic0", qdev_get_gpio_in(DEVICE(&s->cpu), ARM_CPU_IRQ), qdev_get_gpio_in(DEVICE(&s->cpu), ARM_CPU_FIQ), NULL);
    s->vic0 = PL192(x);
    memory_region_add_subregion(get_system_memory(), S5L8702_VIC0_MEM_BASE, &s->vic0->iomem);
    s->irq[0] = g_malloc0(sizeof(qemu_irq) * 32);
    for (int i = 0; i < 32; i++) { s->irq[0][i] = qdev_get_gpio_in(x, i); }

    x = pl192_manual_init("vic1", NULL);
    s->vic1 = PL192(x);
    memory_region_add_subregion(get_system_memory(), S5L8702_VIC1_MEM_BASE, &s->vic1->iomem);
    s->irq[1] = g_malloc0(sizeof(qemu_irq) * 32);
    for (int i = 0; i < 32; i++) { s->irq[1][i] = qdev_get_gpio_in(x, i); }

    s->vic1->daisy = s->vic0;

    DeviceState *glue = sysbus_create_simple("vic-edge-glue", 0x38E02000, NULL);

    /* Wiring: Glue Outputs -> VIC Inputs */
    for (int i = 0; i < 32; i++) {
        qdev_connect_gpio_out(glue, i,
                              qdev_get_gpio_in(DEVICE(s->vic0), i));
        qdev_connect_gpio_out(glue, i + 32,
                              qdev_get_gpio_in(DEVICE(s->vic1), i));
    }

    /* CLK */
    sysbus_realize(SYS_BUS_DEVICE(&s->clk), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->clk), 0, S5L8702_CLK_BASE);

    /* AES */
    sysbus_realize(SYS_BUS_DEVICE(&s->aes), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->aes), 0, S5L8702_AES_BASE);

    /* SHA */
    sysbus_realize(SYS_BUS_DEVICE(&s->sha), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->sha), 0, S5L8702_SHA_BASE);

    /* GPIO */
    sysbus_realize(SYS_BUS_DEVICE(&s->gpio), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->gpio), 0, S5L8702_GPIO_BASE);

    /* SPI */
    for (uint32_t i = 0; i < ARRAY_SIZE(s->spi); i++) {
        sysbus_realize(SYS_BUS_DEVICE(&s->spi[i]), &error_fatal);
    }
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[0]), 0, S5L8702_SPI0_BASE);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[1]), 0, S5L8702_SPI1_BASE);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->spi[2]), 0, S5L8702_SPI2_BASE);

    /* I2C */
    for (uint32_t i = 0; i < ARRAY_SIZE(s->i2c); i++) {
        sysbus_realize(SYS_BUS_DEVICE(&s->i2c[i]), &error_fatal);
    }
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->i2c[0]), 0, S5L8702_I2C0_BASE);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->i2c[1]), 0, S5L8702_I2C1_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c[0]), 0, qdev_get_gpio_in(glue, S5L8702_I2C0_IRQ));
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->i2c[1]), 0, qdev_get_gpio_in(glue, S5L8702_I2C1_IRQ));

    /* Timer */
    s->timer.pclk = &s->pclk;
    s->timer.eclk = &s->eclk;
    s->timer.extclk0 = &s->extclk0;
    s->timer.extclk1 = &s->extclk1;
    sysbus_realize(SYS_BUS_DEVICE(&s->timer), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->timer), 0, S5L8702_TIMER_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->timer), 0, qdev_get_gpio_in(glue, S5L8702_TIMER_IRQ_16BIT));
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->timer), 1, qdev_get_gpio_in(glue, S5L8702_TIMER_IRQ_32BIT));

    /* LCD */
    s->lcd.sysmem = get_system_memory();
    s->lcd.nsas = cpu_get_address_space(CPU(&s->cpu), ARMASIdx_NS);
    allocate_ram(s->lcd.sysmem, "framebuffer", FRAMEBUFFER_MEM_BASE, align_64k_high(4 * 320 * 480));
    sysbus_realize(SYS_BUS_DEVICE(&s->lcd), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->lcd), 0, S5L8702_LCD_BASE);

    /* JPEG */
    s->jpeg.nsas = cpu_get_address_space(CPU(&s->cpu), ARMASIdx_NS);
    sysbus_realize(SYS_BUS_DEVICE(&s->jpeg), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->jpeg), 0, S5L8702_JPEG_BASE);

    /* DMA */
    for (uint32_t i = 0; i < ARRAY_SIZE(s->dma); i++) {
        object_property_set_link(OBJECT(&s->dma[i]), "downstream", OBJECT(get_system_memory()), &error_fatal);
        sysbus_realize(SYS_BUS_DEVICE(&s->dma[i]), &error_fatal);
    }
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma[0]), 0, S5L8702_DMA0_BASE);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->dma[1]), 0, S5L8702_DMA1_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma[0]), 0, qdev_get_gpio_in(glue, 16));
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->dma[1]), 0, qdev_get_gpio_in(glue, 17));

    /* ATA */
    sysbus_realize(SYS_BUS_DEVICE(&s->ata), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->ata), 0, S5L8702_ATA_BASE);

    /* Clickwheel controller */
    s->clickwheel.gpio = &s->gpio;
    sysbus_realize(SYS_BUS_DEVICE(&s->clickwheel), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->clickwheel), 0, S5L8702_CLICKWHEEL_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->clickwheel), 0, qdev_get_gpio_in(glue, S5L8702_CWHEEL_IRQ_GLUE));

    /* ChipID */
    sysbus_realize(SYS_BUS_DEVICE(&s->chipid), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->chipid), 0, S5L8702_CHIPID_BASE);

    /* NAND Flash Controller */
    sysbus_realize(SYS_BUS_DEVICE(&s->nand), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->nand), 0, S5L8702_NAND_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->nand), 0, qdev_get_gpio_in(glue, S5L8702_NAND_IRQ));

    /* NAND ECC Engine */
    sysbus_realize(SYS_BUS_DEVICE(&s->nand_ecc), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->nand_ecc), 0, S5L8702_NAND_ECC_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->nand_ecc), 0, qdev_get_gpio_in(glue, S5L8702_NAND_ECC_IRQ));

    /* BootROM */
    memory_region_init_ram(&s->brom, OBJECT(dev), "s5l8702.bootrom", S5L8702_BOOTROM_SIZE, &error_fatal);
    memory_region_add_subregion(system_memory, S5L8702_BOOTROM_BASE_ADDR, &s->brom);
    memory_region_init_alias(&s->brom_alias, OBJECT(dev), "s5l8702.bootrom-alias", &s->brom, 0, S5L8702_BOOTROM_SIZE);
    memory_region_add_subregion(system_memory, S5L8702_BASE_BOOT_ADDR, &s->brom_alias);

    /* IRAM0 */
    memory_region_init_ram(&s->iram0, OBJECT(dev), "s5l8702.iram0", S5L8702_IRAM0_SIZE, &error_fatal);
    memory_region_add_subregion(system_memory, S5L8702_IRAM0_BASE_ADDR, &s->iram0);

    /* IRAM1 */
    memory_region_init_ram(&s->iram1, OBJECT(dev), "s5l8702.iram1", S5L8702_IRAM1_SIZE, &error_fatal);
    memory_region_add_subregion(system_memory, S5L8702_IRAM1_BASE_ADDR, &s->iram1);

    /* UART */
    exynos4210_uart_create(S5L8702_UART0_MEM_BASE, 256, 0, serial_hd(0), qdev_get_gpio_in(glue, S5L8702_IRQ_UART0));
    exynos4210_uart_create(S5L8702_UART1_MEM_BASE, 256, 0, serial_hd(1), qdev_get_gpio_in(glue, S5L8702_IRQ_UART1));
    exynos4210_uart_create(S5L8702_UART2_MEM_BASE, 256, 0, serial_hd(2), qdev_get_gpio_in(glue, S5L8702_IRQ_UART2));
    exynos4210_uart_create(S5L8702_UART3_MEM_BASE, 256, 0, serial_hd(3), qdev_get_gpio_in(glue, S5L8702_IRQ_UART3));
    exynos4210_uart_create(S5L8702_UART4_MEM_BASE, 256, 0, serial_hd(4), qdev_get_gpio_in(glue, S5L8702_IRQ_UART4));

    /* MIU */
    sysbus_realize(SYS_BUS_DEVICE(&s->miu), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->miu), 0, S5L8702_MIU_BASE);

    /* USB OTG */
    sysbus_realize(SYS_BUS_DEVICE(&s->usbotg), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->usbotg), 0, S5L8702_USBOTG_BASE);
    sysbus_connect_irq(SYS_BUS_DEVICE(&s->usbotg), 0, qdev_get_gpio_in(glue, S5L8702_IRQ_USBOTG));

    /* USB PHY */
    sysbus_realize(SYS_BUS_DEVICE(&s->usbphy), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->usbphy), 0, S5L8702_USBPHY_BASE);

    /* System IC - GPIO interrupt controller with USB detection */
    sysbus_realize(SYS_BUS_DEVICE(&s->sysic), &error_fatal);
    sysbus_mmio_map(SYS_BUS_DEVICE(&s->sysic), 0, S5L8702_SYSIC_BASE);
    for (int grp = 0; grp < S5L8702_SYSIC_GPIO_GROUPS; grp++) {
        sysbus_connect_irq(SYS_BUS_DEVICE(&s->sysic), grp, qdev_get_gpio_in(glue, S5L8702_SYSIC_GPIO_IRQ(grp)));
    }

    /* Signal USB connection via SYSIC GPIO interrupt
     * (device enters Disk Mode via USB, so USB is always connected)
     * Raise the interrupt so firmware knows USB is available for Disk Mode */
    s->sysic.usb_connected = true;
    s->sysic.gpio_int_status[S5L8702_SYSIC_USB_GPIO_GROUP] |= (1 << S5L8702_SYSIC_USB_GPIO_PIN);
    s->sysic.gpio_int_enabled[S5L8702_SYSIC_USB_GPIO_GROUP] |= (1 << S5L8702_SYSIC_USB_GPIO_PIN);
    qemu_irq_raise(s->sysic.gpio_irqs[S5L8702_SYSIC_USB_GPIO_GROUP]);

    create_unimplemented_device("unimplemented-mem", 0x0, 0xFFFFFFFF);
    create_unimplemented_device("wdt", 0x3c800000, 0x100000);
    create_unimplemented_device("sm1_div", 0x38501000, 0x04);
}

static void s5l8702_class_init(ObjectClass *oc, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(oc);

    trace_s5l8702_class_init();

    dc->realize = s5l8702_realize;
}

static const TypeInfo s5l8702_types[] = {
    {
        .name = TYPE_S5L8702,
        .parent = TYPE_SYS_BUS_DEVICE,
        .instance_size = sizeof(S5L8702State),
        .instance_init = s5l8702_init,
        .class_init = s5l8702_class_init,
    },
};
DEFINE_TYPES(s5l8702_types);
