
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _2686_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2686_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2686_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.64 ^ _2686_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][1] (net)
                  0.05    0.00    0.64 ^ _2394_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.72 ^ _2394_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1159_ (net)
                  0.04    0.00    0.72 ^ _2395_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _2395_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0040_ (net)
                  0.03    0.00    0.79 ^ _2686_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2686_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2694_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2694_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.64 ^ _2694_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][9] (net)
                  0.05    0.00    0.64 ^ _2410_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.72 ^ _2410_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1167_ (net)
                  0.04    0.00    0.72 ^ _2411_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _2411_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0048_ (net)
                  0.03    0.00    0.79 ^ _2694_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2694_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2705_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2705_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2705_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.64 ^ _2705_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][20] (net)
                  0.05    0.00    0.64 ^ _2432_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.72 ^ _2432_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1178_ (net)
                  0.04    0.00    0.72 ^ _2433_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.79 ^ _2433_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0059_ (net)
                  0.03    0.00    0.79 ^ _2705_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2705_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2718_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2718_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2718_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2718_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][1] (net)
                  0.05    0.00    0.66 ^ _2458_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.73 ^ _2458_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1191_ (net)
                  0.04    0.00    0.73 ^ _2459_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _2459_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0072_ (net)
                  0.03    0.00    0.80 ^ _2718_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2718_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2729_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2729_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2729_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2729_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][12] (net)
                  0.05    0.00    0.66 ^ _2480_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.73 ^ _2480_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1202_ (net)
                  0.04    0.00    0.73 ^ _2481_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _2481_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0083_ (net)
                  0.03    0.00    0.80 ^ _2729_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2729_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2733_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2733_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2733_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2733_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][16] (net)
                  0.05    0.00    0.66 ^ _2488_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.08    0.73 ^ _2488_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1206_ (net)
                  0.04    0.00    0.73 ^ _2489_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.80 ^ _2489_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0087_ (net)
                  0.03    0.00    0.80 ^ _2733_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2733_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2722_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2722_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2722_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2722_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][5] (net)
                  0.03    0.00    0.65 v _2466_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2466_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1195_ (net)
                  0.02    0.00    0.73 v _2467_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2467_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0076_ (net)
                  0.02    0.00    0.80 v _2722_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2722_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2690_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2690_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2690_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2690_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][5] (net)
                  0.03    0.00    0.64 v _2402_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2402_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1163_ (net)
                  0.02    0.00    0.72 v _2403_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2403_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0044_ (net)
                  0.02    0.00    0.79 v _2690_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2690_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2724_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2724_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2724_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2724_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][7] (net)
                  0.03    0.00    0.64 v _2470_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2470_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1197_ (net)
                  0.02    0.00    0.72 v _2471_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2471_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0078_ (net)
                  0.02    0.00    0.79 v _2724_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2724_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2697_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2697_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2697_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][12] (net)
                  0.03    0.00    0.64 v _2416_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2416_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1170_ (net)
                  0.02    0.00    0.72 v _2417_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2417_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0051_ (net)
                  0.02    0.00    0.79 v _2697_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2697_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2698_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2698_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2698_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2698_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][13] (net)
                  0.03    0.00    0.64 v _2418_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2418_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1171_ (net)
                  0.02    0.00    0.72 v _2419_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2419_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0052_ (net)
                  0.02    0.00    0.79 v _2698_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2698_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2707_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2707_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2707_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2707_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][22] (net)
                  0.03    0.00    0.64 v _2436_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2436_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1180_ (net)
                  0.02    0.00    0.72 v _2437_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2437_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0061_ (net)
                  0.02    0.00    0.79 v _2707_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2707_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2716_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2716_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2716_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2716_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][31] (net)
                  0.03    0.00    0.64 v _2454_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2454_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1189_ (net)
                  0.02    0.00    0.72 v _2455_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2455_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0070_ (net)
                  0.02    0.00    0.79 v _2716_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2716_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2737_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2737_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2737_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2737_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][20] (net)
                  0.03    0.00    0.64 v _2496_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2496_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1210_ (net)
                  0.02    0.00    0.72 v _2497_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2497_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0091_ (net)
                  0.02    0.00    0.79 v _2737_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2737_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2745_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2745_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2745_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2745_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][28] (net)
                  0.03    0.00    0.64 v _2512_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2512_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1218_ (net)
                  0.02    0.00    0.72 v _2513_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2513_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0099_ (net)
                  0.02    0.00    0.79 v _2745_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2745_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2748_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2748_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2748_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.64 v _2748_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][31] (net)
                  0.03    0.00    0.64 v _2518_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2518_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1221_ (net)
                  0.02    0.00    0.72 v _2519_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2519_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0102_ (net)
                  0.02    0.00    0.79 v _2748_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2748_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2738_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2738_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2738_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.63 v _2738_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][21] (net)
                  0.03    0.00    0.63 v _2498_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _2498_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1211_ (net)
                  0.02    0.00    0.71 v _2499_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.78 v _2499_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0092_ (net)
                  0.02    0.00    0.78 v _2738_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2738_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2739_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2739_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2739_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.63 v _2739_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][22] (net)
                  0.03    0.00    0.63 v _2500_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _2500_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1212_ (net)
                  0.02    0.00    0.71 v _2501_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.78 v _2501_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0093_ (net)
                  0.02    0.00    0.78 v _2739_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2739_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2683_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2683_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2683_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.63 v _2683_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[20][1] (net)
                  0.03    0.00    0.63 v _1827_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _1827_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0595_ (net)
                  0.02    0.00    0.71 v _1828_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.78 v _1828_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0037_ (net)
                  0.02    0.00    0.78 v _2683_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2683_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2714_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2714_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2714_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2714_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][29] (net)
                  0.03    0.00    0.65 v _2450_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2450_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1187_ (net)
                  0.02    0.00    0.73 v _2451_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2451_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0068_ (net)
                  0.02    0.00    0.80 v _2714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2715_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2715_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2715_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2715_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][30] (net)
                  0.03    0.00    0.65 v _2452_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2452_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1188_ (net)
                  0.02    0.00    0.73 v _2453_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2453_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0069_ (net)
                  0.02    0.00    0.80 v _2715_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2715_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2746_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2746_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2746_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2746_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][29] (net)
                  0.03    0.00    0.65 v _2514_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2514_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1219_ (net)
                  0.02    0.00    0.73 v _2515_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2515_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0100_ (net)
                  0.02    0.00    0.80 v _2746_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2746_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2747_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2747_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2747_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2747_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][30] (net)
                  0.03    0.00    0.65 v _2516_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2516_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1220_ (net)
                  0.02    0.00    0.73 v _2517_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2517_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0101_ (net)
                  0.02    0.00    0.80 v _2747_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2747_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _2708_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2708_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2708_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2708_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][23] (net)
                  0.03    0.00    0.65 v _2438_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2438_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1181_ (net)
                  0.02    0.00    0.73 v _2439_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2439_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0062_ (net)
                  0.02    0.00    0.80 v _2708_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2708_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2709_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2709_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2709_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2709_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][24] (net)
                  0.03    0.00    0.65 v _2440_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2440_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1182_ (net)
                  0.02    0.00    0.73 v _2441_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2441_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0063_ (net)
                  0.02    0.00    0.80 v _2709_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2709_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2713_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2713_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2713_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2713_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][28] (net)
                  0.03    0.00    0.65 v _2448_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2448_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1186_ (net)
                  0.02    0.00    0.73 v _2449_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2449_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0067_ (net)
                  0.02    0.00    0.80 v _2713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2740_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2740_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2740_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2740_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][23] (net)
                  0.03    0.00    0.65 v _2502_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2502_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1213_ (net)
                  0.02    0.00    0.73 v _2503_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2503_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0094_ (net)
                  0.02    0.00    0.80 v _2740_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2740_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2741_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2741_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2741_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2741_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][24] (net)
                  0.03    0.00    0.65 v _2504_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2504_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1214_ (net)
                  0.02    0.00    0.73 v _2505_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2505_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0095_ (net)
                  0.02    0.00    0.80 v _2741_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2741_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2685_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2685_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2685_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2685_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][0] (net)
                  0.03    0.00    0.65 v _2392_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2392_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1158_ (net)
                  0.02    0.00    0.73 v _2393_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2393_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0039_ (net)
                  0.02    0.00    0.80 v _2685_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2685_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2687_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2687_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2687_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2687_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][2] (net)
                  0.03    0.00    0.65 v _2396_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2396_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1160_ (net)
                  0.02    0.00    0.73 v _2397_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2397_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0041_ (net)
                  0.02    0.00    0.80 v _2687_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2687_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2688_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2688_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2688_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2688_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][3] (net)
                  0.03    0.00    0.65 v _2398_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2398_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1161_ (net)
                  0.02    0.00    0.73 v _2399_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2399_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0042_ (net)
                  0.02    0.00    0.80 v _2688_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2688_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2691_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2691_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2691_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2691_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][6] (net)
                  0.03    0.00    0.65 v _2404_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2404_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1164_ (net)
                  0.02    0.00    0.73 v _2405_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2405_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0045_ (net)
                  0.02    0.00    0.80 v _2691_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2691_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2695_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2695_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2695_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2695_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][10] (net)
                  0.03    0.00    0.65 v _2412_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2412_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1168_ (net)
                  0.02    0.00    0.73 v _2413_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2413_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0049_ (net)
                  0.02    0.00    0.80 v _2695_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2695_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2696_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2696_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2696_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2696_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][11] (net)
                  0.03    0.00    0.65 v _2414_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2414_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1169_ (net)
                  0.02    0.00    0.73 v _2415_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2415_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0050_ (net)
                  0.02    0.00    0.80 v _2696_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2696_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2693_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2693_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2693_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2693_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][8] (net)
                  0.03    0.00    0.66 v _2408_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2408_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1166_ (net)
                  0.02    0.00    0.73 v _2409_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2409_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0047_ (net)
                  0.02    0.00    0.80 v _2693_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2693_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2699_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2699_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2699_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2699_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][14] (net)
                  0.03    0.00    0.66 v _2420_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2420_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1172_ (net)
                  0.02    0.00    0.73 v _2421_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2421_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0053_ (net)
                  0.02    0.00    0.80 v _2699_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2699_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2700_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2700_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2700_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2700_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][15] (net)
                  0.03    0.00    0.66 v _2422_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2422_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1173_ (net)
                  0.02    0.00    0.73 v _2423_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2423_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0054_ (net)
                  0.02    0.00    0.80 v _2700_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2700_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2701_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2701_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2701_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2701_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][16] (net)
                  0.03    0.00    0.66 v _2424_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2424_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1174_ (net)
                  0.02    0.00    0.73 v _2425_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2425_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0055_ (net)
                  0.02    0.00    0.80 v _2701_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2701_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2702_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2702_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2702_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][17] (net)
                  0.03    0.00    0.66 v _2426_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2426_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1175_ (net)
                  0.02    0.00    0.73 v _2427_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2427_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0056_ (net)
                  0.02    0.00    0.80 v _2702_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2702_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2703_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2703_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2703_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2703_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][18] (net)
                  0.03    0.00    0.66 v _2428_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2428_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1176_ (net)
                  0.02    0.00    0.73 v _2429_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2429_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0057_ (net)
                  0.02    0.00    0.80 v _2703_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2703_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2704_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2704_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2704_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2704_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][19] (net)
                  0.03    0.00    0.66 v _2430_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2430_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1177_ (net)
                  0.02    0.00    0.73 v _2431_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2431_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0058_ (net)
                  0.02    0.00    0.80 v _2704_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2704_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2706_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2706_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2706_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][21] (net)
                  0.03    0.00    0.66 v _2434_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2434_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1179_ (net)
                  0.02    0.00    0.73 v _2435_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2435_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0060_ (net)
                  0.02    0.00    0.80 v _2706_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2706_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2732_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2732_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2732_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2732_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][15] (net)
                  0.03    0.00    0.66 v _2486_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2486_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1205_ (net)
                  0.02    0.00    0.73 v _2487_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2487_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0086_ (net)
                  0.02    0.00    0.80 v _2732_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2732_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2689_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2689_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2689_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2689_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][4] (net)
                  0.03    0.00    0.66 v _2400_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2400_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1162_ (net)
                  0.02    0.00    0.73 v _2401_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2401_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0043_ (net)
                  0.02    0.00    0.81 v _2689_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2689_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2692_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2692_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2692_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][7] (net)
                  0.03    0.00    0.66 v _2406_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2406_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1165_ (net)
                  0.02    0.00    0.73 v _2407_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2407_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0046_ (net)
                  0.02    0.00    0.81 v _2692_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2692_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2710_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2710_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2710_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2710_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][25] (net)
                  0.03    0.00    0.66 v _2442_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2442_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1183_ (net)
                  0.02    0.00    0.74 v _2443_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2443_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0064_ (net)
                  0.02    0.00    0.81 v _2710_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2710_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2711_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2711_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2711_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2711_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][26] (net)
                  0.03    0.00    0.66 v _2444_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2444_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1184_ (net)
                  0.02    0.00    0.74 v _2445_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2445_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0065_ (net)
                  0.02    0.00    0.81 v _2711_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2711_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2712_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2712_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2712_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2712_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[12][27] (net)
                  0.03    0.00    0.66 v _2446_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2446_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1185_ (net)
                  0.02    0.00    0.74 v _2447_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2447_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0066_ (net)
                  0.02    0.00    0.81 v _2712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2742_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2742_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2742_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2742_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][25] (net)
                  0.03    0.00    0.66 v _2506_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2506_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1215_ (net)
                  0.02    0.00    0.74 v _2507_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2507_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0096_ (net)
                  0.02    0.00    0.81 v _2742_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2742_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2743_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2743_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2743_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2743_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][26] (net)
                  0.03    0.00    0.66 v _2508_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2508_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1216_ (net)
                  0.02    0.00    0.74 v _2509_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2509_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0097_ (net)
                  0.02    0.00    0.81 v _2743_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2743_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2744_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2744_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2744_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.66 v _2744_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][27] (net)
                  0.03    0.00    0.66 v _2510_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2510_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1217_ (net)
                  0.02    0.00    0.74 v _2511_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2511_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0098_ (net)
                  0.02    0.00    0.81 v _2744_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2744_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2735_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2735_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2735_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2735_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][18] (net)
                  0.03    0.00    0.65 v _2492_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2492_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1208_ (net)
                  0.02    0.00    0.72 v _2493_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2493_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0089_ (net)
                  0.02    0.00    0.80 v _2735_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2735_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2736_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2736_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2736_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2736_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][19] (net)
                  0.03    0.00    0.65 v _2494_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2494_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1209_ (net)
                  0.02    0.00    0.72 v _2495_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2495_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0090_ (net)
                  0.02    0.00    0.80 v _2736_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2736_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2684_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2684_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2684_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2684_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[20][5] (net)
                  0.03    0.00    0.65 v _1829_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _1829_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0596_ (net)
                  0.02    0.00    0.72 v _1830_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1830_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0038_ (net)
                  0.02    0.00    0.80 v _2684_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2684_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2734_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2734_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2734_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2734_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][17] (net)
                  0.03    0.00    0.65 v _2490_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2490_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1207_ (net)
                  0.02    0.00    0.72 v _2491_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2491_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0088_ (net)
                  0.02    0.00    0.80 v _2734_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2734_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2730_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2730_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2730_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.31    0.65 v _2730_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][13] (net)
                  0.03    0.00    0.65 v _2482_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2482_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1203_ (net)
                  0.02    0.00    0.72 v _2483_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2483_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0084_ (net)
                  0.02    0.00    0.80 v _2730_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2730_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2725_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2725_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2725_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2725_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][8] (net)
                  0.03    0.00    0.66 v _2472_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2472_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1198_ (net)
                  0.02    0.00    0.74 v _2473_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2473_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0079_ (net)
                  0.02    0.00    0.81 v _2725_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2725_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2726_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2726_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2726_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2726_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][9] (net)
                  0.03    0.00    0.66 v _2474_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2474_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1199_ (net)
                  0.02    0.00    0.74 v _2475_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2475_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0080_ (net)
                  0.02    0.00    0.81 v _2726_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2726_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2727_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2727_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2727_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2727_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][10] (net)
                  0.03    0.00    0.66 v _2476_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2476_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1200_ (net)
                  0.02    0.00    0.74 v _2477_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2477_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0081_ (net)
                  0.02    0.00    0.81 v _2727_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2727_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2728_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2728_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2728_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2728_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][11] (net)
                  0.03    0.00    0.66 v _2478_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2478_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1201_ (net)
                  0.02    0.00    0.74 v _2479_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2479_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0082_ (net)
                  0.02    0.00    0.81 v _2728_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2728_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2717_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2717_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2717_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2717_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][0] (net)
                  0.03    0.00    0.66 v _2456_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2456_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1190_ (net)
                  0.02    0.00    0.73 v _2457_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2457_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0071_ (net)
                  0.02    0.00    0.80 v _2717_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2717_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2719_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2719_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2719_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2719_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][2] (net)
                  0.03    0.00    0.66 v _2460_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2460_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1192_ (net)
                  0.02    0.00    0.73 v _2461_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2461_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0073_ (net)
                  0.02    0.00    0.80 v _2719_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2719_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2720_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2720_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2720_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2720_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][3] (net)
                  0.03    0.00    0.66 v _2462_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2462_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1193_ (net)
                  0.02    0.00    0.73 v _2463_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2463_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0074_ (net)
                  0.02    0.00    0.80 v _2720_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2720_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2723_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2723_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2723_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2723_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][6] (net)
                  0.03    0.00    0.66 v _2468_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2468_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1196_ (net)
                  0.02    0.00    0.73 v _2469_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2469_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0077_ (net)
                  0.02    0.00    0.80 v _2723_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2723_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2731_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2731_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2731_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2731_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][14] (net)
                  0.03    0.00    0.66 v _2484_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2484_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1204_ (net)
                  0.02    0.00    0.74 v _2485_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2485_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0085_ (net)
                  0.02    0.00    0.81 v _2731_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2731_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2721_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2721_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2721_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.66 v _2721_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[7][4] (net)
                  0.03    0.00    0.66 v _2464_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2464_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1194_ (net)
                  0.02    0.00    0.74 v _2465_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2465_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0075_ (net)
                  0.02    0.00    0.81 v _2721_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2721_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2827_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2827_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2827_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.31    0.63 v _2827_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][9] (net)
                  0.04    0.00    0.63 v _1346_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _1346_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1299_ (net)
                  0.02    0.00    0.71 v _1347_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.78 v _1347_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0181_ (net)
                  0.02    0.00    0.78 v _2827_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2827_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2769_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2769_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2769_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.63 v _2769_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][20] (net)
                  0.04    0.00    0.63 v _2560_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _2560_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1242_ (net)
                  0.02    0.00    0.71 v _2561_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.78 v _2561_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0123_ (net)
                  0.02    0.00    0.78 v _2769_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.78   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2769_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.78   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2838_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2838_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2838_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.63 v _2838_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][20] (net)
                  0.04    0.00    0.63 v _1368_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _1368_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1310_ (net)
                  0.02    0.00    0.71 v _1369_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _1369_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0192_ (net)
                  0.02    0.00    0.79 v _2838_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2838_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2839_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2839_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2839_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.63 v _2839_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][21] (net)
                  0.04    0.00    0.63 v _1370_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.71 v _1370_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1311_ (net)
                  0.02    0.00    0.71 v _1371_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _1371_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0193_ (net)
                  0.02    0.00    0.79 v _2839_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2839_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2830_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2830_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2830_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.31    0.65 v _2830_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][12] (net)
                  0.04    0.00    0.65 v _1352_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1352_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1302_ (net)
                  0.02    0.00    0.73 v _1353_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1353_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0184_ (net)
                  0.02    0.00    0.80 v _2830_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2830_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2834_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2834_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2834_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.31    0.65 v _2834_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][16] (net)
                  0.04    0.00    0.65 v _1360_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1360_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1306_ (net)
                  0.02    0.00    0.73 v _1361_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1361_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0188_ (net)
                  0.02    0.00    0.80 v _2834_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2834_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2773_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2773_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2773_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.65 v _2773_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][24] (net)
                  0.04    0.00    0.65 v _2568_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2568_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1246_ (net)
                  0.02    0.00    0.73 v _2569_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2569_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0127_ (net)
                  0.02    0.00    0.80 v _2773_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2773_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2777_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2777_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2777_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.65 v _2777_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][28] (net)
                  0.04    0.00    0.65 v _2576_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2576_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1250_ (net)
                  0.02    0.00    0.73 v _2577_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2577_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0131_ (net)
                  0.02    0.00    0.80 v _2777_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2777_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2755_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2755_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2755_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2755_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][6] (net)
                  0.04    0.00    0.66 v _2532_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2532_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1228_ (net)
                  0.02    0.00    0.74 v _2533_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2533_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0109_ (net)
                  0.02    0.00    0.81 v _2755_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2755_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2766_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2766_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2766_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2766_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][17] (net)
                  0.04    0.00    0.66 v _2554_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2554_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1239_ (net)
                  0.02    0.00    0.74 v _2555_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2555_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0120_ (net)
                  0.02    0.00    0.81 v _2766_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2766_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2824_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2824_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2824_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2824_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][6] (net)
                  0.04    0.00    0.66 v _1340_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1340_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1296_ (net)
                  0.02    0.00    0.74 v _1341_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1341_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0178_ (net)
                  0.02    0.00    0.81 v _2824_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2824_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2828_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2828_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2828_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2828_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][10] (net)
                  0.04    0.00    0.66 v _1348_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1348_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1300_ (net)
                  0.02    0.00    0.74 v _1349_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1349_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0182_ (net)
                  0.02    0.00    0.81 v _2828_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2828_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2829_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2829_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2829_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2829_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][11] (net)
                  0.04    0.00    0.66 v _1350_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1350_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1301_ (net)
                  0.02    0.00    0.74 v _1351_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1351_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0183_ (net)
                  0.02    0.00    0.81 v _2829_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2829_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2826_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2826_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2826_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2826_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][8] (net)
                  0.04    0.00    0.66 v _1344_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1344_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1298_ (net)
                  0.02    0.00    0.74 v _1345_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1345_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0180_ (net)
                  0.02    0.00    0.81 v _2826_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2826_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2833_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2833_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2833_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2833_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][15] (net)
                  0.04    0.00    0.66 v _1358_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1358_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1305_ (net)
                  0.02    0.00    0.74 v _1359_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1359_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0187_ (net)
                  0.02    0.00    0.81 v _2833_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2833_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2835_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2835_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2835_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2835_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][17] (net)
                  0.04    0.00    0.66 v _1362_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1362_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1307_ (net)
                  0.02    0.00    0.74 v _1363_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1363_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0189_ (net)
                  0.02    0.00    0.81 v _2835_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2835_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2764_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2764_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2764_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2764_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][15] (net)
                  0.04    0.00    0.66 v _2550_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2550_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1237_ (net)
                  0.02    0.00    0.74 v _2551_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2551_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0118_ (net)
                  0.02    0.00    0.81 v _2764_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2764_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2822_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2822_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2822_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.00    0.04    0.32    0.66 v _2822_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][4] (net)
                  0.04    0.00    0.66 v _1336_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1336_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1294_ (net)
                  0.02    0.00    0.74 v _1337_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1337_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0176_ (net)
                  0.02    0.00    0.81 v _2822_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2822_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2840_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2840_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2840_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2840_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][22] (net)
                  0.04    0.00    0.65 v _1372_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1372_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1312_ (net)
                  0.02    0.00    0.73 v _1373_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1373_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0194_ (net)
                  0.02    0.00    0.80 v _2840_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2840_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2846_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2846_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2846_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2846_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][28] (net)
                  0.04    0.00    0.65 v _1384_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1384_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1318_ (net)
                  0.02    0.00    0.73 v _1385_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1385_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0200_ (net)
                  0.02    0.00    0.80 v _2846_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2846_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2849_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2849_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2849_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2849_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][31] (net)
                  0.04    0.00    0.65 v _1390_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1390_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1321_ (net)
                  0.02    0.00    0.73 v _1391_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1391_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0203_ (net)
                  0.02    0.00    0.80 v _2849_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2849_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2775_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2775_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2775_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2775_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][26] (net)
                  0.04    0.00    0.66 v _2572_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2572_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1248_ (net)
                  0.02    0.00    0.74 v _2573_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2573_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0129_ (net)
                  0.02    0.00    0.81 v _2775_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2775_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2758_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2758_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2758_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.31    0.64 v _2758_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][9] (net)
                  0.04    0.00    0.64 v _2538_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2538_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1231_ (net)
                  0.02    0.00    0.72 v _2539_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.79 v _2539_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0112_ (net)
                  0.02    0.00    0.79 v _2758_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2758_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2847_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2847_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2847_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2847_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][29] (net)
                  0.04    0.00    0.66 v _1386_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1386_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1319_ (net)
                  0.02    0.00    0.74 v _1387_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1387_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0201_ (net)
                  0.02    0.00    0.81 v _2847_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2847_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2848_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2848_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2848_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2848_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][30] (net)
                  0.04    0.00    0.66 v _1388_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1388_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1320_ (net)
                  0.02    0.00    0.74 v _1389_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1389_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0202_ (net)
                  0.02    0.00    0.81 v _2848_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2848_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2841_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2841_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2841_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2841_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][23] (net)
                  0.04    0.00    0.66 v _1374_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1374_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1313_ (net)
                  0.02    0.00    0.74 v _1375_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1375_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0195_ (net)
                  0.02    0.00    0.81 v _2841_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2841_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2842_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2842_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2842_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2842_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][24] (net)
                  0.04    0.00    0.66 v _1376_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1376_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1314_ (net)
                  0.02    0.00    0.74 v _1377_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1377_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0196_ (net)
                  0.02    0.00    0.81 v _2842_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2842_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2836_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2836_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2836_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2836_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][18] (net)
                  0.04    0.00    0.66 v _1364_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1364_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1308_ (net)
                  0.02    0.00    0.74 v _1365_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1365_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0190_ (net)
                  0.02    0.00    0.81 v _2836_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2836_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2837_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2837_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2837_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2837_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][19] (net)
                  0.04    0.00    0.66 v _1366_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1366_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1309_ (net)
                  0.02    0.00    0.74 v _1367_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1367_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0191_ (net)
                  0.02    0.00    0.81 v _2837_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2837_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2843_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2843_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2843_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2843_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][25] (net)
                  0.04    0.00    0.66 v _1378_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1378_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1315_ (net)
                  0.02    0.00    0.74 v _1379_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1379_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0197_ (net)
                  0.02    0.00    0.82 v _2843_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2843_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2844_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2844_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2844_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2844_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][26] (net)
                  0.04    0.00    0.66 v _1380_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1380_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1316_ (net)
                  0.02    0.00    0.74 v _1381_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1381_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0198_ (net)
                  0.02    0.00    0.82 v _2844_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2844_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2845_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2845_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2845_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][27] (net)
                  0.04    0.00    0.66 v _1382_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1382_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1317_ (net)
                  0.02    0.00    0.74 v _1383_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1383_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0199_ (net)
                  0.02    0.00    0.82 v _2845_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2845_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _2823_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2823_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2823_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2823_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][5] (net)
                  0.04    0.00    0.65 v _1338_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _1338_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1295_ (net)
                  0.02    0.00    0.73 v _1339_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1339_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0177_ (net)
                  0.02    0.00    0.80 v _2823_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2823_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2754_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2754_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2754_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2754_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][5] (net)
                  0.04    0.00    0.65 v _2530_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2530_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1227_ (net)
                  0.02    0.00    0.73 v _2531_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2531_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0108_ (net)
                  0.02    0.00    0.80 v _2754_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2754_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2761_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2761_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2761_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2761_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][12] (net)
                  0.04    0.00    0.65 v _2544_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2544_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1234_ (net)
                  0.02    0.00    0.73 v _2545_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2545_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0115_ (net)
                  0.02    0.00    0.80 v _2761_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2761_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2765_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2765_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2765_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2765_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][16] (net)
                  0.04    0.00    0.65 v _2552_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2552_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1238_ (net)
                  0.02    0.00    0.73 v _2553_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2553_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0119_ (net)
                  0.02    0.00    0.80 v _2765_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2765_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2762_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2762_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2762_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.65 v _2762_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][13] (net)
                  0.04    0.00    0.65 v _2546_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.73 v _2546_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1235_ (net)
                  0.02    0.00    0.73 v _2547_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2547_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0116_ (net)
                  0.02    0.00    0.80 v _2762_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2762_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2821_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2821_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2821_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2821_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][3] (net)
                  0.04    0.00    0.66 v _1334_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1334_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1293_ (net)
                  0.02    0.00    0.74 v _1335_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _1335_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0175_ (net)
                  0.02    0.00    0.81 v _2821_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2821_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2759_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2759_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2759_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2759_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][10] (net)
                  0.04    0.00    0.66 v _2540_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2540_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1232_ (net)
                  0.02    0.00    0.74 v _2541_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2541_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0113_ (net)
                  0.02    0.00    0.81 v _2759_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2759_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2760_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2760_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2760_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2760_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][11] (net)
                  0.04    0.00    0.66 v _2542_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2542_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1233_ (net)
                  0.02    0.00    0.74 v _2543_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2543_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0114_ (net)
                  0.02    0.00    0.81 v _2760_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2760_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2831_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2831_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2831_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2831_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][13] (net)
                  0.04    0.00    0.66 v _1354_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1354_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1303_ (net)
                  0.02    0.00    0.74 v _1355_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1355_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0185_ (net)
                  0.02    0.00    0.82 v _2831_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2831_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2757_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2757_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2757_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2757_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][8] (net)
                  0.04    0.00    0.66 v _2536_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2536_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1230_ (net)
                  0.02    0.00    0.74 v _2537_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2537_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0111_ (net)
                  0.02    0.00    0.82 v _2757_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2757_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2749_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2749_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2749_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2749_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][0] (net)
                  0.04    0.00    0.66 v _2520_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2520_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1222_ (net)
                  0.02    0.00    0.74 v _2521_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2521_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0103_ (net)
                  0.02    0.00    0.81 v _2749_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2749_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2751_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2751_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2751_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2751_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][2] (net)
                  0.04    0.00    0.66 v _2524_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2524_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1224_ (net)
                  0.02    0.00    0.74 v _2525_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2525_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0105_ (net)
                  0.02    0.00    0.81 v _2751_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2751_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2752_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2752_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2752_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2752_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][3] (net)
                  0.04    0.00    0.66 v _2526_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2526_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1225_ (net)
                  0.02    0.00    0.74 v _2527_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2527_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0106_ (net)
                  0.02    0.00    0.81 v _2752_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2752_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2832_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2832_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2832_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2832_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][14] (net)
                  0.04    0.00    0.66 v _1356_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _1356_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1304_ (net)
                  0.02    0.00    0.74 v _1357_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1357_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0186_ (net)
                  0.02    0.00    0.82 v _2832_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2832_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2763_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2763_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2763_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2763_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][14] (net)
                  0.04    0.00    0.66 v _2548_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2548_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1236_ (net)
                  0.02    0.00    0.74 v _2549_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2549_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0117_ (net)
                  0.02    0.00    0.82 v _2763_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2763_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2753_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2753_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2753_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.67 v _2753_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][4] (net)
                  0.04    0.00    0.67 v _2528_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _2528_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1226_ (net)
                  0.02    0.00    0.75 v _2529_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2529_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0107_ (net)
                  0.02    0.00    0.82 v _2753_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2753_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2780_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2780_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2780_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.04    0.32    0.65 v _2780_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][31] (net)
                  0.04    0.00    0.65 v _2582_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2582_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1253_ (net)
                  0.02    0.00    0.74 v _2583_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.81 v _2583_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0134_ (net)
                  0.02    0.00    0.81 v _2780_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2780_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2772_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2772_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2772_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.04    0.32    0.66 v _2772_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][23] (net)
                  0.04    0.00    0.66 v _2566_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2566_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1245_ (net)
                  0.02    0.00    0.74 v _2567_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2567_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0126_ (net)
                  0.02    0.00    0.82 v _2772_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2772_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2767_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2767_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2767_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.04    0.32    0.67 v _2767_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][18] (net)
                  0.04    0.00    0.67 v _2556_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _2556_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1240_ (net)
                  0.02    0.00    0.75 v _2557_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2557_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0121_ (net)
                  0.02    0.00    0.82 v _2767_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2767_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2778_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2778_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2778_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.04    0.32    0.66 v _2778_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][29] (net)
                  0.04    0.00    0.66 v _2578_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.74 v _2578_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1251_ (net)
                  0.02    0.00    0.74 v _2579_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2579_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0132_ (net)
                  0.02    0.00    0.82 v _2778_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2778_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2652_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2652_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2652_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.31    0.63 ^ _2652_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][1] (net)
                  0.04    0.00    0.63 ^ _1763_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.10    0.74 ^ _1763_/X (sky130_fd_sc_hd__and2_1)
                                         _0562_ (net)
                  0.04    0.00    0.74 ^ _1764_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _1764_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0006_ (net)
                  0.03    0.00    0.81 ^ _2652_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2652_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2820_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2820_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2820_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2820_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][2] (net)
                  0.04    0.00    0.66 v _1332_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _1332_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1292_ (net)
                  0.02    0.00    0.75 v _1333_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1333_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0174_ (net)
                  0.02    0.00    0.82 v _2820_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2820_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2818_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2818_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2818_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.04    0.32    0.66 v _2818_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][0] (net)
                  0.04    0.00    0.66 v _1328_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _1328_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1290_ (net)
                  0.02    0.00    0.75 v _1329_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _1329_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0172_ (net)
                  0.02    0.00    0.82 v _2818_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2818_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2771_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2771_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2771_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.32    0.64 v _2771_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][22] (net)
                  0.05    0.00    0.64 v _2564_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.72 v _2564_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1244_ (net)
                  0.02    0.00    0.72 v _2565_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2565_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0125_ (net)
                  0.02    0.00    0.80 v _2771_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2771_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _2768_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2768_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2768_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.67 v _2768_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][19] (net)
                  0.05    0.00    0.67 v _2558_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _2558_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1241_ (net)
                  0.02    0.00    0.75 v _2559_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2559_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0122_ (net)
                  0.02    0.00    0.82 v _2768_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2768_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2779_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2779_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2779_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.05    0.33    0.67 v _2779_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][30] (net)
                  0.05    0.00    0.67 v _2580_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.75 v _2580_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1252_ (net)
                  0.02    0.00    0.75 v _2581_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.82 v _2581_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0133_ (net)
                  0.02    0.00    0.82 v _2779_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2779_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2660_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2660_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2660_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.64 ^ _2660_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][9] (net)
                  0.05    0.00    0.64 ^ _1779_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.74 ^ _1779_/X (sky130_fd_sc_hd__and2_1)
                                         _0570_ (net)
                  0.04    0.00    0.74 ^ _1780_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _1780_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0014_ (net)
                  0.03    0.00    0.81 ^ _2660_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2660_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2671_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2671_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2671_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.64 ^ _2671_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][20] (net)
                  0.05    0.00    0.64 ^ _1803_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.74 ^ _1803_/X (sky130_fd_sc_hd__and2_1)
                                         _0583_ (net)
                  0.04    0.00    0.74 ^ _1804_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _1804_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0025_ (net)
                  0.03    0.00    0.81 ^ _2671_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2671_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2672_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2672_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.31    0.64 ^ _2672_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][21] (net)
                  0.05    0.00    0.64 ^ _1805_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.74 ^ _1805_/X (sky130_fd_sc_hd__and2_1)
                                         _0584_ (net)
                  0.04    0.00    0.74 ^ _1806_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.81 ^ _1806_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0026_ (net)
                  0.03    0.00    0.81 ^ _2672_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.81   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.07    0.00    0.32 ^ _2672_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2756_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2756_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2756_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.05    0.33    0.67 v _2756_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][7] (net)
                  0.05    0.00    0.67 v _2534_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    0.76 v _2534_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1229_ (net)
                  0.02    0.00    0.76 v _2535_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.83 v _2535_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0110_ (net)
                  0.02    0.00    0.83 v _2756_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2756_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2819_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2819_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2819_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.05    0.32    0.65 v _2819_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][1] (net)
                  0.05    0.00    0.65 v _1330_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.73 v _1330_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1291_ (net)
                  0.02    0.00    0.73 v _1331_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _1331_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0173_ (net)
                  0.02    0.00    0.80 v _2819_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2819_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2750_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2750_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2750_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.05    0.32    0.65 v _2750_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][1] (net)
                  0.05    0.00    0.65 v _2522_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.73 v _2522_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1223_ (net)
                  0.02    0.00    0.73 v _2523_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.80 v _2523_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0104_ (net)
                  0.02    0.00    0.80 v _2750_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.80   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.32 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.07    0.00    0.32 ^ _2750_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.32   clock reconvergence pessimism
                         -0.04    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2663_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2663_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2663_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2663_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][12] (net)
                  0.05    0.00    0.65 ^ _1786_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1786_/X (sky130_fd_sc_hd__and2_1)
                                         _0574_ (net)
                  0.04    0.00    0.76 ^ _1787_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1787_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0017_ (net)
                  0.03    0.00    0.83 ^ _2663_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2663_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2667_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2667_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2667_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2667_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][16] (net)
                  0.05    0.00    0.65 ^ _1794_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1794_/X (sky130_fd_sc_hd__and2_1)
                                         _0578_ (net)
                  0.04    0.00    0.76 ^ _1795_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1795_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0021_ (net)
                  0.03    0.00    0.83 ^ _2667_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2667_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2673_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2673_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][22] (net)
                  0.05    0.00    0.65 ^ _1807_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1807_/X (sky130_fd_sc_hd__and2_1)
                                         _0585_ (net)
                  0.04    0.00    0.76 ^ _1808_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1808_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0027_ (net)
                  0.03    0.00    0.83 ^ _2673_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2673_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2679_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2679_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2679_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2679_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][28] (net)
                  0.05    0.00    0.65 ^ _1819_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1819_/X (sky130_fd_sc_hd__and2_1)
                                         _0591_ (net)
                  0.04    0.00    0.76 ^ _1820_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1820_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0033_ (net)
                  0.03    0.00    0.83 ^ _2679_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2679_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2681_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2681_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2681_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2681_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][30] (net)
                  0.05    0.00    0.65 ^ _1823_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1823_/X (sky130_fd_sc_hd__and2_1)
                                         _0593_ (net)
                  0.04    0.00    0.76 ^ _1824_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1824_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0035_ (net)
                  0.03    0.00    0.83 ^ _2681_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2681_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2682_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2682_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2682_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2682_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][31] (net)
                  0.05    0.00    0.65 ^ _1825_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1825_/X (sky130_fd_sc_hd__and2_1)
                                         _0594_ (net)
                  0.04    0.00    0.76 ^ _1826_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1826_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0036_ (net)
                  0.03    0.00    0.83 ^ _2682_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2682_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2677_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2677_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2677_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2677_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][26] (net)
                  0.05    0.00    0.66 ^ _1815_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1815_/X (sky130_fd_sc_hd__and2_1)
                                         _0589_ (net)
                  0.04    0.00    0.77 ^ _1816_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1816_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0031_ (net)
                  0.03    0.00    0.84 ^ _2677_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2677_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2680_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2680_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2680_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2680_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][29] (net)
                  0.05    0.00    0.66 ^ _1821_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1821_/X (sky130_fd_sc_hd__and2_1)
                                         _0592_ (net)
                  0.04    0.00    0.77 ^ _1822_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1822_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0034_ (net)
                  0.03    0.00    0.84 ^ _2680_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2680_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2674_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2674_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2674_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][23] (net)
                  0.05    0.00    0.66 ^ _1809_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1809_/X (sky130_fd_sc_hd__and2_1)
                                         _0586_ (net)
                  0.04    0.00    0.77 ^ _1810_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1810_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0028_ (net)
                  0.03    0.00    0.84 ^ _2674_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2674_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2675_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2675_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2675_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2675_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][24] (net)
                  0.05    0.00    0.66 ^ _1811_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1811_/X (sky130_fd_sc_hd__and2_1)
                                         _0587_ (net)
                  0.04    0.00    0.77 ^ _1812_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1812_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0029_ (net)
                  0.03    0.00    0.84 ^ _2675_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2675_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2657_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2657_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2657_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2657_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][6] (net)
                  0.05    0.00    0.66 ^ _1773_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1773_/X (sky130_fd_sc_hd__and2_1)
                                         _0567_ (net)
                  0.04    0.00    0.77 ^ _1774_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1774_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0011_ (net)
                  0.03    0.00    0.84 ^ _2657_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2657_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2661_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2661_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2661_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2661_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][10] (net)
                  0.05    0.00    0.66 ^ _1782_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1782_/X (sky130_fd_sc_hd__and2_1)
                                         _0572_ (net)
                  0.04    0.00    0.77 ^ _1783_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1783_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0015_ (net)
                  0.03    0.00    0.84 ^ _2661_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2661_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2662_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2662_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2662_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2662_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][11] (net)
                  0.05    0.00    0.66 ^ _1784_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1784_/X (sky130_fd_sc_hd__and2_1)
                                         _0573_ (net)
                  0.04    0.00    0.77 ^ _1785_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1785_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0016_ (net)
                  0.03    0.00    0.84 ^ _2662_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2662_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2659_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2659_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2659_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2659_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][8] (net)
                  0.05    0.00    0.66 ^ _1777_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1777_/X (sky130_fd_sc_hd__and2_1)
                                         _0569_ (net)
                  0.04    0.00    0.77 ^ _1778_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1778_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0013_ (net)
                  0.03    0.00    0.84 ^ _2659_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2659_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2664_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2664_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2664_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2664_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][13] (net)
                  0.05    0.00    0.66 ^ _1788_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1788_/X (sky130_fd_sc_hd__and2_1)
                                         _0575_ (net)
                  0.04    0.00    0.77 ^ _1789_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1789_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0018_ (net)
                  0.03    0.00    0.84 ^ _2664_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2664_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2665_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2665_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2665_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2665_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][14] (net)
                  0.05    0.00    0.66 ^ _1790_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1790_/X (sky130_fd_sc_hd__and2_1)
                                         _0576_ (net)
                  0.04    0.00    0.77 ^ _1791_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1791_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0019_ (net)
                  0.03    0.00    0.84 ^ _2665_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2665_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2666_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2666_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2666_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2666_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][15] (net)
                  0.05    0.00    0.66 ^ _1792_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1792_/X (sky130_fd_sc_hd__and2_1)
                                         _0577_ (net)
                  0.04    0.00    0.77 ^ _1793_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1793_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0020_ (net)
                  0.03    0.00    0.84 ^ _2666_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2666_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2668_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2668_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2668_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2668_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][17] (net)
                  0.05    0.00    0.66 ^ _1796_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1796_/X (sky130_fd_sc_hd__and2_1)
                                         _0579_ (net)
                  0.04    0.00    0.77 ^ _1797_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1797_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0022_ (net)
                  0.03    0.00    0.84 ^ _2668_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2668_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2669_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2669_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2669_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2669_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][18] (net)
                  0.05    0.00    0.66 ^ _1798_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1798_/X (sky130_fd_sc_hd__and2_1)
                                         _0580_ (net)
                  0.04    0.00    0.77 ^ _1799_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1799_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0023_ (net)
                  0.03    0.00    0.84 ^ _2669_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2669_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2670_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2670_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2670_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2670_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][19] (net)
                  0.05    0.00    0.66 ^ _1800_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1800_/X (sky130_fd_sc_hd__and2_1)
                                         _0581_ (net)
                  0.04    0.00    0.77 ^ _1801_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1801_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0024_ (net)
                  0.03    0.00    0.84 ^ _2670_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2670_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2655_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2655_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2655_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2655_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][4] (net)
                  0.05    0.00    0.67 ^ _1769_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1769_/X (sky130_fd_sc_hd__and2_1)
                                         _0565_ (net)
                  0.04    0.00    0.77 ^ _1770_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1770_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0009_ (net)
                  0.03    0.00    0.84 ^ _2655_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2655_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2658_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2658_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2658_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2658_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][7] (net)
                  0.05    0.00    0.67 ^ _1775_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1775_/X (sky130_fd_sc_hd__and2_1)
                                         _0568_ (net)
                  0.04    0.00    0.77 ^ _1776_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1776_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0012_ (net)
                  0.03    0.00    0.84 ^ _2658_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2658_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2676_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2676_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2676_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2676_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][25] (net)
                  0.05    0.00    0.67 ^ _1813_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1813_/X (sky130_fd_sc_hd__and2_1)
                                         _0588_ (net)
                  0.04    0.00    0.77 ^ _1814_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1814_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0030_ (net)
                  0.03    0.00    0.84 ^ _2676_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2676_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2678_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2678_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2678_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2678_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][27] (net)
                  0.05    0.00    0.67 ^ _1817_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1817_/X (sky130_fd_sc_hd__and2_1)
                                         _0590_ (net)
                  0.04    0.00    0.77 ^ _1818_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1818_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0032_ (net)
                  0.03    0.00    0.84 ^ _2678_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2678_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2825_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2825_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2825_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.01    0.05    0.33    0.68 v _2825_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[16][7] (net)
                  0.05    0.00    0.68 v _1342_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.76 v _1342_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1297_ (net)
                  0.02    0.00    0.76 v _1343_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.83 v _1343_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0179_ (net)
                  0.02    0.00    0.83 v _2825_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2825_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2656_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2656_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2656_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2656_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][5] (net)
                  0.05    0.00    0.66 ^ _1771_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.76 ^ _1771_/X (sky130_fd_sc_hd__and2_1)
                                         _0566_ (net)
                  0.04    0.00    0.76 ^ _1772_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.83 ^ _1772_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0010_ (net)
                  0.03    0.00    0.83 ^ _2656_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.83   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2656_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.83   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _2799_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2799_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2799_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2799_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][18] (net)
                  0.05    0.00    0.65 ^ _2623_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2623_/X (sky130_fd_sc_hd__mux2_1)
                                         _1275_ (net)
                  0.04    0.00    0.77 ^ _2624_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2624_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0153_ (net)
                  0.03    0.00    0.84 ^ _2799_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2799_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2800_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2800_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2800_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2800_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][19] (net)
                  0.05    0.00    0.65 ^ _2625_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2625_/X (sky130_fd_sc_hd__mux2_1)
                                         _1276_ (net)
                  0.04    0.00    0.77 ^ _2626_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2626_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0154_ (net)
                  0.03    0.00    0.84 ^ _2800_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2800_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2801_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2801_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2801_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2801_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][20] (net)
                  0.05    0.00    0.65 ^ _2628_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2628_/X (sky130_fd_sc_hd__mux2_1)
                                         _1278_ (net)
                  0.04    0.00    0.77 ^ _2629_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2629_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0155_ (net)
                  0.03    0.00    0.84 ^ _2801_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2801_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2802_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2802_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2802_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2802_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][21] (net)
                  0.05    0.00    0.65 ^ _2630_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2630_/X (sky130_fd_sc_hd__mux2_1)
                                         _1279_ (net)
                  0.04    0.00    0.77 ^ _2631_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2631_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0156_ (net)
                  0.03    0.00    0.84 ^ _2802_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2802_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2803_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2803_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2803_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2803_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][22] (net)
                  0.05    0.00    0.65 ^ _2632_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2632_/X (sky130_fd_sc_hd__mux2_1)
                                         _1280_ (net)
                  0.04    0.00    0.77 ^ _2633_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2633_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0157_ (net)
                  0.03    0.00    0.84 ^ _2803_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.08    0.00    0.33 ^ _2803_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2811_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2811_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2811_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.65 ^ _2811_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][30] (net)
                  0.05    0.00    0.65 ^ _2648_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2648_/X (sky130_fd_sc_hd__mux2_1)
                                         _1288_ (net)
                  0.04    0.00    0.77 ^ _2649_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2649_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0165_ (net)
                  0.03    0.00    0.84 ^ _2811_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2811_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2653_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2653_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2653_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.67 ^ _2653_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][2] (net)
                  0.05    0.00    0.67 ^ _1765_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.77 ^ _1765_/X (sky130_fd_sc_hd__and2_1)
                                         _0563_ (net)
                  0.04    0.00    0.77 ^ _1766_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _1766_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0007_ (net)
                  0.03    0.00    0.84 ^ _2653_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2653_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2654_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2654_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2654_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.67 ^ _2654_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][3] (net)
                  0.05    0.00    0.67 ^ _1767_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.78 ^ _1767_/X (sky130_fd_sc_hd__and2_1)
                                         _0564_ (net)
                  0.04    0.00    0.78 ^ _1768_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _1768_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0008_ (net)
                  0.03    0.00    0.85 ^ _2654_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2654_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2807_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2807_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2807_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2807_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][26] (net)
                  0.05    0.00    0.66 ^ _2640_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2640_/X (sky130_fd_sc_hd__mux2_1)
                                         _1284_ (net)
                  0.04    0.00    0.77 ^ _2641_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2641_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0161_ (net)
                  0.03    0.00    0.84 ^ _2807_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2807_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2810_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2810_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2810_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2810_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][29] (net)
                  0.05    0.00    0.66 ^ _2646_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.77 ^ _2646_/X (sky130_fd_sc_hd__mux2_1)
                                         _1287_ (net)
                  0.04    0.00    0.77 ^ _2647_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2647_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0164_ (net)
                  0.03    0.00    0.84 ^ _2810_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    26    0.04    0.09    0.18    0.34 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.09    0.00    0.34 ^ _2810_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2804_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2804_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2804_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2804_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][23] (net)
                  0.05    0.00    0.66 ^ _2634_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2634_/X (sky130_fd_sc_hd__mux2_1)
                                         _1281_ (net)
                  0.04    0.00    0.78 ^ _2635_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2635_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0158_ (net)
                  0.03    0.00    0.84 ^ _2804_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2804_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2805_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2805_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2805_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2805_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][24] (net)
                  0.05    0.00    0.66 ^ _2636_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2636_/X (sky130_fd_sc_hd__mux2_1)
                                         _1282_ (net)
                  0.04    0.00    0.78 ^ _2637_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2637_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0159_ (net)
                  0.03    0.00    0.84 ^ _2805_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2805_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2809_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2809_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2809_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2809_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][28] (net)
                  0.05    0.00    0.66 ^ _2644_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2644_/X (sky130_fd_sc_hd__mux2_1)
                                         _1286_ (net)
                  0.04    0.00    0.78 ^ _2645_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.84 ^ _2645_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0163_ (net)
                  0.03    0.00    0.84 ^ _2809_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    28    0.04    0.09    0.18    0.34 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_1_0_clk (net)
                  0.09    0.00    0.34 ^ _2809_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2770_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2770_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2770_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.01    0.06    0.34    0.68 v _2770_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][21] (net)
                  0.06    0.00    0.68 v _2562_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.77 v _2562_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1243_ (net)
                  0.02    0.00    0.77 v _2563_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.84 v _2563_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0124_ (net)
                  0.02    0.00    0.84 v _2770_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_7_0_clk (net)
                  0.09    0.00    0.34 ^ _2770_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2806_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2806_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2806_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2806_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][25] (net)
                  0.05    0.00    0.67 ^ _2638_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2638_/X (sky130_fd_sc_hd__mux2_1)
                                         _1283_ (net)
                  0.04    0.00    0.78 ^ _2639_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2639_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0160_ (net)
                  0.03    0.00    0.85 ^ _2806_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2806_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2808_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2808_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2808_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.67 ^ _2808_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][27] (net)
                  0.05    0.00    0.67 ^ _2642_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2642_/X (sky130_fd_sc_hd__mux2_1)
                                         _1285_ (net)
                  0.04    0.00    0.78 ^ _2643_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2643_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0162_ (net)
                  0.03    0.00    0.85 ^ _2808_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2808_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2774_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2774_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2774_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.01    0.06    0.34    0.68 v _2774_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][25] (net)
                  0.06    0.00    0.68 v _2570_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.77 v _2570_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1247_ (net)
                  0.02    0.00    0.77 v _2571_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.84 v _2571_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0128_ (net)
                  0.02    0.00    0.84 v _2774_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2774_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2776_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2776_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2776_/CLK (sky130_fd_sc_hd__dfxtp_1)
     8    0.01    0.06    0.34    0.68 v _2776_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[0][27] (net)
                  0.06    0.00    0.68 v _2574_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.77 v _2574_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _1249_ (net)
                  0.02    0.00    0.77 v _2575_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.84 v _2575_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0130_ (net)
                  0.02    0.00    0.84 v _2776_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.84   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_2_0_clk (net)
                  0.10    0.00    0.34 ^ _2776_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2794_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2794_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2794_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.33    0.67 ^ _2794_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][13] (net)
                  0.05    0.00    0.67 ^ _2613_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.78 ^ _2613_/X (sky130_fd_sc_hd__mux2_1)
                                         _1270_ (net)
                  0.04    0.00    0.78 ^ _2614_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2614_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0148_ (net)
                  0.03    0.00    0.85 ^ _2794_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2794_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _2793_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2793_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2793_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.66 ^ _2793_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][12] (net)
                  0.06    0.00    0.66 ^ _2611_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.78 ^ _2611_/X (sky130_fd_sc_hd__mux2_1)
                                         _1269_ (net)
                  0.04    0.00    0.78 ^ _2612_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2612_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0147_ (net)
                  0.03    0.00    0.85 ^ _2793_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_12_0_clk (net)
                  0.08    0.00    0.33 ^ _2793_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2797_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2797_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2797_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.66 ^ _2797_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][16] (net)
                  0.06    0.00    0.66 ^ _2619_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.78 ^ _2619_/X (sky130_fd_sc_hd__mux2_1)
                                         _1273_ (net)
                  0.04    0.00    0.78 ^ _2620_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2620_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0151_ (net)
                  0.03    0.00    0.85 ^ _2797_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2797_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2798_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2798_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2798_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.66 ^ _2798_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][17] (net)
                  0.06    0.00    0.66 ^ _2621_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.78 ^ _2621_/X (sky130_fd_sc_hd__mux2_1)
                                         _1274_ (net)
                  0.04    0.00    0.78 ^ _2622_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2622_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0152_ (net)
                  0.03    0.00    0.85 ^ _2798_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_6_0_clk (net)
                  0.08    0.00    0.33 ^ _2798_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2795_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2795_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2795_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2795_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][14] (net)
                  0.06    0.00    0.67 ^ _2615_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2615_/X (sky130_fd_sc_hd__mux2_1)
                                         _1271_ (net)
                  0.04    0.00    0.79 ^ _2616_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2616_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0149_ (net)
                  0.03    0.00    0.86 ^ _2795_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2795_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2796_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2796_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2796_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2796_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][15] (net)
                  0.06    0.00    0.67 ^ _2617_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2617_/X (sky130_fd_sc_hd__mux2_1)
                                         _1272_ (net)
                  0.04    0.00    0.79 ^ _2618_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2618_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0150_ (net)
                  0.03    0.00    0.86 ^ _2796_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_13_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_13_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_13_0_clk (net)
                  0.09    0.00    0.34 ^ _2796_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2783_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2783_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2783_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2783_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][2] (net)
                  0.06    0.00    0.67 ^ _2590_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2590_/X (sky130_fd_sc_hd__mux2_1)
                                         _1258_ (net)
                  0.04    0.00    0.79 ^ _2591_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2591_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0137_ (net)
                  0.03    0.00    0.86 ^ _2783_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2783_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2785_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2785_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2785_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2785_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][4] (net)
                  0.06    0.00    0.67 ^ _2594_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2594_/X (sky130_fd_sc_hd__mux2_1)
                                         _1260_ (net)
                  0.04    0.00    0.79 ^ _2595_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2595_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0139_ (net)
                  0.03    0.00    0.86 ^ _2785_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2785_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2791_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2791_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2791_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2791_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][10] (net)
                  0.06    0.00    0.67 ^ _2607_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2607_/X (sky130_fd_sc_hd__mux2_1)
                                         _1267_ (net)
                  0.04    0.00    0.79 ^ _2608_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _2608_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0145_ (net)
                  0.03    0.00    0.85 ^ _2791_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_14_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_14_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_14_0_clk (net)
                  0.09    0.00    0.34 ^ _2791_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2788_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2788_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2788_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2788_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][7] (net)
                  0.06    0.00    0.67 ^ _2600_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2600_/X (sky130_fd_sc_hd__mux2_1)
                                         _1263_ (net)
                  0.04    0.00    0.79 ^ _2601_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2601_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0142_ (net)
                  0.03    0.00    0.86 ^ _2788_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2788_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2789_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2789_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2789_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2789_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][8] (net)
                  0.06    0.00    0.67 ^ _2602_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2602_/X (sky130_fd_sc_hd__mux2_1)
                                         _1264_ (net)
                  0.04    0.00    0.79 ^ _2603_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2603_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0143_ (net)
                  0.03    0.00    0.86 ^ _2789_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2789_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2790_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2790_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2790_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2790_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][9] (net)
                  0.06    0.00    0.67 ^ _2604_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2604_/X (sky130_fd_sc_hd__mux2_1)
                                         _1265_ (net)
                  0.04    0.00    0.79 ^ _2605_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2605_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0144_ (net)
                  0.03    0.00    0.86 ^ _2790_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2790_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2792_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2792_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2792_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2792_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][11] (net)
                  0.06    0.00    0.67 ^ _2609_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2609_/X (sky130_fd_sc_hd__mux2_1)
                                         _1268_ (net)
                  0.04    0.00    0.79 ^ _2610_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2610_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0146_ (net)
                  0.03    0.00    0.86 ^ _2792_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2792_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2786_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2786_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2786_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.06    0.33    0.67 ^ _2786_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][5] (net)
                  0.06    0.00    0.67 ^ _2596_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.79 ^ _2596_/X (sky130_fd_sc_hd__mux2_1)
                                         _1261_ (net)
                  0.04    0.00    0.79 ^ _2597_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.86 ^ _2597_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0140_ (net)
                  0.03    0.00    0.86 ^ _2786_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.86   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2786_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.86   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2817_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2817_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2817_/CLK (sky130_fd_sc_hd__dfrtp_4)
     6    0.02    0.09    0.44    0.78 ^ _2817_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         imem.pc[4] (net)
                  0.09    0.00    0.78 ^ _1395_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.07    0.85 v _1395_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _0171_ (net)
                  0.03    0.00    0.85 v _2817_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2817_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.33   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2812_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2812_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2812_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.05    0.32    0.66 ^ _2812_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][31] (net)
                  0.05    0.00    0.66 ^ _2650_/A1 (sky130_fd_sc_hd__mux2_4)
     1    0.00    0.03    0.13    0.78 ^ _2650_/X (sky130_fd_sc_hd__mux2_4)
                                         _1289_ (net)
                  0.03    0.00    0.78 ^ _1322_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.85 ^ _1322_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0166_ (net)
                  0.03    0.00    0.85 ^ _2812_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.85   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_0_0_clk (net)
                  0.08    0.00    0.33 ^ _2812_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.33   clock reconvergence pessimism
                         -0.02    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.85   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _2781_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2781_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2781_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.68 ^ _2781_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][0] (net)
                  0.07    0.00    0.68 ^ _2586_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.81 ^ _2586_/X (sky130_fd_sc_hd__mux2_1)
                                         _1256_ (net)
                  0.04    0.00    0.81 ^ _2587_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.87 ^ _2587_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0135_ (net)
                  0.03    0.00    0.87 ^ _2781_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2781_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _2784_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2784_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2784_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.68 ^ _2784_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][3] (net)
                  0.07    0.00    0.68 ^ _2592_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.81 ^ _2592_/X (sky130_fd_sc_hd__mux2_1)
                                         _1259_ (net)
                  0.04    0.00    0.81 ^ _2593_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.87 ^ _2593_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0138_ (net)
                  0.03    0.00    0.87 ^ _2784_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2784_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _2787_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2787_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2787_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.68 ^ _2787_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][6] (net)
                  0.07    0.00    0.68 ^ _2598_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.81 ^ _2598_/X (sky130_fd_sc_hd__mux2_1)
                                         _1262_ (net)
                  0.04    0.00    0.81 ^ _2599_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.87 ^ _2599_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0141_ (net)
                  0.03    0.00    0.87 ^ _2787_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2787_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)


Startpoint: _2782_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2782_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2782_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.01    0.07    0.34    0.69 ^ _2782_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[18][1] (net)
                  0.07    0.00    0.69 ^ _2588_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.12    0.81 ^ _2588_/X (sky130_fd_sc_hd__mux2_1)
                                         _1257_ (net)
                  0.04    0.00    0.81 ^ _2589_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.07    0.88 ^ _2589_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0136_ (net)
                  0.03    0.00    0.88 ^ _2782_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.88   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    34    0.05    0.10    0.19    0.34 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_8_0_clk (net)
                  0.10    0.00    0.34 ^ _2782_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.02    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: _2651_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2651_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2651_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.06    0.34    0.68 v _2651_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         regfile.regfile[21][0] (net)
                  0.06    0.00    0.68 v _1761_/A (sky130_fd_sc_hd__and2_1)
     1    0.00    0.03    0.13    0.81 v _1761_/X (sky130_fd_sc_hd__and2_1)
                                         _0561_ (net)
                  0.03    0.00    0.81 v _1762_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.07    0.89 v _1762_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0005_ (net)
                  0.02    0.00    0.89 v _2651_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.89   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_9_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    30    0.04    0.09    0.18    0.34 ^ clkbuf_4_9_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_9_0_clk (net)
                  0.09    0.00    0.34 ^ _2651_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)


Startpoint: _2815_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2815_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2815_/CLK (sky130_fd_sc_hd__dfrtp_4)
     7    0.02    0.10    0.45    0.79 ^ _2815_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         imem.pc[2] (net)
                  0.10    0.00    0.79 ^ _1399_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.84 v _1399_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0209_ (net)
                  0.03    0.00    0.84 v _1400_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.07    0.90 ^ _1400_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0169_ (net)
                  0.06    0.00    0.90 ^ _2815_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.90   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2815_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.33   clock reconvergence pessimism
                         -0.03    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)


Startpoint: _2814_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2814_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2814_/CLK (sky130_fd_sc_hd__dfrtp_4)
    18    0.04    0.13    0.49    0.83 ^ _2814_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         imem.pc[1] (net)
                  0.13    0.00    0.83 ^ _1401_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.05    0.88 v _1401_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _0210_ (net)
                  0.04    0.00    0.88 v _1402_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.07    0.95 ^ _1402_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0168_ (net)
                  0.06    0.00    0.95 ^ _2814_/D (sky130_fd_sc_hd__dfrtp_4)
                                  0.95   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2814_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)


Startpoint: _2813_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2813_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2813_/CLK (sky130_fd_sc_hd__dfrtp_4)
     6    0.01    0.07    0.43    0.78 ^ _2813_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         imem.pc[0] (net)
                  0.07    0.00    0.78 ^ split10/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.13    0.15    0.92 ^ split10/X (sky130_fd_sc_hd__buf_1)
                                         net23 (net)
                  0.13    0.00    0.92 ^ _1403_/B (sky130_fd_sc_hd__xor2_1)
     1    0.00    0.03    0.07    1.00 v _1403_/X (sky130_fd_sc_hd__xor2_1)
                                         _0167_ (net)
                  0.03    0.00    1.00 v _2813_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.00   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_11_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    32    0.05    0.09    0.18    0.34 ^ clkbuf_4_11_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.09    0.00    0.34 ^ _2813_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.34   clock reconvergence pessimism
                         -0.03    0.32   library hold time
                                  0.32   data required time
-----------------------------------------------------------------------------
                                  0.32   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: _2816_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _2816_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2816_/CLK (sky130_fd_sc_hd__dfrtp_4)
     7    0.01    0.08    0.43    0.77 ^ _2816_/Q (sky130_fd_sc_hd__dfrtp_4)
                                         imem.pc[3] (net)
                  0.08    0.00    0.77 ^ _1396_/A (sky130_fd_sc_hd__or2_1)
     1    0.00    0.03    0.09    0.86 ^ _1396_/X (sky130_fd_sc_hd__or2_1)
                                         _0207_ (net)
                  0.03    0.00    0.86 ^ _1397_/B (sky130_fd_sc_hd__and2_1)
     1    0.00    0.04    0.11    0.97 ^ _1397_/X (sky130_fd_sc_hd__and2_1)
                                         _0208_ (net)
                  0.04    0.00    0.97 ^ _1398_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    1.04 ^ _1398_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _0170_ (net)
                  0.04    0.00    1.04 ^ _2816_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.04   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    32    0.08    0.10    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.10    0.00    0.16 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
    22    0.04    0.08    0.18    0.33 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00    0.33 ^ _2816_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    0.33   clock reconvergence pessimism
                         -0.03    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  0.73   slack (MET)



worst slack corner Typical: 0.4913
