
"smart_sources:Verilog/AHB协议.md": {"path":"Verilog/AHB协议.md","last_embed":{"hash":"0a99f809840edf957870f4845d618132d868f2b8f82c243bf58aa099b2123134"},"embeddings":{},"last_read":{"hash":"0a99f809840edf957870f4845d618132d868f2b8f82c243bf58aa099b2123134","at":1736915172677},"class_name":"SmartSource","outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-8b9a6d54054df5948040d4c6fca3c3ac_b.jpg","line":3},{"title":"img","target":"https://pic1.zhimg.com/v2-4ede9d2876da1faf95fe39810926557c_b.jpg","line":20},{"title":"img","target":"https://pic4.zhimg.com/v2-502a6632b757e4035465f60ad9e95777_b.jpg","line":33},{"title":"img","target":"https://pic1.zhimg.com/v2-5a5df68f83007ed79cbc82608c6e837c_b.jpg","line":43},{"title":"img","target":"https://pic1.zhimg.com/v2-0b9ab72cd500fdf9036a514b32178ded_720w.jpg?source=d16d100b","line":98},{"title":"img","target":"https://picx.zhimg.com/v2-cb2635b4e28061be7bf076de71a92a07_720w.jpg?source=d16d100b","line":145},{"title":" ","target":"https://picx.zhimg.com/v2-0949a051de4e97f2ac58ec939f4b3771_720w.jpg?source=d16d100b","line":184},{"title":"img","target":"https://pic2.zhimg.com/v2-6f2d7aa5458897fa8d576f53a75e8e8d_b.jpg","line":254},{"title":"img","target":"https://pic4.zhimg.com/v2-d48973dfdba60aaa12f92fd795723d87_b.jpg","line":273}],"last_import":{"mtime":1714222377652,"size":21453,"at":1736915163114,"hash":"0a99f809840edf957870f4845d618132d868f2b8f82c243bf58aa099b2123134"},"blocks":{"#AHB-lite":[1,161],"#AHB-lite#{1}":[3,11],"#AHB-lite#信号":[12,38],"#AHB-lite#信号#{1}":[14,38],"#AHB-lite#读写":[39,60],"#AHB-lite#读写#{1}":[41,60],"#AHB-lite#传输":[61,113],"#AHB-lite#传输#{1}":[63,73],"#AHB-lite#传输#{2}":[74,75],"#AHB-lite#传输#{3}":[76,77],"#AHB-lite#传输#{4}":[78,79],"#AHB-lite#传输#{5}":[80,84],"#AHB-lite#传输#{6}":[85,86],"#AHB-lite#传输#{7}":[87,90],"#AHB-lite#传输#{8}":[91,92],"#AHB-lite#传输#{9}":[93,97],"#AHB-lite#传输#{10}":[98,103],"#AHB-lite#传输#{11}":[104,104],"#AHB-lite#传输#{12}":[105,105],"#AHB-lite#传输#{13}":[106,106],"#AHB-lite#传输#{14}":[107,107],"#AHB-lite#传输#{15}":[108,108],"#AHB-lite#传输#{16}":[109,109],"#AHB-lite#传输#{17}":[110,111],"#AHB-lite#传输#{18}":[112,113],"#AHB-lite#原子操作":[114,128],"#AHB-lite#原子操作#{1}":[116,128],"#AHB-lite#Burst 突发传输":[129,161],"#AHB-lite#Burst 突发传输#{1}":[131,150],"#AHB-lite#Burst 突发传输#{2}":[151,151],"#AHB-lite#Burst 突发传输#{3}":[152,152],"#AHB-lite#Burst 突发传输#{4}":[153,154],"#AHB-lite#Burst 突发传输#{5}":[155,161],"#AHB-lite Slave的响应和其他控制信号":[162,203],"#AHB-lite Slave的响应和其他控制信号#Slave的响应":[164,203],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{1}":[166,173],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{2}":[174,175],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{3}":[176,177],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{4}":[178,179],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{5}":[180,181],"#AHB-lite Slave的响应和其他控制信号#Slave的响应#{6}":[182,203],"#保护控制信号协议 PROT":[204,221],"#保护控制信号协议 PROT#{1}":[206,207],"#保护控制信号协议 PROT#{2}":[208,209],"#保护控制信号协议 PROT#{3}":[210,211],"#保护控制信号协议 PROT#{4}":[212,213],"#保护控制信号协议 PROT#{5}":[214,215],"#保护控制信号协议 PROT#{6}":[216,221],"#AHB怎么设计、AHB2APB同步桥设计":[222,309],"#AHB怎么设计、AHB2APB同步桥设计#设计要点":[224,251],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY":[226,241],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{1}":[228,233],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{2}":[234,235],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{3}":[236,241],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）":[242,251],"#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）#{1}":[244,251],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计":[252,309],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{1}":[254,255],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{2}":[256,256],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{3}":[257,258],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{4}":[259,260],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{5}":[261,261],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{6}":[262,262],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{7}":[263,263],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{8}":[264,264],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{9}":[265,265],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{10}":[266,267],"#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{11}":[268,309]}},"smart_blocks:Verilog/AHB协议.md#AHB-lite": {"path":null,"last_embed":{"hash":"6487f76d711e2a4d41ab6ab8282cd2698bd4bbd6bb0b671c54a49cb4633c309c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6487f76d711e2a4d41ab6ab8282cd2698bd4bbd6bb0b671c54a49cb4633c309c","at":1736915163495},"key":"Verilog/AHB协议.md#AHB-lite","lines":[1,161],"size":5148,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-8b9a6d54054df5948040d4c6fca3c3ac_b.jpg","line":3},{"title":"img","target":"https://pic1.zhimg.com/v2-4ede9d2876da1faf95fe39810926557c_b.jpg","line":20},{"title":"img","target":"https://pic4.zhimg.com/v2-502a6632b757e4035465f60ad9e95777_b.jpg","line":33},{"title":"img","target":"https://pic1.zhimg.com/v2-5a5df68f83007ed79cbc82608c6e837c_b.jpg","line":43},{"title":"img","target":"https://pic1.zhimg.com/v2-0b9ab72cd500fdf9036a514b32178ded_720w.jpg?source=d16d100b","line":98},{"title":"img","target":"https://picx.zhimg.com/v2-cb2635b4e28061be7bf076de71a92a07_720w.jpg?source=d16d100b","line":145}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#{1}": {"path":null,"last_embed":{"hash":"8cba839fda59f84cbf237ff7e5e0605cccbf7dc90fb936abd4fe1c22325f5c15"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8cba839fda59f84cbf237ff7e5e0605cccbf7dc90fb936abd4fe1c22325f5c15","at":1736915163623},"key":"Verilog/AHB协议.md#AHB-lite#{1}","lines":[3,11],"size":192,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-8b9a6d54054df5948040d4c6fca3c3ac_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#信号": {"path":null,"last_embed":{"hash":"50df0bba7cf5ca2d18be418fdcc81ef93f0eba15a26bc95f669bed551362e9af"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"50df0bba7cf5ca2d18be418fdcc81ef93f0eba15a26bc95f669bed551362e9af","at":1736915163755},"key":"Verilog/AHB协议.md#AHB-lite#信号","lines":[12,38],"size":1010,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-4ede9d2876da1faf95fe39810926557c_b.jpg","line":9},{"title":"img","target":"https://pic4.zhimg.com/v2-502a6632b757e4035465f60ad9e95777_b.jpg","line":22}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#信号#{1}": {"path":null,"last_embed":{"hash":"b32e1b68ad69a5205e8987c380524d4a756cfa3803c82cb00d95da07d6affba7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b32e1b68ad69a5205e8987c380524d4a756cfa3803c82cb00d95da07d6affba7","at":1736915163888},"key":"Verilog/AHB协议.md#AHB-lite#信号#{1}","lines":[14,38],"size":1002,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-4ede9d2876da1faf95fe39810926557c_b.jpg","line":7},{"title":"img","target":"https://pic4.zhimg.com/v2-502a6632b757e4035465f60ad9e95777_b.jpg","line":20}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#读写": {"path":null,"last_embed":{"hash":"539baededf4c13c60bb10043931cf06b2049b14ec11cb338ad6965b274808dc8"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"539baededf4c13c60bb10043931cf06b2049b14ec11cb338ad6965b274808dc8","at":1736915164018},"key":"Verilog/AHB协议.md#AHB-lite#读写","lines":[39,60],"size":712,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-5a5df68f83007ed79cbc82608c6e837c_b.jpg","line":5}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#读写#{1}": {"path":null,"last_embed":{"hash":"7233fef2e4f40db87f509ea6e16281e22eacc962f1175d3306aec33c4fc16831"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7233fef2e4f40db87f509ea6e16281e22eacc962f1175d3306aec33c4fc16831","at":1736915164162},"key":"Verilog/AHB协议.md#AHB-lite#读写#{1}","lines":[41,60],"size":705,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-5a5df68f83007ed79cbc82608c6e837c_b.jpg","line":3}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输": {"path":null,"last_embed":{"hash":"bb84b0d69bd88a2fdc56e1c72680b501beaa5b3e994d5fa571b53c12b1bd79e1"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"bb84b0d69bd88a2fdc56e1c72680b501beaa5b3e994d5fa571b53c12b1bd79e1","at":1736915164295},"key":"Verilog/AHB协议.md#AHB-lite#传输","lines":[61,113],"size":1370,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-0b9ab72cd500fdf9036a514b32178ded_720w.jpg?source=d16d100b","line":38}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{1}": {"path":null,"last_embed":{"hash":"d28c654e97805ea83261d8b8a5507c7e7d1ed602ea1d2b8b992ceae05d1eeaa0"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d28c654e97805ea83261d8b8a5507c7e7d1ed602ea1d2b8b992ceae05d1eeaa0","at":1736915164432},"key":"Verilog/AHB协议.md#AHB-lite#传输#{1}","lines":[63,73],"size":154,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{2}": {"path":null,"last_embed":{"hash":"0771f799597803de5211364f5f4040c492f66f955281eb114f0ac899a5d6d157"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0771f799597803de5211364f5f4040c492f66f955281eb114f0ac899a5d6d157","at":1736915164574},"key":"Verilog/AHB协议.md#AHB-lite#传输#{2}","lines":[74,75],"size":11,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{3}": {"path":null,"last_embed":{"hash":"652dc7bbaf2115d11a35415dcc5b2bdebed624792889e25dd42c6819893a46a6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"652dc7bbaf2115d11a35415dcc5b2bdebed624792889e25dd42c6819893a46a6","at":1736915164712},"key":"Verilog/AHB协议.md#AHB-lite#传输#{3}","lines":[76,77],"size":33,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{4}": {"path":null,"last_embed":{"hash":"537dcfd9414dcbd66ba08df4ead7c70916a35431e02e18762e91854da10a36a1"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"537dcfd9414dcbd66ba08df4ead7c70916a35431e02e18762e91854da10a36a1","at":1736915164847},"key":"Verilog/AHB协议.md#AHB-lite#传输#{4}","lines":[78,79],"size":11,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{5}": {"path":null,"last_embed":{"hash":"4095e20a7e8749e4f2f5a1daf8fe9973341a5708c6e868b49c3690fb05ac56e9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4095e20a7e8749e4f2f5a1daf8fe9973341a5708c6e868b49c3690fb05ac56e9","at":1736915164984},"key":"Verilog/AHB协议.md#AHB-lite#传输#{5}","lines":[80,84],"size":310,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{6}": {"path":null,"last_embed":{"hash":"40d54525689913ffa5074812816321e69b3066b6eab0a11899d5ee715769067b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"40d54525689913ffa5074812816321e69b3066b6eab0a11899d5ee715769067b","at":1736915165121},"key":"Verilog/AHB协议.md#AHB-lite#传输#{6}","lines":[85,86],"size":13,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{7}": {"path":null,"last_embed":{"hash":"d58d2f94d72845fe33b39f1bbca69d9e616ad1250e73bd19271d43b747021a6d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d58d2f94d72845fe33b39f1bbca69d9e616ad1250e73bd19271d43b747021a6d","at":1736915165255},"key":"Verilog/AHB协议.md#AHB-lite#传输#{7}","lines":[87,90],"size":144,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{8}": {"path":null,"last_embed":{"hash":"6b9a4a72503b46794ff62c4fda0475a7698ac6a2713404e7d04e62ad2f9e65ca"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6b9a4a72503b46794ff62c4fda0475a7698ac6a2713404e7d04e62ad2f9e65ca","at":1736915165392},"key":"Verilog/AHB协议.md#AHB-lite#传输#{8}","lines":[91,92],"size":10,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{9}": {"path":null,"last_embed":{"hash":"4b88599036ac180af57ac62bf253d57b81ec76ceb1e0843c0b44f36665dba4d0"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4b88599036ac180af57ac62bf253d57b81ec76ceb1e0843c0b44f36665dba4d0","at":1736915165531},"key":"Verilog/AHB协议.md#AHB-lite#传输#{9}","lines":[93,97],"size":91,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{10}": {"path":null,"last_embed":{"hash":"de2a880a5a6eccbb4eac74a79f7014878c21116cfc519f909831f4dabde24be3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"de2a880a5a6eccbb4eac74a79f7014878c21116cfc519f909831f4dabde24be3","at":1736915165665},"key":"Verilog/AHB协议.md#AHB-lite#传输#{10}","lines":[98,103],"size":165,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-0b9ab72cd500fdf9036a514b32178ded_720w.jpg?source=d16d100b","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{11}": {"path":null,"last_embed":{"hash":"b9190f43c8616983cca70be173684f14396c6c5b2c4a2e0ac8ef68c24ef4e6b6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b9190f43c8616983cca70be173684f14396c6c5b2c4a2e0ac8ef68c24ef4e6b6","at":1736915165804},"key":"Verilog/AHB协议.md#AHB-lite#传输#{11}","lines":[104,104],"size":65,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{12}": {"path":null,"last_embed":{"hash":"fb003038d65a2823765dfa9feceea60a28bc7b37252bb30e5124eec41ccff742"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"fb003038d65a2823765dfa9feceea60a28bc7b37252bb30e5124eec41ccff742","at":1736915165947},"key":"Verilog/AHB协议.md#AHB-lite#传输#{12}","lines":[105,105],"size":110,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{13}": {"path":null,"last_embed":{"hash":"834f451edb73020620b62a24683c9d67b83cd48166a409b9d7e522bc03d88cba"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"834f451edb73020620b62a24683c9d67b83cd48166a409b9d7e522bc03d88cba","at":1736915166088},"key":"Verilog/AHB协议.md#AHB-lite#传输#{13}","lines":[106,106],"size":69,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{14}": {"path":null,"last_embed":{"hash":"73313369e322e8169c3d618cde409ba2efd0af8ee95d49e1a321afffe1510ef7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"73313369e322e8169c3d618cde409ba2efd0af8ee95d49e1a321afffe1510ef7","at":1736915166225},"key":"Verilog/AHB协议.md#AHB-lite#传输#{14}","lines":[107,107],"size":29,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{15}": {"path":null,"last_embed":{"hash":"01da53abe2cef37f1036d08ec54cdd9a81926e9359ec46d7368993c351cde4e7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"01da53abe2cef37f1036d08ec54cdd9a81926e9359ec46d7368993c351cde4e7","at":1736915166368},"key":"Verilog/AHB协议.md#AHB-lite#传输#{15}","lines":[108,108],"size":60,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{16}": {"path":null,"last_embed":{"hash":"a0fa1c6b17717b46b6188d3908fdca3f15980a55f3eeb430153c3e8c482c751d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a0fa1c6b17717b46b6188d3908fdca3f15980a55f3eeb430153c3e8c482c751d","at":1736915166511},"key":"Verilog/AHB协议.md#AHB-lite#传输#{16}","lines":[109,109],"size":45,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{17}": {"path":null,"last_embed":{"hash":"c3b11c87361e5fbcf91e29fcd5b4fa465dac36de61a8f8954a27d64e1953079f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c3b11c87361e5fbcf91e29fcd5b4fa465dac36de61a8f8954a27d64e1953079f","at":1736915166651},"key":"Verilog/AHB协议.md#AHB-lite#传输#{17}","lines":[110,111],"size":23,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#传输#{18}": {"path":null,"last_embed":{"hash":"f4e48e664a603543865edc77bbc76dd1dd53dc9d0c30f651bbad7c8231091348"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f4e48e664a603543865edc77bbc76dd1dd53dc9d0c30f651bbad7c8231091348","at":1736915166787},"key":"Verilog/AHB协议.md#AHB-lite#传输#{18}","lines":[112,113],"size":3,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#原子操作": {"path":null,"last_embed":{"hash":"6c9103b6a4c2791f0e052465d5f25189b5747d3b2c36f41319388558811bf311"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6c9103b6a4c2791f0e052465d5f25189b5747d3b2c36f41319388558811bf311","at":1736915166925},"key":"Verilog/AHB协议.md#AHB-lite#原子操作","lines":[114,128],"size":477,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#原子操作#{1}": {"path":null,"last_embed":{"hash":"254456e0a561465556dacff9c3f82306ed11f009a6bd49d711dc993a12af0908"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"254456e0a561465556dacff9c3f82306ed11f009a6bd49d711dc993a12af0908","at":1736915167057},"key":"Verilog/AHB协议.md#AHB-lite#原子操作#{1}","lines":[116,128],"size":468,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输": {"path":null,"last_embed":{"hash":"225f1f65396285c8b2982bc89671fc9e128afa6470ae542c325eab61aae0e861"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"225f1f65396285c8b2982bc89671fc9e128afa6470ae542c325eab61aae0e861","at":1736915167194},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输","lines":[129,161],"size":1370,"outlinks":[{"title":"img","target":"https://picx.zhimg.com/v2-cb2635b4e28061be7bf076de71a92a07_720w.jpg?source=d16d100b","line":17}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{1}": {"path":null,"last_embed":{"hash":"0a64258b5905cd4d4fa59bfa51b9105ac55241df22ec59057c02bc5fbb46486d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0a64258b5905cd4d4fa59bfa51b9105ac55241df22ec59057c02bc5fbb46486d","at":1736915167329},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{1}","lines":[131,150],"size":893,"outlinks":[{"title":"img","target":"https://picx.zhimg.com/v2-cb2635b4e28061be7bf076de71a92a07_720w.jpg?source=d16d100b","line":15}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{2}": {"path":null,"last_embed":{"hash":"8f1f21845c55aa14ea009ba40feb2034ceeb3ad5cc43a262f8d31e2bc01414a9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8f1f21845c55aa14ea009ba40feb2034ceeb3ad5cc43a262f8d31e2bc01414a9","at":1736915167464},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{2}","lines":[151,151],"size":111,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{3}": {"path":null,"last_embed":{"hash":"9528b7e25af410d003cf1af7141ea3defd47420bad93c9f9541b1ff71e2227dd"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9528b7e25af410d003cf1af7141ea3defd47420bad93c9f9541b1ff71e2227dd","at":1736915167627},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{3}","lines":[152,152],"size":177,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{4}": {"path":null,"last_embed":{"hash":"a33db3f3eb7a5c1922d141dc9f4f1e9e2e2e63ec3d8287c1c01712d4e2b319cb"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a33db3f3eb7a5c1922d141dc9f4f1e9e2e2e63ec3d8287c1c01712d4e2b319cb","at":1736915167779},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{4}","lines":[153,154],"size":74,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{5}": {"path":null,"last_embed":{"hash":"94830428ec0790909ab63af8dfafa33d6a3740987576b9635def4ffc5736013c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"94830428ec0790909ab63af8dfafa33d6a3740987576b9635def4ffc5736013c","at":1736915167914},"key":"Verilog/AHB协议.md#AHB-lite#Burst 突发传输#{5}","lines":[155,161],"size":96,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号": {"path":null,"last_embed":{"hash":"e1ea5853c0a2af461e5e56555f2d9c2427eeed01d52ba930abc89898bf68b3f3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e1ea5853c0a2af461e5e56555f2d9c2427eeed01d52ba930abc89898bf68b3f3","at":1736915168050},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号","lines":[162,203],"size":1772,"outlinks":[{"title":" ","target":"https://picx.zhimg.com/v2-0949a051de4e97f2ac58ec939f4b3771_720w.jpg?source=d16d100b","line":23}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应": {"path":null,"last_embed":{"hash":"908a087962557f0576b6138e3c343a4c9e1ceb2c22f8b7869c1acb125c866a00"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"908a087962557f0576b6138e3c343a4c9e1ceb2c22f8b7869c1acb125c866a00","at":1736915168181},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应","lines":[164,203],"size":1744,"outlinks":[{"title":" ","target":"https://picx.zhimg.com/v2-0949a051de4e97f2ac58ec939f4b3771_720w.jpg?source=d16d100b","line":21}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{1}": {"path":null,"last_embed":{"hash":"afd821870ee2ddcaeca3fc7f4cac4df7633f8fdfc00339ea171f48fae60e5496"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"afd821870ee2ddcaeca3fc7f4cac4df7633f8fdfc00339ea171f48fae60e5496","at":1736915168311},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{1}","lines":[166,173],"size":294,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{2}": {"path":null,"last_embed":{"hash":"2ab96e06bfef4f4e5cfd1ee5801a9f85d4dc885e1e87ef31e221badf5c272b58"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2ab96e06bfef4f4e5cfd1ee5801a9f85d4dc885e1e87ef31e221badf5c272b58","at":1736915168446},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{2}","lines":[174,175],"size":31,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{3}": {"path":null,"last_embed":{"hash":"26eaf6db9fb9817655ae06949b5e266c3f9f26bb5c1e5bca437a4dbc4c6c0fff"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"26eaf6db9fb9817655ae06949b5e266c3f9f26bb5c1e5bca437a4dbc4c6c0fff","at":1736915168604},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{3}","lines":[176,177],"size":159,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{4}": {"path":null,"last_embed":{"hash":"03f413051c16e5d541e8fa0d8551c176b058eff992f77b3444a1aab8ab62272d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"03f413051c16e5d541e8fa0d8551c176b058eff992f77b3444a1aab8ab62272d","at":1736915168749},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{4}","lines":[178,179],"size":95,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{5}": {"path":null,"last_embed":{"hash":"4acad862bbc4de87504bdb05e285bb278f1198aac18f7a3e70fede3fbfb7686d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4acad862bbc4de87504bdb05e285bb278f1198aac18f7a3e70fede3fbfb7686d","at":1736915168890},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{5}","lines":[180,181],"size":207,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{6}": {"path":null,"last_embed":{"hash":"469ee69bbaca38b48316c0f5abbd40800ea8559dea6ef479bbedb9392fe90dee"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"469ee69bbaca38b48316c0f5abbd40800ea8559dea6ef479bbedb9392fe90dee","at":1736915169033},"key":"Verilog/AHB协议.md#AHB-lite Slave的响应和其他控制信号#Slave的响应#{6}","lines":[182,203],"size":940,"outlinks":[{"title":" ","target":"https://picx.zhimg.com/v2-0949a051de4e97f2ac58ec939f4b3771_720w.jpg?source=d16d100b","line":3}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT": {"path":null,"last_embed":{"hash":"e77d3d0ca1aa69e1558498d71f66d976edac1a49ebcab8f804c72f034c600b64"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e77d3d0ca1aa69e1558498d71f66d976edac1a49ebcab8f804c72f034c600b64","at":1736915169169},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT","lines":[204,221],"size":823,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{1}": {"path":null,"last_embed":{"hash":"7797477a5f9cf328d4cc880c3425cdb4406a0b587ffffd2b64a1d5857bc96cfb"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7797477a5f9cf328d4cc880c3425cdb4406a0b587ffffd2b64a1d5857bc96cfb","at":1736915169318},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{1}","lines":[206,207],"size":43,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{2}": {"path":null,"last_embed":{"hash":"d8def1a101f499a65fe3b689b118256aac070404db916d1530f42f37d3839ac0"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d8def1a101f499a65fe3b689b118256aac070404db916d1530f42f37d3839ac0","at":1736915169465},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{2}","lines":[208,209],"size":32,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{3}": {"path":null,"last_embed":{"hash":"6fe416d43ec259240384888dccf312cb9ae4dabc2d94724914e1cb7c5cf04d03"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6fe416d43ec259240384888dccf312cb9ae4dabc2d94724914e1cb7c5cf04d03","at":1736915169615},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{3}","lines":[210,211],"size":84,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{4}": {"path":null,"last_embed":{"hash":"1fa0c6ce28868fe769d68e5ce17b6ab9e1bb502cb06fc653b4f6f4aef76e7af2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1fa0c6ce28868fe769d68e5ce17b6ab9e1bb502cb06fc653b4f6f4aef76e7af2","at":1736915169765},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{4}","lines":[212,213],"size":201,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{5}": {"path":null,"last_embed":{"hash":"d4a935ac1d3596a9a461768512cecb00f83d80b8e55914deb5796eb710e53b4b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d4a935ac1d3596a9a461768512cecb00f83d80b8e55914deb5796eb710e53b4b","at":1736915169903},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{5}","lines":[214,215],"size":156,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#保护控制信号协议 PROT#{6}": {"path":null,"last_embed":{"hash":"be26477135f6975d23f7fc0bbf22582f3b6aa8be52726d901fb9ce33077a261d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"be26477135f6975d23f7fc0bbf22582f3b6aa8be52726d901fb9ce33077a261d","at":1736915170039},"key":"Verilog/AHB协议.md#保护控制信号协议 PROT#{6}","lines":[216,221],"size":285,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计": {"path":null,"last_embed":{"hash":"27f3a91bded9daac5debccf4f967e8afe1d4ad51b5f58832b16731034f677bd3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"27f3a91bded9daac5debccf4f967e8afe1d4ad51b5f58832b16731034f677bd3","at":1736915170178},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计","lines":[222,309],"size":5481,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-6f2d7aa5458897fa8d576f53a75e8e8d_b.jpg","line":33},{"title":"img","target":"https://pic4.zhimg.com/v2-d48973dfdba60aaa12f92fd795723d87_b.jpg","line":52}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点": {"path":null,"last_embed":{"hash":"5e81700ac4ec21a080a18d9589b024a1eba9a221da5d867851f8f3fe4ce3355e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"5e81700ac4ec21a080a18d9589b024a1eba9a221da5d867851f8f3fe4ce3355e","at":1736915170317},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点","lines":[224,251],"size":1150,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY": {"path":null,"last_embed":{"hash":"e1f1bb4cd8c188e2ef1c0b9cc31d8064f959bf6fc2e89dabf7df3af938d42d5c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e1f1bb4cd8c188e2ef1c0b9cc31d8064f959bf6fc2e89dabf7df3af938d42d5c","at":1736915170460},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY","lines":[226,241],"size":736,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{1}": {"path":null,"last_embed":{"hash":"080fd150bed2a72b4ea9dde607dd05b66db9cc3551d276abe8a612879edd0bf4"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"080fd150bed2a72b4ea9dde607dd05b66db9cc3551d276abe8a612879edd0bf4","at":1736915170599},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{1}","lines":[228,233],"size":303,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{2}": {"path":null,"last_embed":{"hash":"a9c9440fa762b1a3cf70101e23e999f8cdeb946263f5bccb8945339a28626080"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a9c9440fa762b1a3cf70101e23e999f8cdeb946263f5bccb8945339a28626080","at":1736915170728},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{2}","lines":[234,235],"size":134,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{3}": {"path":null,"last_embed":{"hash":"75b5d0d0bfa75a9a3623e4e7a667e84febb36ac835193ff01d92eb14ffc773f5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"75b5d0d0bfa75a9a3623e4e7a667e84febb36ac835193ff01d92eb14ffc773f5","at":1736915170863},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#1.HREADYOUT 与 HREADY#{3}","lines":[236,241],"size":271,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）": {"path":null,"last_embed":{"hash":"89b55940e4e2e7f601efebe007d0563f7765d02f29378165cff87a60bf45dd26"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"89b55940e4e2e7f601efebe007d0563f7765d02f29378165cff87a60bf45dd26","at":1736915171004},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）","lines":[242,251],"size":404,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）#{1}": {"path":null,"last_embed":{"hash":"1cfb8883f50a3a8c43d9ef4e8f80b6c54006e45e654f70a089879a2d36f780ee"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1cfb8883f50a3a8c43d9ef4e8f80b6c54006e45e654f70a089879a2d36f780ee","at":1736915171144},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#设计要点#2.地址映射（Memory Mapping）#{1}","lines":[244,251],"size":376,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计": {"path":null,"last_embed":{"hash":"48cee5a234106d5ec93d27fc8a6075ff09ab9e3d055e306b4c42de7ca3ab7cda"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"48cee5a234106d5ec93d27fc8a6075ff09ab9e3d055e306b4c42de7ca3ab7cda","at":1736915171273},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计","lines":[252,309],"size":4306,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-6f2d7aa5458897fa8d576f53a75e8e8d_b.jpg","line":3},{"title":"img","target":"https://pic4.zhimg.com/v2-d48973dfdba60aaa12f92fd795723d87_b.jpg","line":22}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{1}": {"path":null,"last_embed":{"hash":"fd0266bb26c8bdb15997b044afe10bc60ac88976cddd74437d9df88c3069f687"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"fd0266bb26c8bdb15997b044afe10bc60ac88976cddd74437d9df88c3069f687","at":1736915171402},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{1}","lines":[254,255],"size":73,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-6f2d7aa5458897fa8d576f53a75e8e8d_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{2}": {"path":null,"last_embed":{"hash":"4b93319c345f0610671d5c4e9e9f63376cd58cc23e73f5a31ad34021f0efb5f6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4b93319c345f0610671d5c4e9e9f63376cd58cc23e73f5a31ad34021f0efb5f6","at":1736915171540},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{2}","lines":[256,256],"size":30,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{3}": {"path":null,"last_embed":{"hash":"3ae3bca5a341b832bc316a862ed64983e7c6a1566f804c4a2bd17cd372f0ab37"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3ae3bca5a341b832bc316a862ed64983e7c6a1566f804c4a2bd17cd372f0ab37","at":1736915171672},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{3}","lines":[257,258],"size":41,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{4}": {"path":null,"last_embed":{"hash":"1b5b1b74c5dbf37430a1d075cc671bacc4858a7d88f536e459c886e383d3ff69"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1b5b1b74c5dbf37430a1d075cc671bacc4858a7d88f536e459c886e383d3ff69","at":1736915171798},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{4}","lines":[259,260],"size":38,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{5}": {"path":null,"last_embed":{"hash":"70ddae26ac26333b7f3f0b2dd3ca9aea26705f0b2c20d92ec9417f0ac0309702"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"70ddae26ac26333b7f3f0b2dd3ca9aea26705f0b2c20d92ec9417f0ac0309702","at":1736915171927},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{5}","lines":[261,261],"size":24,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{6}": {"path":null,"last_embed":{"hash":"8123aa56d3ee831b4fc700cfb69f7bee9357149f64b32c1c365463a87996fe4f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8123aa56d3ee831b4fc700cfb69f7bee9357149f64b32c1c365463a87996fe4f","at":1736915172052},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{6}","lines":[262,262],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{7}": {"path":null,"last_embed":{"hash":"ea0807d550d1082834f168822e73ad71b2b60111b8f0021513218a22a6f928c5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ea0807d550d1082834f168822e73ad71b2b60111b8f0021513218a22a6f928c5","at":1736915172173},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{7}","lines":[263,263],"size":33,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{8}": {"path":null,"last_embed":{"hash":"3acca41a3fc27f83f9149110dd1d1780c1f50cf8b4424860b3d8fe836ecf23f9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3acca41a3fc27f83f9149110dd1d1780c1f50cf8b4424860b3d8fe836ecf23f9","at":1736915172295},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{8}","lines":[264,264],"size":31,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{9}": {"path":null,"last_embed":{"hash":"f26cd378c35c1421b81cd6ecd8af850a1ebc59820560a1cbca624fcfe84874ed"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f26cd378c35c1421b81cd6ecd8af850a1ebc59820560a1cbca624fcfe84874ed","at":1736915172421},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{9}","lines":[265,265],"size":23,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{10}": {"path":null,"last_embed":{"hash":"8a9c981a004d63c163bc2da4e0ecddb16dea35c72b4d62069a2b00a490c97119"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8a9c981a004d63c163bc2da4e0ecddb16dea35c72b4d62069a2b00a490c97119","at":1736915172548},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{10}","lines":[266,267],"size":34,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{11}": {"path":null,"last_embed":{"hash":"c05346e1ea6409b6ee068fec1447a028f7379771574aa292d69e9ae462bbd38a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c05346e1ea6409b6ee068fec1447a028f7379771574aa292d69e9ae462bbd38a","at":1736915172677},"key":"Verilog/AHB协议.md#AHB怎么设计、AHB2APB同步桥设计#同步桥设计#{11}","lines":[268,309],"size":3901,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-d48973dfdba60aaa12f92fd795723d87_b.jpg","line":6}],"class_name":"SmartBlock"},
