s1(18Mar2024:18:08:36):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s2(18Mar2024:18:19:09):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s3(18Mar2024:18:19:26):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s4(18Mar2024:18:19:39):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s5(18Mar2024:18:20:16):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s6(18Mar2024:18:23:45):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s7(18Mar2024:18:24:37):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s8(18Mar2024:18:24:43):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s9(18Mar2024:18:25:18):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s10(18Mar2024:18:25:27):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s11(18Mar2024:18:25:47):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s12(18Mar2024:18:26:49):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s13(18Mar2024:18:27:01):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s14(18Mar2024:18:28:05):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s15(18Mar2024:18:32:04):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s16(18Mar2024:18:32:58):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s17(18Mar2024:18:39:37):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s18(18Mar2024:18:43:30):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s19(18Mar2024:18:45:53):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s20(18Mar2024:18:59:53):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s21(18Mar2024:19:02:31):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s22(18Mar2024:19:16:41):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s23(18Mar2024:19:21:14):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s24(18Mar2024:19:22:23):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s25(18Mar2024:19:25:57):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s26(18Mar2024:19:26:34):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s27(18Mar2024:19:28:04):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s28(18Mar2024:19:30:08):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s29(18Mar2024:19:32:49):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s30(18Mar2024:19:37:32):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s31(18Mar2024:19:37:54):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s32(18Mar2024:19:38:46):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s33(18Mar2024:19:41:29):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s34(18Mar2024:19:42:14):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s35(18Mar2024:19:44:58):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s36(18Mar2024:19:45:40):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s37(18Mar2024:19:48:24):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s38(18Mar2024:19:48:53):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s39(18Mar2024:21:52:59):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s40(18Mar2024:21:57:24):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s41(18Mar2024:21:57:54):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s42(18Mar2024:22:06:41):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s43(18Mar2024:22:08:07):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s44(18Mar2024:22:16:48):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s45(18Mar2024:22:21:24):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s46(18Mar2024:22:27:34):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s47(18Mar2024:22:27:44):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s48(18Mar2024:22:28:03):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s49(18Mar2024:22:28:24):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s50(18Mar2024:22:29:05):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s51(18Mar2024:22:30:42):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s52(18Mar2024:22:33:26):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/src/def.sv /home/YuChengWang/STAR/src/STAR.sv +incdir+/home/YuChengWang/STAR/src +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" 
s53(18Mar2024:22:35:21):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s54(18Mar2024:22:36:11):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s55(18Mar2024:22:36:24):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s56(18Mar2024:22:36:42):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
s57(18Mar2024:22:37:07):  ncverilog /home/YuChengWang/STAR/sim/softmax_tb.sv /home/YuChengWang/STAR/syn/STAR_syn.v -v /usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v +nc64bit +access+r +define+FSDB_FILE="STAR.fsdb" +define+SDF +define+SDFFILE="/home/YuChengWang/STAR/syn/STAR_syn.sdf" 
