#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002cbd002dba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002cbcfffedf0 .scope module, "CPU_top_tb" "CPU_top_tb" 3 8;
 .timescale -9 -12;
v000002cbd00d07c0_1 .array/port v000002cbd00d07c0, 1;
L_000002cbd005ea10 .functor BUFZ 32, v000002cbd00d07c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_2 .array/port v000002cbd00d07c0, 2;
L_000002cbd005fb90 .functor BUFZ 32, v000002cbd00d07c0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_3 .array/port v000002cbd00d07c0, 3;
L_000002cbd005ff80 .functor BUFZ 32, v000002cbd00d07c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_4 .array/port v000002cbd00d07c0, 4;
L_000002cbd005fc00 .functor BUFZ 32, v000002cbd00d07c0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_5 .array/port v000002cbd00d07c0, 5;
L_000002cbd005ea80 .functor BUFZ 32, v000002cbd00d07c0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_6 .array/port v000002cbd00d07c0, 6;
L_000002cbd005f7a0 .functor BUFZ 32, v000002cbd00d07c0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_7 .array/port v000002cbd00d07c0, 7;
L_000002cbd005f570 .functor BUFZ 32, v000002cbd00d07c0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_8 .array/port v000002cbd00d07c0, 8;
L_000002cbd005ed90 .functor BUFZ 32, v000002cbd00d07c0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_9 .array/port v000002cbd00d07c0, 9;
L_000002cbd005fdc0 .functor BUFZ 32, v000002cbd00d07c0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d07c0_10 .array/port v000002cbd00d07c0, 10;
L_000002cbd005ed20 .functor BUFZ 32, v000002cbd00d07c0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005fff0 .functor BUFZ 32, v000002cbd00d0360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d2980_0 .var "clk", 0 0;
v000002cbd00d2ca0_0 .var/i "errors", 31 0;
v000002cbd00d4320_0 .net "pc_value", 31 0, L_000002cbd005fff0;  1 drivers
v000002cbd00d2f20_0 .var "reset", 0 0;
v000002cbd00d2ac0_0 .net/s "x1", 31 0, L_000002cbd005ea10;  1 drivers
v000002cbd00d3b00_0 .net/s "x10", 31 0, L_000002cbd005ed20;  1 drivers
v000002cbd00d2b60_0 .net/s "x2", 31 0, L_000002cbd005fb90;  1 drivers
v000002cbd00d4280_0 .net/s "x3", 31 0, L_000002cbd005ff80;  1 drivers
v000002cbd00d2c00_0 .net/s "x4", 31 0, L_000002cbd005fc00;  1 drivers
v000002cbd00d3e20_0 .net/s "x5", 31 0, L_000002cbd005ea80;  1 drivers
v000002cbd00d3920_0 .net/s "x6", 31 0, L_000002cbd005f7a0;  1 drivers
v000002cbd00d43c0_0 .net/s "x7", 31 0, L_000002cbd005f570;  1 drivers
v000002cbd00d3ba0_0 .net/s "x8", 31 0, L_000002cbd005ed90;  1 drivers
v000002cbd00d4000_0 .net/s "x9", 31 0, L_000002cbd005fdc0;  1 drivers
S_000002cbd003aa50 .scope module, "dut" "CPU_top" 3 22, 4 5 0, S_000002cbcfffedf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_instruction";
    .port_info 4 /OUTPUT 32 "debug_alu_result";
    .port_info 5 /OUTPUT 32 "debug_writeback";
    .port_info 6 /OUTPUT 32 "debug_rs2";
    .port_info 7 /OUTPUT 1 "debug_branch_taken";
L_000002cbd005f500 .functor BUFZ 32, v000002cbd00d0360_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005e540 .functor BUFZ 32, L_000002cbd005fe30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005fce0 .functor BUFZ 32, v000002cbd0073140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005e9a0 .functor BUFZ 32, v000002cbd00d0720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005fb20 .functor BUFZ 32, L_000002cbd005f3b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005fd50 .functor BUFZ 1, v000002cbd0072420_0, C4<0>, C4<0>, C4<0>;
v000002cbd00d04a0_0 .net "ALUASrc", 0 0, v000002cbd0071b60_0;  1 drivers
v000002cbd00cf640_0 .net "ALUBSrc", 0 0, v000002cbd0071ca0_0;  1 drivers
v000002cbd00cf820_0 .net "ALUOp", 3 0, v000002cbd0071520_0;  1 drivers
v000002cbd00cf6e0_0 .net/s "ALURes", 31 0, v000002cbd0073140_0;  1 drivers
v000002cbd00cfc80_0 .net "BrOp", 4 0, v000002cbd0072240_0;  1 drivers
v000002cbd00d1260_0 .net "DMCtrl", 2 0, v000002cbd0072ec0_0;  1 drivers
v000002cbd00d0ae0_0 .net "DMWr", 0 0, v000002cbd0072f60_0;  1 drivers
v000002cbd00cf5a0_0 .net "ImmSrc", 2 0, v000002cbd0072600_0;  1 drivers
v000002cbd00d00e0_0 .net/s "Imm_ext", 31 0, v000002cbd004bc90_0;  1 drivers
v000002cbd00cfd20_0 .net "NextPCSrc", 0 0, v000002cbd0072420_0;  1 drivers
v000002cbd00d0d60_0 .var "PCWr", 0 0;
v000002cbd00cff00_0 .net "RUDataWrSrc", 1 0, v000002cbd0072740_0;  1 drivers
v000002cbd00cfdc0_0 .net "RUWr", 0 0, v000002cbd0071e80_0;  1 drivers
v000002cbd00d1300_0 .net/s "alu_a", 31 0, v000002cbd00731e0_0;  1 drivers
v000002cbd00d0b80_0 .net/s "alu_b", 31 0, v000002cbd0071ac0_0;  1 drivers
v000002cbd00d02c0_0 .net "clk", 0 0, v000002cbd00d2980_0;  1 drivers
v000002cbd00d0540_0 .net/s "data_mem_rd", 31 0, v000002cbd0071d40_0;  1 drivers
v000002cbd00cfe60_0 .net "debug_alu_result", 31 0, L_000002cbd005fce0;  1 drivers
v000002cbd00d0860_0 .net "debug_branch_taken", 0 0, L_000002cbd005fd50;  1 drivers
v000002cbd00d1440_0 .net "debug_instruction", 31 0, L_000002cbd005e540;  1 drivers
v000002cbd00d1120_0 .net "debug_pc", 31 0, L_000002cbd005f500;  1 drivers
v000002cbd00d0900_0 .net "debug_rs2", 31 0, L_000002cbd005fb20;  1 drivers
v000002cbd00d0e00_0 .net "debug_writeback", 31 0, L_000002cbd005e9a0;  1 drivers
v000002cbd00d13a0_0 .net "funct3", 2 0, L_000002cbd00e6380;  1 drivers
v000002cbd00d3420_0 .net "funct7", 6 0, L_000002cbd00e4ee0;  1 drivers
v000002cbd00d40a0_0 .net "instruction", 31 0, L_000002cbd005fe30;  1 drivers
v000002cbd00d36a0_0 .net "opcode", 6 0, L_000002cbd00e62e0;  1 drivers
v000002cbd00d3c40_0 .net/s "pc", 31 0, v000002cbd00d0360_0;  1 drivers
v000002cbd00d3240_0 .net/s "pc_next", 31 0, v000002cbcfffdc50_0;  1 drivers
v000002cbd00d3a60_0 .net/s "pc_plus4", 31 0, L_000002cbd00e5700;  1 drivers
v000002cbd00d25c0_0 .net "rd", 4 0, L_000002cbd00e49e0;  1 drivers
v000002cbd00d2700_0 .net "reset", 0 0, v000002cbd00d2f20_0;  1 drivers
v000002cbd00d37e0_0 .net "rs1", 4 0, L_000002cbd00e5b60;  1 drivers
v000002cbd00d4140_0 .net "rs2", 4 0, L_000002cbd00e5200;  1 drivers
v000002cbd00d39c0_0 .net/s "ru_rs1", 31 0, L_000002cbd005f180;  1 drivers
v000002cbd00d2a20_0 .net/s "ru_rs2", 31 0, L_000002cbd005f3b0;  1 drivers
v000002cbd00d41e0_0 .net/s "ru_writeback_data", 31 0, v000002cbd00d0720_0;  1 drivers
L_000002cbd00e62e0 .part L_000002cbd005fe30, 0, 7;
L_000002cbd00e49e0 .part L_000002cbd005fe30, 7, 5;
L_000002cbd00e6380 .part L_000002cbd005fe30, 12, 3;
L_000002cbd00e5b60 .part L_000002cbd005fe30, 15, 5;
L_000002cbd00e5200 .part L_000002cbd005fe30, 20, 5;
L_000002cbd00e4ee0 .part L_000002cbd005fe30, 25, 7;
S_000002cbd00384a0 .scope module, "adder_pc4" "Adder" 4 162, 5 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000002cbd00e6678 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002cbd0072b00_0 .net/2u *"_ivl_0", 31 0, L_000002cbd00e6678;  1 drivers
v000002cbd00730a0_0 .net/s "pc_in", 31 0, v000002cbd00d0360_0;  alias, 1 drivers
v000002cbd0071a20_0 .net/s "pc_out", 31 0, L_000002cbd00e5700;  alias, 1 drivers
L_000002cbd00e5700 .arith/sum 32, v000002cbd00d0360_0, L_000002cbd00e6678;
S_000002cbd0038630 .scope module, "alu" "ALU" 4 141, 6 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v000002cbd0072a60_0 .net/s "A", 31 0, v000002cbd00731e0_0;  alias, 1 drivers
v000002cbd0071660_0 .net "ALUOp", 3 0, v000002cbd0071520_0;  alias, 1 drivers
v000002cbd0073140_0 .var/s "ALURes", 31 0;
v000002cbd0072380_0 .net/s "B", 31 0, v000002cbd0071ac0_0;  alias, 1 drivers
E_000002cbd0042510 .event anyedge, v000002cbd0071660_0, v000002cbd0072a60_0, v000002cbd0072380_0;
S_000002cbd0038e50 .scope module, "alub_src_mux" "ALUBSrcMux" 4 130, 7 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs2";
    .port_info 1 /INPUT 32 "Imm_ext";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "b";
v000002cbd0071840_0 .net/s "Imm_ext", 31 0, v000002cbd004bc90_0;  alias, 1 drivers
v000002cbd0071ac0_0 .var/s "b", 31 0;
v000002cbd0072e20_0 .net/s "ru_rs2", 31 0, L_000002cbd005f3b0;  alias, 1 drivers
v000002cbd0072ba0_0 .net "sel", 0 0, v000002cbd0071ca0_0;  alias, 1 drivers
E_000002cbd00431d0 .event anyedge, v000002cbd0072ba0_0, v000002cbd0071840_0, v000002cbd0072e20_0;
S_000002cbd0038fe0 .scope module, "alusrc_a_mux" "ALUASrcMux" 4 123, 8 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs1";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "a";
v000002cbd00731e0_0 .var/s "a", 31 0;
v000002cbd0071980_0 .net/s "pc", 31 0, v000002cbd00d0360_0;  alias, 1 drivers
v000002cbd0072c40_0 .net/s "ru_rs1", 31 0, L_000002cbd005f180;  alias, 1 drivers
v000002cbd0071f20_0 .net "sel", 0 0, v000002cbd0071b60_0;  alias, 1 drivers
E_000002cbd0042850 .event anyedge, v000002cbd0071f20_0, v000002cbd00730a0_0, v000002cbd0072c40_0;
S_000002cbcffb8bd0 .scope module, "branch_unit" "BranchUnit" 4 152, 9 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "BrOp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v000002cbd0072d80_0 .net/s "A", 31 0, L_000002cbd005f180;  alias, 1 drivers
v000002cbd0072ce0_0 .net/s "B", 31 0, L_000002cbd005f3b0;  alias, 1 drivers
v000002cbd0071700_0 .net "BrOp", 4 0, v000002cbd0072240_0;  alias, 1 drivers
v000002cbd0072420_0 .var "NextPCSrc", 0 0;
E_000002cbd0042a50 .event anyedge, v000002cbd0071700_0, v000002cbd0072c40_0, v000002cbd0072e20_0;
S_000002cbcffb8d60 .scope module, "control" "ControlUnit" 4 74, 10 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OpCode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 2 "RUDataWrSrc";
    .port_info 5 /OUTPUT 1 "ALUASrc";
    .port_info 6 /OUTPUT 1 "ALUBSrc";
    .port_info 7 /OUTPUT 4 "ALUOp";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 3 "ImmSrc";
    .port_info 11 /OUTPUT 5 "BrOp";
v000002cbd0071b60_0 .var "ALUASrc", 0 0;
v000002cbd0071ca0_0 .var "ALUBSrc", 0 0;
v000002cbd0071520_0 .var "ALUOp", 3 0;
v000002cbd0072240_0 .var "BrOp", 4 0;
v000002cbd0072ec0_0 .var "DMCtrl", 2 0;
v000002cbd0072f60_0 .var "DMWr", 0 0;
v000002cbd0072560_0 .net "Funct3", 2 0, L_000002cbd00e6380;  alias, 1 drivers
v000002cbd0071de0_0 .net "Funct7", 6 0, L_000002cbd00e4ee0;  alias, 1 drivers
v000002cbd0072600_0 .var "ImmSrc", 2 0;
v000002cbd00726a0_0 .net "OpCode", 6 0, L_000002cbd00e62e0;  alias, 1 drivers
v000002cbd0072740_0 .var "RUDataWrSrc", 1 0;
v000002cbd0071e80_0 .var "RUWr", 0 0;
E_000002cbd0042b10 .event anyedge, v000002cbd00726a0_0, v000002cbd0071de0_0, v000002cbd0072560_0;
S_000002cbcff9e050 .scope module, "data_mem" "DataMemory" 4 182, 11 4 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "DataWr";
    .port_info 3 /INPUT 1 "DMWr";
    .port_info 4 /INPUT 3 "DMCtrl";
    .port_info 5 /OUTPUT 32 "DataRd";
P_000002cbd0042cd0 .param/l "ADDR_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
L_000002cbd005eaf0 .functor BUFZ 32, L_000002cbd00e6420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00721a0_0 .net "Address", 31 0, v000002cbd0073140_0;  alias, 1 drivers
v000002cbd0073280_0 .net "DMCtrl", 2 0, v000002cbd0072ec0_0;  alias, 1 drivers
v000002cbd0073320_0 .net "DMWr", 0 0, v000002cbd0072f60_0;  alias, 1 drivers
v000002cbd0071d40_0 .var "DataRd", 31 0;
v000002cbd00727e0_0 .net "DataWr", 31 0, L_000002cbd005f3b0;  alias, 1 drivers
v000002cbd0072060_0 .net *"_ivl_2", 31 0, L_000002cbd00e6420;  1 drivers
v000002cbd0072920_0 .net *"_ivl_4", 9 0, L_000002cbd00e4b20;  1 drivers
L_000002cbd00e66c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00717a0_0 .net *"_ivl_7", 1 0, L_000002cbd00e66c0;  1 drivers
v000002cbd0072100_0 .net "clk", 0 0, v000002cbd00d2980_0;  alias, 1 drivers
v000002cbd00715c0 .array "mem", 255 0, 31 0;
v000002cbd00729c0_0 .net "read_addr", 7 0, L_000002cbd00e6060;  1 drivers
v000002cbd004d130_0 .net "read_word", 31 0, L_000002cbd005eaf0;  1 drivers
E_000002cbd0042e50/0 .event anyedge, v000002cbd0072ec0_0, v000002cbd0073140_0, v000002cbd004d130_0, v000002cbd004d130_0;
E_000002cbd0042e50/1 .event anyedge, v000002cbd004d130_0, v000002cbd004d130_0, v000002cbd004d130_0, v000002cbd004d130_0;
E_000002cbd0042e50/2 .event anyedge, v000002cbd004d130_0, v000002cbd004d130_0, v000002cbd0073140_0, v000002cbd004d130_0;
E_000002cbd0042e50/3 .event anyedge, v000002cbd004d130_0, v000002cbd004d130_0;
E_000002cbd0042e50 .event/or E_000002cbd0042e50/0, E_000002cbd0042e50/1, E_000002cbd0042e50/2, E_000002cbd0042e50/3;
E_000002cbd0042e90 .event posedge, v000002cbd0072100_0;
L_000002cbd00e6060 .part v000002cbd0073140_0, 2, 8;
L_000002cbd00e6420 .array/port v000002cbd00715c0, L_000002cbd00e4b20;
L_000002cbd00e4b20 .concat [ 8 2 0 0], L_000002cbd00e6060, L_000002cbd00e66c0;
S_000002cbcff9e1e0 .scope begin, "$unm_blk_33" "$unm_blk_33" 11 26, 11 26 0, S_000002cbcff9e050;
 .timescale -9 -12;
v000002cbd0073000_0 .var/i "i", 31 0;
S_000002cbcffd6870 .scope module, "immgen" "ImmGenerator" 4 93, 12 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ImmSrc";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 32 "Imm_ext";
v000002cbd004c9b0_0 .net "ImmSrc", 2 0, v000002cbd0072600_0;  alias, 1 drivers
v000002cbd004bc90_0 .var/s "Imm_ext", 31 0;
o000002cbd0074148 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002cbd004b790_0 .net "funct3", 2 0, o000002cbd0074148;  0 drivers
v000002cbd004b6f0_0 .net/s "instruction", 31 0, L_000002cbd005fe30;  alias, 1 drivers
E_000002cbd0042d10 .event anyedge, v000002cbd0072600_0, v000002cbd004b6f0_0;
S_000002cbcffd6a00 .scope module, "instr_mem" "InstructionMemory" 4 39, 13 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002cbd005fe30 .functor BUFZ 32, L_000002cbd00e46c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd004bd30_0 .net *"_ivl_0", 31 0, L_000002cbd00e46c0;  1 drivers
v000002cbd004cd70_0 .net *"_ivl_3", 29 0, L_000002cbd00e5020;  1 drivers
v000002cbd004c050_0 .net "address", 31 0, v000002cbd00d0360_0;  alias, 1 drivers
v000002cbd004b510_0 .net "instruction", 31 0, L_000002cbd005fe30;  alias, 1 drivers
v000002cbcfffd610 .array "memory", 255 0, 31 0;
L_000002cbd00e46c0 .array/port v000002cbcfffd610, L_000002cbd00e5020;
L_000002cbd00e5020 .part v000002cbd00d0360_0, 2, 30;
S_000002cbcffcb6c0 .scope module, "nextpc_mux" "NextPCMux" 4 171, 14 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_plus4";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "next_pc";
v000002cbcfffd6b0_0 .net/s "branch_target", 31 0, v000002cbd0073140_0;  alias, 1 drivers
v000002cbcfffdc50_0 .var/s "next_pc", 31 0;
v000002cbcfffda70_0 .net/s "pc_plus4", 31 0, L_000002cbd00e5700;  alias, 1 drivers
v000002cbcfffded0_0 .net "sel", 0 0, v000002cbd0072420_0;  alias, 1 drivers
E_000002cbd0042f50 .event anyedge, v000002cbd0072420_0, v000002cbd0073140_0, v000002cbd0071a20_0;
S_000002cbcffcb850 .scope module, "pc_unit" "ProgramCounter" 4 28, 15 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "PCWr";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000002cbcfffd750_0 .net/s "PCIn", 31 0, v000002cbcfffdc50_0;  alias, 1 drivers
v000002cbd00d09a0_0 .net/s "PCOut", 31 0, v000002cbd00d0360_0;  alias, 1 drivers
v000002cbd00d0c20_0 .net "PCWr", 0 0, v000002cbd00d0d60_0;  1 drivers
v000002cbd00cffa0_0 .net "clk", 0 0, v000002cbd00d2980_0;  alias, 1 drivers
v000002cbd00d0360_0 .var/s "pc_reg", 31 0;
S_000002cbcffc3220 .scope module, "registers_unit" "RegistersUnit" 4 106, 16 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWR";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "ru_rs1";
    .port_info 7 /OUTPUT 32 "ru_rs2";
L_000002cbd005f180 .functor BUFZ 32, L_000002cbd00e55c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd005f3b0 .functor BUFZ 32, L_000002cbd00e4c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00cfa00_0 .net/s "DataWR", 31 0, v000002cbd00d0720_0;  alias, 1 drivers
v000002cbd00d0cc0_0 .net "RUWr", 0 0, v000002cbd0071e80_0;  alias, 1 drivers
v000002cbd00d0180_0 .net *"_ivl_0", 31 0, L_000002cbd00e55c0;  1 drivers
v000002cbd00d0ea0_0 .net *"_ivl_10", 6 0, L_000002cbd00e57a0;  1 drivers
L_000002cbd00e6630 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00d0400_0 .net *"_ivl_13", 1 0, L_000002cbd00e6630;  1 drivers
v000002cbd00cf8c0_0 .net *"_ivl_2", 6 0, L_000002cbd00e5480;  1 drivers
L_000002cbd00e65e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00d0680_0 .net *"_ivl_5", 1 0, L_000002cbd00e65e8;  1 drivers
v000002cbd00cf960_0 .net *"_ivl_8", 31 0, L_000002cbd00e4c60;  1 drivers
v000002cbd00d05e0_0 .net "clk", 0 0, v000002cbd00d2980_0;  alias, 1 drivers
v000002cbd00d0040_0 .net "rd", 4 0, L_000002cbd00e49e0;  alias, 1 drivers
v000002cbd00cfb40_0 .net "rs1", 4 0, L_000002cbd00e5b60;  alias, 1 drivers
v000002cbd00cf780_0 .net "rs2", 4 0, L_000002cbd00e5200;  alias, 1 drivers
v000002cbd00d07c0 .array/s "ru", 0 31, 31 0;
v000002cbd00d0a40_0 .net/s "ru_rs1", 31 0, L_000002cbd005f180;  alias, 1 drivers
v000002cbd00cfaa0_0 .net/s "ru_rs2", 31 0, L_000002cbd005f3b0;  alias, 1 drivers
L_000002cbd00e55c0 .array/port v000002cbd00d07c0, L_000002cbd00e5480;
L_000002cbd00e5480 .concat [ 5 2 0 0], L_000002cbd00e5b60, L_000002cbd00e65e8;
L_000002cbd00e4c60 .array/port v000002cbd00d07c0, L_000002cbd00e57a0;
L_000002cbd00e57a0 .concat [ 5 2 0 0], L_000002cbd00e5200, L_000002cbd00e6630;
S_000002cbd00d1f10 .scope begin, "$unm_blk_79" "$unm_blk_79" 16 17, 16 17 0, S_000002cbcffc3220;
 .timescale -9 -12;
v000002cbd00d11c0_0 .var/i "i", 31 0;
S_000002cbd00d20a0 .scope module, "wr_mux" "RUDataWrSrcMux" 4 194, 17 1 0, S_000002cbd003aa50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_result";
    .port_info 1 /INPUT 32 "data_mem_rd";
    .port_info 2 /INPUT 32 "adder_result";
    .port_info 3 /INPUT 32 "imm_ext";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "ru_wrdata";
v000002cbd00d0f40_0 .net/s "adder_result", 31 0, L_000002cbd00e5700;  alias, 1 drivers
v000002cbd00d0fe0_0 .net/s "alu_result", 31 0, v000002cbd0073140_0;  alias, 1 drivers
v000002cbd00cfbe0_0 .net/s "data_mem_rd", 31 0, v000002cbd0071d40_0;  alias, 1 drivers
v000002cbd00d1080_0 .net/s "imm_ext", 31 0, v000002cbd004bc90_0;  alias, 1 drivers
v000002cbd00d0720_0 .var/s "ru_wrdata", 31 0;
v000002cbd00d0220_0 .net/s "sel", 1 0, v000002cbd0072740_0;  alias, 1 drivers
E_000002cbd0045650/0 .event anyedge, v000002cbd0072740_0, v000002cbd0073140_0, v000002cbd0071d40_0, v000002cbd0071a20_0;
E_000002cbd0045650/1 .event anyedge, v000002cbd0071840_0;
E_000002cbd0045650 .event/or E_000002cbd0045650/0, E_000002cbd0045650/1;
S_000002cbd0021740 .scope module, "FPGA_wrapper" "FPGA_wrapper" 18 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 2 "KEY";
    .port_info 2 /INPUT 1 "SW";
    .port_info 3 /OUTPUT 7 "HEX0";
    .port_info 4 /OUTPUT 7 "HEX1";
    .port_info 5 /OUTPUT 7 "HEX2";
    .port_info 6 /OUTPUT 7 "HEX3";
    .port_info 7 /OUTPUT 7 "HEX4";
    .port_info 8 /OUTPUT 7 "HEX5";
o000002cbd00774d8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002cbd005ef50 .functor BUFZ 1, o000002cbd00774d8, C4<0>, C4<0>, C4<0>;
L_000002cbd005f5e0 .functor NOT 1, L_000002cbd00e5980, C4<0>, C4<0>, C4<0>;
L_000002cbd005f650 .functor NOT 1, L_000002cbd00e5e80, C4<0>, C4<0>, C4<0>;
L_000002cbd005efc0 .functor BUFZ 1, v000002cbd00da490_0, C4<0>, C4<0>, C4<0>;
o000002cbd0076de8 .functor BUFZ 1, C4<z>; HiZ drive
v000002cbd00e3470_0 .net "CLOCK_50", 0 0, o000002cbd0076de8;  0 drivers
v000002cbd00e2ed0_0 .net "HEX0", 6 0, L_000002cbd0143190;  1 drivers
v000002cbd00e26b0_0 .net "HEX1", 6 0, L_000002cbd0144270;  1 drivers
v000002cbd00e36f0_0 .net "HEX2", 6 0, L_000002cbd0144090;  1 drivers
v000002cbd00e2b10_0 .net "HEX3", 6 0, L_000002cbd0143a50;  1 drivers
v000002cbd00e3510_0 .net "HEX4", 6 0, L_000002cbd0144310;  1 drivers
v000002cbd00e2750_0 .net "HEX5", 6 0, L_000002cbd0142e70;  1 drivers
o000002cbd00774a8 .functor BUFZ 2, C4<zz>; HiZ drive
v000002cbd00e2bb0_0 .net "KEY", 1 0, o000002cbd00774a8;  0 drivers
v000002cbd00e4410_0 .net "SW", 0 0, o000002cbd00774d8;  0 drivers
L_000002cbd00e6828 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002cbd00e3790_0 .net/2u *"_ivl_14", 31 0, L_000002cbd00e6828;  1 drivers
v000002cbd00e4230_0 .net *"_ivl_3", 0 0, L_000002cbd00e5980;  1 drivers
v000002cbd00e3ab0_0 .net *"_ivl_7", 0 0, L_000002cbd00e5e80;  1 drivers
v000002cbd00e3dd0_0 .net "btn_step_pulse", 0 0, v000002cbd00da490_0;  1 drivers
v000002cbd00e35b0_0 .net "btn_step_raw", 0 0, L_000002cbd005f5e0;  1 drivers
v000002cbd00e2f70_0 .net "btn_toggle_pulse", 0 0, v000002cbd00e3330_0;  1 drivers
v000002cbd00e3e70_0 .net "btn_toggle_raw", 0 0, L_000002cbd005f650;  1 drivers
v000002cbd00e3010_0 .net "cpu_clk", 0 0, L_000002cbd005efc0;  1 drivers
v000002cbd00e2610_0 .net "debug_alu_result", 31 0, L_000002cbd0060370;  1 drivers
v000002cbd00e3290_0 .net "debug_branch_taken", 0 0, L_000002cbd00601b0;  1 drivers
v000002cbd00e27f0_0 .net "debug_instruction", 31 0, L_000002cbd0060140;  1 drivers
v000002cbd00e3fb0_0 .net "debug_pc", 31 0, L_000002cbd00600d0;  1 drivers
v000002cbd00e42d0_0 .net "debug_rs2", 31 0, L_000002cbd0060300;  1 drivers
v000002cbd00e4050_0 .net "debug_writeback", 31 0, L_000002cbd0060290;  1 drivers
v000002cbd00e4370_0 .net "dig_enable", 5 0, v000002cbd00e2a70_0;  1 drivers
v000002cbd00e5660_0 .net "digit0", 3 0, L_000002cbd00e5520;  1 drivers
v000002cbd00e4f80_0 .net "digit1", 3 0, L_000002cbd01441d0;  1 drivers
v000002cbd00e5c00_0 .net "digit2", 3 0, L_000002cbd0143c30;  1 drivers
v000002cbd00e50c0_0 .net "digit3", 3 0, L_000002cbd01430f0;  1 drivers
v000002cbd00e5de0_0 .net "digit4", 3 0, L_000002cbd0143370;  1 drivers
v000002cbd00e58e0_0 .net "digit5", 3 0, L_000002cbd01444f0;  1 drivers
v000002cbd00e61a0_0 .var "display_value_24bit", 23 0;
v000002cbd00e5ac0_0 .var "display_value_32bit", 31 0;
v000002cbd00e5fc0_0 .net "opcode", 6 0, L_000002cbd00e5a20;  1 drivers
v000002cbd00e5160_0 .net "pc_plus4", 31 0, L_000002cbd00e53e0;  1 drivers
v000002cbd00e6240_0 .net "reset", 0 0, L_000002cbd005ef50;  1 drivers
v000002cbd00e6100_0 .net "seg_combined", 6 0, v000002cbd00e4190_0;  1 drivers
v000002cbd00e5ca0_0 .var "show_upper_half", 0 0;
E_000002cbd0045f50 .event anyedge, v000002cbd00e5ca0_0, v000002cbd00e5ac0_0, v000002cbd00e5ac0_0;
E_000002cbd0046f10/0 .event anyedge, v000002cbd00e5fc0_0, v000002cbd00d9090_0, v000002cbd00d8cd0_0, v000002cbd00da030_0;
E_000002cbd0046f10/1 .event anyedge, v000002cbd00d8af0_0, v000002cbd00e5160_0;
E_000002cbd0046f10 .event/or E_000002cbd0046f10/0, E_000002cbd0046f10/1;
L_000002cbd00e5980 .part o000002cbd00774a8, 0, 1;
L_000002cbd00e5e80 .part o000002cbd00774a8, 1, 1;
L_000002cbd00e5a20 .part L_000002cbd0060140, 0, 7;
L_000002cbd00e53e0 .arith/sum 32, L_000002cbd00600d0, L_000002cbd00e6828;
L_000002cbd00e5520 .part v000002cbd00e61a0_0, 0, 4;
L_000002cbd01441d0 .part v000002cbd00e61a0_0, 4, 4;
L_000002cbd0143c30 .part v000002cbd00e61a0_0, 8, 4;
L_000002cbd01430f0 .part v000002cbd00e61a0_0, 12, 4;
L_000002cbd0143370 .part v000002cbd00e61a0_0, 16, 4;
L_000002cbd01444f0 .part v000002cbd00e61a0_0, 20, 4;
L_000002cbd0143190 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd00e5520 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
L_000002cbd0144270 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd01441d0 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
L_000002cbd0144090 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd0143c30 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
L_000002cbd0143a50 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd01430f0 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
L_000002cbd0144310 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd0143370 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
L_000002cbd0142e70 .ufunc/vec4 TD_FPGA_wrapper.hex_to_7seg, 7, L_000002cbd01444f0 (v000002cbd00e3d30_0) S_000002cbd00d6f40;
S_000002cbd00d1a60 .scope module, "cpu_inst" "CPU_top" 18 68, 4 5 0, S_000002cbd0021740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_instruction";
    .port_info 4 /OUTPUT 32 "debug_alu_result";
    .port_info 5 /OUTPUT 32 "debug_writeback";
    .port_info 6 /OUTPUT 32 "debug_rs2";
    .port_info 7 /OUTPUT 1 "debug_branch_taken";
L_000002cbd00600d0 .functor BUFZ 32, v000002cbd00d5890_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd0060140 .functor BUFZ 32, L_000002cbd005f030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd0060370 .functor BUFZ 32, v000002cbd00d3060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd0060290 .functor BUFZ 32, v000002cbd00d9270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd0060300 .functor BUFZ 32, L_000002cbd0060060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd00601b0 .functor BUFZ 1, v000002cbd00d34c0_0, C4<0>, C4<0>, C4<0>;
v000002cbd00d9bd0_0 .net "ALUASrc", 0 0, v000002cbd00d3380_0;  1 drivers
v000002cbd00d9310_0 .net "ALUBSrc", 0 0, v000002cbd00d3560_0;  1 drivers
v000002cbd00d8eb0_0 .net "ALUOp", 3 0, v000002cbd00d3600_0;  1 drivers
v000002cbd00d8b90_0 .net/s "ALURes", 31 0, v000002cbd00d3060_0;  1 drivers
v000002cbd00d87d0_0 .net "BrOp", 4 0, v000002cbd00d3740_0;  1 drivers
v000002cbd00d9e50_0 .net "DMCtrl", 2 0, v000002cbd00d52f0_0;  1 drivers
v000002cbd00d8f50_0 .net "DMWr", 0 0, v000002cbd00d5bb0_0;  1 drivers
v000002cbd00da350_0 .net "ImmSrc", 2 0, v000002cbd00d4990_0;  1 drivers
v000002cbd00d9950_0 .net/s "Imm_ext", 31 0, v000002cbd00d5e30_0;  1 drivers
v000002cbd00d9ef0_0 .net "NextPCSrc", 0 0, v000002cbd00d34c0_0;  1 drivers
v000002cbd00da210_0 .var "PCWr", 0 0;
v000002cbd00d8870_0 .net "RUDataWrSrc", 1 0, v000002cbd00d4670_0;  1 drivers
v000002cbd00d9f90_0 .net "RUWr", 0 0, v000002cbd00d4b70_0;  1 drivers
v000002cbd00d8e10_0 .net/s "alu_a", 31 0, v000002cbd00d4460_0;  1 drivers
v000002cbd00d9590_0 .net/s "alu_b", 31 0, v000002cbd00d2de0_0;  1 drivers
v000002cbd00d91d0_0 .net "clk", 0 0, L_000002cbd005efc0;  alias, 1 drivers
v000002cbd00d8ff0_0 .net/s "data_mem_rd", 31 0, v000002cbd00d6010_0;  1 drivers
v000002cbd00d8af0_0 .net "debug_alu_result", 31 0, L_000002cbd0060370;  alias, 1 drivers
v000002cbd00da030_0 .net "debug_branch_taken", 0 0, L_000002cbd00601b0;  alias, 1 drivers
v000002cbd00d9630_0 .net "debug_instruction", 31 0, L_000002cbd0060140;  alias, 1 drivers
v000002cbd00d99f0_0 .net "debug_pc", 31 0, L_000002cbd00600d0;  alias, 1 drivers
v000002cbd00d8cd0_0 .net "debug_rs2", 31 0, L_000002cbd0060300;  alias, 1 drivers
v000002cbd00d9090_0 .net "debug_writeback", 31 0, L_000002cbd0060290;  alias, 1 drivers
v000002cbd00d9c70_0 .net "funct3", 2 0, L_000002cbd00e52a0;  1 drivers
v000002cbd00d8c30_0 .net "funct7", 6 0, L_000002cbd00e4760;  1 drivers
v000002cbd00d9770_0 .net "instruction", 31 0, L_000002cbd005f030;  1 drivers
v000002cbd00da3f0_0 .net "opcode", 6 0, L_000002cbd00e4d00;  1 drivers
v000002cbd00d93b0_0 .net/s "pc", 31 0, v000002cbd00d5890_0;  1 drivers
v000002cbd00d8d70_0 .net/s "pc_next", 31 0, v000002cbd00d4e90_0;  1 drivers
v000002cbd00d9450_0 .net/s "pc_plus4", 31 0, L_000002cbd00e4940;  1 drivers
v000002cbd00d94f0_0 .net "rd", 4 0, L_000002cbd00e5f20;  1 drivers
v000002cbd00da0d0_0 .net "reset", 0 0, L_000002cbd005ef50;  alias, 1 drivers
v000002cbd00d9810_0 .net "rs1", 4 0, L_000002cbd00e4620;  1 drivers
v000002cbd00d98b0_0 .net "rs2", 4 0, L_000002cbd00e4da0;  1 drivers
v000002cbd00d9db0_0 .net/s "ru_rs1", 31 0, L_000002cbd005f6c0;  1 drivers
v000002cbd00da170_0 .net/s "ru_rs2", 31 0, L_000002cbd0060060;  1 drivers
v000002cbd00d8910_0 .net/s "ru_writeback_data", 31 0, v000002cbd00d9270_0;  1 drivers
L_000002cbd00e4d00 .part L_000002cbd005f030, 0, 7;
L_000002cbd00e5f20 .part L_000002cbd005f030, 7, 5;
L_000002cbd00e52a0 .part L_000002cbd005f030, 12, 3;
L_000002cbd00e4620 .part L_000002cbd005f030, 15, 5;
L_000002cbd00e4da0 .part L_000002cbd005f030, 20, 5;
L_000002cbd00e4760 .part L_000002cbd005f030, 25, 7;
S_000002cbd00d2230 .scope module, "adder_pc4" "Adder" 4 162, 5 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000002cbd00e6798 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002cbd00d3ce0_0 .net/2u *"_ivl_0", 31 0, L_000002cbd00e6798;  1 drivers
v000002cbd00d2840_0 .net/s "pc_in", 31 0, v000002cbd00d5890_0;  alias, 1 drivers
v000002cbd00d27a0_0 .net/s "pc_out", 31 0, L_000002cbd00e4940;  alias, 1 drivers
L_000002cbd00e4940 .arith/sum 32, v000002cbd00d5890_0, L_000002cbd00e6798;
S_000002cbd00d23c0 .scope module, "alu" "ALU" 4 141, 6 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v000002cbd00d2d40_0 .net/s "A", 31 0, v000002cbd00d4460_0;  alias, 1 drivers
v000002cbd00d3d80_0 .net "ALUOp", 3 0, v000002cbd00d3600_0;  alias, 1 drivers
v000002cbd00d3060_0 .var/s "ALURes", 31 0;
v000002cbd00d3ec0_0 .net/s "B", 31 0, v000002cbd00d2de0_0;  alias, 1 drivers
E_000002cbd00469d0 .event anyedge, v000002cbd00d3d80_0, v000002cbd00d2d40_0, v000002cbd00d3ec0_0;
S_000002cbd00d1d80 .scope module, "alub_src_mux" "ALUBSrcMux" 4 130, 7 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs2";
    .port_info 1 /INPUT 32 "Imm_ext";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "b";
v000002cbd00d31a0_0 .net/s "Imm_ext", 31 0, v000002cbd00d5e30_0;  alias, 1 drivers
v000002cbd00d2de0_0 .var/s "b", 31 0;
v000002cbd00d3880_0 .net/s "ru_rs2", 31 0, L_000002cbd0060060;  alias, 1 drivers
v000002cbd00d3f60_0 .net "sel", 0 0, v000002cbd00d3560_0;  alias, 1 drivers
E_000002cbd0046c50 .event anyedge, v000002cbd00d3f60_0, v000002cbd00d31a0_0, v000002cbd00d3880_0;
S_000002cbd00d15b0 .scope module, "alusrc_a_mux" "ALUASrcMux" 4 123, 8 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ru_rs1";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "a";
v000002cbd00d4460_0 .var/s "a", 31 0;
v000002cbd00d2660_0 .net/s "pc", 31 0, v000002cbd00d5890_0;  alias, 1 drivers
v000002cbd00d2e80_0 .net/s "ru_rs1", 31 0, L_000002cbd005f6c0;  alias, 1 drivers
v000002cbd00d28e0_0 .net "sel", 0 0, v000002cbd00d3380_0;  alias, 1 drivers
E_000002cbd0040850 .event anyedge, v000002cbd00d28e0_0, v000002cbd00d2840_0, v000002cbd00d2e80_0;
S_000002cbd00d1740 .scope module, "branch_unit" "BranchUnit" 4 152, 9 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "BrOp";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v000002cbd00d2fc0_0 .net/s "A", 31 0, L_000002cbd005f6c0;  alias, 1 drivers
v000002cbd00d3100_0 .net/s "B", 31 0, L_000002cbd0060060;  alias, 1 drivers
v000002cbd00d32e0_0 .net "BrOp", 4 0, v000002cbd00d3740_0;  alias, 1 drivers
v000002cbd00d34c0_0 .var "NextPCSrc", 0 0;
E_000002cbd0041110 .event anyedge, v000002cbd00d32e0_0, v000002cbd00d2e80_0, v000002cbd00d3880_0;
S_000002cbd00d18d0 .scope module, "control" "ControlUnit" 4 74, 10 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OpCode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 2 "RUDataWrSrc";
    .port_info 5 /OUTPUT 1 "ALUASrc";
    .port_info 6 /OUTPUT 1 "ALUBSrc";
    .port_info 7 /OUTPUT 4 "ALUOp";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 3 "ImmSrc";
    .port_info 11 /OUTPUT 5 "BrOp";
v000002cbd00d3380_0 .var "ALUASrc", 0 0;
v000002cbd00d3560_0 .var "ALUBSrc", 0 0;
v000002cbd00d3600_0 .var "ALUOp", 3 0;
v000002cbd00d3740_0 .var "BrOp", 4 0;
v000002cbd00d52f0_0 .var "DMCtrl", 2 0;
v000002cbd00d5bb0_0 .var "DMWr", 0 0;
v000002cbd00d61f0_0 .net "Funct3", 2 0, L_000002cbd00e52a0;  alias, 1 drivers
v000002cbd00d56b0_0 .net "Funct7", 6 0, L_000002cbd00e4760;  alias, 1 drivers
v000002cbd00d4990_0 .var "ImmSrc", 2 0;
v000002cbd00d54d0_0 .net "OpCode", 6 0, L_000002cbd00e4d00;  alias, 1 drivers
v000002cbd00d4670_0 .var "RUDataWrSrc", 1 0;
v000002cbd00d4b70_0 .var "RUWr", 0 0;
E_000002cbd0040a10 .event anyedge, v000002cbd00d54d0_0, v000002cbd00d56b0_0, v000002cbd00d61f0_0;
S_000002cbd00d1bf0 .scope module, "data_mem" "DataMemory" 4 182, 11 4 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 32 "DataWr";
    .port_info 3 /INPUT 1 "DMWr";
    .port_info 4 /INPUT 3 "DMCtrl";
    .port_info 5 /OUTPUT 32 "DataRd";
P_000002cbd0041190 .param/l "ADDR_WIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
L_000002cbd0060220 .functor BUFZ 32, L_000002cbd00e4bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d4a30_0 .net "Address", 31 0, v000002cbd00d3060_0;  alias, 1 drivers
v000002cbd00d5c50_0 .net "DMCtrl", 2 0, v000002cbd00d52f0_0;  alias, 1 drivers
v000002cbd00d47b0_0 .net "DMWr", 0 0, v000002cbd00d5bb0_0;  alias, 1 drivers
v000002cbd00d6010_0 .var "DataRd", 31 0;
v000002cbd00d5750_0 .net "DataWr", 31 0, L_000002cbd0060060;  alias, 1 drivers
v000002cbd00d5930_0 .net *"_ivl_2", 31 0, L_000002cbd00e4bc0;  1 drivers
v000002cbd00d5570_0 .net *"_ivl_4", 9 0, L_000002cbd00e4e40;  1 drivers
L_000002cbd00e67e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00d45d0_0 .net *"_ivl_7", 1 0, L_000002cbd00e67e0;  1 drivers
v000002cbd00d4df0_0 .net "clk", 0 0, L_000002cbd005efc0;  alias, 1 drivers
v000002cbd00d4710 .array "mem", 255 0, 31 0;
v000002cbd00d5610_0 .net "read_addr", 7 0, L_000002cbd00e4a80;  1 drivers
v000002cbd00d5cf0_0 .net "read_word", 31 0, L_000002cbd0060220;  1 drivers
E_000002cbd00404d0/0 .event anyedge, v000002cbd00d52f0_0, v000002cbd00d3060_0, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0;
E_000002cbd00404d0/1 .event anyedge, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0;
E_000002cbd00404d0/2 .event anyedge, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0, v000002cbd00d3060_0, v000002cbd00d5cf0_0;
E_000002cbd00404d0/3 .event anyedge, v000002cbd00d5cf0_0, v000002cbd00d5cf0_0;
E_000002cbd00404d0 .event/or E_000002cbd00404d0/0, E_000002cbd00404d0/1, E_000002cbd00404d0/2, E_000002cbd00404d0/3;
E_000002cbd0040510 .event posedge, v000002cbd00d4df0_0;
L_000002cbd00e4a80 .part v000002cbd00d3060_0, 2, 8;
L_000002cbd00e4bc0 .array/port v000002cbd00d4710, L_000002cbd00e4e40;
L_000002cbd00e4e40 .concat [ 8 2 0 0], L_000002cbd00e4a80, L_000002cbd00e67e0;
S_000002cbd00d8390 .scope begin, "$unm_blk_33" "$unm_blk_33" 11 26, 11 26 0, S_000002cbd00d1bf0;
 .timescale -9 -12;
v000002cbd00d6470_0 .var/i "i", 31 0;
S_000002cbd00d6c20 .scope module, "immgen" "ImmGenerator" 4 93, 12 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "ImmSrc";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 32 "Imm_ext";
v000002cbd00d5d90_0 .net "ImmSrc", 2 0, v000002cbd00d4990_0;  alias, 1 drivers
v000002cbd00d5e30_0 .var/s "Imm_ext", 31 0;
o000002cbd0076158 .functor BUFZ 3, C4<zzz>; HiZ drive
v000002cbd00d4c10_0 .net "funct3", 2 0, o000002cbd0076158;  0 drivers
v000002cbd00d57f0_0 .net/s "instruction", 31 0, L_000002cbd005f030;  alias, 1 drivers
E_000002cbd0041410 .event anyedge, v000002cbd00d4990_0, v000002cbd00d57f0_0;
S_000002cbd00d7260 .scope module, "instr_mem" "InstructionMemory" 4 39, 13 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_000002cbd005f030 .functor BUFZ 32, L_000002cbd00e64c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d5ed0_0 .net *"_ivl_0", 31 0, L_000002cbd00e64c0;  1 drivers
v000002cbd00d4cb0_0 .net *"_ivl_3", 29 0, L_000002cbd00e5d40;  1 drivers
v000002cbd00d5f70_0 .net "address", 31 0, v000002cbd00d5890_0;  alias, 1 drivers
v000002cbd00d60b0_0 .net "instruction", 31 0, L_000002cbd005f030;  alias, 1 drivers
v000002cbd00d4850 .array "memory", 255 0, 31 0;
L_000002cbd00e64c0 .array/port v000002cbd00d4850, L_000002cbd00e5d40;
L_000002cbd00e5d40 .part v000002cbd00d5890_0, 2, 30;
S_000002cbd00d7580 .scope module, "nextpc_mux" "NextPCMux" 4 171, 14 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_plus4";
    .port_info 1 /INPUT 32 "branch_target";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "next_pc";
v000002cbd00d59d0_0 .net/s "branch_target", 31 0, v000002cbd00d3060_0;  alias, 1 drivers
v000002cbd00d4e90_0 .var/s "next_pc", 31 0;
v000002cbd00d5430_0 .net/s "pc_plus4", 31 0, L_000002cbd00e4940;  alias, 1 drivers
v000002cbd00d4f30_0 .net "sel", 0 0, v000002cbd00d34c0_0;  alias, 1 drivers
E_000002cbd00414d0 .event anyedge, v000002cbd00d34c0_0, v000002cbd00d3060_0, v000002cbd00d27a0_0;
S_000002cbd00d7a30 .scope module, "pc_unit" "ProgramCounter" 4 28, 15 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "PCWr";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v000002cbd00d63d0_0 .net/s "PCIn", 31 0, v000002cbd00d4e90_0;  alias, 1 drivers
v000002cbd00d6150_0 .net/s "PCOut", 31 0, v000002cbd00d5890_0;  alias, 1 drivers
v000002cbd00d5390_0 .net "PCWr", 0 0, v000002cbd00da210_0;  1 drivers
v000002cbd00d4fd0_0 .net "clk", 0 0, L_000002cbd005efc0;  alias, 1 drivers
v000002cbd00d5890_0 .var/s "pc_reg", 31 0;
S_000002cbd00d70d0 .scope module, "registers_unit" "RegistersUnit" 4 106, 16 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWR";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "ru_rs1";
    .port_info 7 /OUTPUT 32 "ru_rs2";
L_000002cbd005f6c0 .functor BUFZ 32, L_000002cbd00e4800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002cbd0060060 .functor BUFZ 32, L_000002cbd00e5340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002cbd00d48f0_0 .net/s "DataWR", 31 0, v000002cbd00d9270_0;  alias, 1 drivers
v000002cbd00d5a70_0 .net "RUWr", 0 0, v000002cbd00d4b70_0;  alias, 1 drivers
v000002cbd00d4d50_0 .net *"_ivl_0", 31 0, L_000002cbd00e4800;  1 drivers
v000002cbd00d5070_0 .net *"_ivl_10", 6 0, L_000002cbd00e48a0;  1 drivers
L_000002cbd00e6750 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00d5b10_0 .net *"_ivl_13", 1 0, L_000002cbd00e6750;  1 drivers
v000002cbd00d5110_0 .net *"_ivl_2", 6 0, L_000002cbd00e5840;  1 drivers
L_000002cbd00e6708 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002cbd00d51b0_0 .net *"_ivl_5", 1 0, L_000002cbd00e6708;  1 drivers
v000002cbd00d5250_0 .net *"_ivl_8", 31 0, L_000002cbd00e5340;  1 drivers
v000002cbd00d6290_0 .net "clk", 0 0, L_000002cbd005efc0;  alias, 1 drivers
v000002cbd00d6330_0 .net "rd", 4 0, L_000002cbd00e5f20;  alias, 1 drivers
v000002cbd00d9a90_0 .net "rs1", 4 0, L_000002cbd00e4620;  alias, 1 drivers
v000002cbd00d9b30_0 .net "rs2", 4 0, L_000002cbd00e4da0;  alias, 1 drivers
v000002cbd00d89b0 .array/s "ru", 0 31, 31 0;
v000002cbd00d96d0_0 .net/s "ru_rs1", 31 0, L_000002cbd005f6c0;  alias, 1 drivers
v000002cbd00d8a50_0 .net/s "ru_rs2", 31 0, L_000002cbd0060060;  alias, 1 drivers
L_000002cbd00e4800 .array/port v000002cbd00d89b0, L_000002cbd00e5840;
L_000002cbd00e5840 .concat [ 5 2 0 0], L_000002cbd00e4620, L_000002cbd00e6708;
L_000002cbd00e5340 .array/port v000002cbd00d89b0, L_000002cbd00e48a0;
L_000002cbd00e48a0 .concat [ 5 2 0 0], L_000002cbd00e4da0, L_000002cbd00e6750;
S_000002cbd00d6db0 .scope begin, "$unm_blk_79" "$unm_blk_79" 16 17, 16 17 0, S_000002cbd00d70d0;
 .timescale -9 -12;
v000002cbd00d4ad0_0 .var/i "i", 31 0;
S_000002cbd00d65e0 .scope module, "wr_mux" "RUDataWrSrcMux" 4 194, 17 1 0, S_000002cbd00d1a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_result";
    .port_info 1 /INPUT 32 "data_mem_rd";
    .port_info 2 /INPUT 32 "adder_result";
    .port_info 3 /INPUT 32 "imm_ext";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "ru_wrdata";
v000002cbd00d85f0_0 .net/s "adder_result", 31 0, L_000002cbd00e4940;  alias, 1 drivers
v000002cbd00d8690_0 .net/s "alu_result", 31 0, v000002cbd00d3060_0;  alias, 1 drivers
v000002cbd00d9d10_0 .net/s "data_mem_rd", 31 0, v000002cbd00d6010_0;  alias, 1 drivers
v000002cbd00d9130_0 .net/s "imm_ext", 31 0, v000002cbd00d5e30_0;  alias, 1 drivers
v000002cbd00d9270_0 .var/s "ru_wrdata", 31 0;
v000002cbd00d8730_0 .net/s "sel", 1 0, v000002cbd00d4670_0;  alias, 1 drivers
E_000002cbd0041990/0 .event anyedge, v000002cbd00d4670_0, v000002cbd00d3060_0, v000002cbd00d6010_0, v000002cbd00d27a0_0;
E_000002cbd0041990/1 .event anyedge, v000002cbd00d31a0_0;
E_000002cbd0041990 .event/or E_000002cbd0041990/0, E_000002cbd0041990/1;
S_000002cbd00d73f0 .scope module, "debounce_step" "debouncer" 18 26, 19 5 0, S_000002cbd0021740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_pulse";
P_000002cbcffb08c0 .param/l "COUNT_BITS" 1 19 16, +C4<00000000000000000000000000010100>;
P_000002cbcffb08f8 .param/l "COUNT_MAX" 1 19 15, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_000002cbcffb0930 .param/l "DEBOUNCE_TIME_MS" 0 19 6, +C4<00000000000000000000000000010100>;
v000002cbd00da2b0_0 .net "btn_in", 0 0, L_000002cbd005f5e0;  alias, 1 drivers
v000002cbd00da490_0 .var "btn_pulse", 0 0;
v000002cbd00e2930_0 .var "btn_stable", 0 0;
v000002cbd00e2d90_0 .var "btn_stable_prev", 0 0;
v000002cbd00e3830_0 .var "btn_sync_1", 0 0;
v000002cbd00e3bf0_0 .var "btn_sync_2", 0 0;
v000002cbd00e3150_0 .net "clk", 0 0, o000002cbd0076de8;  alias, 0 drivers
v000002cbd00e2c50_0 .var "counter", 19 0;
v000002cbd00e44b0_0 .net "reset", 0 0, L_000002cbd005ef50;  alias, 1 drivers
E_000002cbd0041890 .event posedge, v000002cbd00da0d0_0, v000002cbd00e3150_0;
S_000002cbd00d7710 .scope module, "debounce_toggle" "debouncer" 18 33, 19 5 0, S_000002cbd0021740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_pulse";
P_000002cbcffb1680 .param/l "COUNT_BITS" 1 19 16, +C4<00000000000000000000000000010100>;
P_000002cbcffb16b8 .param/l "COUNT_MAX" 1 19 15, +C4<0000000000000000000000000000000000000000000011110100001001000000>;
P_000002cbcffb16f0 .param/l "DEBOUNCE_TIME_MS" 0 19 6, +C4<00000000000000000000000000010100>;
v000002cbd00e38d0_0 .net "btn_in", 0 0, L_000002cbd005f650;  alias, 1 drivers
v000002cbd00e3330_0 .var "btn_pulse", 0 0;
v000002cbd00e3f10_0 .var "btn_stable", 0 0;
v000002cbd00e29d0_0 .var "btn_stable_prev", 0 0;
v000002cbd00e2890_0 .var "btn_sync_1", 0 0;
v000002cbd00e3c90_0 .var "btn_sync_2", 0 0;
v000002cbd00e30b0_0 .net "clk", 0 0, o000002cbd0076de8;  alias, 0 drivers
v000002cbd00e2e30_0 .var "counter", 19 0;
v000002cbd00e40f0_0 .net "reset", 0 0, L_000002cbd005ef50;  alias, 1 drivers
S_000002cbd00d6a90 .scope module, "display_driver" "hex7seg_driver" 18 142, 20 5 0, S_000002cbd0021740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 24 "hex_value";
    .port_info 3 /OUTPUT 7 "seg";
    .port_info 4 /OUTPUT 6 "dig_enable";
P_000002cbd0041a10 .param/l "REFRESH_COUNT" 1 20 15, +C4<00000000000000001100001101010000>;
v000002cbd00e3970_0 .net "clk", 0 0, o000002cbd0076de8;  alias, 0 drivers
v000002cbd00e3b50_0 .var "current_digit", 3 0;
v000002cbd00e2a70_0 .var "dig_enable", 5 0;
v000002cbd00e33d0_0 .var "digit_select", 2 0;
v000002cbd00e3650_0 .net "hex_value", 23 0, v000002cbd00e61a0_0;  1 drivers
v000002cbd00e3a10_0 .var "refresh_counter", 15 0;
v000002cbd00e2cf0_0 .net "reset", 0 0, L_000002cbd005ef50;  alias, 1 drivers
v000002cbd00e4190_0 .var "seg", 6 0;
E_000002cbd00419d0 .event anyedge, v000002cbd00e33d0_0;
E_000002cbd00415d0 .event anyedge, v000002cbd00e3b50_0;
E_000002cbd0041610/0 .event anyedge, v000002cbd00e33d0_0, v000002cbd00e3650_0, v000002cbd00e3650_0, v000002cbd00e3650_0;
E_000002cbd0041610/1 .event anyedge, v000002cbd00e3650_0, v000002cbd00e3650_0, v000002cbd00e3650_0;
E_000002cbd0041610 .event/or E_000002cbd0041610/0, E_000002cbd0041610/1;
S_000002cbd00d6f40 .scope autofunction.vec4.s7, "hex_to_7seg" "hex_to_7seg" 18 164, 18 164 0, S_000002cbd0021740;
 .timescale -9 -12;
v000002cbd00e3d30_0 .var "hex", 3 0;
; Variable hex_to_7seg is vec4 return value of scope S_000002cbd00d6f40
TD_FPGA_wrapper.hex_to_7seg ;
    %load/vec4 v000002cbd00e3d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 64, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 121, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 36, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 48, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 25, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 18, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 2, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 120, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 16, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 8, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 3, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 70, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 33, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 6, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 14, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to hex_to_7seg (store_vec4_to_lval)
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %end;
    .scope S_000002cbcffcb850;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d0360_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_000002cbcffcb850;
T_2 ;
    %wait E_000002cbd0042e90;
    %load/vec4 v000002cbd00d0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002cbcfffd750_0;
    %assign/vec4 v000002cbd00d0360_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002cbcffd6a00;
T_3 ;
    %vpi_call/w 13 10 "$readmemh", "src/program.hex", v000002cbcfffd610 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002cbcffb8d60;
T_4 ;
    %wait E_000002cbd0042b10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0072f60_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072ec0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %load/vec4 v000002cbd00726a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %load/vec4 v000002cbd0071de0_0;
    %load/vec4 v000002cbd0072560_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %load/vec4 v000002cbd0072560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.27 ;
    %load/vec4 v000002cbd0071de0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
T_4.32 ;
    %jmp T_4.30;
T_4.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0072f60_0, 0, 1;
    %load/vec4 v000002cbd0072560_0;
    %store/vec4 v000002cbd0072ec0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0072f60_0, 0, 1;
    %load/vec4 v000002cbd0072560_0;
    %store/vec4 v000002cbd0072ec0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %load/vec4 v000002cbd0072560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %jmp T_4.39;
T_4.33 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.34 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.35 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002cbd0072240_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071e80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd0072740_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cbd0072600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0071ca0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd0071520_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002cbcffd6870;
T_5 ;
    %wait E_000002cbd0042d10;
    %load/vec4 v000002cbd004c9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_5.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_5.9;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd004bc90_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd004b6f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cbd004bc90_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002cbcffc3220;
T_6 ;
    %fork t_1, S_000002cbd00d1f10;
    %jmp t_0;
    .scope S_000002cbd00d1f10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d11c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002cbd00d11c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002cbd00d11c0_0;
    %store/vec4a v000002cbd00d07c0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002cbd00d11c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002cbd00d11c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 512, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cbd00d07c0, 4, 0;
    %end;
    .scope S_000002cbcffc3220;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002cbcffc3220;
T_7 ;
    %wait E_000002cbd0042e90;
    %load/vec4 v000002cbd00d0cc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000002cbd00d0040_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002cbd00cfa00_0;
    %load/vec4 v000002cbd00d0040_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d07c0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002cbd0038fe0;
T_8 ;
    %wait E_000002cbd0042850;
    %load/vec4 v000002cbd0071f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002cbd0071980_0;
    %store/vec4 v000002cbd00731e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002cbd0072c40_0;
    %store/vec4 v000002cbd00731e0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002cbd0038e50;
T_9 ;
    %wait E_000002cbd00431d0;
    %load/vec4 v000002cbd0072ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002cbd0071840_0;
    %store/vec4 v000002cbd0071ac0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002cbd0072e20_0;
    %store/vec4 v000002cbd0071ac0_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002cbd0038630;
T_10 ;
    %wait E_000002cbd0042510;
    %load/vec4 v000002cbd0071660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.0 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %add;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.1 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %sub;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.2 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.3 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.4 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.5 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %xor;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %or;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v000002cbd0072a60_0;
    %load/vec4 v000002cbd0072380_0;
    %and;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v000002cbd0072380_0;
    %store/vec4 v000002cbd0073140_0, 0, 32;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002cbcffb8bd0;
T_11 ;
    %wait E_000002cbd0042a50;
    %load/vec4 v000002cbd0071700_0;
    %dup/vec4;
    %pushi/vec4 7, 7, 5;
    %cmp/x;
    %jmp/1 T_11.0, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/x;
    %jmp/1 T_11.1, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/x;
    %jmp/1 T_11.2, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/x;
    %jmp/1 T_11.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/x;
    %jmp/1 T_11.4, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_11.5, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_11.6, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 5;
    %cmp/x;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000002cbd0072d80_0;
    %load/vec4 v000002cbd0072ce0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000002cbd0072d80_0;
    %load/vec4 v000002cbd0072ce0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000002cbd0072d80_0;
    %load/vec4 v000002cbd0072ce0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000002cbd0072ce0_0;
    %load/vec4 v000002cbd0072d80_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002cbd0072d80_0;
    %load/vec4 v000002cbd0072ce0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002cbd0072ce0_0;
    %load/vec4 v000002cbd0072d80_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd0072420_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002cbcffcb6c0;
T_12 ;
    %wait E_000002cbd0042f50;
    %load/vec4 v000002cbcfffded0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002cbcfffd6b0_0;
    %store/vec4 v000002cbcfffdc50_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002cbcfffda70_0;
    %store/vec4 v000002cbcfffdc50_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002cbcff9e050;
T_13 ;
    %fork t_3, S_000002cbcff9e1e0;
    %jmp t_2;
    .scope S_000002cbcff9e1e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd0073000_0, 0, 32;
T_13.0 ;
    %load/vec4 v000002cbd0073000_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002cbd0073000_0;
    %store/vec4a v000002cbd00715c0, 4, 0;
    %load/vec4 v000002cbd0073000_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd0073000_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000002cbcff9e050;
t_2 %join;
    %end;
    .thread T_13;
    .scope S_000002cbcff9e050;
T_14 ;
    %wait E_000002cbd0042e90;
    %load/vec4 v000002cbd0073320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000002cbd0073280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.7 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 0, 4;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 4, 5;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 4, 5;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 4, 5;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %jmp T_14.14;
T_14.12 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 0, 4;
    %jmp T_14.14;
T_14.13 ;
    %load/vec4 v000002cbd00727e0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 4, 5;
    %jmp T_14.14;
T_14.14 ;
    %pop/vec4 1;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v000002cbd00727e0_0;
    %load/vec4 v000002cbd00729c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00715c0, 0, 4;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002cbcff9e050;
T_15 ;
Ewait_0 .event/or E_000002cbd0042e50, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002cbd0073280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.6;
T_15.0 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %jmp T_15.11;
T_15.7 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.11;
T_15.8 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.11;
T_15.9 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.1 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.16;
T_15.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.16;
T_15.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.16;
T_15.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %jmp T_15.19;
T_15.17 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.19;
T_15.19 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.3 ;
    %load/vec4 v000002cbd00721a0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %jmp T_15.22;
T_15.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.22;
T_15.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002cbd004d130_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.22;
T_15.22 ;
    %pop/vec4 1;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v000002cbd004d130_0;
    %store/vec4 v000002cbd0071d40_0, 0, 32;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002cbd00d20a0;
T_16 ;
    %wait E_000002cbd0045650;
    %load/vec4 v000002cbd00d0220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d0720_0, 0, 32;
    %jmp T_16.5;
T_16.0 ;
    %load/vec4 v000002cbd00d0fe0_0;
    %store/vec4 v000002cbd00d0720_0, 0, 32;
    %jmp T_16.5;
T_16.1 ;
    %load/vec4 v000002cbd00cfbe0_0;
    %store/vec4 v000002cbd00d0720_0, 0, 32;
    %jmp T_16.5;
T_16.2 ;
    %load/vec4 v000002cbd00d0f40_0;
    %store/vec4 v000002cbd00d0720_0, 0, 32;
    %jmp T_16.5;
T_16.3 ;
    %load/vec4 v000002cbd00d1080_0;
    %store/vec4 v000002cbd00d0720_0, 0, 32;
    %jmp T_16.5;
T_16.5 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002cbd003aa50;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d0d60_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_000002cbcfffedf0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d2980_0, 0, 1;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v000002cbd00d2980_0;
    %inv;
    %store/vec4 v000002cbd00d2980_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_000002cbcfffedf0;
T_19 ;
    %vpi_call/w 3 48 "$display", "=================================================================" {0 0 0};
    %vpi_call/w 3 49 "$display", "  TESTBENCH FINAL - CPU MONOCICLO RISC-V" {0 0 0};
    %vpi_call/w 3 50 "$display", "  Prueba: 10 instrucciones fundamentales" {0 0 0};
    %vpi_call/w 3 51 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 53 "$monitor", "Time=%0t ns | PC=0x%h | Instruction=0x%h", $time, v000002cbd00d4320_0, v000002cbd00d40a0_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_000002cbcfffedf0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d2f20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d2f20_0, 0, 1;
    %vpi_call/w 3 67 "$display", "\012>>> Ejecutando programa de prueba...\012" {0 0 0};
    %delay 300000, 0;
    %vpi_call/w 3 73 "$display", "\012=================================================================" {0 0 0};
    %vpi_call/w 3 74 "$display", "  RESULTADOS FINALES" {0 0 0};
    %vpi_call/w 3 75 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 77 "$display", "--- ARITM\303\211TICA E INMEDIATOS ---" {0 0 0};
    %vpi_call/w 3 78 "$display", "x1 (ADDI 42)       = %0d  | Esperado: 42", v000002cbd00d2ac0_0 {0 0 0};
    %vpi_call/w 3 79 "$display", "x2 (ADD 15+27)     = %0d  | Esperado: 42", v000002cbd00d2b60_0 {0 0 0};
    %vpi_call/w 3 80 "$display", "x3 (SUB 50-8)      = %0d  | Esperado: 42", v000002cbd00d4280_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "\012--- L\303\223GICA ---" {0 0 0};
    %vpi_call/w 3 83 "$display", "x4 (XORI 42^15)    = %0d  | Esperado: 37", v000002cbd00d2c00_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "x5 (AND 0xFF&0xAA) = 0x%h | Esperado: 0xAA", v000002cbd00d3e20_0 {0 0 0};
    %vpi_call/w 3 86 "$display", "\012--- SHIFTS ---" {0 0 0};
    %vpi_call/w 3 87 "$display", "x6 (SLLI 10<<2)    = %0d  | Esperado: 40", v000002cbd00d3920_0 {0 0 0};
    %vpi_call/w 3 88 "$display", "x7 (SRAI -16>>>2)  = %0d  | Esperado: -4", v000002cbd00d43c0_0 {0 0 0};
    %vpi_call/w 3 90 "$display", "\012--- MEMORIA ---" {0 0 0};
    %vpi_call/w 3 91 "$display", "x8 (LW load)       = 0x%h | Esperado: 0x12345678", v000002cbd00d3ba0_0 {0 0 0};
    %vpi_call/w 3 93 "$display", "\012--- CONTROL DE FLUJO ---" {0 0 0};
    %vpi_call/w 3 94 "$display", "x9 (Branch taken)  = %0d  | Esperado: 100", v000002cbd00d4000_0 {0 0 0};
    %vpi_call/w 3 95 "$display", "x10 (JAL return)   = 0x%h | Esperado: 0x68", v000002cbd00d3b00_0 {0 0 0};
    %vpi_call/w 3 98 "$display", "\012=================================================================" {0 0 0};
    %vpi_call/w 3 99 "$display", "  VERIFICACI\303\223N AUTOM\303\201TICA" {0 0 0};
    %vpi_call/w 3 100 "$display", "=================================================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %load/vec4 v000002cbd00d2ac0_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_20.0, 6;
    %vpi_call/w 3 105 "$error", "\342\235\214 ADDI fall\303\263: x1=%0d, esperado=42", v000002cbd00d2ac0_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %vpi_call/w 3 107 "$display", "\342\234\223 ADDI correcto" {0 0 0};
T_20.1 ;
    %load/vec4 v000002cbd00d2b60_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_20.2, 6;
    %vpi_call/w 3 110 "$error", "\342\235\214 ADD fall\303\263: x2=%0d, esperado=42", v000002cbd00d2b60_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.3;
T_20.2 ;
    %vpi_call/w 3 112 "$display", "\342\234\223 ADD correcto" {0 0 0};
T_20.3 ;
    %load/vec4 v000002cbd00d4280_0;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_20.4, 6;
    %vpi_call/w 3 115 "$error", "\342\235\214 SUB fall\303\263: x3=%0d, esperado=42", v000002cbd00d4280_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %vpi_call/w 3 117 "$display", "\342\234\223 SUB correcto" {0 0 0};
T_20.5 ;
    %load/vec4 v000002cbd00d2c00_0;
    %cmpi/ne 37, 0, 32;
    %jmp/0xz  T_20.6, 6;
    %vpi_call/w 3 120 "$error", "\342\235\214 XORI fall\303\263: x4=%0d, esperado=37", v000002cbd00d2c00_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.7;
T_20.6 ;
    %vpi_call/w 3 122 "$display", "\342\234\223 XORI correcto" {0 0 0};
T_20.7 ;
    %load/vec4 v000002cbd00d3e20_0;
    %cmpi/ne 170, 0, 32;
    %jmp/0xz  T_20.8, 6;
    %vpi_call/w 3 125 "$error", "\342\235\214 AND fall\303\263: x5=0x%h, esperado=0xAA", v000002cbd00d3e20_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.9;
T_20.8 ;
    %vpi_call/w 3 127 "$display", "\342\234\223 AND correcto" {0 0 0};
T_20.9 ;
    %load/vec4 v000002cbd00d3920_0;
    %cmpi/ne 40, 0, 32;
    %jmp/0xz  T_20.10, 6;
    %vpi_call/w 3 130 "$error", "\342\235\214 SLLI fall\303\263: x6=%0d, esperado=40", v000002cbd00d3920_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.11;
T_20.10 ;
    %vpi_call/w 3 132 "$display", "\342\234\223 SLLI correcto" {0 0 0};
T_20.11 ;
    %load/vec4 v000002cbd00d43c0_0;
    %cmpi/ne 4294967292, 0, 32;
    %jmp/0xz  T_20.12, 6;
    %vpi_call/w 3 135 "$error", "\342\235\214 SRAI fall\303\263: x7=%0d, esperado=-4", v000002cbd00d43c0_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.13;
T_20.12 ;
    %vpi_call/w 3 137 "$display", "\342\234\223 SRAI correcto" {0 0 0};
T_20.13 ;
    %load/vec4 v000002cbd00d3ba0_0;
    %cmpi/ne 305419896, 0, 32;
    %jmp/0xz  T_20.14, 6;
    %vpi_call/w 3 140 "$error", "\342\235\214 LW fall\303\263: x8=0x%h, esperado=0x12345678", v000002cbd00d3ba0_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.15;
T_20.14 ;
    %vpi_call/w 3 142 "$display", "\342\234\223 LW/SW correcto" {0 0 0};
T_20.15 ;
    %load/vec4 v000002cbd00d4000_0;
    %cmpi/ne 100, 0, 32;
    %jmp/0xz  T_20.16, 6;
    %vpi_call/w 3 145 "$error", "\342\235\214 BEQ fall\303\263: x9=%0d, esperado=100", v000002cbd00d4000_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.17;
T_20.16 ;
    %vpi_call/w 3 147 "$display", "\342\234\223 BEQ correcto" {0 0 0};
T_20.17 ;
    %load/vec4 v000002cbd00d3b00_0;
    %cmpi/ne 104, 0, 32;
    %jmp/0xz  T_20.18, 6;
    %vpi_call/w 3 150 "$error", "\342\235\214 JAL fall\303\263: x10=0x%h, esperado=0x68", v000002cbd00d3b00_0 {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d2ca0_0, 0, 32;
    %jmp T_20.19;
T_20.18 ;
    %vpi_call/w 3 152 "$display", "\342\234\223 JAL correcto" {0 0 0};
T_20.19 ;
    %vpi_call/w 3 155 "$display", "\012=================================================================" {0 0 0};
    %load/vec4 v000002cbd00d2ca0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.20, 4;
    %vpi_call/w 3 157 "$display", "  \342\234\223\342\234\223\342\234\223 TODOS LOS TESTS PASARON (10/10) \342\234\223\342\234\223\342\234\223" {0 0 0};
    %vpi_call/w 3 158 "$display", "  Tu CPU RISC-V monociclo funciona correctamente!" {0 0 0};
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v000002cbd00d2ca0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_20.22, 5;
    %vpi_call/w 3 160 "$display", "  \342\232\240 %0d test con problema menor - CPU funcional", v000002cbd00d2ca0_0 {0 0 0};
    %jmp T_20.23;
T_20.22 ;
    %vpi_call/w 3 162 "$display", "  \342\235\214 %0d de 10 tests fallaron", v000002cbd00d2ca0_0 {0 0 0};
T_20.23 ;
T_20.21 ;
    %vpi_call/w 3 164 "$display", "=================================================================\012" {0 0 0};
    %vpi_call/w 3 166 "$display", "Instrucciones probadas:" {0 0 0};
    %vpi_call/w 3 167 "$display", "  1. ADDI  - Aritm\303\251tica inmediata" {0 0 0};
    %vpi_call/w 3 168 "$display", "  2. ADD   - Suma" {0 0 0};
    %vpi_call/w 3 169 "$display", "  3. SUB   - Resta" {0 0 0};
    %vpi_call/w 3 170 "$display", "  4. XORI  - XOR inmediato" {0 0 0};
    %vpi_call/w 3 171 "$display", "  5. AND   - AND l\303\263gico" {0 0 0};
    %vpi_call/w 3 172 "$display", "  6. SLLI  - Shift left l\303\263gico" {0 0 0};
    %vpi_call/w 3 173 "$display", "  7. SRAI  - Shift right aritm\303\251tico" {0 0 0};
    %vpi_call/w 3 174 "$display", "  8. SW/LW - Store/Load word" {0 0 0};
    %vpi_call/w 3 175 "$display", "  9. BEQ   - Branch if equal" {0 0 0};
    %vpi_call/w 3 176 "$display", " 10. JAL   - Jump and link\012" {0 0 0};
    %vpi_call/w 3 178 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002cbcfffedf0;
T_21 ;
    %delay 500000, 0;
    %vpi_call/w 3 184 "$display", "\012\342\232\240 TIMEOUT - El testbench excedi\303\263 el tiempo l\303\255mite" {0 0 0};
    %vpi_call/w 3 185 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_000002cbd00d73f0;
T_22 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e3830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e3bf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002cbd00da2b0_0;
    %assign/vec4 v000002cbd00e3830_0, 0;
    %load/vec4 v000002cbd00e3830_0;
    %assign/vec4 v000002cbd00e3bf0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002cbd00d73f0;
T_23 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e2930_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002cbd00e3bf0_0;
    %load/vec4 v000002cbd00e2930_0;
    %cmp/e;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2c50_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v000002cbd00e2c50_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002cbd00e2c50_0, 0;
    %load/vec4 v000002cbd00e2c50_0;
    %pad/u 64;
    %cmpi/u 1000000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_23.4, 5;
    %load/vec4 v000002cbd00e3bf0_0;
    %assign/vec4 v000002cbd00e2930_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2c50_0, 0;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002cbd00d73f0;
T_24 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e44b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00da490_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002cbd00e2930_0;
    %assign/vec4 v000002cbd00e2d90_0, 0;
    %load/vec4 v000002cbd00e2930_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_24.2, 8;
    %load/vec4 v000002cbd00e2d90_0;
    %nor/r;
    %and;
T_24.2;
    %assign/vec4 v000002cbd00da490_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002cbd00d7710;
T_25 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e2890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e3c90_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002cbd00e38d0_0;
    %assign/vec4 v000002cbd00e2890_0, 0;
    %load/vec4 v000002cbd00e2890_0;
    %assign/vec4 v000002cbd00e3c90_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002cbd00d7710;
T_26 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e3f10_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000002cbd00e3c90_0;
    %load/vec4 v000002cbd00e3f10_0;
    %cmp/e;
    %jmp/0xz  T_26.2, 4;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2e30_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000002cbd00e2e30_0;
    %addi 1, 0, 20;
    %assign/vec4 v000002cbd00e2e30_0, 0;
    %load/vec4 v000002cbd00e2e30_0;
    %pad/u 64;
    %cmpi/u 1000000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.4, 5;
    %load/vec4 v000002cbd00e3c90_0;
    %assign/vec4 v000002cbd00e3f10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v000002cbd00e2e30_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_000002cbd00d7710;
T_27 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e29d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e3330_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000002cbd00e3f10_0;
    %assign/vec4 v000002cbd00e29d0_0, 0;
    %load/vec4 v000002cbd00e3f10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v000002cbd00e29d0_0;
    %nor/r;
    %and;
T_27.2;
    %assign/vec4 v000002cbd00e3330_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002cbd00d7a30;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d5890_0, 0, 32;
    %end;
    .thread T_28, $init;
    .scope S_000002cbd00d7a30;
T_29 ;
    %wait E_000002cbd0040510;
    %load/vec4 v000002cbd00d5390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v000002cbd00d63d0_0;
    %assign/vec4 v000002cbd00d5890_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000002cbd00d7260;
T_30 ;
    %vpi_call/w 13 10 "$readmemh", "src/program.hex", v000002cbd00d4850 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000002cbd00d18d0;
T_31 ;
    %wait E_000002cbd0040a10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d52f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %load/vec4 v000002cbd00d54d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %jmp T_31.9;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %load/vec4 v000002cbd00d56b0_0;
    %load/vec4 v000002cbd00d61f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_31.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.17 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.21;
T_31.21 ;
    %pop/vec4 1;
    %jmp T_31.9;
T_31.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %load/vec4 v000002cbd00d61f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %jmp T_31.30;
T_31.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.26 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.27 ;
    %load/vec4 v000002cbd00d56b0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.31, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.32;
T_31.31 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
T_31.32 ;
    %jmp T_31.30;
T_31.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.30;
T_31.30 ;
    %pop/vec4 1;
    %jmp T_31.9;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d5bb0_0, 0, 1;
    %load/vec4 v000002cbd00d61f0_0;
    %store/vec4 v000002cbd00d52f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.9;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d5bb0_0, 0, 1;
    %load/vec4 v000002cbd00d61f0_0;
    %store/vec4 v000002cbd00d52f0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.9;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %load/vec4 v000002cbd00d61f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.36, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.37, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.38, 6;
    %jmp T_31.39;
T_31.33 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.34 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.35 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.36 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.37 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.38 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %jmp T_31.39;
T_31.39 ;
    %pop/vec4 1;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.9;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000002cbd00d3740_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.9;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %jmp T_31.9;
T_31.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d4b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002cbd00d4670_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002cbd00d4990_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d3560_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00d3600_0, 0, 4;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002cbd00d6c20;
T_32 ;
    %wait E_000002cbd0041410;
    %load/vec4 v000002cbd00d5d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.6;
T_32.0 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_32.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_32.9;
    %jmp/0xz  T_32.7, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
T_32.8 ;
    %jmp T_32.6;
T_32.1 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.6;
T_32.2 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.6;
T_32.3 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.6;
T_32.4 ;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002cbd00d57f0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d5e30_0, 0, 32;
    %jmp T_32.6;
T_32.6 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000002cbd00d70d0;
T_33 ;
    %fork t_5, S_000002cbd00d6db0;
    %jmp t_4;
    .scope S_000002cbd00d6db0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d4ad0_0, 0, 32;
T_33.0 ;
    %load/vec4 v000002cbd00d4ad0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002cbd00d4ad0_0;
    %store/vec4a v000002cbd00d89b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002cbd00d4ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002cbd00d4ad0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 512, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002cbd00d89b0, 4, 0;
    %end;
    .scope S_000002cbd00d70d0;
t_4 %join;
    %end;
    .thread T_33;
    .scope S_000002cbd00d70d0;
T_34 ;
    %wait E_000002cbd0040510;
    %load/vec4 v000002cbd00d5a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_34.2, 9;
    %load/vec4 v000002cbd00d6330_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_34.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000002cbd00d48f0_0;
    %load/vec4 v000002cbd00d6330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d89b0, 0, 4;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002cbd00d15b0;
T_35 ;
    %wait E_000002cbd0040850;
    %load/vec4 v000002cbd00d28e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v000002cbd00d2660_0;
    %store/vec4 v000002cbd00d4460_0, 0, 32;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002cbd00d2e80_0;
    %store/vec4 v000002cbd00d4460_0, 0, 32;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000002cbd00d1d80;
T_36 ;
    %wait E_000002cbd0046c50;
    %load/vec4 v000002cbd00d3f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v000002cbd00d31a0_0;
    %store/vec4 v000002cbd00d2de0_0, 0, 32;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000002cbd00d3880_0;
    %store/vec4 v000002cbd00d2de0_0, 0, 32;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000002cbd00d23c0;
T_37 ;
    %wait E_000002cbd00469d0;
    %load/vec4 v000002cbd00d3d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.0 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %add;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.1 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %sub;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.2 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.3 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.4 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.5 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %xor;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.6 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.7 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.8 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %or;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.9 ;
    %load/vec4 v000002cbd00d2d40_0;
    %load/vec4 v000002cbd00d3ec0_0;
    %and;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.10 ;
    %load/vec4 v000002cbd00d3ec0_0;
    %store/vec4 v000002cbd00d3060_0, 0, 32;
    %jmp T_37.12;
T_37.12 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000002cbd00d1740;
T_38 ;
    %wait E_000002cbd0041110;
    %load/vec4 v000002cbd00d32e0_0;
    %dup/vec4;
    %pushi/vec4 7, 7, 5;
    %cmp/x;
    %jmp/1 T_38.0, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/x;
    %jmp/1 T_38.1, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/x;
    %jmp/1 T_38.2, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/x;
    %jmp/1 T_38.3, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/x;
    %jmp/1 T_38.4, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_38.5, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_38.6, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 5;
    %cmp/x;
    %jmp/1 T_38.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.1 ;
    %load/vec4 v000002cbd00d2fc0_0;
    %load/vec4 v000002cbd00d3100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.2 ;
    %load/vec4 v000002cbd00d2fc0_0;
    %load/vec4 v000002cbd00d3100_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.3 ;
    %load/vec4 v000002cbd00d2fc0_0;
    %load/vec4 v000002cbd00d3100_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.4 ;
    %load/vec4 v000002cbd00d3100_0;
    %load/vec4 v000002cbd00d2fc0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.5 ;
    %load/vec4 v000002cbd00d2fc0_0;
    %load/vec4 v000002cbd00d3100_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.6 ;
    %load/vec4 v000002cbd00d3100_0;
    %load/vec4 v000002cbd00d2fc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00d34c0_0, 0, 1;
    %jmp T_38.9;
T_38.9 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002cbd00d7580;
T_39 ;
    %wait E_000002cbd00414d0;
    %load/vec4 v000002cbd00d4f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000002cbd00d59d0_0;
    %store/vec4 v000002cbd00d4e90_0, 0, 32;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002cbd00d5430_0;
    %store/vec4 v000002cbd00d4e90_0, 0, 32;
T_39.1 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000002cbd00d1bf0;
T_40 ;
    %fork t_7, S_000002cbd00d8390;
    %jmp t_6;
    .scope S_000002cbd00d8390;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d6470_0, 0, 32;
T_40.0 ;
    %load/vec4 v000002cbd00d6470_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_40.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002cbd00d6470_0;
    %store/vec4a v000002cbd00d4710, 4, 0;
    %load/vec4 v000002cbd00d6470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002cbd00d6470_0, 0, 32;
    %jmp T_40.0;
T_40.1 ;
    %end;
    .scope S_000002cbd00d1bf0;
t_6 %join;
    %end;
    .thread T_40;
    .scope S_000002cbd00d1bf0;
T_41 ;
    %wait E_000002cbd0040510;
    %load/vec4 v000002cbd00d47b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v000002cbd00d5c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %jmp T_41.6;
T_41.2 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %jmp T_41.11;
T_41.7 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 0, 4;
    %jmp T_41.11;
T_41.8 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 4, 5;
    %jmp T_41.11;
T_41.9 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 4, 5;
    %jmp T_41.11;
T_41.10 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 4, 5;
    %jmp T_41.11;
T_41.11 ;
    %pop/vec4 1;
    %jmp T_41.6;
T_41.3 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %jmp T_41.14;
T_41.12 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 0, 4;
    %jmp T_41.14;
T_41.13 ;
    %load/vec4 v000002cbd00d5750_0;
    %parti/s 16, 0, 2;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 4, 5;
    %jmp T_41.14;
T_41.14 ;
    %pop/vec4 1;
    %jmp T_41.6;
T_41.4 ;
    %load/vec4 v000002cbd00d5750_0;
    %load/vec4 v000002cbd00d5610_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002cbd00d4710, 0, 4;
    %jmp T_41.6;
T_41.6 ;
    %pop/vec4 1;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000002cbd00d1bf0;
T_42 ;
Ewait_1 .event/or E_000002cbd00404d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002cbd00d5c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.6;
T_42.0 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.10, 6;
    %jmp T_42.11;
T_42.7 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.11;
T_42.8 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.11;
T_42.9 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.11;
T_42.10 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.11;
T_42.11 ;
    %pop/vec4 1;
    %jmp T_42.6;
T_42.1 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.15, 6;
    %jmp T_42.16;
T_42.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.16;
T_42.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.16;
T_42.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.16;
T_42.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.16;
T_42.16 ;
    %pop/vec4 1;
    %jmp T_42.6;
T_42.2 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.18, 6;
    %jmp T_42.19;
T_42.17 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.19;
T_42.18 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.19;
T_42.19 ;
    %pop/vec4 1;
    %jmp T_42.6;
T_42.3 ;
    %load/vec4 v000002cbd00d4a30_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.21, 6;
    %jmp T_42.22;
T_42.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.22;
T_42.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002cbd00d5cf0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.22;
T_42.22 ;
    %pop/vec4 1;
    %jmp T_42.6;
T_42.4 ;
    %load/vec4 v000002cbd00d5cf0_0;
    %store/vec4 v000002cbd00d6010_0, 0, 32;
    %jmp T_42.6;
T_42.6 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000002cbd00d65e0;
T_43 ;
    %wait E_000002cbd0041990;
    %load/vec4 v000002cbd00d8730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002cbd00d9270_0, 0, 32;
    %jmp T_43.5;
T_43.0 ;
    %load/vec4 v000002cbd00d8690_0;
    %store/vec4 v000002cbd00d9270_0, 0, 32;
    %jmp T_43.5;
T_43.1 ;
    %load/vec4 v000002cbd00d9d10_0;
    %store/vec4 v000002cbd00d9270_0, 0, 32;
    %jmp T_43.5;
T_43.2 ;
    %load/vec4 v000002cbd00d85f0_0;
    %store/vec4 v000002cbd00d9270_0, 0, 32;
    %jmp T_43.5;
T_43.3 ;
    %load/vec4 v000002cbd00d9130_0;
    %store/vec4 v000002cbd00d9270_0, 0, 32;
    %jmp T_43.5;
T_43.5 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000002cbd00d1a60;
T_44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002cbd00da210_0, 0, 1;
    %end;
    .thread T_44, $init;
    .scope S_000002cbd00d6a90;
T_45 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e2cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cbd00e3a10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002cbd00e33d0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002cbd00e3a10_0;
    %pad/u 32;
    %cmpi/u 49999, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_45.2, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002cbd00e3a10_0, 0;
    %load/vec4 v000002cbd00e33d0_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_45.4, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_45.5, 8;
T_45.4 ; End of true expr.
    %load/vec4 v000002cbd00e33d0_0;
    %addi 1, 0, 3;
    %jmp/0 T_45.5, 8;
 ; End of false expr.
    %blend;
T_45.5;
    %assign/vec4 v000002cbd00e33d0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v000002cbd00e3a10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002cbd00e3a10_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000002cbd00d6a90;
T_46 ;
Ewait_2 .event/or E_000002cbd0041610, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002cbd00e33d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.0 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.1 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.2 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.3 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 12, 5;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.4 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 16, 6;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.5 ;
    %load/vec4 v000002cbd00e3650_0;
    %parti/s 4, 20, 6;
    %store/vec4 v000002cbd00e3b50_0, 0, 4;
    %jmp T_46.7;
T_46.7 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000002cbd00d6a90;
T_47 ;
Ewait_3 .event/or E_000002cbd00415d0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002cbd00e3b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000002cbd00e4190_0, 0, 7;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000002cbd00d6a90;
T_48 ;
Ewait_4 .event/or E_000002cbd00419d0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v000002cbd00e2a70_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v000002cbd00e33d0_0;
    %store/vec4 v000002cbd00e2a70_0, 4, 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000002cbd0021740;
T_49 ;
    %wait E_000002cbd0041890;
    %load/vec4 v000002cbd00e6240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002cbd00e5ca0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v000002cbd00e2f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000002cbd00e5ca0_0;
    %inv;
    %assign/vec4 v000002cbd00e5ca0_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000002cbd0021740;
T_50 ;
Ewait_5 .event/or E_000002cbd0046f10, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002cbd00e5fc0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_50.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_50.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_50.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_50.8, 6;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.0 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.1 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.2 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.3 ;
    %load/vec4 v000002cbd00e42d0_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.4 ;
    %load/vec4 v000002cbd00e3290_0;
    %flag_set/vec4 8;
    %jmp/0 T_50.11, 8;
    %load/vec4 v000002cbd00e2610_0;
    %jmp/1 T_50.12, 8;
T_50.11 ; End of true expr.
    %load/vec4 v000002cbd00e5160_0;
    %jmp/0 T_50.12, 8;
 ; End of false expr.
    %blend;
T_50.12;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.5 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.6 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.7 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.8 ;
    %load/vec4 v000002cbd00e4050_0;
    %store/vec4 v000002cbd00e5ac0_0, 0, 32;
    %jmp T_50.10;
T_50.10 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000002cbd0021740;
T_51 ;
Ewait_6 .event/or E_000002cbd0045f50, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000002cbd00e5ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000002cbd00e5ac0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002cbd00e61a0_0, 0, 24;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v000002cbd00e5ac0_0;
    %parti/s 24, 0, 2;
    %store/vec4 v000002cbd00e61a0_0, 0, 24;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "tb/CPU_top_tb.sv";
    "src/CPU_top.sv";
    "src/Adder.sv";
    "src/ALU.sv";
    "src/ALUBSrcMux.sv";
    "src/ALUASrcMux.sv";
    "src/BranchUnit.sv";
    "src/ControlUnit.sv";
    "src/DataMemory.sv";
    "src/ImmGenerator.sv";
    "src/InstructionMemory.sv";
    "src/NextPCMux.sv";
    "src/ProgramCounter.sv";
    "src/RegistersUnit.sv";
    "src/RUDataWrSrcMux.sv";
    "src/FPGA_wrapper.sv";
    "src/debouncer.sv";
    "src/hex7seg_driver.sv";
