; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_per_fused_add_div_gt_sigmoid_sum_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !10
  %6 = shl i32 %5, 3, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = lshr i32 %7, 3, !dbg !12
  %9 = and i32 %8, 7, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = icmp slt i32 %10, 16, !dbg !14
  %12 = shl i32 %7, 1, !dbg !15
  %13 = and i32 %12, 14, !dbg !15
  %14 = shl i32 %10, 4, !dbg !16
  %15 = or disjoint i32 %14, %13, !dbg !17
  %16 = sext i32 %15 to i64, !dbg !18
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !18
  %18 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %17, i1 %11, i32 0, i1 %11, i32 0, i1 %11) #2, !dbg !19
  %19 = extractvalue { i32, i32 } %18, 0, !dbg !19
  %20 = extractvalue { i32, i32 } %18, 1, !dbg !19
  %21 = bitcast i32 %19 to float, !dbg !19
  %22 = bitcast i32 %20 to float, !dbg !19
  %23 = fsub float 0.000000e+00, %21, !dbg !20
  %24 = fsub float 0.000000e+00, %22, !dbg !20
  %25 = fmul float %23, 0x3FF7154760000000, !dbg !24
  %26 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %25) #2, !dbg !24
  %27 = fmul float %24, 0x3FF7154760000000, !dbg !24
  %28 = tail call float asm "ex2.approx.f32 $0, $1;", "=f,f"(float %27) #2, !dbg !24
  %29 = fadd float %26, 1.000000e+00, !dbg !25
  %30 = fadd float %28, 1.000000e+00, !dbg !25
  %31 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %29) #2, !dbg !26
  %32 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %30) #2, !dbg !26
  %33 = fcmp ogt float %31, 5.000000e-01, !dbg !27
  %34 = fcmp ogt float %32, 5.000000e-01, !dbg !27
  %narrow = select i1 %11, i1 %33, i1 false, !dbg !28
  %35 = zext i1 %narrow to i64, !dbg !28
  %narrow1 = select i1 %11, i1 %34, i1 false, !dbg !28
  %36 = zext i1 %narrow1 to i64, !dbg !28
  %37 = add nuw nsw i64 %36, %35, !dbg !29
  %38 = trunc nuw nsw i64 %37 to i32, !dbg !32
  %39 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %38, i32 4, i32 31), !dbg !32
  %40 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 0, i32 4, i32 31), !dbg !32
  %41 = insertelement <2 x i32> poison, i32 %39, i64 0, !dbg !32
  %42 = insertelement <2 x i32> %41, i32 %40, i64 1, !dbg !32
  %43 = bitcast <2 x i32> %42 to i64, !dbg !32
  %44 = add i64 %37, %43, !dbg !29
  %extelt.offset = lshr i64 %44, 32, !dbg !32
  %45 = trunc nuw i64 %extelt.offset to i32, !dbg !32
  %46 = trunc i64 %44 to i32, !dbg !32
  %47 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %46, i32 2, i32 31), !dbg !32
  %48 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %45, i32 2, i32 31), !dbg !32
  %49 = insertelement <2 x i32> poison, i32 %47, i64 0, !dbg !32
  %50 = insertelement <2 x i32> %49, i32 %48, i64 1, !dbg !32
  %51 = bitcast <2 x i32> %50 to i64, !dbg !32
  %52 = add i64 %44, %51, !dbg !29
  %extelt.offset2 = lshr i64 %52, 32, !dbg !32
  %53 = trunc nuw i64 %extelt.offset2 to i32, !dbg !32
  %54 = trunc i64 %52 to i32, !dbg !32
  %55 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %54, i32 1, i32 31), !dbg !32
  %56 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %53, i32 1, i32 31), !dbg !32
  %57 = insertelement <2 x i32> poison, i32 %55, i64 0, !dbg !32
  %58 = insertelement <2 x i32> %57, i32 %56, i64 1, !dbg !32
  %59 = bitcast <2 x i32> %58 to i64, !dbg !32
  %60 = add i64 %52, %59, !dbg !29
  %61 = uitofp i1 %33 to float, !dbg !33
  %62 = uitofp i1 %34 to float, !dbg !33
  %63 = sitofp i64 %60 to float, !dbg !34
  %64 = fadd float %63, 0x3E45798EE0000000, !dbg !35
  %65 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %61, float %64) #2, !dbg !36
  %66 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %62, float %64) #2, !dbg !36
  %67 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !37
  %68 = bitcast float %65 to i32, !dbg !38
  %69 = bitcast float %66 to i32, !dbg !38
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %68, i32 %69, ptr addrspace(1) %67, i1 %11) #2, !dbg !38
  ret void, !dbg !39
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "coe6fcorqy3fglqpizr2urnk5fhc2ft3x3fdt7vhrmuclew7xusi.py", directory: "inductor_cache/oe")
!4 = !{ptr @triton_per_fused_add_div_gt_sigmoid_sum_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_div_gt_sigmoid_sum_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_div_gt_sigmoid_sum_0", linkageName: "triton_per_fused_add_div_gt_sigmoid_sum_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 23, column: 28, scope: !7)
!11 = !DILocation(line: 23, column: 33, scope: !7)
!12 = !DILocation(line: 24, column: 44, scope: !7)
!13 = !DILocation(line: 24, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 21, scope: !7)
!15 = !DILocation(line: 26, column: 34, scope: !7)
!16 = !DILocation(line: 31, column: 38, scope: !7)
!17 = !DILocation(line: 31, column: 35, scope: !7)
!18 = !DILocation(line: 31, column: 30, scope: !7)
!19 = !DILocation(line: 31, column: 43, scope: !7)
!20 = !DILocation(line: 47, column: 30, scope: !21, inlinedAt: !23)
!21 = distinct !DILexicalBlockFile(scope: !7, file: !22, discriminator: 0)
!22 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!23 = !DILocation(line: 32, column: 22, scope: !7)
!24 = !DILocation(line: 47, column: 29, scope: !21, inlinedAt: !23)
!25 = !DILocation(line: 47, column: 20, scope: !21, inlinedAt: !23)
!26 = !DILocation(line: 47, column: 16, scope: !21, inlinedAt: !23)
!27 = !DILocation(line: 34, column: 18, scope: !7)
!28 = !DILocation(line: 37, column: 33, scope: !7)
!29 = !DILocation(line: 256, column: 15, scope: !30, inlinedAt: !31)
!30 = distinct !DILexicalBlockFile(scope: !21, file: !22, discriminator: 0)
!31 = !DILocation(line: 38, column: 24, scope: !7)
!32 = !DILocation(line: 267, column: 36, scope: !21, inlinedAt: !31)
!33 = !DILocation(line: 39, column: 19, scope: !7)
!34 = !DILocation(line: 40, column: 20, scope: !7)
!35 = !DILocation(line: 42, column: 20, scope: !7)
!36 = !DILocation(line: 43, column: 19, scope: !7)
!37 = !DILocation(line: 44, column: 25, scope: !7)
!38 = !DILocation(line: 44, column: 45, scope: !7)
!39 = !DILocation(line: 44, column: 4, scope: !7)
