<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2022, Moredump definitions for quartz (gem)
-->
<moredump4 xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Moredump4.xsd">

  <target name="quartz" aka="mxl462" idat="d0000000" chipid="AC" firmware="90000000"
          comment="http://cognidox/cgi-perl/part-details?partnum=SC-510132-DD">

    <mmap startAddr="90000000" endAddr="907fffff" dev="/dev/mx_0_mmap"/>

    <!-- Nodes in cpu section(s) are only accessible by that CPU -->

    <!-- ////////////////////////////////////////////// -->
    <!--     CORTEX R7 PROCESSORS (WLAN)   //////////// -->
    <!-- ////////////////////////////////////////////// -->
   <cpu name="CortexR7" xml="cortexR7.xml">
      <instance t32API="20000" t32GDB="30000" dev="/dev/mx_0_wlan_gdb" subsys="WLAN" errorIfDisconnected="true"/>

      <!-- private regions -->
      <memory startAddr="00000000" endAddr="0000ffff" name="ITCM" comment="64KB" />
      <memory startAddr="08000000" endAddr="08008000" name="DTCM" comment="32KB" />

      <!-- regions shared by WLAN PROCESSORS (R7s AND all or some of the M3s) are represented as owned by R7 and mapped by the others -->
      <memory startAddr="68000000" endAddr="68017fff" name="RAML2P" comment="96KB" />
      <memory startAddr="10000000" endAddr="10017fff" name="RAMID" comment="96KB" />
      <memory startAddr="18000000" endAddr="18005fff" name="RAMDD" comment="24KB" />
      <memory startAddr="20000000" endAddr="20017fff" name="RAMIP" comment="96KB" />
      <memory startAddr="28000000" endAddr="28005fff" name="RAMDP" comment="24KB" />

      <memory startAddr="70000000" endAddr="7002ffff" name="RAMSD" comment="192KB" />
      <memory startAddr="78000000" endAddr="7803bfff" name="RAMSP" comment="240KB" />

      <subsystem name="PERWD" xml="pp/perw_diet/moredump/perw_registers.xml" comment="PERWD remapped at 0xa0000000"/>
      <subsystem name="PERWP" xml="pp/perw_pri/moredump/perw_registers.xml" comment="PERWP remapped at 0xb0000000"/>
      <subsystem name="PERI" xml="pp/peri/moredump/peri_registers.xml" comment="PERI"/>

      <extraXml name="Snoop Control Unit" xml="pp/periph_scu/moredump/periph_scu_registers.xml"/>
      <extraXml name="GIC CPU Interface" xml="pp/periph_int_ifc/moredump/periph_int_ifc_registers.xml"/>
      <extraXml name="GIC Distributor Interface" xml="pp/periph_gic/moredump/periph_gic_registers.xml"/>
    </cpu>

    <!-- ////////////////////////////////////////////// -->
    <!--     CORTEX M3 PROCESSORS (WLAN)   //////////// -->
    <!-- ////////////////////////////////////////////// -->
    <cpu name="CortexM3" xml="cortexM3.xml">
      <instance index="0" t32API="20011" t32GDB="30011" dev="/dev/mx_0_fxm_1_gdb" subsys="WLAN">
        <!-- "mapped" memory includes regions shared within WLAN (i.e, between the R7 and the M3 instances) but not with the M7 (WPAN)-->
        <map name="RAMID" target="00000000" comment="shared with R7s" />
        <map name="RAMDD" target="08000000" comment="shared with R7s" />
        <map name="RAMSD" target="70000000" comment="RAMSD shared with all WLAN processors" />
        <map name="RAML2P" target="68000000" comment="RAML2P mapped" />
      <!-- RAM2LS needs second R7 to access
        <map name="RAML2S" target="6c000000" comment="RAML2S mapped" />
      -->
      </instance>

      <instance index="1" t32API="20012" t32GDB="30012" dev="/dev/mx_0_fxm_2_gdb" subsys="WLAN">
        <!-- "mapped" memory includes regions shared within WLAN (i.e, between the R7 and the M3 instances) but not with the M7 (WPAN)-->
        <map name="RAMIP" target="00000000" comment="shared with R7s" />
        <map name="RAMDP" target="08000000" comment="shared with R7s" />
        <map name="RAMSD" target="70000000" comment="RAMSD shared with all WLAN processors" />
        <map name="RAMSP" target="78000000" comment="RAMSP mapped at 7800_0000" />
        <map name="RAML2P" target="68000000" comment="RAML2P mapped" />
      <!-- RAM2LS needs second R7 to access
        <map name="RAML2S" target="6c000000" comment="RAML2S mapped" />
      -->
      </instance>

      <extraXml name="Nested Vectored Interrupt Controller (M3)" xml="cortexM3_nvic.xml"/>
      <extraXml name="Debug (M3)" xml="cortexM3_dbg.xml"/>
      <extraXml name="System Control Space (M3)" xml="cortexM3_scs.xml"/>
      <extraXml name="Data Watchpoint and Trace Unit (M3)" xml="cortexM3_dwt.xml"/>
      <extraXml name="Flash Patch and Breakpoint Unit (M3)" xml="cortexM3_fpb.xml"/>
      <extraXml name="Instrumentation Trace Macrocell (M3)" xml="cortexM3_itm.xml"/>
      <extraXml name="Embedded Trace Macrocell (M3)" xml="cortexM3_etm.xml"/>
    </cpu>

    <!-- ////////////////////////////////////////////// -->
    <!--     CORTEX M7 PROCESSOR (WPAN)   ///////////// -->
    <!-- ////////////////////////////////////////////// -->
    <cpu name="CortexM7" xml="cortexM7.xml">
      <!--
            The default chip ID address, defined in the target element, is not visible to the M7,
            so overriding 'idat' for the M7 to read the chip ID at the address of SYS_VERSION.
      -->
      <instance t32API="20002" t32GDB="30002" dev="/dev/mx_0_wpan_gdb" subsys="WPAN" idat="50000000">
        <!-- any required region mappings should go here (i.e. regions shared by some, but not all, cpu instances) -->
      </instance>

      <extraXml name="Nested Vectored Interrupt Controller (M7)" xml="cortexM7_nvic.xml"/>
      <extraXml name="System Control Space (M7)" xml="cortexM7_scs.xml"/>
      <extraXml name="Debug (M7)" xml="cortexM7_dbg.xml"/>
      <extraXml name="Data Watchpoint and Trace Unit (M7)" xml="cortexM7_dwt.xml"/>
      <extraXml name="Flash Patch and Breakpoint Unit (M7)" xml="cortexM7_fpb.xml"/>
      <extraXml name="Instrumentation Trace Macrocell (M7)" xml="cortexM7_itm.xml"/>
      <extraXml name="Memory Protection Unit (M7)" xml="cortexM7_mpu.xml"/>

      <memory startAddr="00000000" endAddr="0002bfff" name="ITCM (WPAN)" comment="176KB" />
      <memory startAddr="00800000" endAddr="0093ffff" name="DRAM remapped" comment="1280KB" />
      <memory startAddr="20000000" endAddr="2000ffff" name="DTCM (WPAN)" comment="64KB" />

      <subsystem name="PERB" xml="wpanpp/perb/moredump/perb_registers.xml" comment=""/>
    </cpu>

    <cpu name="CortexM0+" xml="cortexM0Plus.xml">
      <!-- Defines the existence of the M0+ so a moredump file can be loaded into the simulator -->
    </cpu>

    <!-- Regions defined outside a cpu node are global (accessible by all cpus at the same address(es)) -->

    <!-- Add subsystem elements for each shared mailbox -->
    <subsystem name="AP mailbox WLAN" xml="pp/mb_ap2wl/moredump/mb_ap2wl_registers.xml"/>
    <subsystem name="AP mailbox BT" xml="pp/mb_ap2bt/moredump/mb_ap2bt_registers.xml"/>

    <subsystem name="APM mailbox" xml="pp/mb_apm2wlbt/moredump/mb_apm2wlbt_registers.xml"/>

    <subsystem name="Cellular mailbox WLAN" xml="pp/mb_cp2wl/moredump/mb_cp2wl_registers.xml"/>
    <subsystem name="Cellular mailbox BT" xml="pp/mb_cp2bt/moredump/mb_cp2bt_registers.xml"/>

    <subsystem name="PMU mailbox" xml="pp/mb_ap2pmu/moredump/mb_ap2pmu_registers.xml"/>
    <subsystem name="GNSS mailbox" xml="pp/mb_gnss2wlbt/moredump/mb_gnss2wlbt_registers.xml"/>
    <subsystem name="A-BOX mailbox" xml="pp/mb_wlbt2abox/moredump/mb_wlbt2abox_registers.xml"/>
    <subsystem name="CHUB mailbox" xml="pp/mb_wlbt2chub/moredump/mb_wlbt2chub_registers.xml"/>

    <subsystem name="PERT" xml="wpanpp/pert/moredump/pert_registers.xml" comment=""/>

    <memory startAddr="60000000" endAddr="60007fff" name="RAMRP" comment="32KB" />
    <memory startAddr="90000000" endAddr="907fffff" name="DRAM" comment="8MB" />
  </target>

  <rfchips zippy="53000000"> <!-- the start address of the "zippy_bb_0" block -->
    <!--
       Override, if required, the default offsets of zippy registers relative to the start address above.

       Currently, the register offsets that can be overridden are listed below along
       with the values that moredump will use by default if they are not overridden
       (values are always expressed as non-prefixed hexadecimals):
           addressControlRegOffset: defaults to 0 (ZIPPY_BB_ADDR_CTRL)
           readDataRegOffset: 4                   (ZIPPY_BB_READ_DATA_MPORT_I0)
           interruptEnableRegOffset: 34           (ZIPPY_BB_INT_EN_I0)
           interruptStatusRegOffset: 38           (ZIPPY_BB_INT_STATUS)
           interruptClearRegOffset: 3c            (ZIPPY_BB_INT_CLEAR_I0)
           apbStatusRegOffset: 40                 (ZIPPY_BB_APB_STATUS_I0)
    -->
    <zippy
      addressControlRegOffset="10000"
      readDataRegOffset="1000c"
      interruptEnableRegOffset="38"
      interruptStatusRegOffset="3c"
      interruptClearRegOffset="40"
      apbStatusRegOffset="44"
    />
    <rfchip name="lark" idat="0000" chipid="B3" interface="zippy">
        <version majorminor="11" xml="btwl/btwl/moredump/btwl_registers.xml" comment="S621p EVT0.1"/>
    </rfchip>
  </rfchips>
</moredump4>
