From 8cb344fd0cc130baa1d50c4ef3a90bb4da9dc358 Mon Sep 17 00:00:00 2001
From: Marek Belisko <marek.belisko@gmail.com>
Date: Wed, 26 Jun 2024 21:05:29 +0200
Subject: [PATCH] Added custom l19v2 dts

Signed-off-by: Marek Belisko <marek.belisko@gmail.com>
---
 arch/arm64/boot/dts/rockchip/Makefile         |   1 +
 .../rockchip/rk3566-radxa-cm3-io-l19v2.dts    | 348 ++++++++++++++++++
 2 files changed, 349 insertions(+)
 create mode 100644 arch/arm64/boot/dts/rockchip/rk3566-radxa-cm3-io-l19v2.dts

diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
index f906a868b..99b6d716f 100644
--- a/arch/arm64/boot/dts/rockchip/Makefile
+++ b/arch/arm64/boot/dts/rockchip/Makefile
@@ -89,6 +89,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-powkiddy-x55.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-quartz64-a.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-quartz64-b.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-radxa-cm3-io.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-radxa-cm3-io-l19v2.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-roc-pc.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-soquartz-blade.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-soquartz-cm4.dtb
diff --git a/arch/arm64/boot/dts/rockchip/rk3566-radxa-cm3-io-l19v2.dts b/arch/arm64/boot/dts/rockchip/rk3566-radxa-cm3-io-l19v2.dts
new file mode 100644
index 000000000..546dfff00
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3566-radxa-cm3-io-l19v2.dts
@@ -0,0 +1,349 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright (c) 2022 Radxa Limited
+ * Copyright (c) 2022 Amarula Solutions(India)
+ */
+
+/dts-v1/;
+#include <dt-bindings/soc/rockchip,vop2.h>
+#include "rk3566.dtsi"
+#include "rk3566-radxa-cm3.dtsi"
+
+/ {
+	model = "84J L19 v2";
+	compatible = "radxa,cm3-io", "radxa,cm3", "rockchip,rk3566";
+
+	aliases {
+	//	ethernet0 = &gmac1;
+		mmc1 = &sdmmc0;
+	};
+
+	chosen: chosen {
+		stdout-path = "serial2:1500000n8";
+	};
+
+	//gmac1_clkin: external-gmac1-clock {
+	//	compatible = "fixed-clock";
+	//	clock-frequency = <125000000>;
+	//	clock-output-names = "gmac1_clkin";
+	//	#clock-cells = <0>;
+	//};
+
+	
+	leds {
+		compatible = "gpio-leds";
+
+		led-1 {
+			gpios = <&gpio4 RK_PA4 GPIO_ACTIVE_LOW>;
+			color = <LED_COLOR_ID_GREEN>;
+			function = LED_FUNCTION_ACTIVITY;
+			linux,default-trigger = "heartbeat";
+			pinctrl-names = "default";
+			pinctrl-0 = <&pi_nled_activity>;
+		};
+	};
+
+	vcc5v0_usb30: vcc5v0-usb30-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v0_usb30";
+		enable-active-high;
+		gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&vcc5v0_usb30_en_h>;
+		regulator-always-on;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		vin-supply = <&vcc_sys>;
+	};
+
+	vcca1v8_image: vcca1v8-image-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcca1v8_image";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+		vin-supply = <&vcc_1v8_p>;
+	};
+
+	vdda0v9_image: vdda0v9-image-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcca0v9_image";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = <900000>;
+		regulator-max-microvolt = <900000>;
+		vin-supply = <&vdda_0v9>;
+	};
+
+	panel {
+		compatible = "84j,l19tv2";
+		backlight = <&backlight>;
+		data-mapping = "vesa-24";
+
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&lvds_out_panel>;
+			};
+		};
+	};
+
+	backlight: backlight { //58
+		compatible = "pwm-backlight";
+		pwms = <&pwm4 0 25000 0>;
+		brightness-levels = <
+			  0  20  20  21  21  22  22  23
+			 23  24  24  25  25  26  26  27
+			 27  28  28  29  29  30  30  31
+			 31  32  32  33  33  34  34  35
+			 35  36  36  37  37  38  38  39
+			 40  41  42  43  44  45  46  47
+			 48  49  50  51  52  53  54  55
+			 56  57  58  59  60  61  62  63
+			 64  65  66  67  68  69  70  71
+			 72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87
+			 88  89  90  91  92  93  94  95
+			 96  97  98  99 100 101 102 103
+			104 105 106 107 108 109 110 111
+			112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127
+			128 129 130 131 132 133 134 135
+			136 137 138 139 140 141 142 143
+			144 145 146 147 148 149 150 151
+			152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167
+			168 169 170 171 172 173 174 175
+			176 177 178 179 180 181 182 183
+			184 185 186 187 188 189 190 191
+			192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207
+			208 209 210 211 212 213 214 215
+			216 217 218 219 220 221 222 223
+			224 225 226 227 228 229 230 231
+			232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247
+			248 249 250 251 252 253 254 255
+		>;
+		default-brightness-level = <200>;
+	};
+};
+
+&combphy1 {
+	status = "okay";
+};
+
+//&gmac1 {
+//	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
+//	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&gmac1_clkin>;
+//	assigned-clock-rates = <0>, <125000000>;
+//	clock_in_out = "input";
+//	phy-handle = <&rgmii_phy1>;
+//	phy-mode = "rgmii";
+//	pinctrl-names = "default";
+//	pinctrl-0 = <&gmac1m0_miim
+//		     &gmac1m0_tx_bus2
+//		     &gmac1m0_rx_bus2
+//		     &gmac1m0_rgmii_clk
+//		     &gmac1m0_rgmii_bus
+//		     &gmac1m0_clkinout>;
+//	snps,reset-gpio = <&gpio4 RK_PC2 GPIO_ACTIVE_LOW>;
+//	snps,reset-active-low;
+//	/* Reset time is 20ms, 100ms for rtl8211f */
+//	snps,reset-delays-us = <0 20000 100000>;
+//	tx_delay = <0x46>;
+//	rx_delay = <0x2e>;
+//	status = "okay";
+//};
+
+//&mdio1 {
+//	rgmii_phy1: ethernet-phy@0 {
+//		compatible = "ethernet-phy-ieee802.3-c22";
+//		reg = <0x0>;
+//	};
+//};
+
+&pinctrl {
+//	gmac1 {
+//		gmac1m0_miim: gmac1m0-miim {
+//			rockchip,pins =
+//				/* gmac1_mdcm0 */
+//				<3 RK_PC4 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_mdiom0 */
+//				<3 RK_PC5 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//
+//		gmac1m0_rx_bus2: gmac1m0-rx-bus2 {
+//			rockchip,pins =
+//				/* gmac1_rxd0m0 */
+//				<3 RK_PB1 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_rxd1m0 */
+//				<3 RK_PB2 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_rxdvcrsm0 */
+//				<3 RK_PB3 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//
+//		gmac1m0_tx_bus2: gmac1m0-tx-bus2 {
+//			rockchip,pins =
+//				/* gmac1_txd0m0 */
+//				<3 RK_PB5 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_txd1m0 */
+//				<3 RK_PB6 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_txenm0 */
+//				<3 RK_PB7 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//
+//		gmac1m0_rgmii_clk: gmac1m0-rgmii-clk {
+//			rockchip,pins =
+//				/* gmac1_rxclkm0 */
+//				<3 RK_PA7 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_txclkm0 */
+//				<3 RK_PA6 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//
+//		gmac1m0_rgmii_bus: gmac1m0-rgmii-bus {
+//			rockchip,pins =
+//				/* gmac1_rxd2m0 */
+//				<3 RK_PA4 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_rxd3m0 */
+//				<3 RK_PA5 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_txd2m0 */
+//				<3 RK_PA2 3 &pcfg_pull_none_drv_level_15>,
+//				/* gmac1_txd3m0 */
+//				<3 RK_PA3 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//
+//		gmac1m0_clkinout: gmac1m0-clkinout {
+//			rockchip,pins =
+//				/* gmac1_mclkinoutm0 */
+//				<3 RK_PC0 3 &pcfg_pull_none_drv_level_15>;
+//		};
+//	};
+
+	leds {
+		pi_nled_activity: pi-nled-activity {
+			rockchip,pins = <4 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	sdcard {
+		sdmmc_pwren: sdmmc-pwren {
+			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+
+	usb {
+		vcc5v0_usb30_en_h: vcc5v0-host-en-h {
+			rockchip,pins = <3 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
+		};
+	};
+};
+
+&sdmmc0 {
+	bus-width = <4>;
+	cap-mmc-highspeed;
+	cap-sd-highspeed;
+	disable-wp;
+	vqmmc-supply = <&vccio_sd>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det &sdmmc0_pwren>;
+	status = "okay";
+};
+
+&uart2 {
+	status = "okay";
+};
+
+&usb2phy0_host {
+	phy-supply = <&vcc5v0_usb30>;
+	status = "okay";
+};
+
+&usb2phy1_host {
+	status = "okay";
+};
+
+&usb2phy1_otg {
+	status = "okay";
+};
+
+&usb_host0_ehci {
+	status = "okay";
+};
+
+&usb_host1_xhci {
+	status = "okay";
+};
+
+&usb2phy0_otg {
+	status = "okay";
+};
+
+&usb_host0_xhci {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&vop {
+	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
+	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
+	status = "okay";
+};
+
+&vop_mmu {
+	status = "okay";
+};
+
+&lvds {
+    status = "okay";
+
+    ports {
+       port@0 {
+            lvds_in_vp1: endpoint {
+                remote-endpoint = <&vp1_out_lvds>;
+            };
+      };
+
+        port@1 {
+            lvds_out_panel: endpoint {
+                remote-endpoint = <&panel_in>;
+            };
+        };
+    };
+};
+
+&cru {
+    assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>, <&pmucru PLL_PPLL>, <&cru PLL_VPLL>;
+    assigned-clock-rates = <32768>, <1200000000>, <200000000>, <78750000>; };
+
+&dsi0 {
+    status = "disabled";
+};
+
+&dsi_dphy0 {
+    status = "okay";
+};
+
+&vop {
+    assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
+    assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
+    status = "okay";
+};
+
+&vp1 {
+    status = "okay";
+
+    vp1_out_lvds: endpoint@ROCKCHIP_VOP2_EP_LVDS0 {
+        reg = <ROCKCHIP_VOP2_EP_LVDS0>;
+        remote-endpoint = <&lvds_in_vp1>;
+    };
+};
+
+&vop_mmu {
+    status = "okay";
+};
+
+&pwm4 {
+       status = "okay"; 
+};
+
-- 
2.25.1

