Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using "x" or "z" File: C:/Source/MAX10_8052/Test/ADC/myadc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 705
