
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.949028                       # Number of seconds simulated
sim_ticks                                6949027577000                       # Number of ticks simulated
final_tick                               6949027577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 458136                       # Simulator instruction rate (inst/s)
host_op_rate                                   733853                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3417052705                       # Simulator tick rate (ticks/s)
host_mem_usage                                 621316                       # Number of bytes of host memory used
host_seconds                                  2033.63                       # Real time elapsed on the host
sim_insts                                   931679905                       # Number of instructions simulated
sim_ops                                    1492387780                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1098496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    998375808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       998375808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      15599622                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15599622                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             158079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                161413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       143671297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            143671297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       143671297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            158079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            143832711                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684107                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455629                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      13898055154                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679905                       # Number of instructions committed
system.cpu.committedOps                    1492387780                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881068                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881068                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935046                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692949                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199326                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310538                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                13898055154                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024154     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387780                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.861086                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3127035                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.397082                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            766000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.861086                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999729                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180215                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577441                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577441                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714925                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292366                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292366                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106666                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627558                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734224                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734224                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  92396943500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  92396943500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4499353359500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4499353359500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4591750303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4591750303000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4591750303000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4591750303000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026590                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133783                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133783                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 29741.511801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29741.511801                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80883.531855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80883.531855                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78178.445041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78178.445041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78178.445041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78178.445041                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5649                       # number of writebacks
system.cpu.dcache.writebacks::total              5649                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106666                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627558                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627558                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734224                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734224                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734224                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  89290277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  89290277500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4443725801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4443725801500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4533016079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4533016079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4533016079000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4533016079000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133783                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133783                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28741.511801                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28741.511801                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79883.531855                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79883.531855                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77178.445041                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77178.445041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77178.445041                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77178.445041                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126523                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           278.943546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455629                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               363                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3992990.713499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   278.943546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.544812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.544812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911621                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911621                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455266                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455266                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455266                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           363                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            363                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          363                       # number of overall misses
system.cpu.icache.overall_misses::total           363                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     93998977                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93998977                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     93998977                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93998977                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     93998977                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93998977                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455629                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455629                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455629                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455629                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455629                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 258950.349862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 258950.349862                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 258950.349862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 258950.349862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 258950.349862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 258950.349862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           57                       # number of writebacks
system.cpu.icache.writebacks::total                57                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          363                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          363                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     93635977                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     93635977                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     93635977                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     93635977                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     93635977                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     93635977                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 257950.349862                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 257950.349862                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 257950.349862                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 257950.349862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 257950.349862                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 257950.349862                       # average overall mshr miss latency
system.cpu.icache.replacements                     57                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.036001                       # Cycle average of tags in use
system.l2.tags.total_refs                  1891608797                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710577                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1105.830838                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          5.844674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2040.190450                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.996187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999041                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          225                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1717                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses               15134580953                       # Number of tag accesses
system.l2.tags.data_accesses              15134580953                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5649                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           57                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               57                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks      1829747630                       # number of WriteClean hits
system.l2.WriteClean_hits::total           1829747630                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809273                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809273                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1685                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413462                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1415147                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415148                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1415147                       # number of overall hits
system.l2.overall_hits::total                 1415148                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797916                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797916                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18684                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18684                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              362                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693204                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 362                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711888                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712250                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                362                       # number of overall misses
system.l2.overall_misses::cpu.data            1711888                       # number of overall misses
system.l2.overall_misses::total               1712250                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3974844238000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3974844238000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10061981000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10061981000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     92891000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92891000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63552166500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63552166500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      92891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   73614147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      73707038500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     92891000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  73614147500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     73707038500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           57                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks   1829747630                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total       1829747630                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607189                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607189                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               363                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3127035                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127398                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              363                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3127035                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127398                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917276                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.997245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997245                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545023                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.997245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547500                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.997245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547500                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 142990.727722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 142990.727722                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 538534.628559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 538534.628559                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 256604.972376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 256604.972376                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37533.673733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37533.673733                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 256604.972376                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 43001.731130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 43046.890641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 256604.972376                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 43001.731130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 43046.890641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1588781                       # number of writebacks
system.l2.writebacks::total                   1588781                       # number of writebacks
system.l2.UpgradeReq_mshr_misses::cpu.data     27797916                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797916                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18684                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18684                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693204                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712250                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3696865078000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3696865078000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9875141000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9875141000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     89271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89271000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46620126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46620126500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     89271000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  56495267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56584538500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     89271000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  56495267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56584538500                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545023                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545023                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547500                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.997245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547500                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 132990.727722                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 132990.727722                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 528534.628559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 528534.628559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 246604.972376                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 246604.972376                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27533.673733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27533.673733                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 246604.972376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 33001.731130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33046.890641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 246604.972376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 33001.731130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33046.890641                       # average overall mshr miss latency
system.l2.replacements                        1708529                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14305.969188                       # Cycle average of tags in use
system.l3.tags.total_refs                    60443107                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17526                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3448.767945                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        243.207566                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14062.761622                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.014844                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.858323                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.873167                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16311                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 967107238                       # Number of tag accesses
system.l3.tags.data_accesses                967107238                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1588780                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1588780                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        29224421                       # number of WriteClean hits
system.l3.WriteClean_hits::total             29224421                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905474                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905474                       # number of UpgradeReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693032                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693032                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693032                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693032                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693032                       # number of overall hits
system.l3.overall_hits::total                 1693032                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894134                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894134                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16992                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16992                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          362                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          172                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             534                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 362                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17164                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17526                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                362                       # number of overall misses
system.l3.overall_misses::cpu.data              17164                       # number of overall misses
system.l3.overall_misses::total                 17526                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 3161860171500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 3161860171500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9457126500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9457126500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     85289000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     59854000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    145143000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      85289000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9516980500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9602269500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     85289000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9516980500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9602269500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1588780                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1588780                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     29224421                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         29224421                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16992                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          362                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693204                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693566                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               362                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710196                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710558                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              362                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710196                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710558                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000102                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000315                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010036                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010246                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010036                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010246                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 227567.991751                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 227567.991751                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 556563.471045                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 556563.471045                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 235604.972376                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 347988.372093                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 271803.370787                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 235604.972376                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 554473.345374                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 547887.110579                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 235604.972376                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 554473.345374                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 547887.110579                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 1116                       # number of writebacks
system.l3.writebacks::total                      1116                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894134                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894134                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16992                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16992                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          362                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          172                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          534                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            362                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17164                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17526                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           362                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17164                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17526                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2939553454910                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2939553454910                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9185254500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9185254500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     79497000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     57102000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    136599000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     79497000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9242356500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9321853500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     79497000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9242356500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9321853500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000102                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010036                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010246                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010036                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010246                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 211567.950540                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 211567.950540                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 540563.471045                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 540563.471045                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 219604.972376                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 331988.372093                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 255803.370787                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 219604.972376                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 538473.345374                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 531887.110579                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 219604.972376                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 538473.345374                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 531887.110579                       # average overall mshr miss latency
system.l3.replacements                           1142                       # number of replacements
system.membus.snoop_filter.tot_requests      13912789                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13895263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                534                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1116                       # Transaction distribution
system.membus.trans_dist::WriteClean         15598506                       # Transaction distribution
system.membus.trans_dist::CleanEvict               13                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16992                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           534                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     29528821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     29528821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29528821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    999497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    999497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               999497472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911660                       # Request fanout histogram
system.membus.reqLayer2.occupancy        129767704261                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92146127                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61861167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       44823482                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     44823482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3107029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1595546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           57                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean      1874570557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3240648                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20369                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side   1449456047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    500887337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1950343384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side  92765163776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side  24539203200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total           117304366976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46532598                       # Total snoops (count)
system.tol2bus.snoopTraffic                2970420736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105267185                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425807                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494465                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443703     57.42%     57.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1               44823482     42.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105267185                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       2803306076101                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             40.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            544500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32494147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6949027577000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693566                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1589896                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        44822927                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          119766                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799608                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799608                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16992                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693566                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     89953273                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   2081520576                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        15599648                       # Total snoops (count)
system.tol3bus.snoopTraffic                 998375808                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         46818334                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.333195                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471356                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218686     66.68%     66.68% # Request fanout histogram
system.tol3bus.snoop_fanout::1               15599648     33.32%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           46818334                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        75617740581                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16465641000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
