<stg><name>heap_sort_swap_hw</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %y_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y_read)

]]></node>
<StgValue><ssdm name="y_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %x_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_read)

]]></node>
<StgValue><ssdm name="x_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %mrv = insertvalue { i32, i32 } undef, i32 %y_read_1, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:4  %mrv_1 = insertvalue { i32, i32 } %mrv, i32 %x_read_1, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="64">
<![CDATA[
:5  ret { i32, i32 } %mrv_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="9" name="x_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_read"/></StgValue>
</port>
<port id="10" name="y_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="12" from="_ssdm_op_Read.ap_auto.i32" to="y_read_1" fromId="11" toId="2">
</dataflow>
<dataflow id="13" from="y_read" to="y_read_1" fromId="10" toId="2">
</dataflow>
<dataflow id="14" from="_ssdm_op_Read.ap_auto.i32" to="x_read_1" fromId="11" toId="3">
</dataflow>
<dataflow id="15" from="x_read" to="x_read_1" fromId="9" toId="3">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecPipeline" to="stg_4" fromId="16" toId="4">
</dataflow>
<dataflow id="19" from="stg_18" to="stg_4" fromId="18" toId="4">
</dataflow>
<dataflow id="21" from="stg_20" to="stg_4" fromId="20" toId="4">
</dataflow>
<dataflow id="22" from="stg_20" to="stg_4" fromId="20" toId="4">
</dataflow>
<dataflow id="24" from="stg_23" to="stg_4" fromId="23" toId="4">
</dataflow>
<dataflow id="26" from="p_str" to="stg_4" fromId="25" toId="4">
</dataflow>
<dataflow id="28" from="stg_27" to="mrv" fromId="27" toId="5">
</dataflow>
<dataflow id="29" from="y_read_1" to="mrv" fromId="2" toId="5">
</dataflow>
<dataflow id="30" from="mrv" to="mrv_1" fromId="5" toId="6">
</dataflow>
<dataflow id="31" from="x_read_1" to="mrv_1" fromId="3" toId="6">
</dataflow>
<dataflow id="32" from="mrv_1" to="stg_7" fromId="6" toId="7">
</dataflow>
</dataflows>


</stg>
