
H725-Second-Encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eda8  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  0800f078  0800f078  00010078  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800f4f4  0800f4f4  000104f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800f4fc  0800f4fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800f500  0800f500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000021c  24000000  0800f504  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000754  2400021c  0800f720  0001121c  2**2
                  ALLOC
  8 ._user_heap_stack 00000a00  24000970  0800f720  00011970  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020c80  00000000  00000000  0001124a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000039d1  00000000  00000000  00031eca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001800  00000000  00000000  000358a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000012a5  00000000  00000000  000370a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000595e  00000000  00000000  00038345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00020f46  00000000  00000000  0003dca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e412  00000000  00000000  0005ebe9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001bcffb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000075f4  00000000  00000000  001bd040  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000059  00000000  00000000  001c4634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400021c 	.word	0x2400021c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800f060 	.word	0x0800f060

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000220 	.word	0x24000220
 800030c:	0800f060 	.word	0x0800f060

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_ldivmod>:
 80003c0:	b97b      	cbnz	r3, 80003e2 <__aeabi_ldivmod+0x22>
 80003c2:	b972      	cbnz	r2, 80003e2 <__aeabi_ldivmod+0x22>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bfbe      	ittt	lt
 80003c8:	2000      	movlt	r0, #0
 80003ca:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80003ce:	e006      	blt.n	80003de <__aeabi_ldivmod+0x1e>
 80003d0:	bf08      	it	eq
 80003d2:	2800      	cmpeq	r0, #0
 80003d4:	bf1c      	itt	ne
 80003d6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80003da:	f04f 30ff 	movne.w	r0, #4294967295
 80003de:	f000 b9d3 	b.w	8000788 <__aeabi_idiv0>
 80003e2:	f1ad 0c08 	sub.w	ip, sp, #8
 80003e6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003ea:	2900      	cmp	r1, #0
 80003ec:	db09      	blt.n	8000402 <__aeabi_ldivmod+0x42>
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	db1a      	blt.n	8000428 <__aeabi_ldivmod+0x68>
 80003f2:	f000 f84d 	bl	8000490 <__udivmoddi4>
 80003f6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003fe:	b004      	add	sp, #16
 8000400:	4770      	bx	lr
 8000402:	4240      	negs	r0, r0
 8000404:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000408:	2b00      	cmp	r3, #0
 800040a:	db1b      	blt.n	8000444 <__aeabi_ldivmod+0x84>
 800040c:	f000 f840 	bl	8000490 <__udivmoddi4>
 8000410:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000418:	b004      	add	sp, #16
 800041a:	4240      	negs	r0, r0
 800041c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000420:	4252      	negs	r2, r2
 8000422:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000426:	4770      	bx	lr
 8000428:	4252      	negs	r2, r2
 800042a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800042e:	f000 f82f 	bl	8000490 <__udivmoddi4>
 8000432:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000436:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800043a:	b004      	add	sp, #16
 800043c:	4240      	negs	r0, r0
 800043e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000442:	4770      	bx	lr
 8000444:	4252      	negs	r2, r2
 8000446:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800044a:	f000 f821 	bl	8000490 <__udivmoddi4>
 800044e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000452:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000456:	b004      	add	sp, #16
 8000458:	4252      	negs	r2, r2
 800045a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800045e:	4770      	bx	lr

08000460 <__aeabi_uldivmod>:
 8000460:	b953      	cbnz	r3, 8000478 <__aeabi_uldivmod+0x18>
 8000462:	b94a      	cbnz	r2, 8000478 <__aeabi_uldivmod+0x18>
 8000464:	2900      	cmp	r1, #0
 8000466:	bf08      	it	eq
 8000468:	2800      	cmpeq	r0, #0
 800046a:	bf1c      	itt	ne
 800046c:	f04f 31ff 	movne.w	r1, #4294967295
 8000470:	f04f 30ff 	movne.w	r0, #4294967295
 8000474:	f000 b988 	b.w	8000788 <__aeabi_idiv0>
 8000478:	f1ad 0c08 	sub.w	ip, sp, #8
 800047c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000480:	f000 f806 	bl	8000490 <__udivmoddi4>
 8000484:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000488:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800048c:	b004      	add	sp, #16
 800048e:	4770      	bx	lr

08000490 <__udivmoddi4>:
 8000490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000494:	9d08      	ldr	r5, [sp, #32]
 8000496:	468e      	mov	lr, r1
 8000498:	4604      	mov	r4, r0
 800049a:	4688      	mov	r8, r1
 800049c:	2b00      	cmp	r3, #0
 800049e:	d14a      	bne.n	8000536 <__udivmoddi4+0xa6>
 80004a0:	428a      	cmp	r2, r1
 80004a2:	4617      	mov	r7, r2
 80004a4:	d962      	bls.n	800056c <__udivmoddi4+0xdc>
 80004a6:	fab2 f682 	clz	r6, r2
 80004aa:	b14e      	cbz	r6, 80004c0 <__udivmoddi4+0x30>
 80004ac:	f1c6 0320 	rsb	r3, r6, #32
 80004b0:	fa01 f806 	lsl.w	r8, r1, r6
 80004b4:	fa20 f303 	lsr.w	r3, r0, r3
 80004b8:	40b7      	lsls	r7, r6
 80004ba:	ea43 0808 	orr.w	r8, r3, r8
 80004be:	40b4      	lsls	r4, r6
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	fa1f fc87 	uxth.w	ip, r7
 80004c8:	fbb8 f1fe 	udiv	r1, r8, lr
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	fb0e 8811 	mls	r8, lr, r1, r8
 80004d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004d6:	fb01 f20c 	mul.w	r2, r1, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d909      	bls.n	80004f2 <__udivmoddi4+0x62>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f101 30ff 	add.w	r0, r1, #4294967295
 80004e4:	f080 80ea 	bcs.w	80006bc <__udivmoddi4+0x22c>
 80004e8:	429a      	cmp	r2, r3
 80004ea:	f240 80e7 	bls.w	80006bc <__udivmoddi4+0x22c>
 80004ee:	3902      	subs	r1, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	1a9a      	subs	r2, r3, r2
 80004f4:	b2a3      	uxth	r3, r4
 80004f6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004fa:	fb0e 2210 	mls	r2, lr, r0, r2
 80004fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000502:	fb00 fc0c 	mul.w	ip, r0, ip
 8000506:	459c      	cmp	ip, r3
 8000508:	d909      	bls.n	800051e <__udivmoddi4+0x8e>
 800050a:	18fb      	adds	r3, r7, r3
 800050c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000510:	f080 80d6 	bcs.w	80006c0 <__udivmoddi4+0x230>
 8000514:	459c      	cmp	ip, r3
 8000516:	f240 80d3 	bls.w	80006c0 <__udivmoddi4+0x230>
 800051a:	443b      	add	r3, r7
 800051c:	3802      	subs	r0, #2
 800051e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000522:	eba3 030c 	sub.w	r3, r3, ip
 8000526:	2100      	movs	r1, #0
 8000528:	b11d      	cbz	r5, 8000532 <__udivmoddi4+0xa2>
 800052a:	40f3      	lsrs	r3, r6
 800052c:	2200      	movs	r2, #0
 800052e:	e9c5 3200 	strd	r3, r2, [r5]
 8000532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000536:	428b      	cmp	r3, r1
 8000538:	d905      	bls.n	8000546 <__udivmoddi4+0xb6>
 800053a:	b10d      	cbz	r5, 8000540 <__udivmoddi4+0xb0>
 800053c:	e9c5 0100 	strd	r0, r1, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	4608      	mov	r0, r1
 8000544:	e7f5      	b.n	8000532 <__udivmoddi4+0xa2>
 8000546:	fab3 f183 	clz	r1, r3
 800054a:	2900      	cmp	r1, #0
 800054c:	d146      	bne.n	80005dc <__udivmoddi4+0x14c>
 800054e:	4573      	cmp	r3, lr
 8000550:	d302      	bcc.n	8000558 <__udivmoddi4+0xc8>
 8000552:	4282      	cmp	r2, r0
 8000554:	f200 8105 	bhi.w	8000762 <__udivmoddi4+0x2d2>
 8000558:	1a84      	subs	r4, r0, r2
 800055a:	eb6e 0203 	sbc.w	r2, lr, r3
 800055e:	2001      	movs	r0, #1
 8000560:	4690      	mov	r8, r2
 8000562:	2d00      	cmp	r5, #0
 8000564:	d0e5      	beq.n	8000532 <__udivmoddi4+0xa2>
 8000566:	e9c5 4800 	strd	r4, r8, [r5]
 800056a:	e7e2      	b.n	8000532 <__udivmoddi4+0xa2>
 800056c:	2a00      	cmp	r2, #0
 800056e:	f000 8090 	beq.w	8000692 <__udivmoddi4+0x202>
 8000572:	fab2 f682 	clz	r6, r2
 8000576:	2e00      	cmp	r6, #0
 8000578:	f040 80a4 	bne.w	80006c4 <__udivmoddi4+0x234>
 800057c:	1a8a      	subs	r2, r1, r2
 800057e:	0c03      	lsrs	r3, r0, #16
 8000580:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000584:	b280      	uxth	r0, r0
 8000586:	b2bc      	uxth	r4, r7
 8000588:	2101      	movs	r1, #1
 800058a:	fbb2 fcfe 	udiv	ip, r2, lr
 800058e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000596:	fb04 f20c 	mul.w	r2, r4, ip
 800059a:	429a      	cmp	r2, r3
 800059c:	d907      	bls.n	80005ae <__udivmoddi4+0x11e>
 800059e:	18fb      	adds	r3, r7, r3
 80005a0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80005a4:	d202      	bcs.n	80005ac <__udivmoddi4+0x11c>
 80005a6:	429a      	cmp	r2, r3
 80005a8:	f200 80e0 	bhi.w	800076c <__udivmoddi4+0x2dc>
 80005ac:	46c4      	mov	ip, r8
 80005ae:	1a9b      	subs	r3, r3, r2
 80005b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80005b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80005b8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005bc:	fb02 f404 	mul.w	r4, r2, r4
 80005c0:	429c      	cmp	r4, r3
 80005c2:	d907      	bls.n	80005d4 <__udivmoddi4+0x144>
 80005c4:	18fb      	adds	r3, r7, r3
 80005c6:	f102 30ff 	add.w	r0, r2, #4294967295
 80005ca:	d202      	bcs.n	80005d2 <__udivmoddi4+0x142>
 80005cc:	429c      	cmp	r4, r3
 80005ce:	f200 80ca 	bhi.w	8000766 <__udivmoddi4+0x2d6>
 80005d2:	4602      	mov	r2, r0
 80005d4:	1b1b      	subs	r3, r3, r4
 80005d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005da:	e7a5      	b.n	8000528 <__udivmoddi4+0x98>
 80005dc:	f1c1 0620 	rsb	r6, r1, #32
 80005e0:	408b      	lsls	r3, r1
 80005e2:	fa22 f706 	lsr.w	r7, r2, r6
 80005e6:	431f      	orrs	r7, r3
 80005e8:	fa0e f401 	lsl.w	r4, lr, r1
 80005ec:	fa20 f306 	lsr.w	r3, r0, r6
 80005f0:	fa2e fe06 	lsr.w	lr, lr, r6
 80005f4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80005f8:	4323      	orrs	r3, r4
 80005fa:	fa00 f801 	lsl.w	r8, r0, r1
 80005fe:	fa1f fc87 	uxth.w	ip, r7
 8000602:	fbbe f0f9 	udiv	r0, lr, r9
 8000606:	0c1c      	lsrs	r4, r3, #16
 8000608:	fb09 ee10 	mls	lr, r9, r0, lr
 800060c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000610:	fb00 fe0c 	mul.w	lr, r0, ip
 8000614:	45a6      	cmp	lr, r4
 8000616:	fa02 f201 	lsl.w	r2, r2, r1
 800061a:	d909      	bls.n	8000630 <__udivmoddi4+0x1a0>
 800061c:	193c      	adds	r4, r7, r4
 800061e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000622:	f080 809c 	bcs.w	800075e <__udivmoddi4+0x2ce>
 8000626:	45a6      	cmp	lr, r4
 8000628:	f240 8099 	bls.w	800075e <__udivmoddi4+0x2ce>
 800062c:	3802      	subs	r0, #2
 800062e:	443c      	add	r4, r7
 8000630:	eba4 040e 	sub.w	r4, r4, lr
 8000634:	fa1f fe83 	uxth.w	lr, r3
 8000638:	fbb4 f3f9 	udiv	r3, r4, r9
 800063c:	fb09 4413 	mls	r4, r9, r3, r4
 8000640:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000644:	fb03 fc0c 	mul.w	ip, r3, ip
 8000648:	45a4      	cmp	ip, r4
 800064a:	d908      	bls.n	800065e <__udivmoddi4+0x1ce>
 800064c:	193c      	adds	r4, r7, r4
 800064e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000652:	f080 8082 	bcs.w	800075a <__udivmoddi4+0x2ca>
 8000656:	45a4      	cmp	ip, r4
 8000658:	d97f      	bls.n	800075a <__udivmoddi4+0x2ca>
 800065a:	3b02      	subs	r3, #2
 800065c:	443c      	add	r4, r7
 800065e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000662:	eba4 040c 	sub.w	r4, r4, ip
 8000666:	fba0 ec02 	umull	lr, ip, r0, r2
 800066a:	4564      	cmp	r4, ip
 800066c:	4673      	mov	r3, lr
 800066e:	46e1      	mov	r9, ip
 8000670:	d362      	bcc.n	8000738 <__udivmoddi4+0x2a8>
 8000672:	d05f      	beq.n	8000734 <__udivmoddi4+0x2a4>
 8000674:	b15d      	cbz	r5, 800068e <__udivmoddi4+0x1fe>
 8000676:	ebb8 0203 	subs.w	r2, r8, r3
 800067a:	eb64 0409 	sbc.w	r4, r4, r9
 800067e:	fa04 f606 	lsl.w	r6, r4, r6
 8000682:	fa22 f301 	lsr.w	r3, r2, r1
 8000686:	431e      	orrs	r6, r3
 8000688:	40cc      	lsrs	r4, r1
 800068a:	e9c5 6400 	strd	r6, r4, [r5]
 800068e:	2100      	movs	r1, #0
 8000690:	e74f      	b.n	8000532 <__udivmoddi4+0xa2>
 8000692:	fbb1 fcf2 	udiv	ip, r1, r2
 8000696:	0c01      	lsrs	r1, r0, #16
 8000698:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800069c:	b280      	uxth	r0, r0
 800069e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006a2:	463b      	mov	r3, r7
 80006a4:	4638      	mov	r0, r7
 80006a6:	463c      	mov	r4, r7
 80006a8:	46b8      	mov	r8, r7
 80006aa:	46be      	mov	lr, r7
 80006ac:	2620      	movs	r6, #32
 80006ae:	fbb1 f1f7 	udiv	r1, r1, r7
 80006b2:	eba2 0208 	sub.w	r2, r2, r8
 80006b6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006ba:	e766      	b.n	800058a <__udivmoddi4+0xfa>
 80006bc:	4601      	mov	r1, r0
 80006be:	e718      	b.n	80004f2 <__udivmoddi4+0x62>
 80006c0:	4610      	mov	r0, r2
 80006c2:	e72c      	b.n	800051e <__udivmoddi4+0x8e>
 80006c4:	f1c6 0220 	rsb	r2, r6, #32
 80006c8:	fa2e f302 	lsr.w	r3, lr, r2
 80006cc:	40b7      	lsls	r7, r6
 80006ce:	40b1      	lsls	r1, r6
 80006d0:	fa20 f202 	lsr.w	r2, r0, r2
 80006d4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006d8:	430a      	orrs	r2, r1
 80006da:	fbb3 f8fe 	udiv	r8, r3, lr
 80006de:	b2bc      	uxth	r4, r7
 80006e0:	fb0e 3318 	mls	r3, lr, r8, r3
 80006e4:	0c11      	lsrs	r1, r2, #16
 80006e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006ea:	fb08 f904 	mul.w	r9, r8, r4
 80006ee:	40b0      	lsls	r0, r6
 80006f0:	4589      	cmp	r9, r1
 80006f2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006f6:	b280      	uxth	r0, r0
 80006f8:	d93e      	bls.n	8000778 <__udivmoddi4+0x2e8>
 80006fa:	1879      	adds	r1, r7, r1
 80006fc:	f108 3cff 	add.w	ip, r8, #4294967295
 8000700:	d201      	bcs.n	8000706 <__udivmoddi4+0x276>
 8000702:	4589      	cmp	r9, r1
 8000704:	d81f      	bhi.n	8000746 <__udivmoddi4+0x2b6>
 8000706:	eba1 0109 	sub.w	r1, r1, r9
 800070a:	fbb1 f9fe 	udiv	r9, r1, lr
 800070e:	fb09 f804 	mul.w	r8, r9, r4
 8000712:	fb0e 1119 	mls	r1, lr, r9, r1
 8000716:	b292      	uxth	r2, r2
 8000718:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800071c:	4542      	cmp	r2, r8
 800071e:	d229      	bcs.n	8000774 <__udivmoddi4+0x2e4>
 8000720:	18ba      	adds	r2, r7, r2
 8000722:	f109 31ff 	add.w	r1, r9, #4294967295
 8000726:	d2c4      	bcs.n	80006b2 <__udivmoddi4+0x222>
 8000728:	4542      	cmp	r2, r8
 800072a:	d2c2      	bcs.n	80006b2 <__udivmoddi4+0x222>
 800072c:	f1a9 0102 	sub.w	r1, r9, #2
 8000730:	443a      	add	r2, r7
 8000732:	e7be      	b.n	80006b2 <__udivmoddi4+0x222>
 8000734:	45f0      	cmp	r8, lr
 8000736:	d29d      	bcs.n	8000674 <__udivmoddi4+0x1e4>
 8000738:	ebbe 0302 	subs.w	r3, lr, r2
 800073c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000740:	3801      	subs	r0, #1
 8000742:	46e1      	mov	r9, ip
 8000744:	e796      	b.n	8000674 <__udivmoddi4+0x1e4>
 8000746:	eba7 0909 	sub.w	r9, r7, r9
 800074a:	4449      	add	r1, r9
 800074c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000750:	fbb1 f9fe 	udiv	r9, r1, lr
 8000754:	fb09 f804 	mul.w	r8, r9, r4
 8000758:	e7db      	b.n	8000712 <__udivmoddi4+0x282>
 800075a:	4673      	mov	r3, lr
 800075c:	e77f      	b.n	800065e <__udivmoddi4+0x1ce>
 800075e:	4650      	mov	r0, sl
 8000760:	e766      	b.n	8000630 <__udivmoddi4+0x1a0>
 8000762:	4608      	mov	r0, r1
 8000764:	e6fd      	b.n	8000562 <__udivmoddi4+0xd2>
 8000766:	443b      	add	r3, r7
 8000768:	3a02      	subs	r2, #2
 800076a:	e733      	b.n	80005d4 <__udivmoddi4+0x144>
 800076c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000770:	443b      	add	r3, r7
 8000772:	e71c      	b.n	80005ae <__udivmoddi4+0x11e>
 8000774:	4649      	mov	r1, r9
 8000776:	e79c      	b.n	80006b2 <__udivmoddi4+0x222>
 8000778:	eba1 0109 	sub.w	r1, r1, r9
 800077c:	46c4      	mov	ip, r8
 800077e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000782:	fb09 f804 	mul.w	r8, r9, r4
 8000786:	e7c4      	b.n	8000712 <__udivmoddi4+0x282>

08000788 <__aeabi_idiv0>:
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop

0800078c <bsp_can_init>:
* @retval:     	void
* @details:    	CAN ʹ��
************************************************************************
**/
void bsp_can_init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	can_filter_init();
 8000790:	f000 f80c 	bl	80007ac <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //����FDCAN
 8000794:	4803      	ldr	r0, [pc, #12]	@ (80007a4 <bsp_can_init+0x18>)
 8000796:	f004 fd4a 	bl	800522e <HAL_FDCAN_Start>
	HAL_FDCAN_Start(&hfdcan2);
 800079a:	4803      	ldr	r0, [pc, #12]	@ (80007a8 <bsp_can_init+0x1c>)
 800079c:	f004 fd47 	bl	800522e <HAL_FDCAN_Start>
	//HAL_FDCAN_Start(&hfdcan3);
	//HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
	//HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	24000250 	.word	0x24000250
 80007a8:	240002f0 	.word	0x240002f0

080007ac <can_filter_init>:
* @retval:     	void
* @details:    	CAN�˲�����ʼ��
************************************************************************
**/
void can_filter_init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08a      	sub	sp, #40	@ 0x28
 80007b0:	af02      	add	r7, sp, #8
    FDCAN_FilterTypeDef fdcan_filter;

    fdcan_filter.IdType = FDCAN_STANDARD_ID;
 80007b2:	2300      	movs	r3, #0
 80007b4:	603b      	str	r3, [r7, #0]
    fdcan_filter.FilterIndex = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
    fdcan_filter.FilterType = FDCAN_FILTER_MASK;
 80007ba:	2302      	movs	r3, #2
 80007bc:	60bb      	str	r3, [r7, #8]
    fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80007be:	2301      	movs	r3, #1
 80007c0:	60fb      	str	r3, [r7, #12]
    fdcan_filter.FilterID1 = 0x00;
 80007c2:	2300      	movs	r3, #0
 80007c4:	613b      	str	r3, [r7, #16]
    fdcan_filter.FilterID2 = 0x00;
 80007c6:	2300      	movs	r3, #0
 80007c8:	617b      	str	r3, [r7, #20]

    // FDCAN1 过滤器
    HAL_FDCAN_ConfigFilter(&hfdcan1, &fdcan_filter);
 80007ca:	463b      	mov	r3, r7
 80007cc:	4619      	mov	r1, r3
 80007ce:	4813      	ldr	r0, [pc, #76]	@ (800081c <can_filter_init+0x70>)
 80007d0:	f004 fc3e 	bl	8005050 <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 80007d4:	2301      	movs	r3, #1
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2301      	movs	r3, #1
 80007da:	2202      	movs	r2, #2
 80007dc:	2102      	movs	r1, #2
 80007de:	480f      	ldr	r0, [pc, #60]	@ (800081c <can_filter_init+0x70>)
 80007e0:	f004 fcac 	bl	800513c <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_CFG_RX_FIFO0, 1);
 80007e4:	2201      	movs	r2, #1
 80007e6:	2101      	movs	r1, #1
 80007e8:	480c      	ldr	r0, [pc, #48]	@ (800081c <can_filter_init+0x70>)
 80007ea:	f004 fcd4 	bl	8005196 <HAL_FDCAN_ConfigFifoWatermark>

    // === 新增：FDCAN2 同样的过滤器 ===
    HAL_FDCAN_ConfigFilter(&hfdcan2, &fdcan_filter);
 80007ee:	463b      	mov	r3, r7
 80007f0:	4619      	mov	r1, r3
 80007f2:	480b      	ldr	r0, [pc, #44]	@ (8000820 <can_filter_init+0x74>)
 80007f4:	f004 fc2c 	bl	8005050 <HAL_FDCAN_ConfigFilter>
    HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80007f8:	2301      	movs	r3, #1
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	2301      	movs	r3, #1
 80007fe:	2202      	movs	r2, #2
 8000800:	2102      	movs	r1, #2
 8000802:	4807      	ldr	r0, [pc, #28]	@ (8000820 <can_filter_init+0x74>)
 8000804:	f004 fc9a 	bl	800513c <HAL_FDCAN_ConfigGlobalFilter>
                                 FDCAN_REJECT, FDCAN_REJECT,
                                 FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
    HAL_FDCAN_ConfigFifoWatermark(&hfdcan2, FDCAN_CFG_RX_FIFO0, 1);
 8000808:	2201      	movs	r2, #1
 800080a:	2101      	movs	r1, #1
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <can_filter_init+0x74>)
 800080e:	f004 fcc2 	bl	8005196 <HAL_FDCAN_ConfigFifoWatermark>
}
 8000812:	bf00      	nop
 8000814:	3720      	adds	r7, #32
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	24000250 	.word	0x24000250
 8000820:	240002f0 	.word	0x240002f0

08000824 <fdcanx_receive>:
* @retval:     	���յ����ݳ���
* @details:    	��������
************************************************************************
**/
uint8_t fdcanx_receive(hcan_t *hfdcan, uint16_t *rec_id, uint8_t *buf)
{	
 8000824:	b580      	push	{r7, lr}
 8000826:	b090      	sub	sp, #64	@ 0x40
 8000828:	af00      	add	r7, sp, #0
 800082a:	60f8      	str	r0, [r7, #12]
 800082c:	60b9      	str	r1, [r7, #8]
 800082e:	607a      	str	r2, [r7, #4]
	FDCAN_RxHeaderTypeDef pRxHeader;
	uint8_t len;
	
	if(HAL_FDCAN_GetRxMessage(hfdcan,FDCAN_RX_FIFO0, &pRxHeader, buf)==HAL_OK)
 8000830:	f107 0214 	add.w	r2, r7, #20
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2140      	movs	r1, #64	@ 0x40
 8000838:	68f8      	ldr	r0, [r7, #12]
 800083a:	f004 fd7f 	bl	800533c <HAL_FDCAN_GetRxMessage>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d136      	bne.n	80008b2 <fdcanx_receive+0x8e>
	{
		*rec_id = pRxHeader.Identifier;
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	b29a      	uxth	r2, r3
 8000848:	68bb      	ldr	r3, [r7, #8]
 800084a:	801a      	strh	r2, [r3, #0]
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_8)
 800084c:	6a3b      	ldr	r3, [r7, #32]
 800084e:	2b08      	cmp	r3, #8
 8000850:	d802      	bhi.n	8000858 <fdcanx_receive+0x34>
			len = pRxHeader.DataLength;
 8000852:	6a3b      	ldr	r3, [r7, #32]
 8000854:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_12)
 8000858:	6a3b      	ldr	r3, [r7, #32]
 800085a:	2b09      	cmp	r3, #9
 800085c:	d802      	bhi.n	8000864 <fdcanx_receive+0x40>
			len = 12;
 800085e:	230c      	movs	r3, #12
 8000860:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_16)
 8000864:	6a3b      	ldr	r3, [r7, #32]
 8000866:	2b0a      	cmp	r3, #10
 8000868:	d802      	bhi.n	8000870 <fdcanx_receive+0x4c>
			len = 16;
 800086a:	2310      	movs	r3, #16
 800086c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_20)
 8000870:	6a3b      	ldr	r3, [r7, #32]
 8000872:	2b0b      	cmp	r3, #11
 8000874:	d802      	bhi.n	800087c <fdcanx_receive+0x58>
			len = 20;
 8000876:	2314      	movs	r3, #20
 8000878:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_24)
 800087c:	6a3b      	ldr	r3, [r7, #32]
 800087e:	2b0c      	cmp	r3, #12
 8000880:	d802      	bhi.n	8000888 <fdcanx_receive+0x64>
			len = 24;
 8000882:	2318      	movs	r3, #24
 8000884:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_32)
 8000888:	6a3b      	ldr	r3, [r7, #32]
 800088a:	2b0d      	cmp	r3, #13
 800088c:	d802      	bhi.n	8000894 <fdcanx_receive+0x70>
			len = 32;
 800088e:	2320      	movs	r3, #32
 8000890:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_48)
 8000894:	6a3b      	ldr	r3, [r7, #32]
 8000896:	2b0e      	cmp	r3, #14
 8000898:	d802      	bhi.n	80008a0 <fdcanx_receive+0x7c>
			len = 48;
 800089a:	2330      	movs	r3, #48	@ 0x30
 800089c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if(pRxHeader.DataLength<=FDCAN_DLC_BYTES_64)
 80008a0:	6a3b      	ldr	r3, [r7, #32]
 80008a2:	2b0f      	cmp	r3, #15
 80008a4:	d802      	bhi.n	80008ac <fdcanx_receive+0x88>
			len = 64;
 80008a6:	2340      	movs	r3, #64	@ 0x40
 80008a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		
		return len;//��������
 80008ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008b0:	e000      	b.n	80008b4 <fdcanx_receive+0x90>
	}
	return 0;	
 80008b2:	2300      	movs	r3, #0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3740      	adds	r7, #64	@ 0x40
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <fdcan1_rx_callback>:


uint8_t rx_data1[8] = {0};
uint16_t rec_id1;
void fdcan1_rx_callback(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 80008c0:	4a03      	ldr	r2, [pc, #12]	@ (80008d0 <fdcan1_rx_callback+0x14>)
 80008c2:	4904      	ldr	r1, [pc, #16]	@ (80008d4 <fdcan1_rx_callback+0x18>)
 80008c4:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <fdcan1_rx_callback+0x1c>)
 80008c6:	f7ff ffad 	bl	8000824 <fdcanx_receive>
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	bf00      	nop
 80008d0:	24000238 	.word	0x24000238
 80008d4:	24000240 	.word	0x24000240
 80008d8:	24000250 	.word	0x24000250

080008dc <fdcan2_rx_callback>:
uint8_t rx_data2[8] = {0};
uint16_t rec_id2;
void fdcan2_rx_callback(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
	fdcanx_receive(&hfdcan2, &rec_id2, rx_data2);
 80008e0:	4a03      	ldr	r2, [pc, #12]	@ (80008f0 <fdcan2_rx_callback+0x14>)
 80008e2:	4904      	ldr	r1, [pc, #16]	@ (80008f4 <fdcan2_rx_callback+0x18>)
 80008e4:	4804      	ldr	r0, [pc, #16]	@ (80008f8 <fdcan2_rx_callback+0x1c>)
 80008e6:	f7ff ff9d 	bl	8000824 <fdcanx_receive>
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	24000244 	.word	0x24000244
 80008f4:	2400024c 	.word	0x2400024c
 80008f8:	240002f0 	.word	0x240002f0

080008fc <HAL_FDCAN_RxFifo0Callback>:
	//fdcanx_receive(&hfdcan3, &rec_id3, rx_data3);
//}


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
    if(hfdcan == &hfdcan1)
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	4a07      	ldr	r2, [pc, #28]	@ (8000928 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d101      	bne.n	8000912 <HAL_FDCAN_RxFifo0Callback+0x16>
	{
		fdcan1_rx_callback();
 800090e:	f7ff ffd5 	bl	80008bc <fdcan1_rx_callback>
	}
	if(hfdcan == &hfdcan2)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a05      	ldr	r2, [pc, #20]	@ (800092c <HAL_FDCAN_RxFifo0Callback+0x30>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d101      	bne.n	800091e <HAL_FDCAN_RxFifo0Callback+0x22>
	{
		fdcan2_rx_callback();
 800091a:	f7ff ffdf 	bl	80008dc <fdcan2_rx_callback>
	}
	//if(hfdcan == &hfdcan3)
	//{
	//	fdcan3_rx_callback();
	//}
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	24000250 	.word	0x24000250
 800092c:	240002f0 	.word	0x240002f0

08000930 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b082      	sub	sp, #8
 8000934:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000936:	4b11      	ldr	r3, [pc, #68]	@ (800097c <MX_DMA_Init+0x4c>)
 8000938:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800093c:	4a0f      	ldr	r2, [pc, #60]	@ (800097c <MX_DMA_Init+0x4c>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000946:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <MX_DMA_Init+0x4c>)
 8000948:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800094c:	f003 0301 	and.w	r3, r3, #1
 8000950:	607b      	str	r3, [r7, #4]
 8000952:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8000954:	2200      	movs	r2, #0
 8000956:	2101      	movs	r1, #1
 8000958:	200b      	movs	r0, #11
 800095a:	f001 ff44 	bl	80027e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800095e:	200b      	movs	r0, #11
 8000960:	f001 ff5b 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8000964:	2200      	movs	r2, #0
 8000966:	2102      	movs	r1, #2
 8000968:	200c      	movs	r0, #12
 800096a:	f001 ff3c 	bl	80027e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800096e:	200c      	movs	r0, #12
 8000970:	f001 ff53 	bl	800281a <HAL_NVIC_EnableIRQ>

}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	58024400 	.word	0x58024400

08000980 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000984:	4b2e      	ldr	r3, [pc, #184]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000986:	4a2f      	ldr	r2, [pc, #188]	@ (8000a44 <MX_FDCAN1_Init+0xc4>)
 8000988:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800098a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 800098c:	2200      	movs	r2, #0
 800098e:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000990:	4b2b      	ldr	r3, [pc, #172]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000996:	4b2a      	ldr	r3, [pc, #168]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000998:	2201      	movs	r2, #1
 800099a:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800099c:	4b28      	ldr	r3, [pc, #160]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 800099e:	2200      	movs	r2, #0
 80009a0:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 80009a2:	4b27      	ldr	r3, [pc, #156]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009a4:	2201      	movs	r2, #1
 80009a6:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 80009a8:	4b25      	ldr	r3, [pc, #148]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 80009ae:	4b24      	ldr	r3, [pc, #144]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009b0:	2214      	movs	r2, #20
 80009b2:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 80009b4:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009b6:	223b      	movs	r2, #59	@ 0x3b
 80009b8:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80009ba:	4b21      	ldr	r3, [pc, #132]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009bc:	2214      	movs	r2, #20
 80009be:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009c2:	2201      	movs	r2, #1
 80009c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80009c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009c8:	2202      	movs	r2, #2
 80009ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80009cc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009ce:	220d      	movs	r2, #13
 80009d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80009d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009d4:	2202      	movs	r2, #2
 80009d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009d8:	4b19      	ldr	r3, [pc, #100]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 80009de:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009e0:	2204      	movs	r2, #4
 80009e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 80009e4:	4b16      	ldr	r3, [pc, #88]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80009ea:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009ec:	2208      	movs	r2, #8
 80009ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009f0:	4b13      	ldr	r3, [pc, #76]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009f8:	2208      	movs	r2, #8
 80009fa:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009fc:	4b10      	ldr	r3, [pc, #64]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 80009fe:	2204      	movs	r2, #4
 8000a00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a04:	2202      	movs	r2, #2
 8000a06:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000a08:	4b0d      	ldr	r3, [pc, #52]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a10:	2208      	movs	r2, #8
 8000a12:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 8000a14:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a16:	2208      	movs	r2, #8
 8000a18:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a1c:	2208      	movs	r2, #8
 8000a1e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a20:	4b07      	ldr	r3, [pc, #28]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a28:	2204      	movs	r2, #4
 8000a2a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_FDCAN1_Init+0xc0>)
 8000a2e:	f004 f931 	bl	8004c94 <HAL_FDCAN_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000a38:	f000 fefe 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	24000250 	.word	0x24000250
 8000a44:	4000a000 	.word	0x4000a000

08000a48 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000a4c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a4e:	4a2f      	ldr	r2, [pc, #188]	@ (8000b0c <MX_FDCAN2_Init+0xc4>)
 8000a50:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000a52:	4b2d      	ldr	r3, [pc, #180]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000a58:	4b2b      	ldr	r3, [pc, #172]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000a5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000a64:	4b28      	ldr	r3, [pc, #160]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8000a6a:	4b27      	ldr	r3, [pc, #156]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 8000a70:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 20;
 8000a76:	4b24      	ldr	r3, [pc, #144]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a78:	2214      	movs	r2, #20
 8000a7a:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 59;
 8000a7c:	4b22      	ldr	r3, [pc, #136]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a7e:	223b      	movs	r2, #59	@ 0x3b
 8000a80:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 20;
 8000a82:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a84:	2214      	movs	r2, #20
 8000a86:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000a88:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 2;
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a90:	2202      	movs	r2, #2
 8000a92:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000a94:	4b1c      	ldr	r3, [pc, #112]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a96:	220d      	movs	r2, #13
 8000a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000a9c:	2202      	movs	r2, #2
 8000a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 4;
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000aa8:	2204      	movs	r2, #4
 8000aaa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 4;
 8000aac:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000aae:	2204      	movs	r2, #4
 8000ab0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ab4:	2208      	movs	r2, #8
 8000ab6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000aba:	2204      	movs	r2, #4
 8000abc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 8;
 8000abe:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ac0:	2208      	movs	r2, #8
 8000ac2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ac4:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ac6:	2204      	movs	r2, #4
 8000ac8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 2;
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000acc:	2202      	movs	r2, #2
 8000ace:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 8;
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ad8:	2208      	movs	r2, #8
 8000ada:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 8;
 8000adc:	4b0a      	ldr	r3, [pc, #40]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ade:	2208      	movs	r2, #8
 8000ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000ae4:	2208      	movs	r2, #8
 8000ae6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000aee:	4b06      	ldr	r3, [pc, #24]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000af0:	2204      	movs	r2, #4
 8000af2:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000af4:	4804      	ldr	r0, [pc, #16]	@ (8000b08 <MX_FDCAN2_Init+0xc0>)
 8000af6:	f004 f8cd 	bl	8004c94 <HAL_FDCAN_Init>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d001      	beq.n	8000b04 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000b00:	f000 fe9a 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000b04:	bf00      	nop
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	240002f0 	.word	0x240002f0
 8000b0c:	4000a400 	.word	0x4000a400

08000b10 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b0ba      	sub	sp, #232	@ 0xe8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b28:	f107 0318 	add.w	r3, r7, #24
 8000b2c:	22b8      	movs	r2, #184	@ 0xb8
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4618      	mov	r0, r3
 8000b32:	f00c fa3a 	bl	800cfaa <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a5e      	ldr	r2, [pc, #376]	@ (8000cb4 <HAL_FDCAN_MspInit+0x1a4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d160      	bne.n	8000c02 <HAL_FDCAN_MspInit+0xf2>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b40:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b44:	f04f 0300 	mov.w	r3, #0
 8000b48:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000b4c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b54:	f107 0318 	add.w	r3, r7, #24
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f006 fbcb 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000b64:	f000 fe68 	bl	8001838 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000b68:	4b53      	ldr	r3, [pc, #332]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	4a52      	ldr	r2, [pc, #328]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000b70:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000b72:	4b51      	ldr	r3, [pc, #324]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d10e      	bne.n	8000b98 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b7a:	4b50      	ldr	r3, [pc, #320]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000b7c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000b80:	4a4e      	ldr	r2, [pc, #312]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000b82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b86:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000b8a:	4b4c      	ldr	r3, [pc, #304]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000b8c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000b90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b94:	617b      	str	r3, [r7, #20]
 8000b96:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b98:	4b48      	ldr	r3, [pc, #288]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9e:	4a47      	ldr	r2, [pc, #284]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000ba0:	f043 0308 	orr.w	r3, r3, #8
 8000ba4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba8:	4b44      	ldr	r3, [pc, #272]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000baa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bae:	f003 0308 	and.w	r3, r3, #8
 8000bb2:	613b      	str	r3, [r7, #16]
 8000bb4:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbc:	2302      	movs	r3, #2
 8000bbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000bce:	2309      	movs	r3, #9
 8000bd0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bd4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4839      	ldr	r0, [pc, #228]	@ (8000cc0 <HAL_FDCAN_MspInit+0x1b0>)
 8000bdc:	f005 fa28 	bl	8006030 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2100      	movs	r1, #0
 8000be4:	2013      	movs	r0, #19
 8000be6:	f001 fdfe 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000bea:	2013      	movs	r0, #19
 8000bec:	f001 fe15 	bl	800281a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	2015      	movs	r0, #21
 8000bf6:	f001 fdf6 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000bfa:	2015      	movs	r0, #21
 8000bfc:	f001 fe0d 	bl	800281a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000c00:	e054      	b.n	8000cac <HAL_FDCAN_MspInit+0x19c>
  else if(fdcanHandle->Instance==FDCAN2)
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a2f      	ldr	r2, [pc, #188]	@ (8000cc4 <HAL_FDCAN_MspInit+0x1b4>)
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d14f      	bne.n	8000cac <HAL_FDCAN_MspInit+0x19c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c0c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c10:	f04f 0300 	mov.w	r3, #0
 8000c14:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000c18:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c20:	f107 0318 	add.w	r3, r7, #24
 8000c24:	4618      	mov	r0, r3
 8000c26:	f006 fb65 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d001      	beq.n	8000c34 <HAL_FDCAN_MspInit+0x124>
      Error_Handler();
 8000c30:	f000 fe02 	bl	8001838 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000c34:	4b20      	ldr	r3, [pc, #128]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	4a1f      	ldr	r2, [pc, #124]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000c3c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000c3e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb8 <HAL_FDCAN_MspInit+0x1a8>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d10e      	bne.n	8000c64 <HAL_FDCAN_MspInit+0x154>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000c46:	4b1d      	ldr	r3, [pc, #116]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c48:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c52:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000c56:	4b19      	ldr	r3, [pc, #100]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c58:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000c5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c64:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a14      	ldr	r2, [pc, #80]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b11      	ldr	r3, [pc, #68]	@ (8000cbc <HAL_FDCAN_MspInit+0x1ac>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000c82:	2360      	movs	r3, #96	@ 0x60
 8000c84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000c9a:	2309      	movs	r3, #9
 8000c9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4808      	ldr	r0, [pc, #32]	@ (8000cc8 <HAL_FDCAN_MspInit+0x1b8>)
 8000ca8:	f005 f9c2 	bl	8006030 <HAL_GPIO_Init>
}
 8000cac:	bf00      	nop
 8000cae:	37e8      	adds	r7, #232	@ 0xe8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	4000a000 	.word	0x4000a000
 8000cb8:	24000390 	.word	0x24000390
 8000cbc:	58024400 	.word	0x58024400
 8000cc0:	58020c00 	.word	0x58020c00
 8000cc4:	4000a400 	.word	0x4000a400
 8000cc8:	58020400 	.word	0x58020400

08000ccc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b08c      	sub	sp, #48	@ 0x30
 8000cd0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
 8000ce0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ce2:	4b61      	ldr	r3, [pc, #388]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce8:	4a5f      	ldr	r2, [pc, #380]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000cea:	f043 0310 	orr.w	r3, r3, #16
 8000cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf8:	f003 0310 	and.w	r3, r3, #16
 8000cfc:	61bb      	str	r3, [r7, #24]
 8000cfe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d00:	4b59      	ldr	r3, [pc, #356]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d06:	4a58      	ldr	r2, [pc, #352]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d10:	4b55      	ldr	r3, [pc, #340]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d16:	f003 0304 	and.w	r3, r3, #4
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d1e:	4b52      	ldr	r3, [pc, #328]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d24:	4a50      	ldr	r2, [pc, #320]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d2e:	4b4e      	ldr	r3, [pc, #312]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d38:	613b      	str	r3, [r7, #16]
 8000d3a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d3c:	4b4a      	ldr	r3, [pc, #296]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d42:	4a49      	ldr	r2, [pc, #292]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d44:	f043 0302 	orr.w	r3, r3, #2
 8000d48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d4c:	4b46      	ldr	r3, [pc, #280]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5a:	4b43      	ldr	r3, [pc, #268]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d60:	4a41      	ldr	r2, [pc, #260]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d62:	f043 0301 	orr.w	r3, r3, #1
 8000d66:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d6a:	4b3f      	ldr	r3, [pc, #252]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d70:	f003 0301 	and.w	r3, r3, #1
 8000d74:	60bb      	str	r3, [r7, #8]
 8000d76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d78:	4b3b      	ldr	r3, [pc, #236]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d7e:	4a3a      	ldr	r2, [pc, #232]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d80:	f043 0308 	orr.w	r3, r3, #8
 8000d84:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d88:	4b37      	ldr	r3, [pc, #220]	@ (8000e68 <MX_GPIO_Init+0x19c>)
 8000d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d8e:	f003 0308 	and.w	r3, r3, #8
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000d96:	2200      	movs	r2, #0
 8000d98:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000d9c:	4833      	ldr	r0, [pc, #204]	@ (8000e6c <MX_GPIO_Init+0x1a0>)
 8000d9e:	f005 faef 	bl	8006380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8000da2:	2201      	movs	r2, #1
 8000da4:	2109      	movs	r1, #9
 8000da6:	4831      	ldr	r0, [pc, #196]	@ (8000e6c <MX_GPIO_Init+0x1a0>)
 8000da8:	f005 faea 	bl	8006380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_15, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000db2:	482f      	ldr	r0, [pc, #188]	@ (8000e70 <MX_GPIO_Init+0x1a4>)
 8000db4:	f005 fae4 	bl	8006380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000db8:	2200      	movs	r2, #0
 8000dba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dbe:	482d      	ldr	r0, [pc, #180]	@ (8000e74 <MX_GPIO_Init+0x1a8>)
 8000dc0:	f005 fade 	bl	8006380 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000dc4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dd6:	f107 031c 	add.w	r3, r7, #28
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4823      	ldr	r0, [pc, #140]	@ (8000e6c <MX_GPIO_Init+0x1a0>)
 8000dde:	f005 f927 	bl	8006030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8000de2:	2309      	movs	r3, #9
 8000de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000de6:	2301      	movs	r3, #1
 8000de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	2300      	movs	r3, #0
 8000dec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dee:	2303      	movs	r3, #3
 8000df0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df2:	f107 031c 	add.w	r3, r7, #28
 8000df6:	4619      	mov	r1, r3
 8000df8:	481c      	ldr	r0, [pc, #112]	@ (8000e6c <MX_GPIO_Init+0x1a0>)
 8000dfa:	f005 f919 	bl	8006030 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8000dfe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000e02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e0e:	f107 031c 	add.w	r3, r7, #28
 8000e12:	4619      	mov	r1, r3
 8000e14:	4816      	ldr	r0, [pc, #88]	@ (8000e70 <MX_GPIO_Init+0x1a4>)
 8000e16:	f005 f90b 	bl	8006030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000e1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	4619      	mov	r1, r3
 8000e32:	480f      	ldr	r0, [pc, #60]	@ (8000e70 <MX_GPIO_Init+0x1a4>)
 8000e34:	f005 f8fc 	bl	8006030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e46:	2303      	movs	r3, #3
 8000e48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4808      	ldr	r0, [pc, #32]	@ (8000e74 <MX_GPIO_Init+0x1a8>)
 8000e52:	f005 f8ed 	bl	8006030 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000e56:	2100      	movs	r1, #0
 8000e58:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000e5c:	f001 fbd2 	bl	8002604 <HAL_SYSCFG_AnalogSwitchConfig>

}
 8000e60:	bf00      	nop
 8000e62:	3730      	adds	r7, #48	@ 0x30
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	58024400 	.word	0x58024400
 8000e6c:	58020800 	.word	0x58020800
 8000e70:	58021000 	.word	0x58021000
 8000e74:	58020400 	.word	0x58020400

08000e78 <CS_Low>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


// ---------------- GPIO CS helpers ----------------
static inline void CS_Low(const EncoderCS *cs)  { HAL_GPIO_WritePin(cs->cs_port, cs->cs_pin, GPIO_PIN_RESET); }
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6818      	ldr	r0, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	889b      	ldrh	r3, [r3, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	f005 fa78 	bl	8006380 <HAL_GPIO_WritePin>
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <CS_High>:
static inline void CS_High(const EncoderCS *cs) { HAL_GPIO_WritePin(cs->cs_port, cs->cs_pin, GPIO_PIN_SET); }
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6818      	ldr	r0, [r3, #0]
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	889b      	ldrh	r3, [r3, #4]
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f005 fa68 	bl	8006380 <HAL_GPIO_WritePin>
 8000eb0:	bf00      	nop
 8000eb2:	3708      	adds	r7, #8
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <clampf>:

// ---------------- small math helpers ----------------
static inline float clampf(float x, float lo, float hi)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	ed87 0a03 	vstr	s0, [r7, #12]
 8000ec2:	edc7 0a02 	vstr	s1, [r7, #8]
 8000ec6:	ed87 1a01 	vstr	s2, [r7, #4]
    if (x < lo) return lo;
 8000eca:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ece:	edd7 7a02 	vldr	s15, [r7, #8]
 8000ed2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eda:	d501      	bpl.n	8000ee0 <clampf+0x28>
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	e00b      	b.n	8000ef8 <clampf+0x40>
    if (x > hi) return hi;
 8000ee0:	ed97 7a03 	vldr	s14, [r7, #12]
 8000ee4:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ee8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef0:	dd01      	ble.n	8000ef6 <clampf+0x3e>
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	e000      	b.n	8000ef8 <clampf+0x40>
    return x;
 8000ef6:	68fb      	ldr	r3, [r7, #12]
}
 8000ef8:	ee07 3a90 	vmov	s15, r3
 8000efc:	eeb0 0a67 	vmov.f32	s0, s15
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr

08000f0a <as5047p_apply_parity>:

// ---------------- AS5047P SPI helpers ----------------
// Ensure 16-bit word has EVEN parity (AS5047P uses parity bit at bit15)
static inline uint16_t as5047p_apply_parity(uint16_t v)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b085      	sub	sp, #20
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	80fb      	strh	r3, [r7, #6]
  uint16_t x = v;
 8000f14:	88fb      	ldrh	r3, [r7, #6]
 8000f16:	81fb      	strh	r3, [r7, #14]
  x ^= x >> 8;
 8000f18:	89fb      	ldrh	r3, [r7, #14]
 8000f1a:	0a1b      	lsrs	r3, r3, #8
 8000f1c:	b29a      	uxth	r2, r3
 8000f1e:	89fb      	ldrh	r3, [r7, #14]
 8000f20:	4053      	eors	r3, r2
 8000f22:	81fb      	strh	r3, [r7, #14]
  x ^= x >> 4;
 8000f24:	89fb      	ldrh	r3, [r7, #14]
 8000f26:	091b      	lsrs	r3, r3, #4
 8000f28:	b29a      	uxth	r2, r3
 8000f2a:	89fb      	ldrh	r3, [r7, #14]
 8000f2c:	4053      	eors	r3, r2
 8000f2e:	81fb      	strh	r3, [r7, #14]
  x ^= x >> 2;
 8000f30:	89fb      	ldrh	r3, [r7, #14]
 8000f32:	089b      	lsrs	r3, r3, #2
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	89fb      	ldrh	r3, [r7, #14]
 8000f38:	4053      	eors	r3, r2
 8000f3a:	81fb      	strh	r3, [r7, #14]
  x ^= x >> 1;
 8000f3c:	89fb      	ldrh	r3, [r7, #14]
 8000f3e:	085b      	lsrs	r3, r3, #1
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	4053      	eors	r3, r2
 8000f46:	81fb      	strh	r3, [r7, #14]
  uint16_t odd = x & 1u;
 8000f48:	89fb      	ldrh	r3, [r7, #14]
 8000f4a:	f003 0301 	and.w	r3, r3, #1
 8000f4e:	81bb      	strh	r3, [r7, #12]
  if (odd) v |= 0x8000u; else v &= 0x7FFFu;
 8000f50:	89bb      	ldrh	r3, [r7, #12]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d006      	beq.n	8000f64 <as5047p_apply_parity+0x5a>
 8000f56:	88fb      	ldrh	r3, [r7, #6]
 8000f58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000f5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000f60:	80fb      	strh	r3, [r7, #6]
 8000f62:	e003      	b.n	8000f6c <as5047p_apply_parity+0x62>
 8000f64:	88fb      	ldrh	r3, [r7, #6]
 8000f66:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000f6a:	80fb      	strh	r3, [r7, #6]
  return v;
 8000f6c:	88fb      	ldrh	r3, [r7, #6]
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3714      	adds	r7, #20
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <spi1_txrx_u16>:

static HAL_StatusTypeDef spi1_txrx_u16(uint16_t tx, uint16_t *rx)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af02      	add	r7, sp, #8
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	80fb      	strh	r3, [r7, #6]
  uint8_t txb[2] = {(uint8_t)(tx >> 8), (uint8_t)(tx & 0xFF)};
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	0a1b      	lsrs	r3, r3, #8
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	b2db      	uxtb	r3, r3
 8000f90:	733b      	strb	r3, [r7, #12]
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	737b      	strb	r3, [r7, #13]
  uint8_t rxb[2] = {0, 0};
 8000f98:	2300      	movs	r3, #0
 8000f9a:	813b      	strh	r3, [r7, #8]

  HAL_StatusTypeDef st = HAL_SPI_TransmitReceive(&hspi1, txb, rxb, 2, 2);
 8000f9c:	f107 0208 	add.w	r2, r7, #8
 8000fa0:	f107 010c 	add.w	r1, r7, #12
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2302      	movs	r3, #2
 8000faa:	480d      	ldr	r0, [pc, #52]	@ (8000fe0 <spi1_txrx_u16+0x64>)
 8000fac:	f008 f888 	bl	80090c0 <HAL_SPI_TransmitReceive>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	73fb      	strb	r3, [r7, #15]
  if (st == HAL_OK && rx) {
 8000fb4:	7bfb      	ldrb	r3, [r7, #15]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10d      	bne.n	8000fd6 <spi1_txrx_u16+0x5a>
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d00a      	beq.n	8000fd6 <spi1_txrx_u16+0x5a>
    *rx = ((uint16_t)rxb[0] << 8) | (uint16_t)rxb[1];
 8000fc0:	7a3b      	ldrb	r3, [r7, #8]
 8000fc2:	b21b      	sxth	r3, r3
 8000fc4:	021b      	lsls	r3, r3, #8
 8000fc6:	b21a      	sxth	r2, r3
 8000fc8:	7a7b      	ldrb	r3, [r7, #9]
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	b21b      	sxth	r3, r3
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	801a      	strh	r2, [r3, #0]
  }
  return st;
 8000fd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	240004a8 	.word	0x240004a8

08000fe4 <as5047p_read_reg14>:

// Pipelined read: send READ cmd (ignore first response), then send NOP to receive the requested register
static uint16_t as5047p_read_reg14(uint8_t enc_idx, uint16_t addr, uint8_t *err)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	603a      	str	r2, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	80bb      	strh	r3, [r7, #4]
  if (err) *err = 0;
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <as5047p_read_reg14+0x1c>
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	701a      	strb	r2, [r3, #0]

  uint16_t cmd = AS5047P_CMD_READ | (addr & 0x3FFFu);
 8001000:	88bb      	ldrh	r3, [r7, #4]
 8001002:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001006:	b29b      	uxth	r3, r3
 8001008:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800100c:	82fb      	strh	r3, [r7, #22]
  cmd = as5047p_apply_parity(cmd);
 800100e:	8afb      	ldrh	r3, [r7, #22]
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff7a 	bl	8000f0a <as5047p_apply_parity>
 8001016:	4603      	mov	r3, r0
 8001018:	82fb      	strh	r3, [r7, #22]

  uint16_t rx1 = 0, rx2 = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	81fb      	strh	r3, [r7, #14]
 800101e:	2300      	movs	r3, #0
 8001020:	81bb      	strh	r3, [r7, #12]
  const EncoderCS *cs = &enc_cs[enc_idx];
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	00db      	lsls	r3, r3, #3
 8001026:	4a1a      	ldr	r2, [pc, #104]	@ (8001090 <as5047p_read_reg14+0xac>)
 8001028:	4413      	add	r3, r2
 800102a:	613b      	str	r3, [r7, #16]

  CS_Low(cs);
 800102c:	6938      	ldr	r0, [r7, #16]
 800102e:	f7ff ff23 	bl	8000e78 <CS_Low>
  (void)spi1_txrx_u16(cmd, &rx1);
 8001032:	f107 020e 	add.w	r2, r7, #14
 8001036:	8afb      	ldrh	r3, [r7, #22]
 8001038:	4611      	mov	r1, r2
 800103a:	4618      	mov	r0, r3
 800103c:	f7ff ff9e 	bl	8000f7c <spi1_txrx_u16>
  CS_High(cs);
 8001040:	6938      	ldr	r0, [r7, #16]
 8001042:	f7ff ff29 	bl	8000e98 <CS_High>

  __NOP(); __NOP(); __NOP();
 8001046:	bf00      	nop
 8001048:	bf00      	nop
 800104a:	bf00      	nop

  CS_Low(cs);
 800104c:	6938      	ldr	r0, [r7, #16]
 800104e:	f7ff ff13 	bl	8000e78 <CS_Low>
  (void)spi1_txrx_u16(0x0000u, &rx2);
 8001052:	f107 030c 	add.w	r3, r7, #12
 8001056:	4619      	mov	r1, r3
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff ff8f 	bl	8000f7c <spi1_txrx_u16>
  CS_High(cs);
 800105e:	6938      	ldr	r0, [r7, #16]
 8001060:	f7ff ff1a 	bl	8000e98 <CS_High>

  if ((rx2 & AS5047P_ERR_MASK) != 0u) {
 8001064:	89bb      	ldrh	r3, [r7, #12]
 8001066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d005      	beq.n	800107a <as5047p_read_reg14+0x96>
    if (err) *err = 1;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <as5047p_read_reg14+0x96>
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	2201      	movs	r2, #1
 8001078:	701a      	strb	r2, [r3, #0]
  }

  g_last_rx2 = rx2;
 800107a:	89ba      	ldrh	r2, [r7, #12]
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <as5047p_read_reg14+0xb0>)
 800107e:	801a      	strh	r2, [r3, #0]
  return (rx2 & AS5047P_DATA_MASK);
 8001080:	89bb      	ldrh	r3, [r7, #12]
 8001082:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	24000000 	.word	0x24000000
 8001094:	2400049c 	.word	0x2400049c

08001098 <raw_rel_to_q_rad>:

// ---------------- raw->rad mapping (with zero offset) ----------------
static inline float raw_rel_to_q_rad(int32_t raw_rel)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
    // 把 (raw_rel) 映射到 [-1..1] 再乘 JOINT_Q_MAX_RAD
    // 这里用你给的绝对边界来估计半行程
    const float half_range = (float)((RAW_MAX - RAW_MIN) / 2); // 2500
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <raw_rel_to_q_rad+0x48>)
 80010a2:	60fb      	str	r3, [r7, #12]
    float norm = (float)raw_rel / half_range;                  // roughly [-1..1]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	ee07 3a90 	vmov	s15, r3
 80010aa:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80010ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80010b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010b6:	edc7 7a02 	vstr	s15, [r7, #8]
    norm = clampf(norm, -1.2f, +1.2f);                         // 防止偶发超界
 80010ba:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 80010e4 <raw_rel_to_q_rad+0x4c>
 80010be:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80010e8 <raw_rel_to_q_rad+0x50>
 80010c2:	ed97 0a02 	vldr	s0, [r7, #8]
 80010c6:	f7ff fef7 	bl	8000eb8 <clampf>
 80010ca:	ed87 0a02 	vstr	s0, [r7, #8]
    return norm * JOINT_Q_MAX_RAD;
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	451c4000 	.word	0x451c4000
 80010e4:	3f99999a 	.word	0x3f99999a
 80010e8:	bf99999a 	.word	0xbf99999a

080010ec <odrive_can_id>:

// ---------------- CAN helpers ----------------
static inline uint16_t odrive_can_id(uint8_t node_id, uint16_t cmd_id)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	460a      	mov	r2, r1
 80010f6:	71fb      	strb	r3, [r7, #7]
 80010f8:	4613      	mov	r3, r2
 80010fa:	80bb      	strh	r3, [r7, #4]
    return (uint16_t)(((uint16_t)node_id << 5) | (cmd_id & 0x1F));
 80010fc:	79fb      	ldrb	r3, [r7, #7]
 80010fe:	b21b      	sxth	r3, r3
 8001100:	015b      	lsls	r3, r3, #5
 8001102:	b21a      	sxth	r2, r3
 8001104:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001108:	f003 031f 	and.w	r3, r3, #31
 800110c:	b21b      	sxth	r3, r3
 800110e:	4313      	orrs	r3, r2
 8001110:	b21b      	sxth	r3, r3
 8001112:	b29b      	uxth	r3, r3
}
 8001114:	4618      	mov	r0, r3
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr

08001120 <can_send_4b>:

static HAL_StatusTypeDef can_send_4b(FDCAN_HandleTypeDef* hcan, uint16_t std_id, const uint8_t d[4])
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b08e      	sub	sp, #56	@ 0x38
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	460b      	mov	r3, r1
 800112a:	607a      	str	r2, [r7, #4]
 800112c:	817b      	strh	r3, [r7, #10]
    FDCAN_TxHeaderTypeDef tx = {0};
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	2224      	movs	r2, #36	@ 0x24
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f00b ff37 	bl	800cfaa <memset>
    tx.Identifier = std_id;
 800113c:	897b      	ldrh	r3, [r7, #10]
 800113e:	617b      	str	r3, [r7, #20]
    tx.IdType = FDCAN_STANDARD_ID;
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
    tx.TxFrameType = FDCAN_DATA_FRAME;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
    tx.DataLength = FDCAN_DLC_BYTES_4;
 8001148:	2304      	movs	r3, #4
 800114a:	623b      	str	r3, [r7, #32]
    tx.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800114c:	2300      	movs	r3, #0
 800114e:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.BitRateSwitch = FDCAN_BRS_OFF;
 8001150:	2300      	movs	r3, #0
 8001152:	62bb      	str	r3, [r7, #40]	@ 0x28
    tx.FDFormat = FDCAN_CLASSIC_CAN;
 8001154:	2300      	movs	r3, #0
 8001156:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tx.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001158:	2300      	movs	r3, #0
 800115a:	633b      	str	r3, [r7, #48]	@ 0x30
    tx.MessageMarker = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	637b      	str	r3, [r7, #52]	@ 0x34

    return HAL_FDCAN_AddMessageToTxFifoQ(hcan, &tx, (uint8_t*)d);
 8001160:	f107 0314 	add.w	r3, r7, #20
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	4619      	mov	r1, r3
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	f004 f88b 	bl	8005284 <HAL_FDCAN_AddMessageToTxFifoQ>
 800116e:	4603      	mov	r3, r0
}
 8001170:	4618      	mov	r0, r3
 8001172:	3738      	adds	r7, #56	@ 0x38
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <can_send_u32>:

static void can_send_u32(FDCAN_HandleTypeDef* hcan, uint16_t std_id, uint32_t u32)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b086      	sub	sp, #24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	460b      	mov	r3, r1
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	817b      	strh	r3, [r7, #10]
    uint8_t d[4];
    d[0] = (uint8_t)(u32 >> 0);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	753b      	strb	r3, [r7, #20]
    d[1] = (uint8_t)(u32 >> 8);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	0a1b      	lsrs	r3, r3, #8
 8001190:	b2db      	uxtb	r3, r3
 8001192:	757b      	strb	r3, [r7, #21]
    d[2] = (uint8_t)(u32 >> 16);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	0c1b      	lsrs	r3, r3, #16
 8001198:	b2db      	uxtb	r3, r3
 800119a:	75bb      	strb	r3, [r7, #22]
    d[3] = (uint8_t)(u32 >> 24);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	0e1b      	lsrs	r3, r3, #24
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	75fb      	strb	r3, [r7, #23]
    (void)can_send_4b(hcan, std_id, d);
 80011a4:	f107 0214 	add.w	r2, r7, #20
 80011a8:	897b      	ldrh	r3, [r7, #10]
 80011aa:	4619      	mov	r1, r3
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f7ff ffb7 	bl	8001120 <can_send_4b>
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <odrive_clear_errors>:
    can_send_u32(hcan, std_id, x.u);
}

// ---------------- ODrive commands ----------------
static void odrive_clear_errors(FDCAN_HandleTypeDef* hcan, uint8_t node_id)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	6078      	str	r0, [r7, #4]
 80011c2:	460b      	mov	r3, r1
 80011c4:	70fb      	strb	r3, [r7, #3]
    uint16_t id = odrive_can_id(node_id, ODRIVE_CMD_CLEAR_ERRORS);
 80011c6:	78fb      	ldrb	r3, [r7, #3]
 80011c8:	2118      	movs	r1, #24
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff ff8e 	bl	80010ec <odrive_can_id>
 80011d0:	4603      	mov	r3, r0
 80011d2:	81fb      	strh	r3, [r7, #14]
    can_send_u32(hcan, id, 0);
 80011d4:	89fb      	ldrh	r3, [r7, #14]
 80011d6:	2200      	movs	r2, #0
 80011d8:	4619      	mov	r1, r3
 80011da:	6878      	ldr	r0, [r7, #4]
 80011dc:	f7ff ffcc 	bl	8001178 <can_send_u32>
}
 80011e0:	bf00      	nop
 80011e2:	3710      	adds	r7, #16
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <odrive_set_axis_state>:

static void odrive_set_axis_state(FDCAN_HandleTypeDef* hcan, uint8_t node_id, uint32_t state)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	460b      	mov	r3, r1
 80011f2:	607a      	str	r2, [r7, #4]
 80011f4:	72fb      	strb	r3, [r7, #11]
    uint16_t id = odrive_can_id(node_id, ODRIVE_CMD_SET_AXIS_STATE);
 80011f6:	7afb      	ldrb	r3, [r7, #11]
 80011f8:	2107      	movs	r1, #7
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7ff ff76 	bl	80010ec <odrive_can_id>
 8001200:	4603      	mov	r3, r0
 8001202:	82fb      	strh	r3, [r7, #22]
    can_send_u32(hcan, id, state);
 8001204:	8afb      	ldrh	r3, [r7, #22]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	4619      	mov	r1, r3
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff ffb4 	bl	8001178 <can_send_u32>
}
 8001210:	bf00      	nop
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <odrive_set_controller_mode>:

static void odrive_set_controller_mode(FDCAN_HandleTypeDef* hcan, uint8_t node_id, uint32_t control_mode, uint32_t input_mode)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b090      	sub	sp, #64	@ 0x40
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	607a      	str	r2, [r7, #4]
 8001222:	603b      	str	r3, [r7, #0]
 8001224:	460b      	mov	r3, r1
 8001226:	72fb      	strb	r3, [r7, #11]
    // payload: control_mode (u32) + input_mode(u32) -> 8 bytes
    // 为了简化：分两帧不行（ODrive期望8字节）
    // 所以这里用 DLC=8 发送
    FDCAN_TxHeaderTypeDef tx = {0};
 8001228:	f107 031c 	add.w	r3, r7, #28
 800122c:	2224      	movs	r2, #36	@ 0x24
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f00b feba 	bl	800cfaa <memset>
    tx.Identifier = odrive_can_id(node_id, ODRIVE_CMD_SET_CONTROLLER_MODE);
 8001236:	7afb      	ldrb	r3, [r7, #11]
 8001238:	210b      	movs	r1, #11
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff56 	bl	80010ec <odrive_can_id>
 8001240:	4603      	mov	r3, r0
 8001242:	61fb      	str	r3, [r7, #28]
    tx.IdType = FDCAN_STANDARD_ID;
 8001244:	2300      	movs	r3, #0
 8001246:	623b      	str	r3, [r7, #32]
    tx.TxFrameType = FDCAN_DATA_FRAME;
 8001248:	2300      	movs	r3, #0
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.DataLength = FDCAN_DLC_BYTES_8;
 800124c:	2308      	movs	r3, #8
 800124e:	62bb      	str	r3, [r7, #40]	@ 0x28
    tx.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001250:	2300      	movs	r3, #0
 8001252:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tx.BitRateSwitch = FDCAN_BRS_OFF;
 8001254:	2300      	movs	r3, #0
 8001256:	633b      	str	r3, [r7, #48]	@ 0x30
    tx.FDFormat = FDCAN_CLASSIC_CAN;
 8001258:	2300      	movs	r3, #0
 800125a:	637b      	str	r3, [r7, #52]	@ 0x34
    tx.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 800125c:	2300      	movs	r3, #0
 800125e:	63bb      	str	r3, [r7, #56]	@ 0x38
    tx.MessageMarker = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	63fb      	str	r3, [r7, #60]	@ 0x3c

    uint8_t d[8];
    d[0] = (uint8_t)(control_mode >> 0);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	b2db      	uxtb	r3, r3
 8001268:	753b      	strb	r3, [r7, #20]
    d[1] = (uint8_t)(control_mode >> 8);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	0a1b      	lsrs	r3, r3, #8
 800126e:	b2db      	uxtb	r3, r3
 8001270:	757b      	strb	r3, [r7, #21]
    d[2] = (uint8_t)(control_mode >> 16);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	0c1b      	lsrs	r3, r3, #16
 8001276:	b2db      	uxtb	r3, r3
 8001278:	75bb      	strb	r3, [r7, #22]
    d[3] = (uint8_t)(control_mode >> 24);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	0e1b      	lsrs	r3, r3, #24
 800127e:	b2db      	uxtb	r3, r3
 8001280:	75fb      	strb	r3, [r7, #23]
    d[4] = (uint8_t)(input_mode >> 0);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	763b      	strb	r3, [r7, #24]
    d[5] = (uint8_t)(input_mode >> 8);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	0a1b      	lsrs	r3, r3, #8
 800128c:	b2db      	uxtb	r3, r3
 800128e:	767b      	strb	r3, [r7, #25]
    d[6] = (uint8_t)(input_mode >> 16);
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	0c1b      	lsrs	r3, r3, #16
 8001294:	b2db      	uxtb	r3, r3
 8001296:	76bb      	strb	r3, [r7, #26]
    d[7] = (uint8_t)(input_mode >> 24);
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	0e1b      	lsrs	r3, r3, #24
 800129c:	b2db      	uxtb	r3, r3
 800129e:	76fb      	strb	r3, [r7, #27]

    (void)HAL_FDCAN_AddMessageToTxFifoQ(hcan, &tx, d);
 80012a0:	f107 0214 	add.w	r2, r7, #20
 80012a4:	f107 031c 	add.w	r3, r7, #28
 80012a8:	4619      	mov	r1, r3
 80012aa:	68f8      	ldr	r0, [r7, #12]
 80012ac:	f003 ffea 	bl	8005284 <HAL_FDCAN_AddMessageToTxFifoQ>
}
 80012b0:	bf00      	nop
 80012b2:	3740      	adds	r7, #64	@ 0x40
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <joint1_zero_calibrate>:
    can_send_f32(hcan, id, tau_nm);
}

// ---------------- joint functions ----------------
static void joint1_zero_calibrate(void)
{
 80012b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
    // 上电后采样多次取平均当 zero（避免启动瞬间噪声）
    const int N = 100;
 80012c0:	2364      	movs	r3, #100	@ 0x64
 80012c2:	607b      	str	r3, [r7, #4]
    int64_t sum = 0;
 80012c4:	f04f 0200 	mov.w	r2, #0
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    int ok = 0;
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < N; i++) {
 80012d4:	2300      	movs	r3, #0
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	e022      	b.n	8001320 <joint1_zero_calibrate+0x68>
        uint8_t e = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	707b      	strb	r3, [r7, #1]
        uint16_t r = as5047p_read_reg14(0, AS5047P_REG_ANGLECOM, &e);
 80012de:	1c7b      	adds	r3, r7, #1
 80012e0:	461a      	mov	r2, r3
 80012e2:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff fe7c 	bl	8000fe4 <as5047p_read_reg14>
 80012ec:	4603      	mov	r3, r0
 80012ee:	807b      	strh	r3, [r7, #2]
        if (e == 0) { sum += (int32_t)r; ok++; }
 80012f0:	787b      	ldrb	r3, [r7, #1]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10e      	bne.n	8001314 <joint1_zero_calibrate+0x5c>
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	2200      	movs	r2, #0
 80012fa:	461c      	mov	r4, r3
 80012fc:	4615      	mov	r5, r2
 80012fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001302:	eb12 0804 	adds.w	r8, r2, r4
 8001306:	eb43 0905 	adc.w	r9, r3, r5
 800130a:	e9c7 8904 	strd	r8, r9, [r7, #16]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
        HAL_Delay(2);
 8001314:	2002      	movs	r0, #2
 8001316:	f001 f951 	bl	80025bc <HAL_Delay>
    for (int i = 0; i < N; i++) {
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	3301      	adds	r3, #1
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	429a      	cmp	r2, r3
 8001326:	dbd8      	blt.n	80012da <joint1_zero_calibrate+0x22>
    }

    if (ok > (N/2)) {
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	da00      	bge.n	8001330 <joint1_zero_calibrate+0x78>
 800132e:	3301      	adds	r3, #1
 8001330:	105b      	asrs	r3, r3, #1
 8001332:	461a      	mov	r2, r3
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	4293      	cmp	r3, r2
 8001338:	dd25      	ble.n	8001386 <joint1_zero_calibrate+0xce>
        g_joint1.raw_zero = (int32_t)(sum / ok);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	17da      	asrs	r2, r3, #31
 800133e:	469a      	mov	sl, r3
 8001340:	4693      	mov	fp, r2
 8001342:	4652      	mov	r2, sl
 8001344:	465b      	mov	r3, fp
 8001346:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800134a:	f7ff f839 	bl	80003c0 <__aeabi_ldivmod>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001354:	605a      	str	r2, [r3, #4]
        g_joint1.zero_valid = 1;
 8001356:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001358:	2201      	movs	r2, #1
 800135a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        g_joint1.q = 0.0f;
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001360:	f04f 0200 	mov.w	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
        g_joint1.q_prev = 0.0f;
 8001366:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001368:	f04f 0200 	mov.w	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
        g_joint1.qd = 0.0f;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001370:	f04f 0200 	mov.w	r2, #0
 8001374:	615a      	str	r2, [r3, #20]
        g_joint1.qd_f = 0.0f;
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001378:	f04f 0200 	mov.w	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
        g_joint1.q_des = 0.0f;      // 保持零位（即保持上电位置）
 800137e:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <joint1_zero_calibrate+0xd8>)
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	61da      	str	r2, [r3, #28]
    }
}
 8001386:	bf00      	nop
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001390:	24000008 	.word	0x24000008

08001394 <joint1_control_1khz>:

static void joint1_control_1khz(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
    // 1) read encoder
    g_joint1.raw = (int32_t)enc_raw[0];
 800139a:	4b62      	ldr	r3, [pc, #392]	@ (8001524 <joint1_control_1khz+0x190>)
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	4b61      	ldr	r3, [pc, #388]	@ (8001528 <joint1_control_1khz+0x194>)
 80013a2:	601a      	str	r2, [r3, #0]
    if (!g_joint1.zero_valid) {
 80013a4:	4b60      	ldr	r3, [pc, #384]	@ (8001528 <joint1_control_1khz+0x194>)
 80013a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f000 80b5 	beq.w	800151a <joint1_control_1khz+0x186>
      //  odrive_set_input_torque(&hfdcan1, JOINT_NODE_ID, 0.0f);
        return;
    }

    // 2) raw_rel
    g_joint1.raw_rel = g_joint1.raw - g_joint1.raw_zero;
 80013b0:	4b5d      	ldr	r3, [pc, #372]	@ (8001528 <joint1_control_1khz+0x194>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	4b5c      	ldr	r3, [pc, #368]	@ (8001528 <joint1_control_1khz+0x194>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	4a5b      	ldr	r2, [pc, #364]	@ (8001528 <joint1_control_1khz+0x194>)
 80013bc:	6093      	str	r3, [r2, #8]

    // 3) q / qd
    g_joint1.q = raw_rel_to_q_rad(g_joint1.raw_rel);
 80013be:	4b5a      	ldr	r3, [pc, #360]	@ (8001528 <joint1_control_1khz+0x194>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff fe68 	bl	8001098 <raw_rel_to_q_rad>
 80013c8:	eef0 7a40 	vmov.f32	s15, s0
 80013cc:	4b56      	ldr	r3, [pc, #344]	@ (8001528 <joint1_control_1khz+0x194>)
 80013ce:	edc3 7a03 	vstr	s15, [r3, #12]

    const float dt = 0.001f;
 80013d2:	4b56      	ldr	r3, [pc, #344]	@ (800152c <joint1_control_1khz+0x198>)
 80013d4:	613b      	str	r3, [r7, #16]
    float qd = (g_joint1.q - g_joint1.q_prev) / dt;
 80013d6:	4b54      	ldr	r3, [pc, #336]	@ (8001528 <joint1_control_1khz+0x194>)
 80013d8:	ed93 7a03 	vldr	s14, [r3, #12]
 80013dc:	4b52      	ldr	r3, [pc, #328]	@ (8001528 <joint1_control_1khz+0x194>)
 80013de:	edd3 7a04 	vldr	s15, [r3, #16]
 80013e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80013ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ee:	edc7 7a03 	vstr	s15, [r7, #12]
    g_joint1.q_prev = g_joint1.q;
 80013f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001528 <joint1_control_1khz+0x194>)
 80013f4:	68db      	ldr	r3, [r3, #12]
 80013f6:	4a4c      	ldr	r2, [pc, #304]	@ (8001528 <joint1_control_1khz+0x194>)
 80013f8:	6113      	str	r3, [r2, #16]

    const float alpha = 0.1f;
 80013fa:	4b4d      	ldr	r3, [pc, #308]	@ (8001530 <joint1_control_1khz+0x19c>)
 80013fc:	60bb      	str	r3, [r7, #8]
    g_joint1.qd_f = g_joint1.qd_f + alpha * (qd - g_joint1.qd_f);
 80013fe:	4b4a      	ldr	r3, [pc, #296]	@ (8001528 <joint1_control_1khz+0x194>)
 8001400:	ed93 7a06 	vldr	s14, [r3, #24]
 8001404:	4b48      	ldr	r3, [pc, #288]	@ (8001528 <joint1_control_1khz+0x194>)
 8001406:	edd3 7a06 	vldr	s15, [r3, #24]
 800140a:	edd7 6a03 	vldr	s13, [r7, #12]
 800140e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001412:	edd7 7a02 	vldr	s15, [r7, #8]
 8001416:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	4b42      	ldr	r3, [pc, #264]	@ (8001528 <joint1_control_1khz+0x194>)
 8001420:	edc3 7a06 	vstr	s15, [r3, #24]
    g_joint1.q = g_joint1.q;      // keep
 8001424:	4b40      	ldr	r3, [pc, #256]	@ (8001528 <joint1_control_1khz+0x194>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	4a3f      	ldr	r2, [pc, #252]	@ (8001528 <joint1_control_1khz+0x194>)
 800142a:	60d3      	str	r3, [r2, #12]
    g_joint1.qd = g_joint1.qd_f;
 800142c:	4b3e      	ldr	r3, [pc, #248]	@ (8001528 <joint1_control_1khz+0x194>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a3d      	ldr	r2, [pc, #244]	@ (8001528 <joint1_control_1khz+0x194>)
 8001432:	6153      	str	r3, [r2, #20]

    // 4) MIT-like torque (P/PD + ff)
    float tau = g_joint1.kp * (g_joint1.q_des - g_joint1.q)
 8001434:	4b3c      	ldr	r3, [pc, #240]	@ (8001528 <joint1_control_1khz+0x194>)
 8001436:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800143a:	4b3b      	ldr	r3, [pc, #236]	@ (8001528 <joint1_control_1khz+0x194>)
 800143c:	edd3 6a07 	vldr	s13, [r3, #28]
 8001440:	4b39      	ldr	r3, [pc, #228]	@ (8001528 <joint1_control_1khz+0x194>)
 8001442:	edd3 7a03 	vldr	s15, [r3, #12]
 8001446:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800144a:	ee27 7a27 	vmul.f32	s14, s14, s15
              + g_joint1.kd * (g_joint1.qd_des - g_joint1.qd)
 800144e:	4b36      	ldr	r3, [pc, #216]	@ (8001528 <joint1_control_1khz+0x194>)
 8001450:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8001454:	4b34      	ldr	r3, [pc, #208]	@ (8001528 <joint1_control_1khz+0x194>)
 8001456:	ed93 6a08 	vldr	s12, [r3, #32]
 800145a:	4b33      	ldr	r3, [pc, #204]	@ (8001528 <joint1_control_1khz+0x194>)
 800145c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001460:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001464:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001468:	ee37 7a27 	vadd.f32	s14, s14, s15
              + g_joint1.tau_ff;
 800146c:	4b2e      	ldr	r3, [pc, #184]	@ (8001528 <joint1_control_1khz+0x194>)
 800146e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
    float tau = g_joint1.kp * (g_joint1.q_des - g_joint1.q)
 8001472:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001476:	edc7 7a05 	vstr	s15, [r7, #20]

    // 5) soft limit based on absolute raw (更可靠)
    if (g_joint1.raw < (RAW_MIN + MARGIN_RAW)) {
 800147a:	4b2b      	ldr	r3, [pc, #172]	@ (8001528 <joint1_control_1khz+0x194>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f241 6243 	movw	r2, #5699	@ 0x1643
 8001482:	4293      	cmp	r3, r2
 8001484:	dc17      	bgt.n	80014b6 <joint1_control_1khz+0x122>
        float x = (float)((RAW_MIN + MARGIN_RAW) - g_joint1.raw);
 8001486:	4b28      	ldr	r3, [pc, #160]	@ (8001528 <joint1_control_1khz+0x194>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	f241 6344 	movw	r3, #5700	@ 0x1644
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	ee07 3a90 	vmov	s15, r3
 8001494:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001498:	edc7 7a00 	vstr	s15, [r7]
        tau += K_SOFT * x;
 800149c:	edd7 7a00 	vldr	s15, [r7]
 80014a0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001534 <joint1_control_1khz+0x1a0>
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80014ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b0:	edc7 7a05 	vstr	s15, [r7, #20]
 80014b4:	e01b      	b.n	80014ee <joint1_control_1khz+0x15a>
    } else if (g_joint1.raw > (RAW_MAX - MARGIN_RAW)) {
 80014b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001528 <joint1_control_1khz+0x194>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f642 023c 	movw	r2, #10300	@ 0x283c
 80014be:	4293      	cmp	r3, r2
 80014c0:	dd15      	ble.n	80014ee <joint1_control_1khz+0x15a>
        float x = (float)(g_joint1.raw - (RAW_MAX - MARGIN_RAW));
 80014c2:	4b19      	ldr	r3, [pc, #100]	@ (8001528 <joint1_control_1khz+0x194>)
 80014c4:	681a      	ldr	r2, [r3, #0]
 80014c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001538 <joint1_control_1khz+0x1a4>)
 80014c8:	4413      	add	r3, r2
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d2:	edc7 7a01 	vstr	s15, [r7, #4]
        tau -= K_SOFT * x;
 80014d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80014da:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001534 <joint1_control_1khz+0x1a0>
 80014de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80014e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ea:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    // 6) clamp
    tau = clampf(tau, -g_joint1.tau_max, +g_joint1.tau_max);
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <joint1_control_1khz+0x194>)
 80014f0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80014f4:	eef1 7a67 	vneg.f32	s15, s15
 80014f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <joint1_control_1khz+0x194>)
 80014fa:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80014fe:	eeb0 1a47 	vmov.f32	s2, s14
 8001502:	eef0 0a67 	vmov.f32	s1, s15
 8001506:	ed97 0a05 	vldr	s0, [r7, #20]
 800150a:	f7ff fcd5 	bl	8000eb8 <clampf>
 800150e:	ed87 0a05 	vstr	s0, [r7, #20]
    g_joint1.tau = tau;
 8001512:	4a05      	ldr	r2, [pc, #20]	@ (8001528 <joint1_control_1khz+0x194>)
 8001514:	697b      	ldr	r3, [r7, #20]
 8001516:	6313      	str	r3, [r2, #48]	@ 0x30
 8001518:	e000      	b.n	800151c <joint1_control_1khz+0x188>
        return;
 800151a:	bf00      	nop

    // 7) send torque
 //   odrive_set_input_torque(&hfdcan1, JOINT_NODE_ID, tau);
}
 800151c:	3718      	adds	r7, #24
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	240004a0 	.word	0x240004a0
 8001528:	24000008 	.word	0x24000008
 800152c:	3a83126f 	.word	0x3a83126f
 8001530:	3dcccccd 	.word	0x3dcccccd
 8001534:	3b03126f 	.word	0x3b03126f
 8001538:	ffffd7c4 	.word	0xffffd7c4

0800153c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08a      	sub	sp, #40	@ 0x28
 8001540:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001542:	f000 ffa9 	bl	8002498 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001546:	f000 f8ed 	bl	8001724 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154a:	f7ff fbbf 	bl	8000ccc <MX_GPIO_Init>
  MX_DMA_Init();
 800154e:	f7ff f9ef 	bl	8000930 <MX_DMA_Init>
  MX_SPI2_Init();
 8001552:	f000 f9cf 	bl	80018f4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001556:	f000 fe05 	bl	8002164 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800155a:	f000 fd8f 	bl	800207c <MX_TIM2_Init>
  MX_FDCAN1_Init();
 800155e:	f7ff fa0f 	bl	8000980 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001562:	f7ff fa71 	bl	8000a48 <MX_FDCAN2_Init>
  MX_USART10_UART_Init();
 8001566:	f000 fe49 	bl	80021fc <MX_USART10_UART_Init>
  MX_SPI1_Init();
 800156a:	f000 f96b 	bl	8001844 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  // ensure CS high
  for (int i = 0; i < ENCODER_COUNT; i++) CS_High(&enc_cs[i]);
 800156e:	2300      	movs	r3, #0
 8001570:	61fb      	str	r3, [r7, #28]
 8001572:	e009      	b.n	8001588 <main+0x4c>
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4a5c      	ldr	r2, [pc, #368]	@ (80016ec <main+0x1b0>)
 800157a:	4413      	add	r3, r2
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fc8b 	bl	8000e98 <CS_High>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3301      	adds	r3, #1
 8001586:	61fb      	str	r3, [r7, #28]
 8001588:	69fb      	ldr	r3, [r7, #28]
 800158a:	2b00      	cmp	r3, #0
 800158c:	ddf2      	ble.n	8001574 <main+0x38>

  // power enable (your board)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001594:	4856      	ldr	r0, [pc, #344]	@ (80016f0 <main+0x1b4>)
 8001596:	f004 fef3 	bl	8006380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800159a:	2201      	movs	r2, #1
 800159c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015a0:	4853      	ldr	r0, [pc, #332]	@ (80016f0 <main+0x1b4>)
 80015a2:	f004 feed 	bl	8006380 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80015a6:	2201      	movs	r2, #1
 80015a8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015ac:	4850      	ldr	r0, [pc, #320]	@ (80016f0 <main+0x1b4>)
 80015ae:	f004 fee7 	bl	8006380 <HAL_GPIO_WritePin>
  HAL_Delay(50);
 80015b2:	2032      	movs	r0, #50	@ 0x32
 80015b4:	f001 f802 	bl	80025bc <HAL_Delay>

  // CAN init/start (assumed inside bsp_can_init)

  bsp_can_init();
 80015b8:	f7ff f8e8 	bl	800078c <bsp_can_init>
  HAL_Delay(50);
 80015bc:	2032      	movs	r0, #50	@ 0x32
 80015be:	f000 fffd 	bl	80025bc <HAL_Delay>

  // IMU init (optional)
 // (void)BMI088_init();

	// ODrive: clear errors + closed loop + torque passthrough
	odrive_clear_errors(&hfdcan1, JOINT_NODE_ID);
 80015c2:	2106      	movs	r1, #6
 80015c4:	484b      	ldr	r0, [pc, #300]	@ (80016f4 <main+0x1b8>)
 80015c6:	f7ff fdf8 	bl	80011ba <odrive_clear_errors>
	HAL_Delay(10);
 80015ca:	200a      	movs	r0, #10
 80015cc:	f000 fff6 	bl	80025bc <HAL_Delay>

	odrive_set_axis_state(&hfdcan1, JOINT_NODE_ID, AXIS_STATE_CLOSED_LOOP_CONTROL);
 80015d0:	2208      	movs	r2, #8
 80015d2:	2106      	movs	r1, #6
 80015d4:	4847      	ldr	r0, [pc, #284]	@ (80016f4 <main+0x1b8>)
 80015d6:	f7ff fe07 	bl	80011e8 <odrive_set_axis_state>
	HAL_Delay(50);
 80015da:	2032      	movs	r0, #50	@ 0x32
 80015dc:	f000 ffee 	bl	80025bc <HAL_Delay>

	odrive_set_controller_mode(&hfdcan1, JOINT_NODE_ID, CONTROL_MODE_TORQUE, INPUT_MODE_PASSTHROUGH);
 80015e0:	2301      	movs	r3, #1
 80015e2:	2201      	movs	r2, #1
 80015e4:	2106      	movs	r1, #6
 80015e6:	4843      	ldr	r0, [pc, #268]	@ (80016f4 <main+0x1b8>)
 80015e8:	f7ff fe16 	bl	8001218 <odrive_set_controller_mode>
	HAL_Delay(20);
 80015ec:	2014      	movs	r0, #20
 80015ee:	f000 ffe5 	bl	80025bc <HAL_Delay>

	// zero calibration (set current as 0)
	joint1_zero_calibrate();
 80015f2:	f7ff fe61 	bl	80012b8 <joint1_zero_calibrate>

	// start 1kHz tick
	HAL_TIM_Base_Start_IT(&htim2);
 80015f6:	4840      	ldr	r0, [pc, #256]	@ (80016f8 <main+0x1bc>)
 80015f8:	f008 fbf6 	bl	8009de8 <HAL_TIM_Base_Start_IT>

	const char *boot = "\r\n[H725] Joint POC: SPI1 AS5047P + CAN1 ODrive torque loop @1kHz\r\n";
 80015fc:	4b3f      	ldr	r3, [pc, #252]	@ (80016fc <main+0x1c0>)
 80015fe:	613b      	str	r3, [r7, #16]
	HAL_UART_Transmit(&huart1, (uint8_t*)boot, (uint16_t)strlen(boot), 50);
 8001600:	6938      	ldr	r0, [r7, #16]
 8001602:	f7fe fed5 	bl	80003b0 <strlen>
 8001606:	4603      	mov	r3, r0
 8001608:	b29a      	uxth	r2, r3
 800160a:	2332      	movs	r3, #50	@ 0x32
 800160c:	6939      	ldr	r1, [r7, #16]
 800160e:	483c      	ldr	r0, [pc, #240]	@ (8001700 <main+0x1c4>)
 8001610:	f009 f8ec 	bl	800a7ec <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t last_tick = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
  uint32_t print_div_ctr = 0;
 8001618:	2300      	movs	r3, #0
 800161a:	617b      	str	r3, [r7, #20]

  while (1)
  {
	  if (!g_tick_flag) continue;
 800161c:	4b39      	ldr	r3, [pc, #228]	@ (8001704 <main+0x1c8>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d05e      	beq.n	80016e4 <main+0x1a8>
	  g_tick_flag = 0;
 8001626:	4b37      	ldr	r3, [pc, #220]	@ (8001704 <main+0x1c8>)
 8001628:	2200      	movs	r2, #0
 800162a:	701a      	strb	r2, [r3, #0]

	  if (g_tick_1khz == last_tick) continue;
 800162c:	4b36      	ldr	r3, [pc, #216]	@ (8001708 <main+0x1cc>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	429a      	cmp	r2, r3
 8001634:	d058      	beq.n	80016e8 <main+0x1ac>
	  last_tick = g_tick_1khz;
 8001636:	4b34      	ldr	r3, [pc, #208]	@ (8001708 <main+0x1cc>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	61bb      	str	r3, [r7, #24]

	   // 1) read encoder at 1kHz
	   enc_raw[0] = as5047p_read_reg14(0, AS5047P_REG_ANGLECOM, &enc_err[0]);
 800163c:	4a33      	ldr	r2, [pc, #204]	@ (800170c <main+0x1d0>)
 800163e:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff fcce 	bl	8000fe4 <as5047p_read_reg14>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	4b30      	ldr	r3, [pc, #192]	@ (8001710 <main+0x1d4>)
 800164e:	801a      	strh	r2, [r3, #0]

	   // 2) run joint control (send torque)
	   joint1_control_1khz();
 8001650:	f7ff fea0 	bl	8001394 <joint1_control_1khz>

	   // 3) debug print @100Hz
	   if (++print_div_ctr >= PRINT_DIV) {
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	3301      	adds	r3, #1
 8001658:	617b      	str	r3, [r7, #20]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	2b09      	cmp	r3, #9
 800165e:	d9dd      	bls.n	800161c <main+0xe0>
		   print_div_ctr = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	617b      	str	r3, [r7, #20]

		   int32_t q_mrad  = (int32_t)(g_joint1.q  * 1000.0f);
 8001664:	4b2b      	ldr	r3, [pc, #172]	@ (8001714 <main+0x1d8>)
 8001666:	edd3 7a03 	vldr	s15, [r3, #12]
 800166a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001718 <main+0x1dc>
 800166e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001672:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001676:	ee17 3a90 	vmov	r3, s15
 800167a:	60fb      	str	r3, [r7, #12]
		   int32_t qd_mrad = (int32_t)(g_joint1.qd * 1000.0f);
 800167c:	4b25      	ldr	r3, [pc, #148]	@ (8001714 <main+0x1d8>)
 800167e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001682:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8001718 <main+0x1dc>
 8001686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	ee17 3a90 	vmov	r3, s15
 8001692:	60bb      	str	r3, [r7, #8]
		   int32_t tau_mNm = (int32_t)(g_joint1.tau * 1000.0f);
 8001694:	4b1f      	ldr	r3, [pc, #124]	@ (8001714 <main+0x1d8>)
 8001696:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800169a:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001718 <main+0x1dc>
 800169e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016a6:	ee17 3a90 	vmov	r3, s15
 80016aa:	607b      	str	r3, [r7, #4]

		   int n = 0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	603b      	str	r3, [r7, #0]
		   n += snprintf(uart_buf+n, sizeof(uart_buf)-n,
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	4a1a      	ldr	r2, [pc, #104]	@ (800171c <main+0x1e0>)
 80016b4:	1898      	adds	r0, r3, r2
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	9301      	str	r3, [sp, #4]
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	4a16      	ldr	r2, [pc, #88]	@ (8001720 <main+0x1e4>)
 80016c8:	f00b fbf6 	bl	800ceb8 <sniprintf>
 80016cc:	4602      	mov	r2, r0
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	4413      	add	r3, r2
 80016d2:	603b      	str	r3, [r7, #0]
				   "q=%ldmrad qd=%ldmrad/s tau=%ldmNm\r\n", q_mrad, qd_mrad, tau_mNm);



		   HAL_UART_Transmit(&huart1, (uint8_t*)uart_buf, (uint16_t)n, 10);
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	230a      	movs	r3, #10
 80016da:	4910      	ldr	r1, [pc, #64]	@ (800171c <main+0x1e0>)
 80016dc:	4808      	ldr	r0, [pc, #32]	@ (8001700 <main+0x1c4>)
 80016de:	f009 f885 	bl	800a7ec <HAL_UART_Transmit>
 80016e2:	e79b      	b.n	800161c <main+0xe0>
	  if (!g_tick_flag) continue;
 80016e4:	bf00      	nop
 80016e6:	e799      	b.n	800161c <main+0xe0>
	  if (g_tick_1khz == last_tick) continue;
 80016e8:	bf00      	nop
	  if (!g_tick_flag) continue;
 80016ea:	e797      	b.n	800161c <main+0xe0>
 80016ec:	24000000 	.word	0x24000000
 80016f0:	58020800 	.word	0x58020800
 80016f4:	24000250 	.word	0x24000250
 80016f8:	240006ac 	.word	0x240006ac
 80016fc:	0800f078 	.word	0x0800f078
 8001700:	240006f8 	.word	0x240006f8
 8001704:	24000398 	.word	0x24000398
 8001708:	24000394 	.word	0x24000394
 800170c:	240004a4 	.word	0x240004a4
 8001710:	240004a0 	.word	0x240004a0
 8001714:	24000008 	.word	0x24000008
 8001718:	447a0000 	.word	0x447a0000
 800171c:	2400039c 	.word	0x2400039c
 8001720:	0800f0bc 	.word	0x0800f0bc

08001724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b09c      	sub	sp, #112	@ 0x70
 8001728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800172a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800172e:	224c      	movs	r2, #76	@ 0x4c
 8001730:	2100      	movs	r1, #0
 8001732:	4618      	mov	r0, r3
 8001734:	f00b fc39 	bl	800cfaa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	2220      	movs	r2, #32
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f00b fc33 	bl	800cfaa <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001744:	2002      	movs	r0, #2
 8001746:	f004 fe35 	bl	80063b4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
 800174e:	4b2b      	ldr	r3, [pc, #172]	@ (80017fc <SystemClock_Config+0xd8>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	4a2a      	ldr	r2, [pc, #168]	@ (80017fc <SystemClock_Config+0xd8>)
 8001754:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b28      	ldr	r3, [pc, #160]	@ (80017fc <SystemClock_Config+0xd8>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001762:	603b      	str	r3, [r7, #0]
 8001764:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001766:	bf00      	nop
 8001768:	4b24      	ldr	r3, [pc, #144]	@ (80017fc <SystemClock_Config+0xd8>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001770:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001774:	d1f8      	bne.n	8001768 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001776:	2301      	movs	r3, #1
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800177a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800177e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001780:	2302      	movs	r3, #2
 8001782:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001784:	2302      	movs	r3, #2
 8001786:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001788:	2302      	movs	r3, #2
 800178a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 800178c:	2328      	movs	r3, #40	@ 0x28
 800178e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001790:	2301      	movs	r3, #1
 8001792:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001794:	2306      	movs	r3, #6
 8001796:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001798:	2302      	movs	r3, #2
 800179a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800179c:	230c      	movs	r3, #12
 800179e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ac:	4618      	mov	r0, r3
 80017ae:	f004 fe3b 	bl	8006428 <HAL_RCC_OscConfig>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017b8:	f000 f83e 	bl	8001838 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017bc:	233f      	movs	r3, #63	@ 0x3f
 80017be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c0:	2303      	movs	r3, #3
 80017c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80017c8:	2308      	movs	r3, #8
 80017ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80017cc:	2340      	movs	r3, #64	@ 0x40
 80017ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80017d0:	2340      	movs	r3, #64	@ 0x40
 80017d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80017d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017d8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80017da:	2340      	movs	r3, #64	@ 0x40
 80017dc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80017de:	1d3b      	adds	r3, r7, #4
 80017e0:	2103      	movs	r1, #3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f005 f9fa 	bl	8006bdc <HAL_RCC_ClockConfig>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80017ee:	f000 f823 	bl	8001838 <Error_Handler>
  }
}
 80017f2:	bf00      	nop
 80017f4:	3770      	adds	r7, #112	@ 0x70
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	58024800 	.word	0x58024800

08001800 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001810:	d107      	bne.n	8001822 <HAL_TIM_PeriodElapsedCallback+0x22>
	g_tick_1khz++;
 8001812:	4b07      	ldr	r3, [pc, #28]	@ (8001830 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	3301      	adds	r3, #1
 8001818:	4a05      	ldr	r2, [pc, #20]	@ (8001830 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800181a:	6013      	str	r3, [r2, #0]
	g_tick_flag = 1;
 800181c:	4b05      	ldr	r3, [pc, #20]	@ (8001834 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
  }
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	24000394 	.word	0x24000394
 8001834:	24000398 	.word	0x24000398

08001838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800183c:	b672      	cpsid	i
}
 800183e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001840:	bf00      	nop
 8001842:	e7fd      	b.n	8001840 <Error_Handler+0x8>

08001844 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001848:	4b28      	ldr	r3, [pc, #160]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800184a:	4a29      	ldr	r2, [pc, #164]	@ (80018f0 <MX_SPI1_Init+0xac>)
 800184c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800184e:	4b27      	ldr	r3, [pc, #156]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001850:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001854:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001856:	4b25      	ldr	r3, [pc, #148]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800185c:	4b23      	ldr	r3, [pc, #140]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800185e:	2207      	movs	r2, #7
 8001860:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001862:	4b22      	ldr	r3, [pc, #136]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001868:	4b20      	ldr	r3, [pc, #128]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800186a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800186e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001870:	4b1e      	ldr	r3, [pc, #120]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001872:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001876:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001878:	4b1c      	ldr	r3, [pc, #112]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800187a:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 800187e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001880:	4b1a      	ldr	r3, [pc, #104]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001882:	2200      	movs	r2, #0
 8001884:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001886:	4b19      	ldr	r3, [pc, #100]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001888:	2200      	movs	r2, #0
 800188a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800188c:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800188e:	2200      	movs	r2, #0
 8001890:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001892:	4b16      	ldr	r3, [pc, #88]	@ (80018ec <MX_SPI1_Init+0xa8>)
 8001894:	2200      	movs	r2, #0
 8001896:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001898:	4b14      	ldr	r3, [pc, #80]	@ (80018ec <MX_SPI1_Init+0xa8>)
 800189a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800189e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018a0:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018a6:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018ac:	4b0f      	ldr	r3, [pc, #60]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018be:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018c4:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018ca:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018d6:	4805      	ldr	r0, [pc, #20]	@ (80018ec <MX_SPI1_Init+0xa8>)
 80018d8:	f007 face 	bl	8008e78 <HAL_SPI_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 80018e2:	f7ff ffa9 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	240004a8 	.word	0x240004a8
 80018f0:	40013000 	.word	0x40013000

080018f4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80018f8:	4b28      	ldr	r3, [pc, #160]	@ (800199c <MX_SPI2_Init+0xa8>)
 80018fa:	4a29      	ldr	r2, [pc, #164]	@ (80019a0 <MX_SPI2_Init+0xac>)
 80018fc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001900:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001904:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001906:	4b25      	ldr	r3, [pc, #148]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001908:	2200      	movs	r2, #0
 800190a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800190c:	4b23      	ldr	r3, [pc, #140]	@ (800199c <MX_SPI2_Init+0xa8>)
 800190e:	2207      	movs	r2, #7
 8001910:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001912:	4b22      	ldr	r3, [pc, #136]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001914:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001918:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800191a:	4b20      	ldr	r3, [pc, #128]	@ (800199c <MX_SPI2_Init+0xa8>)
 800191c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001920:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001922:	4b1e      	ldr	r3, [pc, #120]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001924:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001928:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800192a:	4b1c      	ldr	r3, [pc, #112]	@ (800199c <MX_SPI2_Init+0xa8>)
 800192c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001930:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001932:	4b1a      	ldr	r3, [pc, #104]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001934:	2200      	movs	r2, #0
 8001936:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001938:	4b18      	ldr	r3, [pc, #96]	@ (800199c <MX_SPI2_Init+0xa8>)
 800193a:	2200      	movs	r2, #0
 800193c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800193e:	4b17      	ldr	r3, [pc, #92]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001940:	2200      	movs	r2, #0
 8001942:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001944:	4b15      	ldr	r3, [pc, #84]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001946:	2200      	movs	r2, #0
 8001948:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800194a:	4b14      	ldr	r3, [pc, #80]	@ (800199c <MX_SPI2_Init+0xa8>)
 800194c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001950:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001952:	4b12      	ldr	r3, [pc, #72]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001954:	2200      	movs	r2, #0
 8001956:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001958:	4b10      	ldr	r3, [pc, #64]	@ (800199c <MX_SPI2_Init+0xa8>)
 800195a:	2200      	movs	r2, #0
 800195c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800195e:	4b0f      	ldr	r3, [pc, #60]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001960:	2200      	movs	r2, #0
 8001962:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001964:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001966:	2200      	movs	r2, #0
 8001968:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800196a:	4b0c      	ldr	r3, [pc, #48]	@ (800199c <MX_SPI2_Init+0xa8>)
 800196c:	2200      	movs	r2, #0
 800196e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001972:	2200      	movs	r2, #0
 8001974:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001978:	2200      	movs	r2, #0
 800197a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	@ (800199c <MX_SPI2_Init+0xa8>)
 800197e:	2200      	movs	r2, #0
 8001980:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <MX_SPI2_Init+0xa8>)
 8001984:	2200      	movs	r2, #0
 8001986:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	@ (800199c <MX_SPI2_Init+0xa8>)
 800198a:	f007 fa75 	bl	8008e78 <HAL_SPI_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8001994:	f7ff ff50 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	24000530 	.word	0x24000530
 80019a0:	40003800 	.word	0x40003800

080019a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0bc      	sub	sp, #240	@ 0xf0
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019bc:	f107 0320 	add.w	r3, r7, #32
 80019c0:	22b8      	movs	r2, #184	@ 0xb8
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f00b faf0 	bl	800cfaa <memset>
  if(spiHandle->Instance==SPI1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4aa2      	ldr	r2, [pc, #648]	@ (8001c58 <HAL_SPI_MspInit+0x2b4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d169      	bne.n	8001aa8 <HAL_SPI_MspInit+0x104>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80019d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019d8:	f04f 0300 	mov.w	r3, #0
 80019dc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80019e0:	2300      	movs	r3, #0
 80019e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	4618      	mov	r0, r3
 80019ea:	f005 fc83 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80019f4:	f7ff ff20 	bl	8001838 <Error_Handler>
    }

    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019f8:	4b98      	ldr	r3, [pc, #608]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 80019fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019fe:	4a97      	ldr	r2, [pc, #604]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a08:	4b94      	ldr	r3, [pc, #592]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a12:	61fb      	str	r3, [r7, #28]
 8001a14:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a16:	4b91      	ldr	r3, [pc, #580]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a1c:	4a8f      	ldr	r2, [pc, #572]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a1e:	f043 0308 	orr.w	r3, r3, #8
 8001a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a26:	4b8d      	ldr	r3, [pc, #564]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2c:	f003 0308 	and.w	r3, r3, #8
 8001a30:	61bb      	str	r3, [r7, #24]
 8001a32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a34:	4b89      	ldr	r3, [pc, #548]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a3a:	4a88      	ldr	r2, [pc, #544]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a44:	4b85      	ldr	r3, [pc, #532]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    PB4(NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a52:	2380      	movs	r3, #128	@ 0x80
 8001a54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a64:	2303      	movs	r3, #3
 8001a66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a6a:	2305      	movs	r3, #5
 8001a6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a74:	4619      	mov	r1, r3
 8001a76:	487a      	ldr	r0, [pc, #488]	@ (8001c60 <HAL_SPI_MspInit+0x2bc>)
 8001a78:	f004 fada 	bl	8006030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001a7c:	2318      	movs	r3, #24
 8001a7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a94:	2305      	movs	r3, #5
 8001a96:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4870      	ldr	r0, [pc, #448]	@ (8001c64 <HAL_SPI_MspInit+0x2c0>)
 8001aa2:	f004 fac5 	bl	8006030 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001aa6:	e0d3      	b.n	8001c50 <HAL_SPI_MspInit+0x2ac>
  else if(spiHandle->Instance==SPI2)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a6e      	ldr	r2, [pc, #440]	@ (8001c68 <HAL_SPI_MspInit+0x2c4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	f040 80ce 	bne.w	8001c50 <HAL_SPI_MspInit+0x2ac>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001ab4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ac4:	f107 0320 	add.w	r3, r7, #32
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f005 fc13 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <HAL_SPI_MspInit+0x134>
      Error_Handler();
 8001ad4:	f7ff feb0 	bl	8001838 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001ad8:	4b60      	ldr	r3, [pc, #384]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001ada:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ade:	4a5f      	ldr	r2, [pc, #380]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ae4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ae8:	4b5c      	ldr	r3, [pc, #368]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001aea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001aee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af6:	4b59      	ldr	r3, [pc, #356]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001afc:	4a57      	ldr	r2, [pc, #348]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001afe:	f043 0304 	orr.w	r3, r3, #4
 8001b02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b06:	4b55      	ldr	r3, [pc, #340]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001b08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	60fb      	str	r3, [r7, #12]
 8001b12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b14:	4b51      	ldr	r3, [pc, #324]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b1a:	4a50      	ldr	r2, [pc, #320]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b24:	4b4d      	ldr	r3, [pc, #308]	@ (8001c5c <HAL_SPI_MspInit+0x2b8>)
 8001b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	60bb      	str	r3, [r7, #8]
 8001b30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001b32:	2306      	movs	r3, #6
 8001b34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b4a:	2305      	movs	r3, #5
 8001b4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b50:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b54:	4619      	mov	r1, r3
 8001b56:	4845      	ldr	r0, [pc, #276]	@ (8001c6c <HAL_SPI_MspInit+0x2c8>)
 8001b58:	f004 fa6a 	bl	8006030 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b60:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b70:	2303      	movs	r3, #3
 8001b72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b76:	2305      	movs	r3, #5
 8001b78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001b80:	4619      	mov	r1, r3
 8001b82:	4838      	ldr	r0, [pc, #224]	@ (8001c64 <HAL_SPI_MspInit+0x2c0>)
 8001b84:	f004 fa54 	bl	8006030 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream0;
 8001b88:	4b39      	ldr	r3, [pc, #228]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001b8a:	4a3a      	ldr	r2, [pc, #232]	@ (8001c74 <HAL_SPI_MspInit+0x2d0>)
 8001b8c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001b8e:	4b38      	ldr	r3, [pc, #224]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001b90:	2227      	movs	r2, #39	@ 0x27
 8001b92:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b94:	4b36      	ldr	r3, [pc, #216]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b9a:	4b35      	ldr	r3, [pc, #212]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ba0:	4b33      	ldr	r3, [pc, #204]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001ba2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ba6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba8:	4b31      	ldr	r3, [pc, #196]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bae:	4b30      	ldr	r3, [pc, #192]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001bba:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bbc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001bc0:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bc2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001bc8:	4829      	ldr	r0, [pc, #164]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bca:	f000 fe41 	bl	8002850 <HAL_DMA_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <HAL_SPI_MspInit+0x234>
      Error_Handler();
 8001bd4:	f7ff fe30 	bl	8001838 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4a25      	ldr	r2, [pc, #148]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001bdc:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001bde:	4a24      	ldr	r2, [pc, #144]	@ (8001c70 <HAL_SPI_MspInit+0x2cc>)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8001be4:	4b24      	ldr	r3, [pc, #144]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001be6:	4a25      	ldr	r2, [pc, #148]	@ (8001c7c <HAL_SPI_MspInit+0x2d8>)
 8001be8:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001bea:	4b23      	ldr	r3, [pc, #140]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001bec:	2228      	movs	r2, #40	@ 0x28
 8001bee:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bf0:	4b21      	ldr	r3, [pc, #132]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001bf2:	2240      	movs	r2, #64	@ 0x40
 8001bf4:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf6:	4b20      	ldr	r3, [pc, #128]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001bfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c02:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c04:	4b1c      	ldr	r3, [pc, #112]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001c10:	4b19      	ldr	r3, [pc, #100]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001c16:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c18:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c1c:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c1e:	4b16      	ldr	r3, [pc, #88]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001c24:	4814      	ldr	r0, [pc, #80]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c26:	f000 fe13 	bl	8002850 <HAL_DMA_Init>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_SPI_MspInit+0x290>
      Error_Handler();
 8001c30:	f7ff fe02 	bl	8001838 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4a10      	ldr	r2, [pc, #64]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c38:	679a      	str	r2, [r3, #120]	@ 0x78
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c78 <HAL_SPI_MspInit+0x2d4>)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2105      	movs	r1, #5
 8001c44:	2024      	movs	r0, #36	@ 0x24
 8001c46:	f000 fdce 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001c4a:	2024      	movs	r0, #36	@ 0x24
 8001c4c:	f000 fde5 	bl	800281a <HAL_NVIC_EnableIRQ>
}
 8001c50:	bf00      	nop
 8001c52:	37f0      	adds	r7, #240	@ 0xf0
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40013000 	.word	0x40013000
 8001c5c:	58024400 	.word	0x58024400
 8001c60:	58020c00 	.word	0x58020c00
 8001c64:	58020400 	.word	0x58020400
 8001c68:	40003800 	.word	0x40003800
 8001c6c:	58020800 	.word	0x58020800
 8001c70:	240005b8 	.word	0x240005b8
 8001c74:	40020010 	.word	0x40020010
 8001c78:	24000630 	.word	0x24000630
 8001c7c:	40020028 	.word	0x40020028

08001c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c86:	4b0a      	ldr	r3, [pc, #40]	@ (8001cb0 <HAL_MspInit+0x30>)
 8001c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c8c:	4a08      	ldr	r2, [pc, #32]	@ (8001cb0 <HAL_MspInit+0x30>)
 8001c8e:	f043 0302 	orr.w	r3, r3, #2
 8001c92:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001c96:	4b06      	ldr	r3, [pc, #24]	@ (8001cb0 <HAL_MspInit+0x30>)
 8001c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	58024400 	.word	0x58024400

08001cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <NMI_Handler+0x4>

08001cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <HardFault_Handler+0x4>

08001cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <MemManage_Handler+0x4>

08001ccc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <BusFault_Handler+0x4>

08001cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd8:	bf00      	nop
 8001cda:	e7fd      	b.n	8001cd8 <UsageFault_Handler+0x4>

08001cdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr

08001cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d06:	b580      	push	{r7, lr}
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0a:	f000 fc37 	bl	800257c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
	...

08001d14 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <DMA1_Stream0_IRQHandler+0x10>)
 8001d1a:	f001 fe55 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	240005b8 	.word	0x240005b8

08001d28 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001d2c:	4802      	ldr	r0, [pc, #8]	@ (8001d38 <DMA1_Stream1_IRQHandler+0x10>)
 8001d2e:	f001 fe4b 	bl	80039c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	24000630 	.word	0x24000630

08001d3c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001d40:	4802      	ldr	r0, [pc, #8]	@ (8001d4c <FDCAN1_IT0_IRQHandler+0x10>)
 8001d42:	f003 fc67 	bl	8005614 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	24000250 	.word	0x24000250

08001d50 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <FDCAN1_IT1_IRQHandler+0x10>)
 8001d56:	f003 fc5d 	bl	8005614 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	24000250 	.word	0x24000250

08001d64 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <TIM2_IRQHandler+0x10>)
 8001d6a:	f008 f8c3 	bl	8009ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	240006ac 	.word	0x240006ac

08001d78 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <SPI2_IRQHandler+0x10>)
 8001d7e:	f007 fcd9 	bl	8009734 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	24000530 	.word	0x24000530

08001d8c <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001d90:	4802      	ldr	r0, [pc, #8]	@ (8001d9c <USART10_IRQHandler+0x10>)
 8001d92:	f008 fdb9 	bl	800a908 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	2400078c 	.word	0x2400078c

08001da0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return 1;
 8001da4:	2301      	movs	r3, #1
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_kill>:

int _kill(int pid, int sig)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dba:	f00b f949 	bl	800d050 <__errno>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2216      	movs	r2, #22
 8001dc2:	601a      	str	r2, [r3, #0]
  return -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <_exit>:

void _exit (int status)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ddc:	6878      	ldr	r0, [r7, #4]
 8001dde:	f7ff ffe7 	bl	8001db0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001de2:	bf00      	nop
 8001de4:	e7fd      	b.n	8001de2 <_exit+0x12>

08001de6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b086      	sub	sp, #24
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
 8001df6:	e00a      	b.n	8001e0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001df8:	f3af 8000 	nop.w
 8001dfc:	4601      	mov	r1, r0
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	1c5a      	adds	r2, r3, #1
 8001e02:	60ba      	str	r2, [r7, #8]
 8001e04:	b2ca      	uxtb	r2, r1
 8001e06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	617b      	str	r3, [r7, #20]
 8001e0e:	697a      	ldr	r2, [r7, #20]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dbf0      	blt.n	8001df8 <_read+0x12>
  }

  return len;
 8001e16:	687b      	ldr	r3, [r7, #4]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b086      	sub	sp, #24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	e009      	b.n	8001e46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	60ba      	str	r2, [r7, #8]
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3301      	adds	r3, #1
 8001e44:	617b      	str	r3, [r7, #20]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	dbf1      	blt.n	8001e32 <_write+0x12>
  }
  return len;
 8001e4e:	687b      	ldr	r3, [r7, #4]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3718      	adds	r7, #24
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <_close>:

int _close(int file)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e80:	605a      	str	r2, [r3, #4]
  return 0;
 8001e82:	2300      	movs	r3, #0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr

08001e90 <_isatty>:

int _isatty(int file)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e98:	2301      	movs	r3, #1
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	370c      	adds	r7, #12
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	b085      	sub	sp, #20
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	60f8      	str	r0, [r7, #12]
 8001eae:	60b9      	str	r1, [r7, #8]
 8001eb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eb2:	2300      	movs	r3, #0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ec8:	4a14      	ldr	r2, [pc, #80]	@ (8001f1c <_sbrk+0x5c>)
 8001eca:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <_sbrk+0x60>)
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ed4:	4b13      	ldr	r3, [pc, #76]	@ (8001f24 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d102      	bne.n	8001ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001edc:	4b11      	ldr	r3, [pc, #68]	@ (8001f24 <_sbrk+0x64>)
 8001ede:	4a12      	ldr	r2, [pc, #72]	@ (8001f28 <_sbrk+0x68>)
 8001ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ee2:	4b10      	ldr	r3, [pc, #64]	@ (8001f24 <_sbrk+0x64>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d207      	bcs.n	8001f00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ef0:	f00b f8ae 	bl	800d050 <__errno>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	e009      	b.n	8001f14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f00:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <_sbrk+0x64>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f06:	4b07      	ldr	r3, [pc, #28]	@ (8001f24 <_sbrk+0x64>)
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4413      	add	r3, r2
 8001f0e:	4a05      	ldr	r2, [pc, #20]	@ (8001f24 <_sbrk+0x64>)
 8001f10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f12:	68fb      	ldr	r3, [r7, #12]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3718      	adds	r7, #24
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	24050000 	.word	0x24050000
 8001f20:	00000800 	.word	0x00000800
 8001f24:	240006a8 	.word	0x240006a8
 8001f28:	24000970 	.word	0x24000970

08001f2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001f30:	4b3e      	ldr	r3, [pc, #248]	@ (800202c <SystemInit+0x100>)
 8001f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f36:	4a3d      	ldr	r2, [pc, #244]	@ (800202c <SystemInit+0x100>)
 8001f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f40:	4b3b      	ldr	r3, [pc, #236]	@ (8002030 <SystemInit+0x104>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 030f 	and.w	r3, r3, #15
 8001f48:	2b06      	cmp	r3, #6
 8001f4a:	d807      	bhi.n	8001f5c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f4c:	4b38      	ldr	r3, [pc, #224]	@ (8002030 <SystemInit+0x104>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f023 030f 	bic.w	r3, r3, #15
 8001f54:	4a36      	ldr	r2, [pc, #216]	@ (8002030 <SystemInit+0x104>)
 8001f56:	f043 0307 	orr.w	r3, r3, #7
 8001f5a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001f5c:	4b35      	ldr	r3, [pc, #212]	@ (8002034 <SystemInit+0x108>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a34      	ldr	r2, [pc, #208]	@ (8002034 <SystemInit+0x108>)
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001f68:	4b32      	ldr	r3, [pc, #200]	@ (8002034 <SystemInit+0x108>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001f6e:	4b31      	ldr	r3, [pc, #196]	@ (8002034 <SystemInit+0x108>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	4930      	ldr	r1, [pc, #192]	@ (8002034 <SystemInit+0x108>)
 8001f74:	4b30      	ldr	r3, [pc, #192]	@ (8002038 <SystemInit+0x10c>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8002030 <SystemInit+0x104>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d007      	beq.n	8001f96 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001f86:	4b2a      	ldr	r3, [pc, #168]	@ (8002030 <SystemInit+0x104>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 030f 	bic.w	r3, r3, #15
 8001f8e:	4a28      	ldr	r2, [pc, #160]	@ (8002030 <SystemInit+0x104>)
 8001f90:	f043 0307 	orr.w	r3, r3, #7
 8001f94:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001f96:	4b27      	ldr	r3, [pc, #156]	@ (8002034 <SystemInit+0x108>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001f9c:	4b25      	ldr	r3, [pc, #148]	@ (8002034 <SystemInit+0x108>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001fa2:	4b24      	ldr	r3, [pc, #144]	@ (8002034 <SystemInit+0x108>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001fa8:	4b22      	ldr	r3, [pc, #136]	@ (8002034 <SystemInit+0x108>)
 8001faa:	4a24      	ldr	r2, [pc, #144]	@ (800203c <SystemInit+0x110>)
 8001fac:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001fae:	4b21      	ldr	r3, [pc, #132]	@ (8002034 <SystemInit+0x108>)
 8001fb0:	4a23      	ldr	r2, [pc, #140]	@ (8002040 <SystemInit+0x114>)
 8001fb2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002034 <SystemInit+0x108>)
 8001fb6:	4a23      	ldr	r2, [pc, #140]	@ (8002044 <SystemInit+0x118>)
 8001fb8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001fba:	4b1e      	ldr	r3, [pc, #120]	@ (8002034 <SystemInit+0x108>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8002034 <SystemInit+0x108>)
 8001fc2:	4a20      	ldr	r2, [pc, #128]	@ (8002044 <SystemInit+0x118>)
 8001fc4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001fc6:	4b1b      	ldr	r3, [pc, #108]	@ (8002034 <SystemInit+0x108>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001fcc:	4b19      	ldr	r3, [pc, #100]	@ (8002034 <SystemInit+0x108>)
 8001fce:	4a1d      	ldr	r2, [pc, #116]	@ (8002044 <SystemInit+0x118>)
 8001fd0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001fd2:	4b18      	ldr	r3, [pc, #96]	@ (8002034 <SystemInit+0x108>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fd8:	4b16      	ldr	r3, [pc, #88]	@ (8002034 <SystemInit+0x108>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a15      	ldr	r2, [pc, #84]	@ (8002034 <SystemInit+0x108>)
 8001fde:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001fe2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001fe4:	4b13      	ldr	r3, [pc, #76]	@ (8002034 <SystemInit+0x108>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001fea:	4b12      	ldr	r3, [pc, #72]	@ (8002034 <SystemInit+0x108>)
 8001fec:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ff0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d113      	bne.n	8002020 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8002034 <SystemInit+0x108>)
 8001ffa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ffe:	4a0d      	ldr	r2, [pc, #52]	@ (8002034 <SystemInit+0x108>)
 8002000:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002004:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002008:	4b0f      	ldr	r3, [pc, #60]	@ (8002048 <SystemInit+0x11c>)
 800200a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800200e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002010:	4b08      	ldr	r3, [pc, #32]	@ (8002034 <SystemInit+0x108>)
 8002012:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002016:	4a07      	ldr	r2, [pc, #28]	@ (8002034 <SystemInit+0x108>)
 8002018:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800201c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	e000ed00 	.word	0xe000ed00
 8002030:	52002000 	.word	0x52002000
 8002034:	58024400 	.word	0x58024400
 8002038:	eaf6ed7f 	.word	0xeaf6ed7f
 800203c:	02020200 	.word	0x02020200
 8002040:	01ff0000 	.word	0x01ff0000
 8002044:	01010280 	.word	0x01010280
 8002048:	52004000 	.word	0x52004000

0800204c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <ExitRun0Mode+0x2c>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4a08      	ldr	r2, [pc, #32]	@ (8002078 <ExitRun0Mode+0x2c>)
 8002056:	f043 0302 	orr.w	r3, r3, #2
 800205a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800205c:	bf00      	nop
 800205e:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <ExitRun0Mode+0x2c>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d0f9      	beq.n	800205e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800206a:	bf00      	nop
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	58024800 	.word	0x58024800

0800207c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b088      	sub	sp, #32
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002082:	f107 0310 	add.w	r3, r7, #16
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	605a      	str	r2, [r3, #4]
 800208c:	609a      	str	r2, [r3, #8]
 800208e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800209a:	4b1e      	ldr	r3, [pc, #120]	@ (8002114 <MX_TIM2_Init+0x98>)
 800209c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 80020a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020a4:	22ef      	movs	r2, #239	@ 0xef
 80020a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80020ae:	4b19      	ldr	r3, [pc, #100]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80020b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020b6:	4b17      	ldr	r3, [pc, #92]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020bc:	4b15      	ldr	r3, [pc, #84]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020be:	2200      	movs	r2, #0
 80020c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020c2:	4814      	ldr	r0, [pc, #80]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020c4:	f007 fe39 	bl	8009d3a <HAL_TIM_Base_Init>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80020ce:	f7ff fbb3 	bl	8001838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020d6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020d8:	f107 0310 	add.w	r3, r7, #16
 80020dc:	4619      	mov	r1, r3
 80020de:	480d      	ldr	r0, [pc, #52]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020e0:	f008 f810 	bl	800a104 <HAL_TIM_ConfigClockSource>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80020ea:	f7ff fba5 	bl	8001838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ee:	2300      	movs	r3, #0
 80020f0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f2:	2300      	movs	r3, #0
 80020f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020f6:	1d3b      	adds	r3, r7, #4
 80020f8:	4619      	mov	r1, r3
 80020fa:	4806      	ldr	r0, [pc, #24]	@ (8002114 <MX_TIM2_Init+0x98>)
 80020fc:	f008 fa6c 	bl	800a5d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002106:	f7ff fb97 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800210a:	bf00      	nop
 800210c:	3720      	adds	r7, #32
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	240006ac 	.word	0x240006ac

08002118 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002128:	d116      	bne.n	8002158 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <HAL_TIM_Base_MspInit+0x48>)
 800212c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002130:	4a0b      	ldr	r2, [pc, #44]	@ (8002160 <HAL_TIM_Base_MspInit+0x48>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800213a:	4b09      	ldr	r3, [pc, #36]	@ (8002160 <HAL_TIM_Base_MspInit+0x48>)
 800213c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	60fb      	str	r3, [r7, #12]
 8002146:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	2100      	movs	r1, #0
 800214c:	201c      	movs	r0, #28
 800214e:	f000 fb4a 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002152:	201c      	movs	r0, #28
 8002154:	f000 fb61 	bl	800281a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002158:	bf00      	nop
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	58024400 	.word	0x58024400

08002164 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002168:	4b22      	ldr	r3, [pc, #136]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 800216a:	4a23      	ldr	r2, [pc, #140]	@ (80021f8 <MX_USART1_UART_Init+0x94>)
 800216c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800216e:	4b21      	ldr	r3, [pc, #132]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 8002170:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002174:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002176:	4b1f      	ldr	r3, [pc, #124]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800217c:	4b1d      	ldr	r3, [pc, #116]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 800217e:	2200      	movs	r2, #0
 8002180:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002182:	4b1c      	ldr	r3, [pc, #112]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002188:	4b1a      	ldr	r3, [pc, #104]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 800218a:	220c      	movs	r2, #12
 800218c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800218e:	4b19      	ldr	r3, [pc, #100]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002194:	4b17      	ldr	r3, [pc, #92]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800219a:	4b16      	ldr	r3, [pc, #88]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021a0:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021a6:	4b13      	ldr	r3, [pc, #76]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ac:	4811      	ldr	r0, [pc, #68]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021ae:	f008 facd 	bl	800a74c <HAL_UART_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80021b8:	f7ff fb3e 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021bc:	2100      	movs	r1, #0
 80021be:	480d      	ldr	r0, [pc, #52]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021c0:	f00a f8b8 	bl	800c334 <HAL_UARTEx_SetTxFifoThreshold>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80021ca:	f7ff fb35 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021ce:	2100      	movs	r1, #0
 80021d0:	4808      	ldr	r0, [pc, #32]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021d2:	f00a f8ed 	bl	800c3b0 <HAL_UARTEx_SetRxFifoThreshold>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80021dc:	f7ff fb2c 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021e0:	4804      	ldr	r0, [pc, #16]	@ (80021f4 <MX_USART1_UART_Init+0x90>)
 80021e2:	f00a f86e 	bl	800c2c2 <HAL_UARTEx_DisableFifoMode>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80021ec:	f7ff fb24 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	240006f8 	.word	0x240006f8
 80021f8:	40011000 	.word	0x40011000

080021fc <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 8002200:	4b22      	ldr	r3, [pc, #136]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002202:	4a23      	ldr	r2, [pc, #140]	@ (8002290 <MX_USART10_UART_Init+0x94>)
 8002204:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800220c:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 800220e:	4b1f      	ldr	r3, [pc, #124]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8002214:	4b1d      	ldr	r3, [pc, #116]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 800221a:	4b1c      	ldr	r3, [pc, #112]	@ (800228c <MX_USART10_UART_Init+0x90>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8002220:	4b1a      	ldr	r3, [pc, #104]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002222:	220c      	movs	r2, #12
 8002224:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002226:	4b19      	ldr	r3, [pc, #100]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 800222c:	4b17      	ldr	r3, [pc, #92]	@ (800228c <MX_USART10_UART_Init+0x90>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002232:	4b16      	ldr	r3, [pc, #88]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002234:	2200      	movs	r2, #0
 8002236:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002238:	4b14      	ldr	r3, [pc, #80]	@ (800228c <MX_USART10_UART_Init+0x90>)
 800223a:	2200      	movs	r2, #0
 800223c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800223e:	4b13      	ldr	r3, [pc, #76]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002240:	2200      	movs	r2, #0
 8002242:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8002244:	4811      	ldr	r0, [pc, #68]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002246:	f008 fa81 	bl	800a74c <HAL_UART_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 8002250:	f7ff faf2 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002254:	2100      	movs	r1, #0
 8002256:	480d      	ldr	r0, [pc, #52]	@ (800228c <MX_USART10_UART_Init+0x90>)
 8002258:	f00a f86c 	bl	800c334 <HAL_UARTEx_SetTxFifoThreshold>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 8002262:	f7ff fae9 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002266:	2100      	movs	r1, #0
 8002268:	4808      	ldr	r0, [pc, #32]	@ (800228c <MX_USART10_UART_Init+0x90>)
 800226a:	f00a f8a1 	bl	800c3b0 <HAL_UARTEx_SetRxFifoThreshold>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002274:	f7ff fae0 	bl	8001838 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002278:	4804      	ldr	r0, [pc, #16]	@ (800228c <MX_USART10_UART_Init+0x90>)
 800227a:	f00a f822 	bl	800c2c2 <HAL_UARTEx_DisableFifoMode>
 800227e:	4603      	mov	r3, r0
 8002280:	2b00      	cmp	r3, #0
 8002282:	d001      	beq.n	8002288 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002284:	f7ff fad8 	bl	8001838 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}
 800228c:	2400078c 	.word	0x2400078c
 8002290:	40011c00 	.word	0x40011c00

08002294 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b0ba      	sub	sp, #232	@ 0xe8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	60da      	str	r2, [r3, #12]
 80022aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022ac:	f107 0318 	add.w	r3, r7, #24
 80022b0:	22b8      	movs	r2, #184	@ 0xb8
 80022b2:	2100      	movs	r1, #0
 80022b4:	4618      	mov	r0, r3
 80022b6:	f00a fe78 	bl	800cfaa <memset>
  if(uartHandle->Instance==USART1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a5b      	ldr	r2, [pc, #364]	@ (800242c <HAL_UART_MspInit+0x198>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d147      	bne.n	8002354 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80022c4:	f04f 0201 	mov.w	r2, #1
 80022c8:	f04f 0300 	mov.w	r3, #0
 80022cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80022d0:	2300      	movs	r3, #0
 80022d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022d6:	f107 0318 	add.w	r3, r7, #24
 80022da:	4618      	mov	r0, r3
 80022dc:	f005 f80a 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80022e6:	f7ff faa7 	bl	8001838 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022ea:	4b51      	ldr	r3, [pc, #324]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80022ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80022f0:	4a4f      	ldr	r2, [pc, #316]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80022f2:	f043 0310 	orr.w	r3, r3, #16
 80022f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80022fa:	4b4d      	ldr	r3, [pc, #308]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80022fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002308:	4b49      	ldr	r3, [pc, #292]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 800230a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800230e:	4a48      	ldr	r2, [pc, #288]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 8002310:	f043 0301 	orr.w	r3, r3, #1
 8002314:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002318:	4b45      	ldr	r3, [pc, #276]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 800231a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	613b      	str	r3, [r7, #16]
 8002324:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002326:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800232a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233a:	2300      	movs	r3, #0
 800233c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002340:	2307      	movs	r3, #7
 8002342:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800234a:	4619      	mov	r1, r3
 800234c:	4839      	ldr	r0, [pc, #228]	@ (8002434 <HAL_UART_MspInit+0x1a0>)
 800234e:	f003 fe6f 	bl	8006030 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 8002352:	e067      	b.n	8002424 <HAL_UART_MspInit+0x190>
  else if(uartHandle->Instance==USART10)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a37      	ldr	r2, [pc, #220]	@ (8002438 <HAL_UART_MspInit+0x1a4>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d162      	bne.n	8002424 <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 800235e:	f04f 0201 	mov.w	r2, #1
 8002362:	f04f 0300 	mov.w	r3, #0
 8002366:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800236a:	2300      	movs	r3, #0
 800236c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002370:	f107 0318 	add.w	r3, r7, #24
 8002374:	4618      	mov	r0, r3
 8002376:	f004 ffbd 	bl	80072f4 <HAL_RCCEx_PeriphCLKConfig>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002380:	f7ff fa5a 	bl	8001838 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002384:	4b2a      	ldr	r3, [pc, #168]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 8002386:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800238a:	4a29      	ldr	r2, [pc, #164]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 800238c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002390:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002394:	4b26      	ldr	r3, [pc, #152]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 8002396:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800239a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800239e:	60fb      	str	r3, [r7, #12]
 80023a0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023a2:	4b23      	ldr	r3, [pc, #140]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80023a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a8:	4a21      	ldr	r2, [pc, #132]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80023aa:	f043 0310 	orr.w	r3, r3, #16
 80023ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002430 <HAL_UART_MspInit+0x19c>)
 80023b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b8:	f003 0310 	and.w	r3, r3, #16
 80023bc:	60bb      	str	r3, [r7, #8]
 80023be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80023c0:	2304      	movs	r3, #4
 80023c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c6:	2302      	movs	r3, #2
 80023c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 80023d8:	2304      	movs	r3, #4
 80023da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023de:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023e2:	4619      	mov	r1, r3
 80023e4:	4815      	ldr	r0, [pc, #84]	@ (800243c <HAL_UART_MspInit+0x1a8>)
 80023e6:	f003 fe23 	bl	8006030 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023ea:	2308      	movs	r3, #8
 80023ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f0:	2302      	movs	r3, #2
 80023f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fc:	2300      	movs	r3, #0
 80023fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002402:	230b      	movs	r3, #11
 8002404:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002408:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800240c:	4619      	mov	r1, r3
 800240e:	480b      	ldr	r0, [pc, #44]	@ (800243c <HAL_UART_MspInit+0x1a8>)
 8002410:	f003 fe0e 	bl	8006030 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 0, 0);
 8002414:	2200      	movs	r2, #0
 8002416:	2100      	movs	r1, #0
 8002418:	209c      	movs	r0, #156	@ 0x9c
 800241a:	f000 f9e4 	bl	80027e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 800241e:	209c      	movs	r0, #156	@ 0x9c
 8002420:	f000 f9fb 	bl	800281a <HAL_NVIC_EnableIRQ>
}
 8002424:	bf00      	nop
 8002426:	37e8      	adds	r7, #232	@ 0xe8
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	40011000 	.word	0x40011000
 8002430:	58024400 	.word	0x58024400
 8002434:	58020000 	.word	0x58020000
 8002438:	40011c00 	.word	0x40011c00
 800243c:	58021000 	.word	0x58021000

08002440 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002440:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800247c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002444:	f7ff fe02 	bl	800204c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002448:	f7ff fd70 	bl	8001f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800244c:	480c      	ldr	r0, [pc, #48]	@ (8002480 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800244e:	490d      	ldr	r1, [pc, #52]	@ (8002484 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002450:	4a0d      	ldr	r2, [pc, #52]	@ (8002488 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002454:	e002      	b.n	800245c <LoopCopyDataInit>

08002456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800245a:	3304      	adds	r3, #4

0800245c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800245c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800245e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002460:	d3f9      	bcc.n	8002456 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002462:	4a0a      	ldr	r2, [pc, #40]	@ (800248c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002464:	4c0a      	ldr	r4, [pc, #40]	@ (8002490 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002468:	e001      	b.n	800246e <LoopFillZerobss>

0800246a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800246a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800246c:	3204      	adds	r2, #4

0800246e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800246e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002470:	d3fb      	bcc.n	800246a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002472:	f00a fdf3 	bl	800d05c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002476:	f7ff f861 	bl	800153c <main>
  bx  lr
 800247a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800247c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002480:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002484:	2400021c 	.word	0x2400021c
  ldr r2, =_sidata
 8002488:	0800f504 	.word	0x0800f504
  ldr r2, =_sbss
 800248c:	2400021c 	.word	0x2400021c
  ldr r4, =_ebss
 8002490:	24000970 	.word	0x24000970

08002494 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002494:	e7fe      	b.n	8002494 <ADC3_IRQHandler>
	...

08002498 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b082      	sub	sp, #8
 800249c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800249e:	2003      	movs	r0, #3
 80024a0:	f000 f996 	bl	80027d0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80024a4:	f004 fd50 	bl	8006f48 <HAL_RCC_GetSysClockFreq>
 80024a8:	4602      	mov	r2, r0
 80024aa:	4b15      	ldr	r3, [pc, #84]	@ (8002500 <HAL_Init+0x68>)
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	0a1b      	lsrs	r3, r3, #8
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	4913      	ldr	r1, [pc, #76]	@ (8002504 <HAL_Init+0x6c>)
 80024b6:	5ccb      	ldrb	r3, [r1, r3]
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	fa22 f303 	lsr.w	r3, r2, r3
 80024c0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80024c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002500 <HAL_Init+0x68>)
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	4a0e      	ldr	r2, [pc, #56]	@ (8002504 <HAL_Init+0x6c>)
 80024cc:	5cd3      	ldrb	r3, [r2, r3]
 80024ce:	f003 031f 	and.w	r3, r3, #31
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	fa22 f303 	lsr.w	r3, r2, r3
 80024d8:	4a0b      	ldr	r2, [pc, #44]	@ (8002508 <HAL_Init+0x70>)
 80024da:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024dc:	4a0b      	ldr	r2, [pc, #44]	@ (800250c <HAL_Init+0x74>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024e2:	200f      	movs	r0, #15
 80024e4:	f000 f814 	bl	8002510 <HAL_InitTick>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e002      	b.n	80024f8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80024f2:	f7ff fbc5 	bl	8001c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	58024400 	.word	0x58024400
 8002504:	0800f12c 	.word	0x0800f12c
 8002508:	24000048 	.word	0x24000048
 800250c:	24000044 	.word	0x24000044

08002510 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002518:	4b15      	ldr	r3, [pc, #84]	@ (8002570 <HAL_InitTick+0x60>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e021      	b.n	8002568 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8002524:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <HAL_InitTick+0x64>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <HAL_InitTick+0x60>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	4619      	mov	r1, r3
 800252e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002532:	fbb3 f3f1 	udiv	r3, r3, r1
 8002536:	fbb2 f3f3 	udiv	r3, r2, r3
 800253a:	4618      	mov	r0, r3
 800253c:	f000 f97b 	bl	8002836 <HAL_SYSTICK_Config>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e00e      	b.n	8002568 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b0f      	cmp	r3, #15
 800254e:	d80a      	bhi.n	8002566 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002550:	2200      	movs	r2, #0
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	f04f 30ff 	mov.w	r0, #4294967295
 8002558:	f000 f945 	bl	80027e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800255c:	4a06      	ldr	r2, [pc, #24]	@ (8002578 <HAL_InitTick+0x68>)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002562:	2300      	movs	r3, #0
 8002564:	e000      	b.n	8002568 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
}
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	24000050 	.word	0x24000050
 8002574:	24000044 	.word	0x24000044
 8002578:	2400004c 	.word	0x2400004c

0800257c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <HAL_IncTick+0x20>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	461a      	mov	r2, r3
 8002586:	4b06      	ldr	r3, [pc, #24]	@ (80025a0 <HAL_IncTick+0x24>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4413      	add	r3, r2
 800258c:	4a04      	ldr	r2, [pc, #16]	@ (80025a0 <HAL_IncTick+0x24>)
 800258e:	6013      	str	r3, [r2, #0]
}
 8002590:	bf00      	nop
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	24000050 	.word	0x24000050
 80025a0:	24000820 	.word	0x24000820

080025a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  return uwTick;
 80025a8:	4b03      	ldr	r3, [pc, #12]	@ (80025b8 <HAL_GetTick+0x14>)
 80025aa:	681b      	ldr	r3, [r3, #0]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	46bd      	mov	sp, r7
 80025b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	24000820 	.word	0x24000820

080025bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025c4:	f7ff ffee 	bl	80025a4 <HAL_GetTick>
 80025c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025d4:	d005      	beq.n	80025e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025d6:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <HAL_Delay+0x44>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	461a      	mov	r2, r3
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	4413      	add	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025e2:	bf00      	nop
 80025e4:	f7ff ffde 	bl	80025a4 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	68fa      	ldr	r2, [r7, #12]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d8f7      	bhi.n	80025e4 <HAL_Delay+0x28>
  {
  }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	24000050 	.word	0x24000050

08002604 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800260e:	4b07      	ldr	r3, [pc, #28]	@ (800262c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002610:	685a      	ldr	r2, [r3, #4]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	43db      	mvns	r3, r3
 8002616:	401a      	ands	r2, r3
 8002618:	4904      	ldr	r1, [pc, #16]	@ (800262c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	4313      	orrs	r3, r2
 800261e:	604b      	str	r3, [r1, #4]
}
 8002620:	bf00      	nop
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr
 800262c:	58000400 	.word	0x58000400

08002630 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002640:	4b0b      	ldr	r3, [pc, #44]	@ (8002670 <__NVIC_SetPriorityGrouping+0x40>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800264c:	4013      	ands	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002658:	4b06      	ldr	r3, [pc, #24]	@ (8002674 <__NVIC_SetPriorityGrouping+0x44>)
 800265a:	4313      	orrs	r3, r2
 800265c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800265e:	4a04      	ldr	r2, [pc, #16]	@ (8002670 <__NVIC_SetPriorityGrouping+0x40>)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	60d3      	str	r3, [r2, #12]
}
 8002664:	bf00      	nop
 8002666:	3714      	adds	r7, #20
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr
 8002670:	e000ed00 	.word	0xe000ed00
 8002674:	05fa0000 	.word	0x05fa0000

08002678 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800267c:	4b04      	ldr	r3, [pc, #16]	@ (8002690 <__NVIC_GetPriorityGrouping+0x18>)
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	0a1b      	lsrs	r3, r3, #8
 8002682:	f003 0307 	and.w	r3, r3, #7
}
 8002686:	4618      	mov	r0, r3
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr
 8002690:	e000ed00 	.word	0xe000ed00

08002694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800269e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	db0b      	blt.n	80026be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026a6:	88fb      	ldrh	r3, [r7, #6]
 80026a8:	f003 021f 	and.w	r2, r3, #31
 80026ac:	4907      	ldr	r1, [pc, #28]	@ (80026cc <__NVIC_EnableIRQ+0x38>)
 80026ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	2001      	movs	r0, #1
 80026b6:	fa00 f202 	lsl.w	r2, r0, r2
 80026ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026be:	bf00      	nop
 80026c0:	370c      	adds	r7, #12
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	e000e100 	.word	0xe000e100

080026d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80026dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	db0a      	blt.n	80026fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	b2da      	uxtb	r2, r3
 80026e8:	490c      	ldr	r1, [pc, #48]	@ (800271c <__NVIC_SetPriority+0x4c>)
 80026ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026ee:	0112      	lsls	r2, r2, #4
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	440b      	add	r3, r1
 80026f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026f8:	e00a      	b.n	8002710 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	4908      	ldr	r1, [pc, #32]	@ (8002720 <__NVIC_SetPriority+0x50>)
 8002700:	88fb      	ldrh	r3, [r7, #6]
 8002702:	f003 030f 	and.w	r3, r3, #15
 8002706:	3b04      	subs	r3, #4
 8002708:	0112      	lsls	r2, r2, #4
 800270a:	b2d2      	uxtb	r2, r2
 800270c:	440b      	add	r3, r1
 800270e:	761a      	strb	r2, [r3, #24]
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000e100 	.word	0xe000e100
 8002720:	e000ed00 	.word	0xe000ed00

08002724 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002724:	b480      	push	{r7}
 8002726:	b089      	sub	sp, #36	@ 0x24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	f1c3 0307 	rsb	r3, r3, #7
 800273e:	2b04      	cmp	r3, #4
 8002740:	bf28      	it	cs
 8002742:	2304      	movcs	r3, #4
 8002744:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	3304      	adds	r3, #4
 800274a:	2b06      	cmp	r3, #6
 800274c:	d902      	bls.n	8002754 <NVIC_EncodePriority+0x30>
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3b03      	subs	r3, #3
 8002752:	e000      	b.n	8002756 <NVIC_EncodePriority+0x32>
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002758:	f04f 32ff 	mov.w	r2, #4294967295
 800275c:	69bb      	ldr	r3, [r7, #24]
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43da      	mvns	r2, r3
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	401a      	ands	r2, r3
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800276c:	f04f 31ff 	mov.w	r1, #4294967295
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	fa01 f303 	lsl.w	r3, r1, r3
 8002776:	43d9      	mvns	r1, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800277c:	4313      	orrs	r3, r2
         );
}
 800277e:	4618      	mov	r0, r3
 8002780:	3724      	adds	r7, #36	@ 0x24
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
	...

0800278c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3b01      	subs	r3, #1
 8002798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800279c:	d301      	bcc.n	80027a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800279e:	2301      	movs	r3, #1
 80027a0:	e00f      	b.n	80027c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027a2:	4a0a      	ldr	r2, [pc, #40]	@ (80027cc <SysTick_Config+0x40>)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	3b01      	subs	r3, #1
 80027a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027aa:	210f      	movs	r1, #15
 80027ac:	f04f 30ff 	mov.w	r0, #4294967295
 80027b0:	f7ff ff8e 	bl	80026d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027b4:	4b05      	ldr	r3, [pc, #20]	@ (80027cc <SysTick_Config+0x40>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ba:	4b04      	ldr	r3, [pc, #16]	@ (80027cc <SysTick_Config+0x40>)
 80027bc:	2207      	movs	r2, #7
 80027be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027c0:	2300      	movs	r3, #0
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	e000e010 	.word	0xe000e010

080027d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff ff29 	bl	8002630 <__NVIC_SetPriorityGrouping>
}
 80027de:	bf00      	nop
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b086      	sub	sp, #24
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	4603      	mov	r3, r0
 80027ee:	60b9      	str	r1, [r7, #8]
 80027f0:	607a      	str	r2, [r7, #4]
 80027f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80027f4:	f7ff ff40 	bl	8002678 <__NVIC_GetPriorityGrouping>
 80027f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	6978      	ldr	r0, [r7, #20]
 8002800:	f7ff ff90 	bl	8002724 <NVIC_EncodePriority>
 8002804:	4602      	mov	r2, r0
 8002806:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800280a:	4611      	mov	r1, r2
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff ff5f 	bl	80026d0 <__NVIC_SetPriority>
}
 8002812:	bf00      	nop
 8002814:	3718      	adds	r7, #24
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b082      	sub	sp, #8
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002824:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff33 	bl	8002694 <__NVIC_EnableIRQ>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f7ff ffa4 	bl	800278c <SysTick_Config>
 8002844:	4603      	mov	r3, r0
}
 8002846:	4618      	mov	r0, r3
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
	...

08002850 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b086      	sub	sp, #24
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002858:	f7ff fea4 	bl	80025a4 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e312      	b.n	8002e8e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a66      	ldr	r2, [pc, #408]	@ (8002a08 <HAL_DMA_Init+0x1b8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d04a      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a65      	ldr	r2, [pc, #404]	@ (8002a0c <HAL_DMA_Init+0x1bc>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d045      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a63      	ldr	r2, [pc, #396]	@ (8002a10 <HAL_DMA_Init+0x1c0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d040      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a62      	ldr	r2, [pc, #392]	@ (8002a14 <HAL_DMA_Init+0x1c4>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d03b      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a60      	ldr	r2, [pc, #384]	@ (8002a18 <HAL_DMA_Init+0x1c8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d036      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a5f      	ldr	r2, [pc, #380]	@ (8002a1c <HAL_DMA_Init+0x1cc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d031      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a5d      	ldr	r2, [pc, #372]	@ (8002a20 <HAL_DMA_Init+0x1d0>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d02c      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4a5c      	ldr	r2, [pc, #368]	@ (8002a24 <HAL_DMA_Init+0x1d4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d027      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002a28 <HAL_DMA_Init+0x1d8>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d022      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a59      	ldr	r2, [pc, #356]	@ (8002a2c <HAL_DMA_Init+0x1dc>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d01d      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a57      	ldr	r2, [pc, #348]	@ (8002a30 <HAL_DMA_Init+0x1e0>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d018      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a56      	ldr	r2, [pc, #344]	@ (8002a34 <HAL_DMA_Init+0x1e4>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d013      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a54      	ldr	r2, [pc, #336]	@ (8002a38 <HAL_DMA_Init+0x1e8>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d00e      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a53      	ldr	r2, [pc, #332]	@ (8002a3c <HAL_DMA_Init+0x1ec>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d009      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a51      	ldr	r2, [pc, #324]	@ (8002a40 <HAL_DMA_Init+0x1f0>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d004      	beq.n	8002908 <HAL_DMA_Init+0xb8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a50      	ldr	r2, [pc, #320]	@ (8002a44 <HAL_DMA_Init+0x1f4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d101      	bne.n	800290c <HAL_DMA_Init+0xbc>
 8002908:	2301      	movs	r3, #1
 800290a:	e000      	b.n	800290e <HAL_DMA_Init+0xbe>
 800290c:	2300      	movs	r3, #0
 800290e:	2b00      	cmp	r3, #0
 8002910:	f000 813c 	beq.w	8002b8c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2202      	movs	r2, #2
 8002918:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a37      	ldr	r2, [pc, #220]	@ (8002a08 <HAL_DMA_Init+0x1b8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d04a      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a36      	ldr	r2, [pc, #216]	@ (8002a0c <HAL_DMA_Init+0x1bc>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d045      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a34      	ldr	r2, [pc, #208]	@ (8002a10 <HAL_DMA_Init+0x1c0>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d040      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a33      	ldr	r2, [pc, #204]	@ (8002a14 <HAL_DMA_Init+0x1c4>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d03b      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a31      	ldr	r2, [pc, #196]	@ (8002a18 <HAL_DMA_Init+0x1c8>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d036      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a30      	ldr	r2, [pc, #192]	@ (8002a1c <HAL_DMA_Init+0x1cc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d031      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a2e      	ldr	r2, [pc, #184]	@ (8002a20 <HAL_DMA_Init+0x1d0>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d02c      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a2d      	ldr	r2, [pc, #180]	@ (8002a24 <HAL_DMA_Init+0x1d4>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d027      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a2b      	ldr	r2, [pc, #172]	@ (8002a28 <HAL_DMA_Init+0x1d8>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d022      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a2a      	ldr	r2, [pc, #168]	@ (8002a2c <HAL_DMA_Init+0x1dc>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d01d      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a28      	ldr	r2, [pc, #160]	@ (8002a30 <HAL_DMA_Init+0x1e0>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d018      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a27      	ldr	r2, [pc, #156]	@ (8002a34 <HAL_DMA_Init+0x1e4>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d013      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a25      	ldr	r2, [pc, #148]	@ (8002a38 <HAL_DMA_Init+0x1e8>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d00e      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a24      	ldr	r2, [pc, #144]	@ (8002a3c <HAL_DMA_Init+0x1ec>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d009      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a22      	ldr	r2, [pc, #136]	@ (8002a40 <HAL_DMA_Init+0x1f0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_Init+0x174>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a21      	ldr	r2, [pc, #132]	@ (8002a44 <HAL_DMA_Init+0x1f4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d108      	bne.n	80029d6 <HAL_DMA_Init+0x186>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0201 	bic.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
 80029d4:	e007      	b.n	80029e6 <HAL_DMA_Init+0x196>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029e6:	e02f      	b.n	8002a48 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80029e8:	f7ff fddc 	bl	80025a4 <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b05      	cmp	r3, #5
 80029f4:	d928      	bls.n	8002a48 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2220      	movs	r2, #32
 80029fa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2203      	movs	r2, #3
 8002a00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e242      	b.n	8002e8e <HAL_DMA_Init+0x63e>
 8002a08:	40020010 	.word	0x40020010
 8002a0c:	40020028 	.word	0x40020028
 8002a10:	40020040 	.word	0x40020040
 8002a14:	40020058 	.word	0x40020058
 8002a18:	40020070 	.word	0x40020070
 8002a1c:	40020088 	.word	0x40020088
 8002a20:	400200a0 	.word	0x400200a0
 8002a24:	400200b8 	.word	0x400200b8
 8002a28:	40020410 	.word	0x40020410
 8002a2c:	40020428 	.word	0x40020428
 8002a30:	40020440 	.word	0x40020440
 8002a34:	40020458 	.word	0x40020458
 8002a38:	40020470 	.word	0x40020470
 8002a3c:	40020488 	.word	0x40020488
 8002a40:	400204a0 	.word	0x400204a0
 8002a44:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0301 	and.w	r3, r3, #1
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1c8      	bne.n	80029e8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a5e:	697a      	ldr	r2, [r7, #20]
 8002a60:	4b83      	ldr	r3, [pc, #524]	@ (8002c70 <HAL_DMA_Init+0x420>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002a6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a86:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	4313      	orrs	r3, r2
 8002a92:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	2b04      	cmp	r3, #4
 8002a9a:	d107      	bne.n	8002aac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	697a      	ldr	r2, [r7, #20]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	2b28      	cmp	r3, #40	@ 0x28
 8002ab2:	d903      	bls.n	8002abc <HAL_DMA_Init+0x26c>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002aba:	d91f      	bls.n	8002afc <HAL_DMA_Init+0x2ac>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b3e      	cmp	r3, #62	@ 0x3e
 8002ac2:	d903      	bls.n	8002acc <HAL_DMA_Init+0x27c>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	2b42      	cmp	r3, #66	@ 0x42
 8002aca:	d917      	bls.n	8002afc <HAL_DMA_Init+0x2ac>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	2b46      	cmp	r3, #70	@ 0x46
 8002ad2:	d903      	bls.n	8002adc <HAL_DMA_Init+0x28c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b48      	cmp	r3, #72	@ 0x48
 8002ada:	d90f      	bls.n	8002afc <HAL_DMA_Init+0x2ac>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b4e      	cmp	r3, #78	@ 0x4e
 8002ae2:	d903      	bls.n	8002aec <HAL_DMA_Init+0x29c>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b52      	cmp	r3, #82	@ 0x52
 8002aea:	d907      	bls.n	8002afc <HAL_DMA_Init+0x2ac>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2b73      	cmp	r3, #115	@ 0x73
 8002af2:	d905      	bls.n	8002b00 <HAL_DMA_Init+0x2b0>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b77      	cmp	r3, #119	@ 0x77
 8002afa:	d801      	bhi.n	8002b00 <HAL_DMA_Init+0x2b0>
 8002afc:	2301      	movs	r3, #1
 8002afe:	e000      	b.n	8002b02 <HAL_DMA_Init+0x2b2>
 8002b00:	2300      	movs	r3, #0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002b0c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f023 0307 	bic.w	r3, r3, #7
 8002b24:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b34:	2b04      	cmp	r3, #4
 8002b36:	d117      	bne.n	8002b68 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00e      	beq.n	8002b68 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f001 ff18 	bl	8004980 <DMA_CheckFifoParam>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d008      	beq.n	8002b68 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e192      	b.n	8002e8e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f001 fe53 	bl	800481c <DMA_CalcBaseAndBitshift>
 8002b76:	4603      	mov	r3, r0
 8002b78:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b7e:	f003 031f 	and.w	r3, r3, #31
 8002b82:	223f      	movs	r2, #63	@ 0x3f
 8002b84:	409a      	lsls	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	609a      	str	r2, [r3, #8]
 8002b8a:	e0c8      	b.n	8002d1e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a38      	ldr	r2, [pc, #224]	@ (8002c74 <HAL_DMA_Init+0x424>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d022      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a37      	ldr	r2, [pc, #220]	@ (8002c78 <HAL_DMA_Init+0x428>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d01d      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a35      	ldr	r2, [pc, #212]	@ (8002c7c <HAL_DMA_Init+0x42c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d018      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a34      	ldr	r2, [pc, #208]	@ (8002c80 <HAL_DMA_Init+0x430>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d013      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a32      	ldr	r2, [pc, #200]	@ (8002c84 <HAL_DMA_Init+0x434>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00e      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a31      	ldr	r2, [pc, #196]	@ (8002c88 <HAL_DMA_Init+0x438>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d009      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a2f      	ldr	r2, [pc, #188]	@ (8002c8c <HAL_DMA_Init+0x43c>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d004      	beq.n	8002bdc <HAL_DMA_Init+0x38c>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a2e      	ldr	r2, [pc, #184]	@ (8002c90 <HAL_DMA_Init+0x440>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d101      	bne.n	8002be0 <HAL_DMA_Init+0x390>
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e000      	b.n	8002be2 <HAL_DMA_Init+0x392>
 8002be0:	2300      	movs	r3, #0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8092 	beq.w	8002d0c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a21      	ldr	r2, [pc, #132]	@ (8002c74 <HAL_DMA_Init+0x424>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d021      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a20      	ldr	r2, [pc, #128]	@ (8002c78 <HAL_DMA_Init+0x428>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d01c      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a1e      	ldr	r2, [pc, #120]	@ (8002c7c <HAL_DMA_Init+0x42c>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d017      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a1d      	ldr	r2, [pc, #116]	@ (8002c80 <HAL_DMA_Init+0x430>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d012      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a1b      	ldr	r2, [pc, #108]	@ (8002c84 <HAL_DMA_Init+0x434>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d00d      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a1a      	ldr	r2, [pc, #104]	@ (8002c88 <HAL_DMA_Init+0x438>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d008      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a18      	ldr	r2, [pc, #96]	@ (8002c8c <HAL_DMA_Init+0x43c>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d003      	beq.n	8002c36 <HAL_DMA_Init+0x3e6>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a17      	ldr	r2, [pc, #92]	@ (8002c90 <HAL_DMA_Init+0x440>)
 8002c34:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2202      	movs	r2, #2
 8002c3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002c4e:	697a      	ldr	r2, [r7, #20]
 8002c50:	4b10      	ldr	r3, [pc, #64]	@ (8002c94 <HAL_DMA_Init+0x444>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	2b40      	cmp	r3, #64	@ 0x40
 8002c5c:	d01c      	beq.n	8002c98 <HAL_DMA_Init+0x448>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	2b80      	cmp	r3, #128	@ 0x80
 8002c64:	d102      	bne.n	8002c6c <HAL_DMA_Init+0x41c>
 8002c66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002c6a:	e016      	b.n	8002c9a <HAL_DMA_Init+0x44a>
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	e014      	b.n	8002c9a <HAL_DMA_Init+0x44a>
 8002c70:	fe10803f 	.word	0xfe10803f
 8002c74:	58025408 	.word	0x58025408
 8002c78:	5802541c 	.word	0x5802541c
 8002c7c:	58025430 	.word	0x58025430
 8002c80:	58025444 	.word	0x58025444
 8002c84:	58025458 	.word	0x58025458
 8002c88:	5802546c 	.word	0x5802546c
 8002c8c:	58025480 	.word	0x58025480
 8002c90:	58025494 	.word	0x58025494
 8002c94:	fffe000f 	.word	0xfffe000f
 8002c98:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68d2      	ldr	r2, [r2, #12]
 8002c9e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002ca0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002ca8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002cb0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002cb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002cc0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002cc8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002cca:	697a      	ldr	r2, [r7, #20]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4b6e      	ldr	r3, [pc, #440]	@ (8002e98 <HAL_DMA_Init+0x648>)
 8002ce0:	4413      	add	r3, r2
 8002ce2:	4a6e      	ldr	r2, [pc, #440]	@ (8002e9c <HAL_DMA_Init+0x64c>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	091b      	lsrs	r3, r3, #4
 8002cea:	009a      	lsls	r2, r3, #2
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f001 fd93 	bl	800481c <DMA_CalcBaseAndBitshift>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	2201      	movs	r2, #1
 8002d04:	409a      	lsls	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	605a      	str	r2, [r3, #4]
 8002d0a:	e008      	b.n	8002d1e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2240      	movs	r2, #64	@ 0x40
 8002d10:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2203      	movs	r2, #3
 8002d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e0b7      	b.n	8002e8e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a5f      	ldr	r2, [pc, #380]	@ (8002ea0 <HAL_DMA_Init+0x650>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d072      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ea4 <HAL_DMA_Init+0x654>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d06d      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a5c      	ldr	r2, [pc, #368]	@ (8002ea8 <HAL_DMA_Init+0x658>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d068      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a5a      	ldr	r2, [pc, #360]	@ (8002eac <HAL_DMA_Init+0x65c>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d063      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a59      	ldr	r2, [pc, #356]	@ (8002eb0 <HAL_DMA_Init+0x660>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d05e      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a57      	ldr	r2, [pc, #348]	@ (8002eb4 <HAL_DMA_Init+0x664>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d059      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a56      	ldr	r2, [pc, #344]	@ (8002eb8 <HAL_DMA_Init+0x668>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d054      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a54      	ldr	r2, [pc, #336]	@ (8002ebc <HAL_DMA_Init+0x66c>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d04f      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a53      	ldr	r2, [pc, #332]	@ (8002ec0 <HAL_DMA_Init+0x670>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d04a      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a51      	ldr	r2, [pc, #324]	@ (8002ec4 <HAL_DMA_Init+0x674>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d045      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a50      	ldr	r2, [pc, #320]	@ (8002ec8 <HAL_DMA_Init+0x678>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d040      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a4e      	ldr	r2, [pc, #312]	@ (8002ecc <HAL_DMA_Init+0x67c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d03b      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a4d      	ldr	r2, [pc, #308]	@ (8002ed0 <HAL_DMA_Init+0x680>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d036      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ed4 <HAL_DMA_Init+0x684>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d031      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed8 <HAL_DMA_Init+0x688>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d02c      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a48      	ldr	r2, [pc, #288]	@ (8002edc <HAL_DMA_Init+0x68c>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d027      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a47      	ldr	r2, [pc, #284]	@ (8002ee0 <HAL_DMA_Init+0x690>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d022      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a45      	ldr	r2, [pc, #276]	@ (8002ee4 <HAL_DMA_Init+0x694>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d01d      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a44      	ldr	r2, [pc, #272]	@ (8002ee8 <HAL_DMA_Init+0x698>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d018      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a42      	ldr	r2, [pc, #264]	@ (8002eec <HAL_DMA_Init+0x69c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d013      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a41      	ldr	r2, [pc, #260]	@ (8002ef0 <HAL_DMA_Init+0x6a0>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d00e      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a3f      	ldr	r2, [pc, #252]	@ (8002ef4 <HAL_DMA_Init+0x6a4>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d009      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a3e      	ldr	r2, [pc, #248]	@ (8002ef8 <HAL_DMA_Init+0x6a8>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d004      	beq.n	8002e0e <HAL_DMA_Init+0x5be>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a3c      	ldr	r2, [pc, #240]	@ (8002efc <HAL_DMA_Init+0x6ac>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d101      	bne.n	8002e12 <HAL_DMA_Init+0x5c2>
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e000      	b.n	8002e14 <HAL_DMA_Init+0x5c4>
 8002e12:	2300      	movs	r3, #0
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d032      	beq.n	8002e7e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f001 fe2d 	bl	8004a78 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b80      	cmp	r3, #128	@ 0x80
 8002e24:	d102      	bne.n	8002e2c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685a      	ldr	r2, [r3, #4]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e34:	b2d2      	uxtb	r2, r2
 8002e36:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002e40:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d010      	beq.n	8002e6c <HAL_DMA_Init+0x61c>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	685b      	ldr	r3, [r3, #4]
 8002e4e:	2b08      	cmp	r3, #8
 8002e50:	d80c      	bhi.n	8002e6c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f001 feaa 	bl	8004bac <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	e008      	b.n	8002e7e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2200      	movs	r2, #0
 8002e76:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	a7fdabf8 	.word	0xa7fdabf8
 8002e9c:	cccccccd 	.word	0xcccccccd
 8002ea0:	40020010 	.word	0x40020010
 8002ea4:	40020028 	.word	0x40020028
 8002ea8:	40020040 	.word	0x40020040
 8002eac:	40020058 	.word	0x40020058
 8002eb0:	40020070 	.word	0x40020070
 8002eb4:	40020088 	.word	0x40020088
 8002eb8:	400200a0 	.word	0x400200a0
 8002ebc:	400200b8 	.word	0x400200b8
 8002ec0:	40020410 	.word	0x40020410
 8002ec4:	40020428 	.word	0x40020428
 8002ec8:	40020440 	.word	0x40020440
 8002ecc:	40020458 	.word	0x40020458
 8002ed0:	40020470 	.word	0x40020470
 8002ed4:	40020488 	.word	0x40020488
 8002ed8:	400204a0 	.word	0x400204a0
 8002edc:	400204b8 	.word	0x400204b8
 8002ee0:	58025408 	.word	0x58025408
 8002ee4:	5802541c 	.word	0x5802541c
 8002ee8:	58025430 	.word	0x58025430
 8002eec:	58025444 	.word	0x58025444
 8002ef0:	58025458 	.word	0x58025458
 8002ef4:	5802546c 	.word	0x5802546c
 8002ef8:	58025480 	.word	0x58025480
 8002efc:	58025494 	.word	0x58025494

08002f00 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002f08:	f7ff fb4c 	bl	80025a4 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	e2dc      	b.n	80034d2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d008      	beq.n	8002f36 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2280      	movs	r2, #128	@ 0x80
 8002f28:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e2cd      	b.n	80034d2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a76      	ldr	r2, [pc, #472]	@ (8003114 <HAL_DMA_Abort+0x214>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d04a      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a74      	ldr	r2, [pc, #464]	@ (8003118 <HAL_DMA_Abort+0x218>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d045      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a73      	ldr	r2, [pc, #460]	@ (800311c <HAL_DMA_Abort+0x21c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d040      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a71      	ldr	r2, [pc, #452]	@ (8003120 <HAL_DMA_Abort+0x220>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d03b      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a70      	ldr	r2, [pc, #448]	@ (8003124 <HAL_DMA_Abort+0x224>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d036      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a6e      	ldr	r2, [pc, #440]	@ (8003128 <HAL_DMA_Abort+0x228>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d031      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a6d      	ldr	r2, [pc, #436]	@ (800312c <HAL_DMA_Abort+0x22c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d02c      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a6b      	ldr	r2, [pc, #428]	@ (8003130 <HAL_DMA_Abort+0x230>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d027      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a6a      	ldr	r2, [pc, #424]	@ (8003134 <HAL_DMA_Abort+0x234>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d022      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a68      	ldr	r2, [pc, #416]	@ (8003138 <HAL_DMA_Abort+0x238>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d01d      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	4a67      	ldr	r2, [pc, #412]	@ (800313c <HAL_DMA_Abort+0x23c>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d018      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a65      	ldr	r2, [pc, #404]	@ (8003140 <HAL_DMA_Abort+0x240>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4a64      	ldr	r2, [pc, #400]	@ (8003144 <HAL_DMA_Abort+0x244>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00e      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a62      	ldr	r2, [pc, #392]	@ (8003148 <HAL_DMA_Abort+0x248>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d009      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a61      	ldr	r2, [pc, #388]	@ (800314c <HAL_DMA_Abort+0x24c>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d004      	beq.n	8002fd6 <HAL_DMA_Abort+0xd6>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a5f      	ldr	r2, [pc, #380]	@ (8003150 <HAL_DMA_Abort+0x250>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d101      	bne.n	8002fda <HAL_DMA_Abort+0xda>
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e000      	b.n	8002fdc <HAL_DMA_Abort+0xdc>
 8002fda:	2300      	movs	r3, #0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d013      	beq.n	8003008 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f022 021e 	bic.w	r2, r2, #30
 8002fee:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	695a      	ldr	r2, [r3, #20]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ffe:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	e00a      	b.n	800301e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 020e 	bic.w	r2, r2, #14
 8003016:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a3c      	ldr	r2, [pc, #240]	@ (8003114 <HAL_DMA_Abort+0x214>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d072      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a3a      	ldr	r2, [pc, #232]	@ (8003118 <HAL_DMA_Abort+0x218>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d06d      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a39      	ldr	r2, [pc, #228]	@ (800311c <HAL_DMA_Abort+0x21c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d068      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a37      	ldr	r2, [pc, #220]	@ (8003120 <HAL_DMA_Abort+0x220>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d063      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a36      	ldr	r2, [pc, #216]	@ (8003124 <HAL_DMA_Abort+0x224>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d05e      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a34      	ldr	r2, [pc, #208]	@ (8003128 <HAL_DMA_Abort+0x228>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d059      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a33      	ldr	r2, [pc, #204]	@ (800312c <HAL_DMA_Abort+0x22c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d054      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a31      	ldr	r2, [pc, #196]	@ (8003130 <HAL_DMA_Abort+0x230>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d04f      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a30      	ldr	r2, [pc, #192]	@ (8003134 <HAL_DMA_Abort+0x234>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d04a      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a2e      	ldr	r2, [pc, #184]	@ (8003138 <HAL_DMA_Abort+0x238>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d045      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a2d      	ldr	r2, [pc, #180]	@ (800313c <HAL_DMA_Abort+0x23c>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d040      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a2b      	ldr	r2, [pc, #172]	@ (8003140 <HAL_DMA_Abort+0x240>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d03b      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2a      	ldr	r2, [pc, #168]	@ (8003144 <HAL_DMA_Abort+0x244>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d036      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a28      	ldr	r2, [pc, #160]	@ (8003148 <HAL_DMA_Abort+0x248>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d031      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a27      	ldr	r2, [pc, #156]	@ (800314c <HAL_DMA_Abort+0x24c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d02c      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a25      	ldr	r2, [pc, #148]	@ (8003150 <HAL_DMA_Abort+0x250>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d027      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a24      	ldr	r2, [pc, #144]	@ (8003154 <HAL_DMA_Abort+0x254>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d022      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a22      	ldr	r2, [pc, #136]	@ (8003158 <HAL_DMA_Abort+0x258>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d01d      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a21      	ldr	r2, [pc, #132]	@ (800315c <HAL_DMA_Abort+0x25c>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d018      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a1f      	ldr	r2, [pc, #124]	@ (8003160 <HAL_DMA_Abort+0x260>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d013      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a1e      	ldr	r2, [pc, #120]	@ (8003164 <HAL_DMA_Abort+0x264>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d00e      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003168 <HAL_DMA_Abort+0x268>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a1b      	ldr	r2, [pc, #108]	@ (800316c <HAL_DMA_Abort+0x26c>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d004      	beq.n	800310e <HAL_DMA_Abort+0x20e>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a19      	ldr	r2, [pc, #100]	@ (8003170 <HAL_DMA_Abort+0x270>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d132      	bne.n	8003174 <HAL_DMA_Abort+0x274>
 800310e:	2301      	movs	r3, #1
 8003110:	e031      	b.n	8003176 <HAL_DMA_Abort+0x276>
 8003112:	bf00      	nop
 8003114:	40020010 	.word	0x40020010
 8003118:	40020028 	.word	0x40020028
 800311c:	40020040 	.word	0x40020040
 8003120:	40020058 	.word	0x40020058
 8003124:	40020070 	.word	0x40020070
 8003128:	40020088 	.word	0x40020088
 800312c:	400200a0 	.word	0x400200a0
 8003130:	400200b8 	.word	0x400200b8
 8003134:	40020410 	.word	0x40020410
 8003138:	40020428 	.word	0x40020428
 800313c:	40020440 	.word	0x40020440
 8003140:	40020458 	.word	0x40020458
 8003144:	40020470 	.word	0x40020470
 8003148:	40020488 	.word	0x40020488
 800314c:	400204a0 	.word	0x400204a0
 8003150:	400204b8 	.word	0x400204b8
 8003154:	58025408 	.word	0x58025408
 8003158:	5802541c 	.word	0x5802541c
 800315c:	58025430 	.word	0x58025430
 8003160:	58025444 	.word	0x58025444
 8003164:	58025458 	.word	0x58025458
 8003168:	5802546c 	.word	0x5802546c
 800316c:	58025480 	.word	0x58025480
 8003170:	58025494 	.word	0x58025494
 8003174:	2300      	movs	r3, #0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d007      	beq.n	800318a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003184:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003188:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a6d      	ldr	r2, [pc, #436]	@ (8003344 <HAL_DMA_Abort+0x444>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d04a      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a6b      	ldr	r2, [pc, #428]	@ (8003348 <HAL_DMA_Abort+0x448>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d045      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a6a      	ldr	r2, [pc, #424]	@ (800334c <HAL_DMA_Abort+0x44c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d040      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a68      	ldr	r2, [pc, #416]	@ (8003350 <HAL_DMA_Abort+0x450>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d03b      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a67      	ldr	r2, [pc, #412]	@ (8003354 <HAL_DMA_Abort+0x454>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d036      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a65      	ldr	r2, [pc, #404]	@ (8003358 <HAL_DMA_Abort+0x458>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d031      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a64      	ldr	r2, [pc, #400]	@ (800335c <HAL_DMA_Abort+0x45c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d02c      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a62      	ldr	r2, [pc, #392]	@ (8003360 <HAL_DMA_Abort+0x460>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d027      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a61      	ldr	r2, [pc, #388]	@ (8003364 <HAL_DMA_Abort+0x464>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d022      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a5f      	ldr	r2, [pc, #380]	@ (8003368 <HAL_DMA_Abort+0x468>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d01d      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a5e      	ldr	r2, [pc, #376]	@ (800336c <HAL_DMA_Abort+0x46c>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d018      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a5c      	ldr	r2, [pc, #368]	@ (8003370 <HAL_DMA_Abort+0x470>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d013      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a5b      	ldr	r2, [pc, #364]	@ (8003374 <HAL_DMA_Abort+0x474>)
 8003208:	4293      	cmp	r3, r2
 800320a:	d00e      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a59      	ldr	r2, [pc, #356]	@ (8003378 <HAL_DMA_Abort+0x478>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d009      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a58      	ldr	r2, [pc, #352]	@ (800337c <HAL_DMA_Abort+0x47c>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d004      	beq.n	800322a <HAL_DMA_Abort+0x32a>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a56      	ldr	r2, [pc, #344]	@ (8003380 <HAL_DMA_Abort+0x480>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d108      	bne.n	800323c <HAL_DMA_Abort+0x33c>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 0201 	bic.w	r2, r2, #1
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e007      	b.n	800324c <HAL_DMA_Abort+0x34c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0201 	bic.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800324c:	e013      	b.n	8003276 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800324e:	f7ff f9a9 	bl	80025a4 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b05      	cmp	r3, #5
 800325a:	d90c      	bls.n	8003276 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2220      	movs	r2, #32
 8003260:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2203      	movs	r2, #3
 8003266:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e12d      	b.n	80034d2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0301 	and.w	r3, r3, #1
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1e5      	bne.n	800324e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a2f      	ldr	r2, [pc, #188]	@ (8003344 <HAL_DMA_Abort+0x444>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d04a      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a2d      	ldr	r2, [pc, #180]	@ (8003348 <HAL_DMA_Abort+0x448>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d045      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a2c      	ldr	r2, [pc, #176]	@ (800334c <HAL_DMA_Abort+0x44c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d040      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a2a      	ldr	r2, [pc, #168]	@ (8003350 <HAL_DMA_Abort+0x450>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d03b      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a29      	ldr	r2, [pc, #164]	@ (8003354 <HAL_DMA_Abort+0x454>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d036      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a27      	ldr	r2, [pc, #156]	@ (8003358 <HAL_DMA_Abort+0x458>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d031      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a26      	ldr	r2, [pc, #152]	@ (800335c <HAL_DMA_Abort+0x45c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d02c      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a24      	ldr	r2, [pc, #144]	@ (8003360 <HAL_DMA_Abort+0x460>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d027      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a23      	ldr	r2, [pc, #140]	@ (8003364 <HAL_DMA_Abort+0x464>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d022      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a21      	ldr	r2, [pc, #132]	@ (8003368 <HAL_DMA_Abort+0x468>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d01d      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a20      	ldr	r2, [pc, #128]	@ (800336c <HAL_DMA_Abort+0x46c>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d018      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003370 <HAL_DMA_Abort+0x470>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d013      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003374 <HAL_DMA_Abort+0x474>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d00e      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a1b      	ldr	r2, [pc, #108]	@ (8003378 <HAL_DMA_Abort+0x478>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d009      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a1a      	ldr	r2, [pc, #104]	@ (800337c <HAL_DMA_Abort+0x47c>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d004      	beq.n	8003322 <HAL_DMA_Abort+0x422>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a18      	ldr	r2, [pc, #96]	@ (8003380 <HAL_DMA_Abort+0x480>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d101      	bne.n	8003326 <HAL_DMA_Abort+0x426>
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_DMA_Abort+0x428>
 8003326:	2300      	movs	r3, #0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d02b      	beq.n	8003384 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003330:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003336:	f003 031f 	and.w	r3, r3, #31
 800333a:	223f      	movs	r2, #63	@ 0x3f
 800333c:	409a      	lsls	r2, r3
 800333e:	68bb      	ldr	r3, [r7, #8]
 8003340:	609a      	str	r2, [r3, #8]
 8003342:	e02a      	b.n	800339a <HAL_DMA_Abort+0x49a>
 8003344:	40020010 	.word	0x40020010
 8003348:	40020028 	.word	0x40020028
 800334c:	40020040 	.word	0x40020040
 8003350:	40020058 	.word	0x40020058
 8003354:	40020070 	.word	0x40020070
 8003358:	40020088 	.word	0x40020088
 800335c:	400200a0 	.word	0x400200a0
 8003360:	400200b8 	.word	0x400200b8
 8003364:	40020410 	.word	0x40020410
 8003368:	40020428 	.word	0x40020428
 800336c:	40020440 	.word	0x40020440
 8003370:	40020458 	.word	0x40020458
 8003374:	40020470 	.word	0x40020470
 8003378:	40020488 	.word	0x40020488
 800337c:	400204a0 	.word	0x400204a0
 8003380:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003388:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	2201      	movs	r2, #1
 8003394:	409a      	lsls	r2, r3
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a4f      	ldr	r2, [pc, #316]	@ (80034dc <HAL_DMA_Abort+0x5dc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d072      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a4d      	ldr	r2, [pc, #308]	@ (80034e0 <HAL_DMA_Abort+0x5e0>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d06d      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a4c      	ldr	r2, [pc, #304]	@ (80034e4 <HAL_DMA_Abort+0x5e4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d068      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a4a      	ldr	r2, [pc, #296]	@ (80034e8 <HAL_DMA_Abort+0x5e8>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d063      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a49      	ldr	r2, [pc, #292]	@ (80034ec <HAL_DMA_Abort+0x5ec>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d05e      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a47      	ldr	r2, [pc, #284]	@ (80034f0 <HAL_DMA_Abort+0x5f0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d059      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a46      	ldr	r2, [pc, #280]	@ (80034f4 <HAL_DMA_Abort+0x5f4>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d054      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a44      	ldr	r2, [pc, #272]	@ (80034f8 <HAL_DMA_Abort+0x5f8>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d04f      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a43      	ldr	r2, [pc, #268]	@ (80034fc <HAL_DMA_Abort+0x5fc>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d04a      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a41      	ldr	r2, [pc, #260]	@ (8003500 <HAL_DMA_Abort+0x600>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d045      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a40      	ldr	r2, [pc, #256]	@ (8003504 <HAL_DMA_Abort+0x604>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d040      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a3e      	ldr	r2, [pc, #248]	@ (8003508 <HAL_DMA_Abort+0x608>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d03b      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a3d      	ldr	r2, [pc, #244]	@ (800350c <HAL_DMA_Abort+0x60c>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d036      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a3b      	ldr	r2, [pc, #236]	@ (8003510 <HAL_DMA_Abort+0x610>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d031      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a3a      	ldr	r2, [pc, #232]	@ (8003514 <HAL_DMA_Abort+0x614>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d02c      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a38      	ldr	r2, [pc, #224]	@ (8003518 <HAL_DMA_Abort+0x618>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d027      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a37      	ldr	r2, [pc, #220]	@ (800351c <HAL_DMA_Abort+0x61c>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d022      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a35      	ldr	r2, [pc, #212]	@ (8003520 <HAL_DMA_Abort+0x620>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d01d      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a34      	ldr	r2, [pc, #208]	@ (8003524 <HAL_DMA_Abort+0x624>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d018      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a32      	ldr	r2, [pc, #200]	@ (8003528 <HAL_DMA_Abort+0x628>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d013      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a31      	ldr	r2, [pc, #196]	@ (800352c <HAL_DMA_Abort+0x62c>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d00e      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a2f      	ldr	r2, [pc, #188]	@ (8003530 <HAL_DMA_Abort+0x630>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d009      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a2e      	ldr	r2, [pc, #184]	@ (8003534 <HAL_DMA_Abort+0x634>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d004      	beq.n	800348a <HAL_DMA_Abort+0x58a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a2c      	ldr	r2, [pc, #176]	@ (8003538 <HAL_DMA_Abort+0x638>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d101      	bne.n	800348e <HAL_DMA_Abort+0x58e>
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_DMA_Abort+0x590>
 800348e:	2300      	movs	r3, #0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800349c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00c      	beq.n	80034c0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034b4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ba:	687a      	ldr	r2, [r7, #4]
 80034bc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80034be:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 80034d0:	2300      	movs	r3, #0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3718      	adds	r7, #24
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	40020010 	.word	0x40020010
 80034e0:	40020028 	.word	0x40020028
 80034e4:	40020040 	.word	0x40020040
 80034e8:	40020058 	.word	0x40020058
 80034ec:	40020070 	.word	0x40020070
 80034f0:	40020088 	.word	0x40020088
 80034f4:	400200a0 	.word	0x400200a0
 80034f8:	400200b8 	.word	0x400200b8
 80034fc:	40020410 	.word	0x40020410
 8003500:	40020428 	.word	0x40020428
 8003504:	40020440 	.word	0x40020440
 8003508:	40020458 	.word	0x40020458
 800350c:	40020470 	.word	0x40020470
 8003510:	40020488 	.word	0x40020488
 8003514:	400204a0 	.word	0x400204a0
 8003518:	400204b8 	.word	0x400204b8
 800351c:	58025408 	.word	0x58025408
 8003520:	5802541c 	.word	0x5802541c
 8003524:	58025430 	.word	0x58025430
 8003528:	58025444 	.word	0x58025444
 800352c:	58025458 	.word	0x58025458
 8003530:	5802546c 	.word	0x5802546c
 8003534:	58025480 	.word	0x58025480
 8003538:	58025494 	.word	0x58025494

0800353c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e237      	b.n	80039be <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003554:	b2db      	uxtb	r3, r3
 8003556:	2b02      	cmp	r3, #2
 8003558:	d004      	beq.n	8003564 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2280      	movs	r2, #128	@ 0x80
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e22c      	b.n	80039be <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a5c      	ldr	r2, [pc, #368]	@ (80036dc <HAL_DMA_Abort_IT+0x1a0>)
 800356a:	4293      	cmp	r3, r2
 800356c:	d04a      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a5b      	ldr	r2, [pc, #364]	@ (80036e0 <HAL_DMA_Abort_IT+0x1a4>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d045      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a59      	ldr	r2, [pc, #356]	@ (80036e4 <HAL_DMA_Abort_IT+0x1a8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d040      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4a58      	ldr	r2, [pc, #352]	@ (80036e8 <HAL_DMA_Abort_IT+0x1ac>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d03b      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a56      	ldr	r2, [pc, #344]	@ (80036ec <HAL_DMA_Abort_IT+0x1b0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d036      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4a55      	ldr	r2, [pc, #340]	@ (80036f0 <HAL_DMA_Abort_IT+0x1b4>)
 800359c:	4293      	cmp	r3, r2
 800359e:	d031      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4a53      	ldr	r2, [pc, #332]	@ (80036f4 <HAL_DMA_Abort_IT+0x1b8>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d02c      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a52      	ldr	r2, [pc, #328]	@ (80036f8 <HAL_DMA_Abort_IT+0x1bc>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d027      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a50      	ldr	r2, [pc, #320]	@ (80036fc <HAL_DMA_Abort_IT+0x1c0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d022      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a4f      	ldr	r2, [pc, #316]	@ (8003700 <HAL_DMA_Abort_IT+0x1c4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d01d      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4a4d      	ldr	r2, [pc, #308]	@ (8003704 <HAL_DMA_Abort_IT+0x1c8>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d018      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a4c      	ldr	r2, [pc, #304]	@ (8003708 <HAL_DMA_Abort_IT+0x1cc>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d013      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a4a      	ldr	r2, [pc, #296]	@ (800370c <HAL_DMA_Abort_IT+0x1d0>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d00e      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a49      	ldr	r2, [pc, #292]	@ (8003710 <HAL_DMA_Abort_IT+0x1d4>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d009      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a47      	ldr	r2, [pc, #284]	@ (8003714 <HAL_DMA_Abort_IT+0x1d8>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_DMA_Abort_IT+0xc8>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a46      	ldr	r2, [pc, #280]	@ (8003718 <HAL_DMA_Abort_IT+0x1dc>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d101      	bne.n	8003608 <HAL_DMA_Abort_IT+0xcc>
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <HAL_DMA_Abort_IT+0xce>
 8003608:	2300      	movs	r3, #0
 800360a:	2b00      	cmp	r3, #0
 800360c:	f000 8086 	beq.w	800371c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2204      	movs	r2, #4
 8003614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a2f      	ldr	r2, [pc, #188]	@ (80036dc <HAL_DMA_Abort_IT+0x1a0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d04a      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a2e      	ldr	r2, [pc, #184]	@ (80036e0 <HAL_DMA_Abort_IT+0x1a4>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d045      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	4a2c      	ldr	r2, [pc, #176]	@ (80036e4 <HAL_DMA_Abort_IT+0x1a8>)
 8003632:	4293      	cmp	r3, r2
 8003634:	d040      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4a2b      	ldr	r2, [pc, #172]	@ (80036e8 <HAL_DMA_Abort_IT+0x1ac>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d03b      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a29      	ldr	r2, [pc, #164]	@ (80036ec <HAL_DMA_Abort_IT+0x1b0>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d036      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a28      	ldr	r2, [pc, #160]	@ (80036f0 <HAL_DMA_Abort_IT+0x1b4>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d031      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a26      	ldr	r2, [pc, #152]	@ (80036f4 <HAL_DMA_Abort_IT+0x1b8>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d02c      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a25      	ldr	r2, [pc, #148]	@ (80036f8 <HAL_DMA_Abort_IT+0x1bc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d027      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a23      	ldr	r2, [pc, #140]	@ (80036fc <HAL_DMA_Abort_IT+0x1c0>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d022      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a22      	ldr	r2, [pc, #136]	@ (8003700 <HAL_DMA_Abort_IT+0x1c4>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d01d      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a20      	ldr	r2, [pc, #128]	@ (8003704 <HAL_DMA_Abort_IT+0x1c8>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d018      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a1f      	ldr	r2, [pc, #124]	@ (8003708 <HAL_DMA_Abort_IT+0x1cc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d013      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a1d      	ldr	r2, [pc, #116]	@ (800370c <HAL_DMA_Abort_IT+0x1d0>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d00e      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a1c      	ldr	r2, [pc, #112]	@ (8003710 <HAL_DMA_Abort_IT+0x1d4>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d009      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a1a      	ldr	r2, [pc, #104]	@ (8003714 <HAL_DMA_Abort_IT+0x1d8>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d004      	beq.n	80036b8 <HAL_DMA_Abort_IT+0x17c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a19      	ldr	r2, [pc, #100]	@ (8003718 <HAL_DMA_Abort_IT+0x1dc>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d108      	bne.n	80036ca <HAL_DMA_Abort_IT+0x18e>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681a      	ldr	r2, [r3, #0]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 0201 	bic.w	r2, r2, #1
 80036c6:	601a      	str	r2, [r3, #0]
 80036c8:	e178      	b.n	80039bc <HAL_DMA_Abort_IT+0x480>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f022 0201 	bic.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	e16f      	b.n	80039bc <HAL_DMA_Abort_IT+0x480>
 80036dc:	40020010 	.word	0x40020010
 80036e0:	40020028 	.word	0x40020028
 80036e4:	40020040 	.word	0x40020040
 80036e8:	40020058 	.word	0x40020058
 80036ec:	40020070 	.word	0x40020070
 80036f0:	40020088 	.word	0x40020088
 80036f4:	400200a0 	.word	0x400200a0
 80036f8:	400200b8 	.word	0x400200b8
 80036fc:	40020410 	.word	0x40020410
 8003700:	40020428 	.word	0x40020428
 8003704:	40020440 	.word	0x40020440
 8003708:	40020458 	.word	0x40020458
 800370c:	40020470 	.word	0x40020470
 8003710:	40020488 	.word	0x40020488
 8003714:	400204a0 	.word	0x400204a0
 8003718:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f022 020e 	bic.w	r2, r2, #14
 800372a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a6c      	ldr	r2, [pc, #432]	@ (80038e4 <HAL_DMA_Abort_IT+0x3a8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d04a      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a6b      	ldr	r2, [pc, #428]	@ (80038e8 <HAL_DMA_Abort_IT+0x3ac>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d045      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a69      	ldr	r2, [pc, #420]	@ (80038ec <HAL_DMA_Abort_IT+0x3b0>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d040      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a68      	ldr	r2, [pc, #416]	@ (80038f0 <HAL_DMA_Abort_IT+0x3b4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d03b      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a66      	ldr	r2, [pc, #408]	@ (80038f4 <HAL_DMA_Abort_IT+0x3b8>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d036      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a65      	ldr	r2, [pc, #404]	@ (80038f8 <HAL_DMA_Abort_IT+0x3bc>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d031      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a63      	ldr	r2, [pc, #396]	@ (80038fc <HAL_DMA_Abort_IT+0x3c0>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d02c      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a62      	ldr	r2, [pc, #392]	@ (8003900 <HAL_DMA_Abort_IT+0x3c4>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d027      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a60      	ldr	r2, [pc, #384]	@ (8003904 <HAL_DMA_Abort_IT+0x3c8>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d022      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a5f      	ldr	r2, [pc, #380]	@ (8003908 <HAL_DMA_Abort_IT+0x3cc>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d01d      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a5d      	ldr	r2, [pc, #372]	@ (800390c <HAL_DMA_Abort_IT+0x3d0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d018      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a5c      	ldr	r2, [pc, #368]	@ (8003910 <HAL_DMA_Abort_IT+0x3d4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d013      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a5a      	ldr	r2, [pc, #360]	@ (8003914 <HAL_DMA_Abort_IT+0x3d8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d00e      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a59      	ldr	r2, [pc, #356]	@ (8003918 <HAL_DMA_Abort_IT+0x3dc>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d009      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a57      	ldr	r2, [pc, #348]	@ (800391c <HAL_DMA_Abort_IT+0x3e0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d004      	beq.n	80037cc <HAL_DMA_Abort_IT+0x290>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a56      	ldr	r2, [pc, #344]	@ (8003920 <HAL_DMA_Abort_IT+0x3e4>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d108      	bne.n	80037de <HAL_DMA_Abort_IT+0x2a2>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f022 0201 	bic.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	e007      	b.n	80037ee <HAL_DMA_Abort_IT+0x2b2>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f022 0201 	bic.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a3c      	ldr	r2, [pc, #240]	@ (80038e4 <HAL_DMA_Abort_IT+0x3a8>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d072      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a3a      	ldr	r2, [pc, #232]	@ (80038e8 <HAL_DMA_Abort_IT+0x3ac>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d06d      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a39      	ldr	r2, [pc, #228]	@ (80038ec <HAL_DMA_Abort_IT+0x3b0>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d068      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a37      	ldr	r2, [pc, #220]	@ (80038f0 <HAL_DMA_Abort_IT+0x3b4>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d063      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a36      	ldr	r2, [pc, #216]	@ (80038f4 <HAL_DMA_Abort_IT+0x3b8>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d05e      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a34      	ldr	r2, [pc, #208]	@ (80038f8 <HAL_DMA_Abort_IT+0x3bc>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d059      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a33      	ldr	r2, [pc, #204]	@ (80038fc <HAL_DMA_Abort_IT+0x3c0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d054      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a31      	ldr	r2, [pc, #196]	@ (8003900 <HAL_DMA_Abort_IT+0x3c4>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d04f      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a30      	ldr	r2, [pc, #192]	@ (8003904 <HAL_DMA_Abort_IT+0x3c8>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d04a      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a2e      	ldr	r2, [pc, #184]	@ (8003908 <HAL_DMA_Abort_IT+0x3cc>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d045      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a2d      	ldr	r2, [pc, #180]	@ (800390c <HAL_DMA_Abort_IT+0x3d0>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d040      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a2b      	ldr	r2, [pc, #172]	@ (8003910 <HAL_DMA_Abort_IT+0x3d4>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d03b      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a2a      	ldr	r2, [pc, #168]	@ (8003914 <HAL_DMA_Abort_IT+0x3d8>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d036      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a28      	ldr	r2, [pc, #160]	@ (8003918 <HAL_DMA_Abort_IT+0x3dc>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d031      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a27      	ldr	r2, [pc, #156]	@ (800391c <HAL_DMA_Abort_IT+0x3e0>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d02c      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a25      	ldr	r2, [pc, #148]	@ (8003920 <HAL_DMA_Abort_IT+0x3e4>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d027      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a24      	ldr	r2, [pc, #144]	@ (8003924 <HAL_DMA_Abort_IT+0x3e8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d022      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a22      	ldr	r2, [pc, #136]	@ (8003928 <HAL_DMA_Abort_IT+0x3ec>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d01d      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a21      	ldr	r2, [pc, #132]	@ (800392c <HAL_DMA_Abort_IT+0x3f0>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d018      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003930 <HAL_DMA_Abort_IT+0x3f4>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a1e      	ldr	r2, [pc, #120]	@ (8003934 <HAL_DMA_Abort_IT+0x3f8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d00e      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003938 <HAL_DMA_Abort_IT+0x3fc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d009      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a1b      	ldr	r2, [pc, #108]	@ (800393c <HAL_DMA_Abort_IT+0x400>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d004      	beq.n	80038de <HAL_DMA_Abort_IT+0x3a2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a19      	ldr	r2, [pc, #100]	@ (8003940 <HAL_DMA_Abort_IT+0x404>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d132      	bne.n	8003944 <HAL_DMA_Abort_IT+0x408>
 80038de:	2301      	movs	r3, #1
 80038e0:	e031      	b.n	8003946 <HAL_DMA_Abort_IT+0x40a>
 80038e2:	bf00      	nop
 80038e4:	40020010 	.word	0x40020010
 80038e8:	40020028 	.word	0x40020028
 80038ec:	40020040 	.word	0x40020040
 80038f0:	40020058 	.word	0x40020058
 80038f4:	40020070 	.word	0x40020070
 80038f8:	40020088 	.word	0x40020088
 80038fc:	400200a0 	.word	0x400200a0
 8003900:	400200b8 	.word	0x400200b8
 8003904:	40020410 	.word	0x40020410
 8003908:	40020428 	.word	0x40020428
 800390c:	40020440 	.word	0x40020440
 8003910:	40020458 	.word	0x40020458
 8003914:	40020470 	.word	0x40020470
 8003918:	40020488 	.word	0x40020488
 800391c:	400204a0 	.word	0x400204a0
 8003920:	400204b8 	.word	0x400204b8
 8003924:	58025408 	.word	0x58025408
 8003928:	5802541c 	.word	0x5802541c
 800392c:	58025430 	.word	0x58025430
 8003930:	58025444 	.word	0x58025444
 8003934:	58025458 	.word	0x58025458
 8003938:	5802546c 	.word	0x5802546c
 800393c:	58025480 	.word	0x58025480
 8003940:	58025494 	.word	0x58025494
 8003944:	2300      	movs	r3, #0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d028      	beq.n	800399c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003954:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003958:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	2201      	movs	r2, #1
 800396a:	409a      	lsls	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003978:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00c      	beq.n	800399c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800398c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003990:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003996:	687a      	ldr	r2, [r7, #4]
 8003998:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800399a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop

080039c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80039d0:	2300      	movs	r3, #0
 80039d2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80039d4:	4b67      	ldr	r3, [pc, #412]	@ (8003b74 <HAL_DMA_IRQHandler+0x1ac>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a67      	ldr	r2, [pc, #412]	@ (8003b78 <HAL_DMA_IRQHandler+0x1b0>)
 80039da:	fba2 2303 	umull	r2, r3, r2, r3
 80039de:	0a9b      	lsrs	r3, r3, #10
 80039e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ec:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80039ee:	6a3b      	ldr	r3, [r7, #32]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a5f      	ldr	r2, [pc, #380]	@ (8003b7c <HAL_DMA_IRQHandler+0x1b4>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d04a      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a5d      	ldr	r2, [pc, #372]	@ (8003b80 <HAL_DMA_IRQHandler+0x1b8>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d045      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a5c      	ldr	r2, [pc, #368]	@ (8003b84 <HAL_DMA_IRQHandler+0x1bc>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d040      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a5a      	ldr	r2, [pc, #360]	@ (8003b88 <HAL_DMA_IRQHandler+0x1c0>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d03b      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a59      	ldr	r2, [pc, #356]	@ (8003b8c <HAL_DMA_IRQHandler+0x1c4>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d036      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a57      	ldr	r2, [pc, #348]	@ (8003b90 <HAL_DMA_IRQHandler+0x1c8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d031      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a56      	ldr	r2, [pc, #344]	@ (8003b94 <HAL_DMA_IRQHandler+0x1cc>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d02c      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a54      	ldr	r2, [pc, #336]	@ (8003b98 <HAL_DMA_IRQHandler+0x1d0>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d027      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a53      	ldr	r2, [pc, #332]	@ (8003b9c <HAL_DMA_IRQHandler+0x1d4>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d022      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a51      	ldr	r2, [pc, #324]	@ (8003ba0 <HAL_DMA_IRQHandler+0x1d8>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d01d      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a50      	ldr	r2, [pc, #320]	@ (8003ba4 <HAL_DMA_IRQHandler+0x1dc>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d018      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a4e      	ldr	r2, [pc, #312]	@ (8003ba8 <HAL_DMA_IRQHandler+0x1e0>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d013      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a4d      	ldr	r2, [pc, #308]	@ (8003bac <HAL_DMA_IRQHandler+0x1e4>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d00e      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a4b      	ldr	r2, [pc, #300]	@ (8003bb0 <HAL_DMA_IRQHandler+0x1e8>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d009      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a4a      	ldr	r2, [pc, #296]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1ec>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d004      	beq.n	8003a9a <HAL_DMA_IRQHandler+0xd2>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a48      	ldr	r2, [pc, #288]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1f0>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <HAL_DMA_IRQHandler+0xd6>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_DMA_IRQHandler+0xd8>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 842b 	beq.w	80042fc <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003aaa:	f003 031f 	and.w	r3, r3, #31
 8003aae:	2208      	movs	r2, #8
 8003ab0:	409a      	lsls	r2, r3
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	f000 80a2 	beq.w	8003c00 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a2e      	ldr	r2, [pc, #184]	@ (8003b7c <HAL_DMA_IRQHandler+0x1b4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d04a      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a2d      	ldr	r2, [pc, #180]	@ (8003b80 <HAL_DMA_IRQHandler+0x1b8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d045      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a2b      	ldr	r2, [pc, #172]	@ (8003b84 <HAL_DMA_IRQHandler+0x1bc>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d040      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a2a      	ldr	r2, [pc, #168]	@ (8003b88 <HAL_DMA_IRQHandler+0x1c0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d03b      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a28      	ldr	r2, [pc, #160]	@ (8003b8c <HAL_DMA_IRQHandler+0x1c4>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d036      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a27      	ldr	r2, [pc, #156]	@ (8003b90 <HAL_DMA_IRQHandler+0x1c8>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d031      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a25      	ldr	r2, [pc, #148]	@ (8003b94 <HAL_DMA_IRQHandler+0x1cc>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d02c      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a24      	ldr	r2, [pc, #144]	@ (8003b98 <HAL_DMA_IRQHandler+0x1d0>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d027      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a22      	ldr	r2, [pc, #136]	@ (8003b9c <HAL_DMA_IRQHandler+0x1d4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d022      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a21      	ldr	r2, [pc, #132]	@ (8003ba0 <HAL_DMA_IRQHandler+0x1d8>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d01d      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba4 <HAL_DMA_IRQHandler+0x1dc>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d018      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a1e      	ldr	r2, [pc, #120]	@ (8003ba8 <HAL_DMA_IRQHandler+0x1e0>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d013      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a1c      	ldr	r2, [pc, #112]	@ (8003bac <HAL_DMA_IRQHandler+0x1e4>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d00e      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a1b      	ldr	r2, [pc, #108]	@ (8003bb0 <HAL_DMA_IRQHandler+0x1e8>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d009      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a19      	ldr	r2, [pc, #100]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1ec>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d004      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x194>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a18      	ldr	r2, [pc, #96]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1f0>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d12f      	bne.n	8003bbc <HAL_DMA_IRQHandler+0x1f4>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	bf14      	ite	ne
 8003b6a:	2301      	movne	r3, #1
 8003b6c:	2300      	moveq	r3, #0
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	e02e      	b.n	8003bd0 <HAL_DMA_IRQHandler+0x208>
 8003b72:	bf00      	nop
 8003b74:	24000044 	.word	0x24000044
 8003b78:	1b4e81b5 	.word	0x1b4e81b5
 8003b7c:	40020010 	.word	0x40020010
 8003b80:	40020028 	.word	0x40020028
 8003b84:	40020040 	.word	0x40020040
 8003b88:	40020058 	.word	0x40020058
 8003b8c:	40020070 	.word	0x40020070
 8003b90:	40020088 	.word	0x40020088
 8003b94:	400200a0 	.word	0x400200a0
 8003b98:	400200b8 	.word	0x400200b8
 8003b9c:	40020410 	.word	0x40020410
 8003ba0:	40020428 	.word	0x40020428
 8003ba4:	40020440 	.word	0x40020440
 8003ba8:	40020458 	.word	0x40020458
 8003bac:	40020470 	.word	0x40020470
 8003bb0:	40020488 	.word	0x40020488
 8003bb4:	400204a0 	.word	0x400204a0
 8003bb8:	400204b8 	.word	0x400204b8
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 0308 	and.w	r3, r3, #8
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	bf14      	ite	ne
 8003bca:	2301      	movne	r3, #1
 8003bcc:	2300      	moveq	r3, #0
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d015      	beq.n	8003c00 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0204 	bic.w	r2, r2, #4
 8003be2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be8:	f003 031f 	and.w	r3, r3, #31
 8003bec:	2208      	movs	r2, #8
 8003bee:	409a      	lsls	r2, r3
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf8:	f043 0201 	orr.w	r2, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c04:	f003 031f 	and.w	r3, r3, #31
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c0e:	f003 0301 	and.w	r3, r3, #1
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d06e      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a69      	ldr	r2, [pc, #420]	@ (8003dc0 <HAL_DMA_IRQHandler+0x3f8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d04a      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a67      	ldr	r2, [pc, #412]	@ (8003dc4 <HAL_DMA_IRQHandler+0x3fc>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d045      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a66      	ldr	r2, [pc, #408]	@ (8003dc8 <HAL_DMA_IRQHandler+0x400>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d040      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a64      	ldr	r2, [pc, #400]	@ (8003dcc <HAL_DMA_IRQHandler+0x404>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d03b      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a63      	ldr	r2, [pc, #396]	@ (8003dd0 <HAL_DMA_IRQHandler+0x408>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d036      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a61      	ldr	r2, [pc, #388]	@ (8003dd4 <HAL_DMA_IRQHandler+0x40c>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d031      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a60      	ldr	r2, [pc, #384]	@ (8003dd8 <HAL_DMA_IRQHandler+0x410>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d02c      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a5e      	ldr	r2, [pc, #376]	@ (8003ddc <HAL_DMA_IRQHandler+0x414>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d027      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a5d      	ldr	r2, [pc, #372]	@ (8003de0 <HAL_DMA_IRQHandler+0x418>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d022      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a5b      	ldr	r2, [pc, #364]	@ (8003de4 <HAL_DMA_IRQHandler+0x41c>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d01d      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a5a      	ldr	r2, [pc, #360]	@ (8003de8 <HAL_DMA_IRQHandler+0x420>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d018      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a58      	ldr	r2, [pc, #352]	@ (8003dec <HAL_DMA_IRQHandler+0x424>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d013      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	4a57      	ldr	r2, [pc, #348]	@ (8003df0 <HAL_DMA_IRQHandler+0x428>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d00e      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a55      	ldr	r2, [pc, #340]	@ (8003df4 <HAL_DMA_IRQHandler+0x42c>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d009      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	4a54      	ldr	r2, [pc, #336]	@ (8003df8 <HAL_DMA_IRQHandler+0x430>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d004      	beq.n	8003cb6 <HAL_DMA_IRQHandler+0x2ee>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a52      	ldr	r2, [pc, #328]	@ (8003dfc <HAL_DMA_IRQHandler+0x434>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d10a      	bne.n	8003ccc <HAL_DMA_IRQHandler+0x304>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	bf14      	ite	ne
 8003cc4:	2301      	movne	r3, #1
 8003cc6:	2300      	moveq	r3, #0
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	e003      	b.n	8003cd4 <HAL_DMA_IRQHandler+0x30c>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00d      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cdc:	f003 031f 	and.w	r3, r3, #31
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	409a      	lsls	r2, r3
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cec:	f043 0202 	orr.w	r2, r3, #2
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	2204      	movs	r2, #4
 8003cfe:	409a      	lsls	r2, r3
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 808f 	beq.w	8003e28 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a2c      	ldr	r2, [pc, #176]	@ (8003dc0 <HAL_DMA_IRQHandler+0x3f8>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d04a      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a2a      	ldr	r2, [pc, #168]	@ (8003dc4 <HAL_DMA_IRQHandler+0x3fc>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d045      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4a29      	ldr	r2, [pc, #164]	@ (8003dc8 <HAL_DMA_IRQHandler+0x400>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d040      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a27      	ldr	r2, [pc, #156]	@ (8003dcc <HAL_DMA_IRQHandler+0x404>)
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d03b      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a26      	ldr	r2, [pc, #152]	@ (8003dd0 <HAL_DMA_IRQHandler+0x408>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d036      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a24      	ldr	r2, [pc, #144]	@ (8003dd4 <HAL_DMA_IRQHandler+0x40c>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d031      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a23      	ldr	r2, [pc, #140]	@ (8003dd8 <HAL_DMA_IRQHandler+0x410>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d02c      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a21      	ldr	r2, [pc, #132]	@ (8003ddc <HAL_DMA_IRQHandler+0x414>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d027      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a20      	ldr	r2, [pc, #128]	@ (8003de0 <HAL_DMA_IRQHandler+0x418>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d022      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a1e      	ldr	r2, [pc, #120]	@ (8003de4 <HAL_DMA_IRQHandler+0x41c>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d01d      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a1d      	ldr	r2, [pc, #116]	@ (8003de8 <HAL_DMA_IRQHandler+0x420>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d018      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003dec <HAL_DMA_IRQHandler+0x424>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d013      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4a1a      	ldr	r2, [pc, #104]	@ (8003df0 <HAL_DMA_IRQHandler+0x428>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d00e      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a18      	ldr	r2, [pc, #96]	@ (8003df4 <HAL_DMA_IRQHandler+0x42c>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d009      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a17      	ldr	r2, [pc, #92]	@ (8003df8 <HAL_DMA_IRQHandler+0x430>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d004      	beq.n	8003daa <HAL_DMA_IRQHandler+0x3e2>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a15      	ldr	r2, [pc, #84]	@ (8003dfc <HAL_DMA_IRQHandler+0x434>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d12a      	bne.n	8003e00 <HAL_DMA_IRQHandler+0x438>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf14      	ite	ne
 8003db8:	2301      	movne	r3, #1
 8003dba:	2300      	moveq	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	e023      	b.n	8003e08 <HAL_DMA_IRQHandler+0x440>
 8003dc0:	40020010 	.word	0x40020010
 8003dc4:	40020028 	.word	0x40020028
 8003dc8:	40020040 	.word	0x40020040
 8003dcc:	40020058 	.word	0x40020058
 8003dd0:	40020070 	.word	0x40020070
 8003dd4:	40020088 	.word	0x40020088
 8003dd8:	400200a0 	.word	0x400200a0
 8003ddc:	400200b8 	.word	0x400200b8
 8003de0:	40020410 	.word	0x40020410
 8003de4:	40020428 	.word	0x40020428
 8003de8:	40020440 	.word	0x40020440
 8003dec:	40020458 	.word	0x40020458
 8003df0:	40020470 	.word	0x40020470
 8003df4:	40020488 	.word	0x40020488
 8003df8:	400204a0 	.word	0x400204a0
 8003dfc:	400204b8 	.word	0x400204b8
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2300      	movs	r3, #0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00d      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e10:	f003 031f 	and.w	r3, r3, #31
 8003e14:	2204      	movs	r2, #4
 8003e16:	409a      	lsls	r2, r3
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2c:	f003 031f 	and.w	r3, r3, #31
 8003e30:	2210      	movs	r2, #16
 8003e32:	409a      	lsls	r2, r3
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	4013      	ands	r3, r2
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80a6 	beq.w	8003f8a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a85      	ldr	r2, [pc, #532]	@ (8004058 <HAL_DMA_IRQHandler+0x690>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d04a      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a83      	ldr	r2, [pc, #524]	@ (800405c <HAL_DMA_IRQHandler+0x694>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d045      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a82      	ldr	r2, [pc, #520]	@ (8004060 <HAL_DMA_IRQHandler+0x698>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d040      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a80      	ldr	r2, [pc, #512]	@ (8004064 <HAL_DMA_IRQHandler+0x69c>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d03b      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a7f      	ldr	r2, [pc, #508]	@ (8004068 <HAL_DMA_IRQHandler+0x6a0>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d036      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a7d      	ldr	r2, [pc, #500]	@ (800406c <HAL_DMA_IRQHandler+0x6a4>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d031      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a7c      	ldr	r2, [pc, #496]	@ (8004070 <HAL_DMA_IRQHandler+0x6a8>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d02c      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a7a      	ldr	r2, [pc, #488]	@ (8004074 <HAL_DMA_IRQHandler+0x6ac>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d027      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a79      	ldr	r2, [pc, #484]	@ (8004078 <HAL_DMA_IRQHandler+0x6b0>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d022      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a77      	ldr	r2, [pc, #476]	@ (800407c <HAL_DMA_IRQHandler+0x6b4>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d01d      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a76      	ldr	r2, [pc, #472]	@ (8004080 <HAL_DMA_IRQHandler+0x6b8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d018      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a74      	ldr	r2, [pc, #464]	@ (8004084 <HAL_DMA_IRQHandler+0x6bc>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d013      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a73      	ldr	r2, [pc, #460]	@ (8004088 <HAL_DMA_IRQHandler+0x6c0>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d00e      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a71      	ldr	r2, [pc, #452]	@ (800408c <HAL_DMA_IRQHandler+0x6c4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d009      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a70      	ldr	r2, [pc, #448]	@ (8004090 <HAL_DMA_IRQHandler+0x6c8>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d004      	beq.n	8003ede <HAL_DMA_IRQHandler+0x516>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a6e      	ldr	r2, [pc, #440]	@ (8004094 <HAL_DMA_IRQHandler+0x6cc>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d10a      	bne.n	8003ef4 <HAL_DMA_IRQHandler+0x52c>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	bf14      	ite	ne
 8003eec:	2301      	movne	r3, #1
 8003eee:	2300      	moveq	r3, #0
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	e009      	b.n	8003f08 <HAL_DMA_IRQHandler+0x540>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0304 	and.w	r3, r3, #4
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	bf14      	ite	ne
 8003f02:	2301      	movne	r3, #1
 8003f04:	2300      	moveq	r3, #0
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d03e      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	2210      	movs	r2, #16
 8003f16:	409a      	lsls	r2, r3
 8003f18:	6a3b      	ldr	r3, [r7, #32]
 8003f1a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d018      	beq.n	8003f5c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d108      	bne.n	8003f4a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d024      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	4798      	blx	r3
 8003f48:	e01f      	b.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d01b      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	4798      	blx	r3
 8003f5a:	e016      	b.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d107      	bne.n	8003f7a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0208 	bic.w	r2, r2, #8
 8003f78:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d003      	beq.n	8003f8a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f8e:	f003 031f 	and.w	r3, r3, #31
 8003f92:	2220      	movs	r2, #32
 8003f94:	409a      	lsls	r2, r3
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	f000 8110 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a2c      	ldr	r2, [pc, #176]	@ (8004058 <HAL_DMA_IRQHandler+0x690>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d04a      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a2b      	ldr	r2, [pc, #172]	@ (800405c <HAL_DMA_IRQHandler+0x694>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d045      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a29      	ldr	r2, [pc, #164]	@ (8004060 <HAL_DMA_IRQHandler+0x698>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d040      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a28      	ldr	r2, [pc, #160]	@ (8004064 <HAL_DMA_IRQHandler+0x69c>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d03b      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a26      	ldr	r2, [pc, #152]	@ (8004068 <HAL_DMA_IRQHandler+0x6a0>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d036      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a25      	ldr	r2, [pc, #148]	@ (800406c <HAL_DMA_IRQHandler+0x6a4>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d031      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a23      	ldr	r2, [pc, #140]	@ (8004070 <HAL_DMA_IRQHandler+0x6a8>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d02c      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a22      	ldr	r2, [pc, #136]	@ (8004074 <HAL_DMA_IRQHandler+0x6ac>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d027      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a20      	ldr	r2, [pc, #128]	@ (8004078 <HAL_DMA_IRQHandler+0x6b0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d022      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <HAL_DMA_IRQHandler+0x6b4>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d01d      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a1d      	ldr	r2, [pc, #116]	@ (8004080 <HAL_DMA_IRQHandler+0x6b8>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d018      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a1c      	ldr	r2, [pc, #112]	@ (8004084 <HAL_DMA_IRQHandler+0x6bc>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d013      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a1a      	ldr	r2, [pc, #104]	@ (8004088 <HAL_DMA_IRQHandler+0x6c0>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00e      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a19      	ldr	r2, [pc, #100]	@ (800408c <HAL_DMA_IRQHandler+0x6c4>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d009      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a17      	ldr	r2, [pc, #92]	@ (8004090 <HAL_DMA_IRQHandler+0x6c8>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d004      	beq.n	8004040 <HAL_DMA_IRQHandler+0x678>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a16      	ldr	r2, [pc, #88]	@ (8004094 <HAL_DMA_IRQHandler+0x6cc>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d12b      	bne.n	8004098 <HAL_DMA_IRQHandler+0x6d0>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b00      	cmp	r3, #0
 800404c:	bf14      	ite	ne
 800404e:	2301      	movne	r3, #1
 8004050:	2300      	moveq	r3, #0
 8004052:	b2db      	uxtb	r3, r3
 8004054:	e02a      	b.n	80040ac <HAL_DMA_IRQHandler+0x6e4>
 8004056:	bf00      	nop
 8004058:	40020010 	.word	0x40020010
 800405c:	40020028 	.word	0x40020028
 8004060:	40020040 	.word	0x40020040
 8004064:	40020058 	.word	0x40020058
 8004068:	40020070 	.word	0x40020070
 800406c:	40020088 	.word	0x40020088
 8004070:	400200a0 	.word	0x400200a0
 8004074:	400200b8 	.word	0x400200b8
 8004078:	40020410 	.word	0x40020410
 800407c:	40020428 	.word	0x40020428
 8004080:	40020440 	.word	0x40020440
 8004084:	40020458 	.word	0x40020458
 8004088:	40020470 	.word	0x40020470
 800408c:	40020488 	.word	0x40020488
 8004090:	400204a0 	.word	0x400204a0
 8004094:	400204b8 	.word	0x400204b8
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0302 	and.w	r3, r3, #2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	bf14      	ite	ne
 80040a6:	2301      	movne	r3, #1
 80040a8:	2300      	moveq	r3, #0
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8087 	beq.w	80041c0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b6:	f003 031f 	and.w	r3, r3, #31
 80040ba:	2220      	movs	r2, #32
 80040bc:	409a      	lsls	r2, r3
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d139      	bne.n	8004142 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f022 0216 	bic.w	r2, r2, #22
 80040dc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040ec:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d103      	bne.n	80040fe <HAL_DMA_IRQHandler+0x736>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d007      	beq.n	800410e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0208 	bic.w	r2, r2, #8
 800410c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004112:	f003 031f 	and.w	r3, r3, #31
 8004116:	223f      	movs	r2, #63	@ 0x3f
 8004118:	409a      	lsls	r2, r3
 800411a:	6a3b      	ldr	r3, [r7, #32]
 800411c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 834a 	beq.w	80047cc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	4798      	blx	r3
          }
          return;
 8004140:	e344      	b.n	80047cc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d018      	beq.n	8004182 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d108      	bne.n	8004170 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004162:	2b00      	cmp	r3, #0
 8004164:	d02c      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	6878      	ldr	r0, [r7, #4]
 800416c:	4798      	blx	r3
 800416e:	e027      	b.n	80041c0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004174:	2b00      	cmp	r3, #0
 8004176:	d023      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
 8004180:	e01e      	b.n	80041c0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10f      	bne.n	80041b0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 0210 	bic.w	r2, r2, #16
 800419e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2201      	movs	r2, #1
 80041a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d003      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f000 8306 	beq.w	80047d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f003 0301 	and.w	r3, r3, #1
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 8088 	beq.w	80042e8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2204      	movs	r2, #4
 80041dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a7a      	ldr	r2, [pc, #488]	@ (80043d0 <HAL_DMA_IRQHandler+0xa08>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d04a      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a79      	ldr	r2, [pc, #484]	@ (80043d4 <HAL_DMA_IRQHandler+0xa0c>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d045      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a77      	ldr	r2, [pc, #476]	@ (80043d8 <HAL_DMA_IRQHandler+0xa10>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d040      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a76      	ldr	r2, [pc, #472]	@ (80043dc <HAL_DMA_IRQHandler+0xa14>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d03b      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a74      	ldr	r2, [pc, #464]	@ (80043e0 <HAL_DMA_IRQHandler+0xa18>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d036      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a73      	ldr	r2, [pc, #460]	@ (80043e4 <HAL_DMA_IRQHandler+0xa1c>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d031      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a71      	ldr	r2, [pc, #452]	@ (80043e8 <HAL_DMA_IRQHandler+0xa20>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d02c      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a70      	ldr	r2, [pc, #448]	@ (80043ec <HAL_DMA_IRQHandler+0xa24>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d027      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a6e      	ldr	r2, [pc, #440]	@ (80043f0 <HAL_DMA_IRQHandler+0xa28>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d022      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a6d      	ldr	r2, [pc, #436]	@ (80043f4 <HAL_DMA_IRQHandler+0xa2c>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d01d      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a6b      	ldr	r2, [pc, #428]	@ (80043f8 <HAL_DMA_IRQHandler+0xa30>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d018      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a6a      	ldr	r2, [pc, #424]	@ (80043fc <HAL_DMA_IRQHandler+0xa34>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d013      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a68      	ldr	r2, [pc, #416]	@ (8004400 <HAL_DMA_IRQHandler+0xa38>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00e      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a67      	ldr	r2, [pc, #412]	@ (8004404 <HAL_DMA_IRQHandler+0xa3c>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d009      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a65      	ldr	r2, [pc, #404]	@ (8004408 <HAL_DMA_IRQHandler+0xa40>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d004      	beq.n	8004280 <HAL_DMA_IRQHandler+0x8b8>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a64      	ldr	r2, [pc, #400]	@ (800440c <HAL_DMA_IRQHandler+0xa44>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d108      	bne.n	8004292 <HAL_DMA_IRQHandler+0x8ca>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0201 	bic.w	r2, r2, #1
 800428e:	601a      	str	r2, [r3, #0]
 8004290:	e007      	b.n	80042a2 <HAL_DMA_IRQHandler+0x8da>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0201 	bic.w	r2, r2, #1
 80042a0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	3301      	adds	r3, #1
 80042a6:	60fb      	str	r3, [r7, #12]
 80042a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d307      	bcc.n	80042be <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d1f2      	bne.n	80042a2 <HAL_DMA_IRQHandler+0x8da>
 80042bc:	e000      	b.n	80042c0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80042be:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2203      	movs	r2, #3
 80042d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80042d6:	e003      	b.n	80042e0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8272 	beq.w	80047d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	4798      	blx	r3
 80042fa:	e26c      	b.n	80047d6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a43      	ldr	r2, [pc, #268]	@ (8004410 <HAL_DMA_IRQHandler+0xa48>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d022      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a42      	ldr	r2, [pc, #264]	@ (8004414 <HAL_DMA_IRQHandler+0xa4c>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d01d      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a40      	ldr	r2, [pc, #256]	@ (8004418 <HAL_DMA_IRQHandler+0xa50>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d018      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a3f      	ldr	r2, [pc, #252]	@ (800441c <HAL_DMA_IRQHandler+0xa54>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d013      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a3d      	ldr	r2, [pc, #244]	@ (8004420 <HAL_DMA_IRQHandler+0xa58>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d00e      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a3c      	ldr	r2, [pc, #240]	@ (8004424 <HAL_DMA_IRQHandler+0xa5c>)
 8004334:	4293      	cmp	r3, r2
 8004336:	d009      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a3a      	ldr	r2, [pc, #232]	@ (8004428 <HAL_DMA_IRQHandler+0xa60>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d004      	beq.n	800434c <HAL_DMA_IRQHandler+0x984>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a39      	ldr	r2, [pc, #228]	@ (800442c <HAL_DMA_IRQHandler+0xa64>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d101      	bne.n	8004350 <HAL_DMA_IRQHandler+0x988>
 800434c:	2301      	movs	r3, #1
 800434e:	e000      	b.n	8004352 <HAL_DMA_IRQHandler+0x98a>
 8004350:	2300      	movs	r3, #0
 8004352:	2b00      	cmp	r3, #0
 8004354:	f000 823f 	beq.w	80047d6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	2204      	movs	r2, #4
 800436a:	409a      	lsls	r2, r3
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	4013      	ands	r3, r2
 8004370:	2b00      	cmp	r3, #0
 8004372:	f000 80cd 	beq.w	8004510 <HAL_DMA_IRQHandler+0xb48>
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	f000 80c7 	beq.w	8004510 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004386:	f003 031f 	and.w	r3, r3, #31
 800438a:	2204      	movs	r2, #4
 800438c:	409a      	lsls	r2, r3
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d049      	beq.n	8004430 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d109      	bne.n	80043ba <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8210 	beq.w	80047d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043b8:	e20a      	b.n	80047d0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043be:	2b00      	cmp	r3, #0
 80043c0:	f000 8206 	beq.w	80047d0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043cc:	e200      	b.n	80047d0 <HAL_DMA_IRQHandler+0xe08>
 80043ce:	bf00      	nop
 80043d0:	40020010 	.word	0x40020010
 80043d4:	40020028 	.word	0x40020028
 80043d8:	40020040 	.word	0x40020040
 80043dc:	40020058 	.word	0x40020058
 80043e0:	40020070 	.word	0x40020070
 80043e4:	40020088 	.word	0x40020088
 80043e8:	400200a0 	.word	0x400200a0
 80043ec:	400200b8 	.word	0x400200b8
 80043f0:	40020410 	.word	0x40020410
 80043f4:	40020428 	.word	0x40020428
 80043f8:	40020440 	.word	0x40020440
 80043fc:	40020458 	.word	0x40020458
 8004400:	40020470 	.word	0x40020470
 8004404:	40020488 	.word	0x40020488
 8004408:	400204a0 	.word	0x400204a0
 800440c:	400204b8 	.word	0x400204b8
 8004410:	58025408 	.word	0x58025408
 8004414:	5802541c 	.word	0x5802541c
 8004418:	58025430 	.word	0x58025430
 800441c:	58025444 	.word	0x58025444
 8004420:	58025458 	.word	0x58025458
 8004424:	5802546c 	.word	0x5802546c
 8004428:	58025480 	.word	0x58025480
 800442c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b00      	cmp	r3, #0
 8004438:	d160      	bne.n	80044fc <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a7f      	ldr	r2, [pc, #508]	@ (800463c <HAL_DMA_IRQHandler+0xc74>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d04a      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a7d      	ldr	r2, [pc, #500]	@ (8004640 <HAL_DMA_IRQHandler+0xc78>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d045      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	4a7c      	ldr	r2, [pc, #496]	@ (8004644 <HAL_DMA_IRQHandler+0xc7c>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d040      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a7a      	ldr	r2, [pc, #488]	@ (8004648 <HAL_DMA_IRQHandler+0xc80>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d03b      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a79      	ldr	r2, [pc, #484]	@ (800464c <HAL_DMA_IRQHandler+0xc84>)
 8004468:	4293      	cmp	r3, r2
 800446a:	d036      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a77      	ldr	r2, [pc, #476]	@ (8004650 <HAL_DMA_IRQHandler+0xc88>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d031      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a76      	ldr	r2, [pc, #472]	@ (8004654 <HAL_DMA_IRQHandler+0xc8c>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d02c      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	4a74      	ldr	r2, [pc, #464]	@ (8004658 <HAL_DMA_IRQHandler+0xc90>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d027      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	4a73      	ldr	r2, [pc, #460]	@ (800465c <HAL_DMA_IRQHandler+0xc94>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d022      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a71      	ldr	r2, [pc, #452]	@ (8004660 <HAL_DMA_IRQHandler+0xc98>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d01d      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a70      	ldr	r2, [pc, #448]	@ (8004664 <HAL_DMA_IRQHandler+0xc9c>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d018      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a6e      	ldr	r2, [pc, #440]	@ (8004668 <HAL_DMA_IRQHandler+0xca0>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d013      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a6d      	ldr	r2, [pc, #436]	@ (800466c <HAL_DMA_IRQHandler+0xca4>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d00e      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a6b      	ldr	r2, [pc, #428]	@ (8004670 <HAL_DMA_IRQHandler+0xca8>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d009      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a6a      	ldr	r2, [pc, #424]	@ (8004674 <HAL_DMA_IRQHandler+0xcac>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d004      	beq.n	80044da <HAL_DMA_IRQHandler+0xb12>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a68      	ldr	r2, [pc, #416]	@ (8004678 <HAL_DMA_IRQHandler+0xcb0>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d108      	bne.n	80044ec <HAL_DMA_IRQHandler+0xb24>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f022 0208 	bic.w	r2, r2, #8
 80044e8:	601a      	str	r2, [r3, #0]
 80044ea:	e007      	b.n	80044fc <HAL_DMA_IRQHandler+0xb34>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f022 0204 	bic.w	r2, r2, #4
 80044fa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 8165 	beq.w	80047d0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800450e:	e15f      	b.n	80047d0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004514:	f003 031f 	and.w	r3, r3, #31
 8004518:	2202      	movs	r2, #2
 800451a:	409a      	lsls	r2, r3
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	4013      	ands	r3, r2
 8004520:	2b00      	cmp	r3, #0
 8004522:	f000 80c5 	beq.w	80046b0 <HAL_DMA_IRQHandler+0xce8>
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	f003 0302 	and.w	r3, r3, #2
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 80bf 	beq.w	80046b0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004536:	f003 031f 	and.w	r3, r3, #31
 800453a:	2202      	movs	r2, #2
 800453c:	409a      	lsls	r2, r3
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d018      	beq.n	800457e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d109      	bne.n	800456a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455a:	2b00      	cmp	r3, #0
 800455c:	f000 813a 	beq.w	80047d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004568:	e134      	b.n	80047d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800456e:	2b00      	cmp	r3, #0
 8004570:	f000 8130 	beq.w	80047d4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800457c:	e12a      	b.n	80047d4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	f003 0320 	and.w	r3, r3, #32
 8004584:	2b00      	cmp	r3, #0
 8004586:	f040 8089 	bne.w	800469c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a2b      	ldr	r2, [pc, #172]	@ (800463c <HAL_DMA_IRQHandler+0xc74>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d04a      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a29      	ldr	r2, [pc, #164]	@ (8004640 <HAL_DMA_IRQHandler+0xc78>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d045      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a28      	ldr	r2, [pc, #160]	@ (8004644 <HAL_DMA_IRQHandler+0xc7c>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d040      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a26      	ldr	r2, [pc, #152]	@ (8004648 <HAL_DMA_IRQHandler+0xc80>)
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d03b      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a25      	ldr	r2, [pc, #148]	@ (800464c <HAL_DMA_IRQHandler+0xc84>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d036      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a23      	ldr	r2, [pc, #140]	@ (8004650 <HAL_DMA_IRQHandler+0xc88>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d031      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a22      	ldr	r2, [pc, #136]	@ (8004654 <HAL_DMA_IRQHandler+0xc8c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d02c      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a20      	ldr	r2, [pc, #128]	@ (8004658 <HAL_DMA_IRQHandler+0xc90>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d027      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1f      	ldr	r2, [pc, #124]	@ (800465c <HAL_DMA_IRQHandler+0xc94>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d022      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004660 <HAL_DMA_IRQHandler+0xc98>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d01d      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1c      	ldr	r2, [pc, #112]	@ (8004664 <HAL_DMA_IRQHandler+0xc9c>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d018      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004668 <HAL_DMA_IRQHandler+0xca0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d013      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a19      	ldr	r2, [pc, #100]	@ (800466c <HAL_DMA_IRQHandler+0xca4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d00e      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a17      	ldr	r2, [pc, #92]	@ (8004670 <HAL_DMA_IRQHandler+0xca8>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d009      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a16      	ldr	r2, [pc, #88]	@ (8004674 <HAL_DMA_IRQHandler+0xcac>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d004      	beq.n	800462a <HAL_DMA_IRQHandler+0xc62>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a14      	ldr	r2, [pc, #80]	@ (8004678 <HAL_DMA_IRQHandler+0xcb0>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d128      	bne.n	800467c <HAL_DMA_IRQHandler+0xcb4>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0214 	bic.w	r2, r2, #20
 8004638:	601a      	str	r2, [r3, #0]
 800463a:	e027      	b.n	800468c <HAL_DMA_IRQHandler+0xcc4>
 800463c:	40020010 	.word	0x40020010
 8004640:	40020028 	.word	0x40020028
 8004644:	40020040 	.word	0x40020040
 8004648:	40020058 	.word	0x40020058
 800464c:	40020070 	.word	0x40020070
 8004650:	40020088 	.word	0x40020088
 8004654:	400200a0 	.word	0x400200a0
 8004658:	400200b8 	.word	0x400200b8
 800465c:	40020410 	.word	0x40020410
 8004660:	40020428 	.word	0x40020428
 8004664:	40020440 	.word	0x40020440
 8004668:	40020458 	.word	0x40020458
 800466c:	40020470 	.word	0x40020470
 8004670:	40020488 	.word	0x40020488
 8004674:	400204a0 	.word	0x400204a0
 8004678:	400204b8 	.word	0x400204b8
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f022 020a 	bic.w	r2, r2, #10
 800468a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 8097 	beq.w	80047d4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046ae:	e091      	b.n	80047d4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046b4:	f003 031f 	and.w	r3, r3, #31
 80046b8:	2208      	movs	r2, #8
 80046ba:	409a      	lsls	r2, r3
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	4013      	ands	r3, r2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f000 8088 	beq.w	80047d6 <HAL_DMA_IRQHandler+0xe0e>
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	f000 8082 	beq.w	80047d6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a41      	ldr	r2, [pc, #260]	@ (80047dc <HAL_DMA_IRQHandler+0xe14>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d04a      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a3f      	ldr	r2, [pc, #252]	@ (80047e0 <HAL_DMA_IRQHandler+0xe18>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d045      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a3e      	ldr	r2, [pc, #248]	@ (80047e4 <HAL_DMA_IRQHandler+0xe1c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d040      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a3c      	ldr	r2, [pc, #240]	@ (80047e8 <HAL_DMA_IRQHandler+0xe20>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d03b      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a3b      	ldr	r2, [pc, #236]	@ (80047ec <HAL_DMA_IRQHandler+0xe24>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d036      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a39      	ldr	r2, [pc, #228]	@ (80047f0 <HAL_DMA_IRQHandler+0xe28>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d031      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a38      	ldr	r2, [pc, #224]	@ (80047f4 <HAL_DMA_IRQHandler+0xe2c>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d02c      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a36      	ldr	r2, [pc, #216]	@ (80047f8 <HAL_DMA_IRQHandler+0xe30>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d027      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a35      	ldr	r2, [pc, #212]	@ (80047fc <HAL_DMA_IRQHandler+0xe34>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d022      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a33      	ldr	r2, [pc, #204]	@ (8004800 <HAL_DMA_IRQHandler+0xe38>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01d      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a32      	ldr	r2, [pc, #200]	@ (8004804 <HAL_DMA_IRQHandler+0xe3c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d018      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a30      	ldr	r2, [pc, #192]	@ (8004808 <HAL_DMA_IRQHandler+0xe40>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d013      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a2f      	ldr	r2, [pc, #188]	@ (800480c <HAL_DMA_IRQHandler+0xe44>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d00e      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a2d      	ldr	r2, [pc, #180]	@ (8004810 <HAL_DMA_IRQHandler+0xe48>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d009      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a2c      	ldr	r2, [pc, #176]	@ (8004814 <HAL_DMA_IRQHandler+0xe4c>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d004      	beq.n	8004772 <HAL_DMA_IRQHandler+0xdaa>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a2a      	ldr	r2, [pc, #168]	@ (8004818 <HAL_DMA_IRQHandler+0xe50>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d108      	bne.n	8004784 <HAL_DMA_IRQHandler+0xdbc>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 021c 	bic.w	r2, r2, #28
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	e007      	b.n	8004794 <HAL_DMA_IRQHandler+0xdcc>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 020e 	bic.w	r2, r2, #14
 8004792:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004798:	f003 031f 	and.w	r3, r3, #31
 800479c:	2201      	movs	r2, #1
 800479e:	409a      	lsls	r2, r3
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2201      	movs	r2, #1
 80047ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d009      	beq.n	80047d6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	4798      	blx	r3
 80047ca:	e004      	b.n	80047d6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80047cc:	bf00      	nop
 80047ce:	e002      	b.n	80047d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047d0:	bf00      	nop
 80047d2:	e000      	b.n	80047d6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80047d4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80047d6:	3728      	adds	r7, #40	@ 0x28
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40020010 	.word	0x40020010
 80047e0:	40020028 	.word	0x40020028
 80047e4:	40020040 	.word	0x40020040
 80047e8:	40020058 	.word	0x40020058
 80047ec:	40020070 	.word	0x40020070
 80047f0:	40020088 	.word	0x40020088
 80047f4:	400200a0 	.word	0x400200a0
 80047f8:	400200b8 	.word	0x400200b8
 80047fc:	40020410 	.word	0x40020410
 8004800:	40020428 	.word	0x40020428
 8004804:	40020440 	.word	0x40020440
 8004808:	40020458 	.word	0x40020458
 800480c:	40020470 	.word	0x40020470
 8004810:	40020488 	.word	0x40020488
 8004814:	400204a0 	.word	0x400204a0
 8004818:	400204b8 	.word	0x400204b8

0800481c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800481c:	b480      	push	{r7}
 800481e:	b085      	sub	sp, #20
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a42      	ldr	r2, [pc, #264]	@ (8004934 <DMA_CalcBaseAndBitshift+0x118>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d04a      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a41      	ldr	r2, [pc, #260]	@ (8004938 <DMA_CalcBaseAndBitshift+0x11c>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d045      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a3f      	ldr	r2, [pc, #252]	@ (800493c <DMA_CalcBaseAndBitshift+0x120>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d040      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a3e      	ldr	r2, [pc, #248]	@ (8004940 <DMA_CalcBaseAndBitshift+0x124>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d03b      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a3c      	ldr	r2, [pc, #240]	@ (8004944 <DMA_CalcBaseAndBitshift+0x128>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d036      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a3b      	ldr	r2, [pc, #236]	@ (8004948 <DMA_CalcBaseAndBitshift+0x12c>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d031      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a39      	ldr	r2, [pc, #228]	@ (800494c <DMA_CalcBaseAndBitshift+0x130>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d02c      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a38      	ldr	r2, [pc, #224]	@ (8004950 <DMA_CalcBaseAndBitshift+0x134>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d027      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a36      	ldr	r2, [pc, #216]	@ (8004954 <DMA_CalcBaseAndBitshift+0x138>)
 800487a:	4293      	cmp	r3, r2
 800487c:	d022      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a35      	ldr	r2, [pc, #212]	@ (8004958 <DMA_CalcBaseAndBitshift+0x13c>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d01d      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a33      	ldr	r2, [pc, #204]	@ (800495c <DMA_CalcBaseAndBitshift+0x140>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d018      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a32      	ldr	r2, [pc, #200]	@ (8004960 <DMA_CalcBaseAndBitshift+0x144>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d013      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a30      	ldr	r2, [pc, #192]	@ (8004964 <DMA_CalcBaseAndBitshift+0x148>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d00e      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a2f      	ldr	r2, [pc, #188]	@ (8004968 <DMA_CalcBaseAndBitshift+0x14c>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d009      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a2d      	ldr	r2, [pc, #180]	@ (800496c <DMA_CalcBaseAndBitshift+0x150>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d004      	beq.n	80048c4 <DMA_CalcBaseAndBitshift+0xa8>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2c      	ldr	r2, [pc, #176]	@ (8004970 <DMA_CalcBaseAndBitshift+0x154>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d101      	bne.n	80048c8 <DMA_CalcBaseAndBitshift+0xac>
 80048c4:	2301      	movs	r3, #1
 80048c6:	e000      	b.n	80048ca <DMA_CalcBaseAndBitshift+0xae>
 80048c8:	2300      	movs	r3, #0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d024      	beq.n	8004918 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	3b10      	subs	r3, #16
 80048d6:	4a27      	ldr	r2, [pc, #156]	@ (8004974 <DMA_CalcBaseAndBitshift+0x158>)
 80048d8:	fba2 2303 	umull	r2, r3, r2, r3
 80048dc:	091b      	lsrs	r3, r3, #4
 80048de:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 0307 	and.w	r3, r3, #7
 80048e6:	4a24      	ldr	r2, [pc, #144]	@ (8004978 <DMA_CalcBaseAndBitshift+0x15c>)
 80048e8:	5cd3      	ldrb	r3, [r2, r3]
 80048ea:	461a      	mov	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	2b03      	cmp	r3, #3
 80048f4:	d908      	bls.n	8004908 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	461a      	mov	r2, r3
 80048fc:	4b1f      	ldr	r3, [pc, #124]	@ (800497c <DMA_CalcBaseAndBitshift+0x160>)
 80048fe:	4013      	ands	r3, r2
 8004900:	1d1a      	adds	r2, r3, #4
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	659a      	str	r2, [r3, #88]	@ 0x58
 8004906:	e00d      	b.n	8004924 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	461a      	mov	r2, r3
 800490e:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <DMA_CalcBaseAndBitshift+0x160>)
 8004910:	4013      	ands	r3, r2
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	6593      	str	r3, [r2, #88]	@ 0x58
 8004916:	e005      	b.n	8004924 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004928:	4618      	mov	r0, r3
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	40020010 	.word	0x40020010
 8004938:	40020028 	.word	0x40020028
 800493c:	40020040 	.word	0x40020040
 8004940:	40020058 	.word	0x40020058
 8004944:	40020070 	.word	0x40020070
 8004948:	40020088 	.word	0x40020088
 800494c:	400200a0 	.word	0x400200a0
 8004950:	400200b8 	.word	0x400200b8
 8004954:	40020410 	.word	0x40020410
 8004958:	40020428 	.word	0x40020428
 800495c:	40020440 	.word	0x40020440
 8004960:	40020458 	.word	0x40020458
 8004964:	40020470 	.word	0x40020470
 8004968:	40020488 	.word	0x40020488
 800496c:	400204a0 	.word	0x400204a0
 8004970:	400204b8 	.word	0x400204b8
 8004974:	aaaaaaab 	.word	0xaaaaaaab
 8004978:	0800f13c 	.word	0x0800f13c
 800497c:	fffffc00 	.word	0xfffffc00

08004980 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004980:	b480      	push	{r7}
 8004982:	b085      	sub	sp, #20
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004988:	2300      	movs	r3, #0
 800498a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d120      	bne.n	80049d6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004998:	2b03      	cmp	r3, #3
 800499a:	d858      	bhi.n	8004a4e <DMA_CheckFifoParam+0xce>
 800499c:	a201      	add	r2, pc, #4	@ (adr r2, 80049a4 <DMA_CheckFifoParam+0x24>)
 800499e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049a2:	bf00      	nop
 80049a4:	080049b5 	.word	0x080049b5
 80049a8:	080049c7 	.word	0x080049c7
 80049ac:	080049b5 	.word	0x080049b5
 80049b0:	08004a4f 	.word	0x08004a4f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d048      	beq.n	8004a52 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80049c4:	e045      	b.n	8004a52 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80049ce:	d142      	bne.n	8004a56 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80049d4:	e03f      	b.n	8004a56 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049de:	d123      	bne.n	8004a28 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e4:	2b03      	cmp	r3, #3
 80049e6:	d838      	bhi.n	8004a5a <DMA_CheckFifoParam+0xda>
 80049e8:	a201      	add	r2, pc, #4	@ (adr r2, 80049f0 <DMA_CheckFifoParam+0x70>)
 80049ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ee:	bf00      	nop
 80049f0:	08004a01 	.word	0x08004a01
 80049f4:	08004a07 	.word	0x08004a07
 80049f8:	08004a01 	.word	0x08004a01
 80049fc:	08004a19 	.word	0x08004a19
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
        break;
 8004a04:	e030      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d025      	beq.n	8004a5e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a16:	e022      	b.n	8004a5e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004a20:	d11f      	bne.n	8004a62 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a26:	e01c      	b.n	8004a62 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d902      	bls.n	8004a36 <DMA_CheckFifoParam+0xb6>
 8004a30:	2b03      	cmp	r3, #3
 8004a32:	d003      	beq.n	8004a3c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004a34:	e018      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	73fb      	strb	r3, [r7, #15]
        break;
 8004a3a:	e015      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00e      	beq.n	8004a66 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	73fb      	strb	r3, [r7, #15]
    break;
 8004a4c:	e00b      	b.n	8004a66 <DMA_CheckFifoParam+0xe6>
        break;
 8004a4e:	bf00      	nop
 8004a50:	e00a      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        break;
 8004a52:	bf00      	nop
 8004a54:	e008      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        break;
 8004a56:	bf00      	nop
 8004a58:	e006      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        break;
 8004a5a:	bf00      	nop
 8004a5c:	e004      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        break;
 8004a5e:	bf00      	nop
 8004a60:	e002      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
        break;
 8004a62:	bf00      	nop
 8004a64:	e000      	b.n	8004a68 <DMA_CheckFifoParam+0xe8>
    break;
 8004a66:	bf00      	nop
    }
  }

  return status;
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop

08004a78 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a38      	ldr	r2, [pc, #224]	@ (8004b6c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d022      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a36      	ldr	r2, [pc, #216]	@ (8004b70 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d01d      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a35      	ldr	r2, [pc, #212]	@ (8004b74 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d018      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a33      	ldr	r2, [pc, #204]	@ (8004b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d013      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a32      	ldr	r2, [pc, #200]	@ (8004b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d00e      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a30      	ldr	r2, [pc, #192]	@ (8004b80 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d009      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a2f      	ldr	r2, [pc, #188]	@ (8004b84 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d004      	beq.n	8004ad6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a2d      	ldr	r2, [pc, #180]	@ (8004b88 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d101      	bne.n	8004ada <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e000      	b.n	8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004ada:	2300      	movs	r3, #0
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d01a      	beq.n	8004b16 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	3b08      	subs	r3, #8
 8004ae8:	4a28      	ldr	r2, [pc, #160]	@ (8004b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004aea:	fba2 2303 	umull	r2, r3, r2, r3
 8004aee:	091b      	lsrs	r3, r3, #4
 8004af0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4b26      	ldr	r3, [pc, #152]	@ (8004b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004af6:	4413      	add	r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	461a      	mov	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a24      	ldr	r2, [pc, #144]	@ (8004b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004b04:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f003 031f 	and.w	r3, r3, #31
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	409a      	lsls	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004b14:	e024      	b.n	8004b60 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	3b10      	subs	r3, #16
 8004b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8004b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004b20:	fba2 2303 	umull	r2, r3, r2, r3
 8004b24:	091b      	lsrs	r3, r3, #4
 8004b26:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8004b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d806      	bhi.n	8004b3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4a1b      	ldr	r2, [pc, #108]	@ (8004ba0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d902      	bls.n	8004b3e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	3308      	adds	r3, #8
 8004b3c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	4b18      	ldr	r3, [pc, #96]	@ (8004ba4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	461a      	mov	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a16      	ldr	r2, [pc, #88]	@ (8004ba8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004b50:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 031f 	and.w	r3, r3, #31
 8004b58:	2201      	movs	r2, #1
 8004b5a:	409a      	lsls	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004b60:	bf00      	nop
 8004b62:	3714      	adds	r7, #20
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr
 8004b6c:	58025408 	.word	0x58025408
 8004b70:	5802541c 	.word	0x5802541c
 8004b74:	58025430 	.word	0x58025430
 8004b78:	58025444 	.word	0x58025444
 8004b7c:	58025458 	.word	0x58025458
 8004b80:	5802546c 	.word	0x5802546c
 8004b84:	58025480 	.word	0x58025480
 8004b88:	58025494 	.word	0x58025494
 8004b8c:	cccccccd 	.word	0xcccccccd
 8004b90:	16009600 	.word	0x16009600
 8004b94:	58025880 	.word	0x58025880
 8004b98:	aaaaaaab 	.word	0xaaaaaaab
 8004b9c:	400204b8 	.word	0x400204b8
 8004ba0:	4002040f 	.word	0x4002040f
 8004ba4:	10008200 	.word	0x10008200
 8004ba8:	40020880 	.word	0x40020880

08004bac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d04a      	beq.n	8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d847      	bhi.n	8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a25      	ldr	r2, [pc, #148]	@ (8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d022      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a24      	ldr	r2, [pc, #144]	@ (8004c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d01d      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a22      	ldr	r2, [pc, #136]	@ (8004c6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d018      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a21      	ldr	r2, [pc, #132]	@ (8004c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d013      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d00e      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a1e      	ldr	r2, [pc, #120]	@ (8004c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d009      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a1c      	ldr	r2, [pc, #112]	@ (8004c7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d004      	beq.n	8004c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1b      	ldr	r2, [pc, #108]	@ (8004c80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d101      	bne.n	8004c1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00a      	beq.n	8004c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4b17      	ldr	r3, [pc, #92]	@ (8004c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004c26:	4413      	add	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a15      	ldr	r2, [pc, #84]	@ (8004c88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004c34:	671a      	str	r2, [r3, #112]	@ 0x70
 8004c36:	e009      	b.n	8004c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4b14      	ldr	r3, [pc, #80]	@ (8004c8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004c3c:	4413      	add	r3, r2
 8004c3e:	009b      	lsls	r3, r3, #2
 8004c40:	461a      	mov	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a11      	ldr	r2, [pc, #68]	@ (8004c90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004c4a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	2201      	movs	r2, #1
 8004c52:	409a      	lsls	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004c58:	bf00      	nop
 8004c5a:	3714      	adds	r7, #20
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	58025408 	.word	0x58025408
 8004c68:	5802541c 	.word	0x5802541c
 8004c6c:	58025430 	.word	0x58025430
 8004c70:	58025444 	.word	0x58025444
 8004c74:	58025458 	.word	0x58025458
 8004c78:	5802546c 	.word	0x5802546c
 8004c7c:	58025480 	.word	0x58025480
 8004c80:	58025494 	.word	0x58025494
 8004c84:	1600963f 	.word	0x1600963f
 8004c88:	58025940 	.word	0x58025940
 8004c8c:	1000823f 	.word	0x1000823f
 8004c90:	40020940 	.word	0x40020940

08004c94 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b098      	sub	sp, #96	@ 0x60
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004c9c:	4a84      	ldr	r2, [pc, #528]	@ (8004eb0 <HAL_FDCAN_Init+0x21c>)
 8004c9e:	f107 030c 	add.w	r3, r7, #12
 8004ca2:	4611      	mov	r1, r2
 8004ca4:	224c      	movs	r2, #76	@ 0x4c
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f008 f9ff 	bl	800d0aa <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e1c6      	b.n	8005044 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a7e      	ldr	r2, [pc, #504]	@ (8004eb4 <HAL_FDCAN_Init+0x220>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d106      	bne.n	8004cce <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004cc8:	461a      	mov	r2, r3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d106      	bne.n	8004ce8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7fb ff14 	bl	8000b10 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0210 	bic.w	r2, r2, #16
 8004cf6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cf8:	f7fd fc54 	bl	80025a4 <HAL_GetTick>
 8004cfc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004cfe:	e014      	b.n	8004d2a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004d00:	f7fd fc50 	bl	80025a4 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	2b0a      	cmp	r3, #10
 8004d0c:	d90d      	bls.n	8004d2a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d14:	f043 0201 	orr.w	r2, r3, #1
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2203      	movs	r2, #3
 8004d22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e18c      	b.n	8005044 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	2b08      	cmp	r3, #8
 8004d36:	d0e3      	beq.n	8004d00 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0201 	orr.w	r2, r2, #1
 8004d46:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d48:	f7fd fc2c 	bl	80025a4 <HAL_GetTick>
 8004d4c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004d4e:	e014      	b.n	8004d7a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004d50:	f7fd fc28 	bl	80025a4 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b0a      	cmp	r3, #10
 8004d5c:	d90d      	bls.n	8004d7a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d64:	f043 0201 	orr.w	r2, r3, #1
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2203      	movs	r2, #3
 8004d72:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e164      	b.n	8005044 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	699b      	ldr	r3, [r3, #24]
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d0e3      	beq.n	8004d50 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 0202 	orr.w	r2, r2, #2
 8004d96:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	7c1b      	ldrb	r3, [r3, #16]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d108      	bne.n	8004db2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dae:	619a      	str	r2, [r3, #24]
 8004db0:	e007      	b.n	8004dc2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	699a      	ldr	r2, [r3, #24]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	7c5b      	ldrb	r3, [r3, #17]
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d108      	bne.n	8004ddc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699a      	ldr	r2, [r3, #24]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004dd8:	619a      	str	r2, [r3, #24]
 8004dda:	e007      	b.n	8004dec <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	699a      	ldr	r2, [r3, #24]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004dea:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	7c9b      	ldrb	r3, [r3, #18]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d108      	bne.n	8004e06 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	699a      	ldr	r2, [r3, #24]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e02:	619a      	str	r2, [r3, #24]
 8004e04:	e007      	b.n	8004e16 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699a      	ldr	r2, [r3, #24]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e14:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699b      	ldr	r3, [r3, #24]
 8004e1c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	699a      	ldr	r2, [r3, #24]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004e3a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	691a      	ldr	r2, [r3, #16]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0210 	bic.w	r2, r2, #16
 8004e4a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d108      	bne.n	8004e66 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	699a      	ldr	r2, [r3, #24]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f042 0204 	orr.w	r2, r2, #4
 8004e62:	619a      	str	r2, [r3, #24]
 8004e64:	e030      	b.n	8004ec8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d02c      	beq.n	8004ec8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d020      	beq.n	8004eb8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699a      	ldr	r2, [r3, #24]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004e84:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	691a      	ldr	r2, [r3, #16]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f042 0210 	orr.w	r2, r2, #16
 8004e94:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d114      	bne.n	8004ec8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	699a      	ldr	r2, [r3, #24]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0220 	orr.w	r2, r2, #32
 8004eac:	619a      	str	r2, [r3, #24]
 8004eae:	e00b      	b.n	8004ec8 <HAL_FDCAN_Init+0x234>
 8004eb0:	0800f0e0 	.word	0x0800f0e0
 8004eb4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	699a      	ldr	r2, [r3, #24]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0220 	orr.w	r2, r2, #32
 8004ec6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	69db      	ldr	r3, [r3, #28]
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ed8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004ee0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004ef0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004ef2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004efc:	d115      	bne.n	8004f2a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f02:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f0c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f12:	3b01      	subs	r3, #1
 8004f14:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f16:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f26:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f28:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00a      	beq.n	8004f48 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f50:	4413      	add	r3, r2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d011      	beq.n	8004f7a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004f5e:	f023 0107 	bic.w	r1, r3, #7
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f66:	009b      	lsls	r3, r3, #2
 8004f68:	3360      	adds	r3, #96	@ 0x60
 8004f6a:	443b      	add	r3, r7
 8004f6c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	430a      	orrs	r2, r1
 8004f76:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d011      	beq.n	8004fa6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f8a:	f023 0107 	bic.w	r1, r3, #7
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	3360      	adds	r3, #96	@ 0x60
 8004f96:	443b      	add	r3, r7
 8004f98:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	430a      	orrs	r2, r1
 8004fa2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d012      	beq.n	8004fd4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fb6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	3360      	adds	r3, #96	@ 0x60
 8004fc2:	443b      	add	r3, r7
 8004fc4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004fc8:	011a      	lsls	r2, r3, #4
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d012      	beq.n	8005002 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004fe4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	3360      	adds	r3, #96	@ 0x60
 8004ff0:	443b      	add	r3, r7
 8004ff2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004ff6:	021a      	lsls	r2, r3, #8
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a11      	ldr	r2, [pc, #68]	@ (800504c <HAL_FDCAN_Init+0x3b8>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d107      	bne.n	800501c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f022 0203 	bic.w	r2, r2, #3
 800501a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 fdf7 	bl	8005c28 <FDCAN_CalcultateRamBlockAddresses>
 800503a:	4603      	mov	r3, r0
 800503c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8005040:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8005044:	4618      	mov	r0, r3
 8005046:	3760      	adds	r7, #96	@ 0x60
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	4000a000 	.word	0x4000a000

08005050 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8005050:	b480      	push	{r7}
 8005052:	b087      	sub	sp, #28
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005060:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005062:	7bfb      	ldrb	r3, [r7, #15]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d002      	beq.n	800506e <HAL_FDCAN_ConfigFilter+0x1e>
 8005068:	7bfb      	ldrb	r3, [r7, #15]
 800506a:	2b02      	cmp	r3, #2
 800506c:	d157      	bne.n	800511e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d12b      	bne.n	80050ce <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	2b07      	cmp	r3, #7
 800507c:	d10d      	bne.n	800509a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	69db      	ldr	r3, [r3, #28]
 8005088:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800508a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8005090:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8005092:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	e00e      	b.n	80050b8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80050a6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	691b      	ldr	r3, [r3, #16]
 80050ac:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80050ae:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80050b4:	4313      	orrs	r3, r2
 80050b6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	4413      	add	r3, r2
 80050c4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	601a      	str	r2, [r3, #0]
 80050cc:	e025      	b.n	800511a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	075a      	lsls	r2, r3, #29
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	2b07      	cmp	r3, #7
 80050e2:	d103      	bne.n	80050ec <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	613b      	str	r3, [r7, #16]
 80050ea:	e006      	b.n	80050fa <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	079a      	lsls	r2, r3, #30
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	00db      	lsls	r3, r3, #3
 8005104:	4413      	add	r3, r2
 8005106:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	3304      	adds	r3, #4
 8005112:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	693a      	ldr	r2, [r7, #16]
 8005118:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800511a:	2300      	movs	r3, #0
 800511c:	e008      	b.n	8005130 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005124:	f043 0202 	orr.w	r2, r3, #2
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	371c      	adds	r7, #28
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800513c:	b480      	push	{r7}
 800513e:	b085      	sub	sp, #20
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
 8005148:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005150:	b2db      	uxtb	r3, r3
 8005152:	2b01      	cmp	r3, #1
 8005154:	d110      	bne.n	8005178 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800515e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8005164:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8005170:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8005174:	2300      	movs	r3, #0
 8005176:	e008      	b.n	800518a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800517e:	f043 0204 	orr.w	r2, r3, #4
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
  }
}
 800518a:	4618      	mov	r0, r3
 800518c:	3714      	adds	r7, #20
 800518e:	46bd      	mov	sp, r7
 8005190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005194:	4770      	bx	lr

08005196 <HAL_FDCAN_ConfigFifoWatermark>:
  *           - 0 and 32, if FIFO is FDCAN_CFG_TX_EVENT_FIFO
  *           - 0 and 64, if FIFO is FDCAN_CFG_RX_FIFO0 or FDCAN_CFG_RX_FIFO1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFifoWatermark(FDCAN_HandleTypeDef *hfdcan, uint32_t FIFO, uint32_t Watermark)
{
 8005196:	b480      	push	{r7}
 8005198:	b085      	sub	sp, #20
 800519a:	af00      	add	r7, sp, #0
 800519c:	60f8      	str	r0, [r7, #12]
 800519e:	60b9      	str	r1, [r7, #8]
 80051a0:	607a      	str	r2, [r7, #4]
  else /* (FIFO == FDCAN_CFG_RX_FIFO0) || (FIFO == FDCAN_CFG_RX_FIFO1) */
  {
    assert_param(IS_FDCAN_MAX_VALUE(Watermark, 64U));
  }

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	2b01      	cmp	r3, #1
 80051ac:	d130      	bne.n	8005210 <HAL_FDCAN_ConfigFifoWatermark+0x7a>
  {
    /* Set the level for FIFO watermark interrupt */
    if (FIFO == FDCAN_CFG_TX_EVENT_FIFO)
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10d      	bne.n	80051d0 <HAL_FDCAN_ConfigFifoWatermark+0x3a>
    {
      MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFWM, (Watermark << FDCAN_TXEFC_EFWM_Pos));
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051bc:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	061a      	lsls	r2, r3, #24
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80051ce:	e01d      	b.n	800520c <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else if (FIFO == FDCAN_CFG_RX_FIFO0)
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d10d      	bne.n	80051f2 <HAL_FDCAN_ConfigFifoWatermark+0x5c>
    {
      MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0WM, (Watermark << FDCAN_RXF0C_F0WM_Pos));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051de:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	061a      	lsls	r2, r3, #24
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	430a      	orrs	r2, r1
 80051ec:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80051f0:	e00c      	b.n	800520c <HAL_FDCAN_ConfigFifoWatermark+0x76>
    }
    else /* FIFO == FDCAN_CFG_RX_FIFO1 */
    {
      MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1WM, (Watermark << FDCAN_RXF1C_F1WM_Pos));
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051fa:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	061a      	lsls	r2, r3, #24
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Return function status */
    return HAL_OK;
 800520c:	2300      	movs	r3, #0
 800520e:	e008      	b.n	8005222 <HAL_FDCAN_ConfigFifoWatermark+0x8c>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005216:	f043 0204 	orr.w	r2, r3, #4
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
  }
}
 8005222:	4618      	mov	r0, r3
 8005224:	3714      	adds	r7, #20
 8005226:	46bd      	mov	sp, r7
 8005228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522c:	4770      	bx	lr

0800522e <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800522e:	b480      	push	{r7}
 8005230:	b083      	sub	sp, #12
 8005232:	af00      	add	r7, sp, #0
 8005234:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800523c:	b2db      	uxtb	r3, r3
 800523e:	2b01      	cmp	r3, #1
 8005240:	d111      	bne.n	8005266 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2202      	movs	r2, #2
 8005246:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699a      	ldr	r2, [r3, #24]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0201 	bic.w	r2, r2, #1
 8005258:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8005262:	2300      	movs	r3, #0
 8005264:	e008      	b.n	8005278 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800526c:	f043 0204 	orr.w	r2, r3, #4
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
  }
}
 8005278:	4618      	mov	r0, r3
 800527a:	370c      	adds	r7, #12
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr

08005284 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b086      	sub	sp, #24
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b02      	cmp	r3, #2
 800529a:	d141      	bne.n	8005320 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80052a4:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d109      	bne.n	80052c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052b2:	f043 0220 	orr.w	r2, r3, #32
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e038      	b.n	8005332 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80052c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d009      	beq.n	80052e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052d6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e026      	b.n	8005332 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80052ec:	0c1b      	lsrs	r3, r3, #16
 80052ee:	f003 031f 	and.w	r3, r3, #31
 80052f2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 fe1a 	bl	8005f34 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2101      	movs	r1, #1
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	fa01 f202 	lsl.w	r2, r1, r2
 800530c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005310:	2201      	movs	r2, #1
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	409a      	lsls	r2, r3
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800531c:	2300      	movs	r3, #0
 800531e:	e008      	b.n	8005332 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005326:	f043 0208 	orr.w	r2, r3, #8
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005330:	2301      	movs	r3, #1
  }
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
	...

0800533c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800533c:	b480      	push	{r7}
 800533e:	b08b      	sub	sp, #44	@ 0x2c
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
 8005348:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005354:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8005356:	7efb      	ldrb	r3, [r7, #27]
 8005358:	2b02      	cmp	r3, #2
 800535a:	f040 8149 	bne.w	80055f0 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b40      	cmp	r3, #64	@ 0x40
 8005362:	d14c      	bne.n	80053fe <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800536c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005370:	2b00      	cmp	r3, #0
 8005372:	d109      	bne.n	8005388 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800537a:	f043 0220 	orr.w	r2, r3, #32
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e13c      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005394:	2b00      	cmp	r3, #0
 8005396:	d109      	bne.n	80053ac <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800539e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e12a      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053bc:	d10a      	bne.n	80053d4 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80053c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053ce:	d101      	bne.n	80053d4 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80053d0:	2301      	movs	r3, #1
 80053d2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053dc:	0a1b      	lsrs	r3, r3, #8
 80053de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053e2:	69fa      	ldr	r2, [r7, #28]
 80053e4:	4413      	add	r3, r2
 80053e6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f0:	69f9      	ldr	r1, [r7, #28]
 80053f2:	fb01 f303 	mul.w	r3, r1, r3
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80053fc:	e068      	b.n	80054d0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b41      	cmp	r3, #65	@ 0x41
 8005402:	d14c      	bne.n	800549e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800540c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005410:	2b00      	cmp	r3, #0
 8005412:	d109      	bne.n	8005428 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800541a:	f043 0220 	orr.w	r2, r3, #32
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e0ec      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005430:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005434:	2b00      	cmp	r3, #0
 8005436:	d109      	bne.n	800544c <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800543e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e0da      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005458:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800545c:	d10a      	bne.n	8005474 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005466:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800546a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800546e:	d101      	bne.n	8005474 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005470:	2301      	movs	r3, #1
 8005472:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800547c:	0a1b      	lsrs	r3, r3, #8
 800547e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005482:	69fa      	ldr	r2, [r7, #28]
 8005484:	4413      	add	r3, r2
 8005486:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005490:	69f9      	ldr	r1, [r7, #28]
 8005492:	fb01 f303 	mul.w	r3, r1, r3
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	627b      	str	r3, [r7, #36]	@ 0x24
 800549c:	e018      	b.n	80054d0 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d309      	bcc.n	80054bc <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80054ae:	f043 0220 	orr.w	r2, r3, #32
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	e0a2      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	fb01 f303 	mul.w	r3, r1, r3
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80054d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d107      	bne.n	80054f4 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	0c9b      	lsrs	r3, r3, #18
 80054ea:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	601a      	str	r2, [r3, #0]
 80054f2:	e005      	b.n	8005500 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80054f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800550c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8005518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800551a:	3304      	adds	r3, #4
 800551c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	b29a      	uxth	r2, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	0c1b      	lsrs	r3, r3, #16
 800552e:	f003 020f 	and.w	r2, r3, #15
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8005536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800554e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	0e1b      	lsrs	r3, r3, #24
 8005554:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800555c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	0fda      	lsrs	r2, r3, #31
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	3304      	adds	r3, #4
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005570:	2300      	movs	r3, #0
 8005572:	623b      	str	r3, [r7, #32]
 8005574:	e00a      	b.n	800558c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	6a3b      	ldr	r3, [r7, #32]
 800557a:	441a      	add	r2, r3
 800557c:	6839      	ldr	r1, [r7, #0]
 800557e:	6a3b      	ldr	r3, [r7, #32]
 8005580:	440b      	add	r3, r1
 8005582:	7812      	ldrb	r2, [r2, #0]
 8005584:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005586:	6a3b      	ldr	r3, [r7, #32]
 8005588:	3301      	adds	r3, #1
 800558a:	623b      	str	r3, [r7, #32]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	4a1f      	ldr	r2, [pc, #124]	@ (8005610 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8005592:	5cd3      	ldrb	r3, [r2, r3]
 8005594:	461a      	mov	r2, r3
 8005596:	6a3b      	ldr	r3, [r7, #32]
 8005598:	4293      	cmp	r3, r2
 800559a:	d3ec      	bcc.n	8005576 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2b40      	cmp	r3, #64	@ 0x40
 80055a0:	d105      	bne.n	80055ae <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	69fa      	ldr	r2, [r7, #28]
 80055a8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80055ac:	e01e      	b.n	80055ec <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b41      	cmp	r3, #65	@ 0x41
 80055b2:	d105      	bne.n	80055c0 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	69fa      	ldr	r2, [r7, #28]
 80055ba:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80055be:	e015      	b.n	80055ec <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	2b1f      	cmp	r3, #31
 80055c4:	d808      	bhi.n	80055d8 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2101      	movs	r1, #1
 80055cc:	68ba      	ldr	r2, [r7, #8]
 80055ce:	fa01 f202 	lsl.w	r2, r1, r2
 80055d2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80055d6:	e009      	b.n	80055ec <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	f003 021f 	and.w	r2, r3, #31
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2101      	movs	r1, #1
 80055e4:	fa01 f202 	lsl.w	r2, r1, r2
 80055e8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80055ec:	2300      	movs	r3, #0
 80055ee:	e008      	b.n	8005602 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055f6:	f043 0208 	orr.w	r2, r3, #8
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
  }
}
 8005602:	4618      	mov	r0, r3
 8005604:	372c      	adds	r7, #44	@ 0x2c
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	0800f144 	.word	0x0800f144

08005614 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005614:	b580      	push	{r7, lr}
 8005616:	b096      	sub	sp, #88	@ 0x58
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 800561c:	4b9a      	ldr	r3, [pc, #616]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	079b      	lsls	r3, r3, #30
 8005622:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8005624:	4b98      	ldr	r3, [pc, #608]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	079b      	lsls	r3, r3, #30
 800562a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800562c:	4013      	ands	r3, r2
 800562e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005636:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800563a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005642:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005644:	4013      	ands	r3, r2
 8005646:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800564e:	f003 030f 	and.w	r3, r3, #15
 8005652:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800565a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800565c:	4013      	ands	r3, r2
 800565e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005666:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800566a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005672:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005674:	4013      	ands	r3, r2
 8005676:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800567e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8005682:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800568c:	4013      	ands	r3, r2
 800568e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005696:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800569a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056a4:	4013      	ands	r3, r2
 80056a6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80056b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ba:	0a1b      	lsrs	r3, r3, #8
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d010      	beq.n	80056e6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80056c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c6:	0a1b      	lsrs	r3, r3, #8
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80056da:	4b6b      	ldr	r3, [pc, #428]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 80056dc:	2200      	movs	r2, #0
 80056de:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 fa54 	bl	8005b8e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80056e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056e8:	0a9b      	lsrs	r3, r3, #10
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d01d      	beq.n	800572e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80056f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f4:	0a9b      	lsrs	r3, r3, #10
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d017      	beq.n	800572e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005706:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005710:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005712:	4013      	ands	r3, r2
 8005714:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800571e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005720:	4b59      	ldr	r3, [pc, #356]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005722:	2200      	movs	r2, #0
 8005724:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005726:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f000 fa07 	bl	8005b3c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800572e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005730:	2b00      	cmp	r3, #0
 8005732:	d00d      	beq.n	8005750 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681a      	ldr	r2, [r3, #0]
 8005738:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800573a:	4b54      	ldr	r3, [pc, #336]	@ (800588c <HAL_FDCAN_IRQHandler+0x278>)
 800573c:	400b      	ands	r3, r1
 800573e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005740:	4a51      	ldr	r2, [pc, #324]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005742:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005744:	0f9b      	lsrs	r3, r3, #30
 8005746:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8005748:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f9c0 	bl	8005ad0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00d      	beq.n	8005772 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681a      	ldr	r2, [r3, #0]
 800575a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800575c:	4b4b      	ldr	r3, [pc, #300]	@ (800588c <HAL_FDCAN_IRQHandler+0x278>)
 800575e:	400b      	ands	r3, r1
 8005760:	6513      	str	r3, [r2, #80]	@ 0x50
 8005762:	4a49      	ldr	r2, [pc, #292]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005764:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005766:	0f9b      	lsrs	r3, r3, #30
 8005768:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800576a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 f9ba 	bl	8005ae6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00d      	beq.n	8005794 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800577e:	4b43      	ldr	r3, [pc, #268]	@ (800588c <HAL_FDCAN_IRQHandler+0x278>)
 8005780:	400b      	ands	r3, r1
 8005782:	6513      	str	r3, [r2, #80]	@ 0x50
 8005784:	4a40      	ldr	r2, [pc, #256]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005788:	0f9b      	lsrs	r3, r3, #30
 800578a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800578c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f7fb f8b4 	bl	80008fc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005794:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005796:	2b00      	cmp	r3, #0
 8005798:	d00d      	beq.n	80057b6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80057a0:	4b3a      	ldr	r3, [pc, #232]	@ (800588c <HAL_FDCAN_IRQHandler+0x278>)
 80057a2:	400b      	ands	r3, r1
 80057a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80057a6:	4a38      	ldr	r2, [pc, #224]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 80057a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057aa:	0f9b      	lsrs	r3, r3, #30
 80057ac:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80057ae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 f9a3 	bl	8005afc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80057b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b8:	0adb      	lsrs	r3, r3, #11
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d010      	beq.n	80057e4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80057c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c4:	0adb      	lsrs	r3, r3, #11
 80057c6:	f003 0301 	and.w	r3, r3, #1
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00a      	beq.n	80057e4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80057d8:	4b2b      	ldr	r3, [pc, #172]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 80057da:	2200      	movs	r2, #0
 80057dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f997 	bl	8005b12 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80057e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057e6:	0a5b      	lsrs	r3, r3, #9
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d01d      	beq.n	800582c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80057f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f2:	0a5b      	lsrs	r3, r3, #9
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d017      	beq.n	800582c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005804:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800580e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005810:	4013      	ands	r3, r2
 8005812:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800581c:	651a      	str	r2, [r3, #80]	@ 0x50
 800581e:	4b1a      	ldr	r3, [pc, #104]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005820:	2200      	movs	r2, #0
 8005822:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005824:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f97d 	bl	8005b26 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 800582c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800582e:	0cdb      	lsrs	r3, r3, #19
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d010      	beq.n	800585a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8005838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800583a:	0cdb      	lsrs	r3, r3, #19
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	d00a      	beq.n	800585a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800584c:	651a      	str	r2, [r3, #80]	@ 0x50
 800584e:	4b0e      	ldr	r3, [pc, #56]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 8005850:	2200      	movs	r2, #0
 8005852:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f000 f97c 	bl	8005b52 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800585a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800585c:	0c1b      	lsrs	r3, r3, #16
 800585e:	f003 0301 	and.w	r3, r3, #1
 8005862:	2b00      	cmp	r3, #0
 8005864:	d016      	beq.n	8005894 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005868:	0c1b      	lsrs	r3, r3, #16
 800586a:	f003 0301 	and.w	r3, r3, #1
 800586e:	2b00      	cmp	r3, #0
 8005870:	d010      	beq.n	8005894 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800587a:	651a      	str	r2, [r3, #80]	@ 0x50
 800587c:	4b02      	ldr	r3, [pc, #8]	@ (8005888 <HAL_FDCAN_IRQHandler+0x274>)
 800587e:	2200      	movs	r2, #0
 8005880:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	e004      	b.n	8005890 <HAL_FDCAN_IRQHandler+0x27c>
 8005886:	bf00      	nop
 8005888:	4000a800 	.word	0x4000a800
 800588c:	3fcfffff 	.word	0x3fcfffff
 8005890:	f000 f969 	bl	8005b66 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005896:	0c9b      	lsrs	r3, r3, #18
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b00      	cmp	r3, #0
 800589e:	d010      	beq.n	80058c2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80058a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058a2:	0c9b      	lsrs	r3, r3, #18
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80058b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80058b6:	4b83      	ldr	r3, [pc, #524]	@ (8005ac4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80058b8:	2200      	movs	r2, #0
 80058ba:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 f95c 	bl	8005b7a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80058c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058c4:	0c5b      	lsrs	r3, r3, #17
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d015      	beq.n	80058fa <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80058ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d0:	0c5b      	lsrs	r3, r3, #17
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00f      	beq.n	80058fa <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80058e2:	651a      	str	r2, [r3, #80]	@ 0x50
 80058e4:	4b77      	ldr	r3, [pc, #476]	@ (8005ac4 <HAL_FDCAN_IRQHandler+0x4b0>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80058f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80058fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00d      	beq.n	800591c <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005906:	4b70      	ldr	r3, [pc, #448]	@ (8005ac8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005908:	400b      	ands	r3, r1
 800590a:	6513      	str	r3, [r2, #80]	@ 0x50
 800590c:	4a6d      	ldr	r2, [pc, #436]	@ (8005ac4 <HAL_FDCAN_IRQHandler+0x4b0>)
 800590e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005910:	0f9b      	lsrs	r3, r3, #30
 8005912:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005914:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 f94d 	bl	8005bb6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800591c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800591e:	2b00      	cmp	r3, #0
 8005920:	d011      	beq.n	8005946 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005928:	4b67      	ldr	r3, [pc, #412]	@ (8005ac8 <HAL_FDCAN_IRQHandler+0x4b4>)
 800592a:	400b      	ands	r3, r1
 800592c:	6513      	str	r3, [r2, #80]	@ 0x50
 800592e:	4a65      	ldr	r2, [pc, #404]	@ (8005ac4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005932:	0f9b      	lsrs	r3, r3, #30
 8005934:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800593c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800593e:	431a      	orrs	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a60      	ldr	r2, [pc, #384]	@ (8005acc <HAL_FDCAN_IRQHandler+0x4b8>)
 800594c:	4293      	cmp	r3, r2
 800594e:	f040 80ac 	bne.w	8005aaa <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 0303 	and.w	r3, r3, #3
 800595c:	2b00      	cmp	r3, #0
 800595e:	f000 80a4 	beq.w	8005aaa <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	6a1b      	ldr	r3, [r3, #32]
 8005968:	f003 030f 	and.w	r3, r3, #15
 800596c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005974:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005976:	4013      	ands	r3, r2
 8005978:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005984:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800598e:	4013      	ands	r3, r2
 8005990:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800599c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059a6:	4013      	ands	r3, r2
 80059a8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80059b4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059bc:	6a3a      	ldr	r2, [r7, #32]
 80059be:	4013      	ands	r3, r2
 80059c0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80059cc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d4:	69fa      	ldr	r2, [r7, #28]
 80059d6:	4013      	ands	r3, r2
 80059d8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059e0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80059ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d007      	beq.n	8005a00 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059f6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80059f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80059fa:	6878      	ldr	r0, [r7, #4]
 80059fc:	f000 f8e6 	bl	8005bcc <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8005a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d007      	beq.n	8005a16 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005a0c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8005a0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 f8e6 	bl	8005be2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	099b      	lsrs	r3, r3, #6
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d01a      	beq.n	8005a58 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	099b      	lsrs	r3, r3, #6
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d014      	beq.n	8005a58 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a34:	0c1b      	lsrs	r3, r3, #16
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	685b      	ldr	r3, [r3, #4]
 8005a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a44:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	2240      	movs	r2, #64	@ 0x40
 8005a4c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	6939      	ldr	r1, [r7, #16]
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f8d0 	bl	8005bf8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8005a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d007      	beq.n	8005a6e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a64:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8005a66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f8d1 	bl	8005c10 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00b      	beq.n	8005a8c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	6a3a      	ldr	r2, [r7, #32]
 8005a7a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005a82:	6a3b      	ldr	r3, [r7, #32]
 8005a84:	431a      	orrs	r2, r3
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00b      	beq.n	8005aaa <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d002      	beq.n	8005aba <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f874 	bl	8005ba2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005aba:	bf00      	nop
 8005abc:	3758      	adds	r7, #88	@ 0x58
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	4000a800 	.word	0x4000a800
 8005ac8:	3fcfffff 	.word	0x3fcfffff
 8005acc:	4000a000 	.word	0x4000a000

08005ad0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005ada:	bf00      	nop
 8005adc:	370c      	adds	r7, #12
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
 8005aee:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005b06:	bf00      	nop
 8005b08:	370c      	adds	r7, #12
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b10:	4770      	bx	lr

08005b12 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b12:	b480      	push	{r7}
 8005b14:	b083      	sub	sp, #12
 8005b16:	af00      	add	r7, sp, #0
 8005b18:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005b1a:	bf00      	nop
 8005b1c:	370c      	adds	r7, #12
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr

08005b26 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005b26:	b480      	push	{r7}
 8005b28:	b083      	sub	sp, #12
 8005b2a:	af00      	add	r7, sp, #0
 8005b2c:	6078      	str	r0, [r7, #4]
 8005b2e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr

08005b3c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005b46:	bf00      	nop
 8005b48:	370c      	adds	r7, #12
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr

08005b52 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b52:	b480      	push	{r7}
 8005b54:	b083      	sub	sp, #12
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8005b5a:	bf00      	nop
 8005b5c:	370c      	adds	r7, #12
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b083      	sub	sp, #12
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b083      	sub	sp, #12
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005b82:	bf00      	nop
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr

08005b8e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005b8e:	b480      	push	{r7}
 8005b90:	b083      	sub	sp, #12
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005b96:	bf00      	nop
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr

08005ba2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ba2:	b480      	push	{r7}
 8005ba4:	b083      	sub	sp, #12
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005baa:	bf00      	nop
 8005bac:	370c      	adds	r7, #12
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr

08005bb6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b083      	sub	sp, #12
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
 8005bbe:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
 8005bea:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005bec:	bf00      	nop
 8005bee:	370c      	adds	r7, #12
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005c04:	bf00      	nop
 8005c06:	3714      	adds	r7, #20
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b083      	sub	sp, #12
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005c1a:	bf00      	nop
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr
	...

08005c28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c34:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005c3e:	4ba7      	ldr	r3, [pc, #668]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c40:	4013      	ands	r3, r2
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	0091      	lsls	r1, r2, #2
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	6812      	ldr	r2, [r2, #0]
 8005c4a:	430b      	orrs	r3, r1
 8005c4c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005c58:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c60:	041a      	lsls	r2, r3, #16
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	4413      	add	r3, r2
 8005c74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005c7e:	4b97      	ldr	r3, [pc, #604]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c80:	4013      	ands	r3, r2
 8005c82:	68ba      	ldr	r2, [r7, #8]
 8005c84:	0091      	lsls	r1, r2, #2
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	6812      	ldr	r2, [r2, #0]
 8005c8a:	430b      	orrs	r3, r1
 8005c8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c98:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca0:	041a      	lsls	r2, r3, #16
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cb0:	005b      	lsls	r3, r3, #1
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005cc0:	4b86      	ldr	r3, [pc, #536]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005cc2:	4013      	ands	r3, r2
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	0091      	lsls	r1, r2, #2
 8005cc8:	687a      	ldr	r2, [r7, #4]
 8005cca:	6812      	ldr	r2, [r2, #0]
 8005ccc:	430b      	orrs	r3, r1
 8005cce:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005cda:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ce2:	041a      	lsls	r2, r3, #16
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005cf6:	fb02 f303 	mul.w	r3, r2, r3
 8005cfa:	68ba      	ldr	r2, [r7, #8]
 8005cfc:	4413      	add	r3, r2
 8005cfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005d08:	4b74      	ldr	r3, [pc, #464]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	68ba      	ldr	r2, [r7, #8]
 8005d0e:	0091      	lsls	r1, r2, #2
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	6812      	ldr	r2, [r2, #0]
 8005d14:	430b      	orrs	r3, r1
 8005d16:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005d22:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d2a:	041a      	lsls	r2, r3, #16
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	430a      	orrs	r2, r1
 8005d32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005d3e:	fb02 f303 	mul.w	r3, r2, r3
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	4413      	add	r3, r2
 8005d46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005d50:	4b62      	ldr	r3, [pc, #392]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	68ba      	ldr	r2, [r7, #8]
 8005d56:	0091      	lsls	r1, r2, #2
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6812      	ldr	r2, [r2, #0]
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	4413      	add	r3, r2
 8005d72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005d7c:	4b57      	ldr	r3, [pc, #348]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	0091      	lsls	r1, r2, #2
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6812      	ldr	r2, [r2, #0]
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005d96:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9e:	041a      	lsls	r2, r3, #16
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	430a      	orrs	r2, r1
 8005da6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	4413      	add	r3, r2
 8005db4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005dbe:	4b47      	ldr	r3, [pc, #284]	@ (8005edc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	68ba      	ldr	r2, [r7, #8]
 8005dc4:	0091      	lsls	r1, r2, #2
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6812      	ldr	r2, [r2, #0]
 8005dca:	430b      	orrs	r3, r1
 8005dcc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005dd8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005de0:	041a      	lsls	r2, r3, #16
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	430a      	orrs	r2, r1
 8005de8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005df4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dfc:	061a      	lsls	r2, r3, #24
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	430a      	orrs	r2, r1
 8005e04:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005e0c:	4b34      	ldr	r3, [pc, #208]	@ (8005ee0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005e0e:	4413      	add	r3, r2
 8005e10:	009a      	lsls	r2, r3, #2
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	441a      	add	r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	441a      	add	r2, r3
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e3e:	6879      	ldr	r1, [r7, #4]
 8005e40:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005e42:	fb01 f303 	mul.w	r3, r1, r3
 8005e46:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005e48:	441a      	add	r2, r3
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005e5a:	fb01 f303 	mul.w	r3, r1, r3
 8005e5e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005e60:	441a      	add	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005e72:	fb01 f303 	mul.w	r3, r1, r3
 8005e76:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005e78:	441a      	add	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e8a:	00db      	lsls	r3, r3, #3
 8005e8c:	441a      	add	r2, r3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005ea2:	fb01 f303 	mul.w	r3, r1, r3
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	441a      	add	r2, r3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005eba:	6879      	ldr	r1, [r7, #4]
 8005ebc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005ebe:	fb01 f303 	mul.w	r3, r1, r3
 8005ec2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005ec4:	441a      	add	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ed2:	4a04      	ldr	r2, [pc, #16]	@ (8005ee4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d915      	bls.n	8005f04 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005ed8:	e006      	b.n	8005ee8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005eda:	bf00      	nop
 8005edc:	ffff0003 	.word	0xffff0003
 8005ee0:	10002b00 	.word	0x10002b00
 8005ee4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eee:	f043 0220 	orr.w	r2, r3, #32
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2203      	movs	r2, #3
 8005efc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e010      	b.n	8005f26 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f08:	60fb      	str	r3, [r7, #12]
 8005f0a:	e005      	b.n	8005f18 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	3304      	adds	r3, #4
 8005f16:	60fb      	str	r3, [r7, #12]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d3f3      	bcc.n	8005f0c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3714      	adds	r7, #20
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f30:	4770      	bx	lr
 8005f32:	bf00      	nop

08005f34 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b089      	sub	sp, #36	@ 0x24
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10a      	bne.n	8005f60 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005f52:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	e00a      	b.n	8005f76 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005f64:	68bb      	ldr	r3, [r7, #8]
 8005f66:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005f68:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005f6e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f70:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f74:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	6a1b      	ldr	r3, [r3, #32]
 8005f7a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f80:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005f86:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005f8c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f94:	4313      	orrs	r3, r2
 8005f96:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005fa2:	6839      	ldr	r1, [r7, #0]
 8005fa4:	fb01 f303 	mul.w	r3, r1, r3
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	69fa      	ldr	r2, [r7, #28]
 8005fb2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005fc0:	69bb      	ldr	r3, [r7, #24]
 8005fc2:	3304      	adds	r3, #4
 8005fc4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]
 8005fca:	e020      	b.n	800600e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	3303      	adds	r3, #3
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	4413      	add	r3, r2
 8005fd4:	781b      	ldrb	r3, [r3, #0]
 8005fd6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	3302      	adds	r3, #2
 8005fdc:	6879      	ldr	r1, [r7, #4]
 8005fde:	440b      	add	r3, r1
 8005fe0:	781b      	ldrb	r3, [r3, #0]
 8005fe2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005fe4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	6879      	ldr	r1, [r7, #4]
 8005fec:	440b      	add	r3, r1
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005ff2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005ff4:	6879      	ldr	r1, [r7, #4]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	440a      	add	r2, r1
 8005ffa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005ffc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005ffe:	69bb      	ldr	r3, [r7, #24]
 8006000:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8006002:	69bb      	ldr	r3, [r7, #24]
 8006004:	3304      	adds	r3, #4
 8006006:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	3304      	adds	r3, #4
 800600c:	617b      	str	r3, [r7, #20]
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	68db      	ldr	r3, [r3, #12]
 8006012:	4a06      	ldr	r2, [pc, #24]	@ (800602c <FDCAN_CopyMessageToRAM+0xf8>)
 8006014:	5cd3      	ldrb	r3, [r2, r3]
 8006016:	461a      	mov	r2, r3
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	4293      	cmp	r3, r2
 800601c:	d3d6      	bcc.n	8005fcc <FDCAN_CopyMessageToRAM+0x98>
  }
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	3724      	adds	r7, #36	@ 0x24
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	0800f144 	.word	0x0800f144

08006030 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006030:	b480      	push	{r7}
 8006032:	b089      	sub	sp, #36	@ 0x24
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
 8006038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800603a:	2300      	movs	r3, #0
 800603c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800603e:	4b86      	ldr	r3, [pc, #536]	@ (8006258 <HAL_GPIO_Init+0x228>)
 8006040:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006042:	e18c      	b.n	800635e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	2101      	movs	r1, #1
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	fa01 f303 	lsl.w	r3, r1, r3
 8006050:	4013      	ands	r3, r2
 8006052:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 817e 	beq.w	8006358 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	2b01      	cmp	r3, #1
 8006066:	d005      	beq.n	8006074 <HAL_GPIO_Init+0x44>
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	2b02      	cmp	r3, #2
 8006072:	d130      	bne.n	80060d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	005b      	lsls	r3, r3, #1
 800607e:	2203      	movs	r2, #3
 8006080:	fa02 f303 	lsl.w	r3, r2, r3
 8006084:	43db      	mvns	r3, r3
 8006086:	69ba      	ldr	r2, [r7, #24]
 8006088:	4013      	ands	r3, r2
 800608a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	68da      	ldr	r2, [r3, #12]
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	005b      	lsls	r3, r3, #1
 8006094:	fa02 f303 	lsl.w	r3, r2, r3
 8006098:	69ba      	ldr	r2, [r7, #24]
 800609a:	4313      	orrs	r3, r2
 800609c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80060aa:	2201      	movs	r2, #1
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	fa02 f303 	lsl.w	r3, r2, r3
 80060b2:	43db      	mvns	r3, r3
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	4013      	ands	r3, r2
 80060b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	091b      	lsrs	r3, r3, #4
 80060c0:	f003 0201 	and.w	r2, r3, #1
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	fa02 f303 	lsl.w	r3, r2, r3
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	69ba      	ldr	r2, [r7, #24]
 80060d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f003 0303 	and.w	r3, r3, #3
 80060de:	2b03      	cmp	r3, #3
 80060e0:	d017      	beq.n	8006112 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	005b      	lsls	r3, r3, #1
 80060ec:	2203      	movs	r2, #3
 80060ee:	fa02 f303 	lsl.w	r3, r2, r3
 80060f2:	43db      	mvns	r3, r3
 80060f4:	69ba      	ldr	r2, [r7, #24]
 80060f6:	4013      	ands	r3, r2
 80060f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	005b      	lsls	r3, r3, #1
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	4313      	orrs	r3, r2
 800610a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	69ba      	ldr	r2, [r7, #24]
 8006110:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	f003 0303 	and.w	r3, r3, #3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d123      	bne.n	8006166 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	08da      	lsrs	r2, r3, #3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	3208      	adds	r2, #8
 8006126:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800612a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	f003 0307 	and.w	r3, r3, #7
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	220f      	movs	r2, #15
 8006136:	fa02 f303 	lsl.w	r3, r2, r3
 800613a:	43db      	mvns	r3, r3
 800613c:	69ba      	ldr	r2, [r7, #24]
 800613e:	4013      	ands	r3, r2
 8006140:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	691a      	ldr	r2, [r3, #16]
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	f003 0307 	and.w	r3, r3, #7
 800614c:	009b      	lsls	r3, r3, #2
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	69ba      	ldr	r2, [r7, #24]
 8006154:	4313      	orrs	r3, r2
 8006156:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	08da      	lsrs	r2, r3, #3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	3208      	adds	r2, #8
 8006160:	69b9      	ldr	r1, [r7, #24]
 8006162:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800616c:	69fb      	ldr	r3, [r7, #28]
 800616e:	005b      	lsls	r3, r3, #1
 8006170:	2203      	movs	r2, #3
 8006172:	fa02 f303 	lsl.w	r3, r2, r3
 8006176:	43db      	mvns	r3, r3
 8006178:	69ba      	ldr	r2, [r7, #24]
 800617a:	4013      	ands	r3, r2
 800617c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f003 0203 	and.w	r2, r3, #3
 8006186:	69fb      	ldr	r3, [r7, #28]
 8006188:	005b      	lsls	r3, r3, #1
 800618a:	fa02 f303 	lsl.w	r3, r2, r3
 800618e:	69ba      	ldr	r2, [r7, #24]
 8006190:	4313      	orrs	r3, r2
 8006192:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f000 80d8 	beq.w	8006358 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061a8:	4b2c      	ldr	r3, [pc, #176]	@ (800625c <HAL_GPIO_Init+0x22c>)
 80061aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061ae:	4a2b      	ldr	r2, [pc, #172]	@ (800625c <HAL_GPIO_Init+0x22c>)
 80061b0:	f043 0302 	orr.w	r3, r3, #2
 80061b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80061b8:	4b28      	ldr	r3, [pc, #160]	@ (800625c <HAL_GPIO_Init+0x22c>)
 80061ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	60fb      	str	r3, [r7, #12]
 80061c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80061c6:	4a26      	ldr	r2, [pc, #152]	@ (8006260 <HAL_GPIO_Init+0x230>)
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	089b      	lsrs	r3, r3, #2
 80061cc:	3302      	adds	r3, #2
 80061ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80061d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	f003 0303 	and.w	r3, r3, #3
 80061da:	009b      	lsls	r3, r3, #2
 80061dc:	220f      	movs	r2, #15
 80061de:	fa02 f303 	lsl.w	r3, r2, r3
 80061e2:	43db      	mvns	r3, r3
 80061e4:	69ba      	ldr	r2, [r7, #24]
 80061e6:	4013      	ands	r3, r2
 80061e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4a1d      	ldr	r2, [pc, #116]	@ (8006264 <HAL_GPIO_Init+0x234>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d04a      	beq.n	8006288 <HAL_GPIO_Init+0x258>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006268 <HAL_GPIO_Init+0x238>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d02b      	beq.n	8006252 <HAL_GPIO_Init+0x222>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	4a1b      	ldr	r2, [pc, #108]	@ (800626c <HAL_GPIO_Init+0x23c>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d025      	beq.n	800624e <HAL_GPIO_Init+0x21e>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	4a1a      	ldr	r2, [pc, #104]	@ (8006270 <HAL_GPIO_Init+0x240>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d01f      	beq.n	800624a <HAL_GPIO_Init+0x21a>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	4a19      	ldr	r2, [pc, #100]	@ (8006274 <HAL_GPIO_Init+0x244>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d019      	beq.n	8006246 <HAL_GPIO_Init+0x216>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	4a18      	ldr	r2, [pc, #96]	@ (8006278 <HAL_GPIO_Init+0x248>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <HAL_GPIO_Init+0x212>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a17      	ldr	r2, [pc, #92]	@ (800627c <HAL_GPIO_Init+0x24c>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d00d      	beq.n	800623e <HAL_GPIO_Init+0x20e>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	4a16      	ldr	r2, [pc, #88]	@ (8006280 <HAL_GPIO_Init+0x250>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d007      	beq.n	800623a <HAL_GPIO_Init+0x20a>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	4a15      	ldr	r2, [pc, #84]	@ (8006284 <HAL_GPIO_Init+0x254>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d101      	bne.n	8006236 <HAL_GPIO_Init+0x206>
 8006232:	2309      	movs	r3, #9
 8006234:	e029      	b.n	800628a <HAL_GPIO_Init+0x25a>
 8006236:	230a      	movs	r3, #10
 8006238:	e027      	b.n	800628a <HAL_GPIO_Init+0x25a>
 800623a:	2307      	movs	r3, #7
 800623c:	e025      	b.n	800628a <HAL_GPIO_Init+0x25a>
 800623e:	2306      	movs	r3, #6
 8006240:	e023      	b.n	800628a <HAL_GPIO_Init+0x25a>
 8006242:	2305      	movs	r3, #5
 8006244:	e021      	b.n	800628a <HAL_GPIO_Init+0x25a>
 8006246:	2304      	movs	r3, #4
 8006248:	e01f      	b.n	800628a <HAL_GPIO_Init+0x25a>
 800624a:	2303      	movs	r3, #3
 800624c:	e01d      	b.n	800628a <HAL_GPIO_Init+0x25a>
 800624e:	2302      	movs	r3, #2
 8006250:	e01b      	b.n	800628a <HAL_GPIO_Init+0x25a>
 8006252:	2301      	movs	r3, #1
 8006254:	e019      	b.n	800628a <HAL_GPIO_Init+0x25a>
 8006256:	bf00      	nop
 8006258:	58000080 	.word	0x58000080
 800625c:	58024400 	.word	0x58024400
 8006260:	58000400 	.word	0x58000400
 8006264:	58020000 	.word	0x58020000
 8006268:	58020400 	.word	0x58020400
 800626c:	58020800 	.word	0x58020800
 8006270:	58020c00 	.word	0x58020c00
 8006274:	58021000 	.word	0x58021000
 8006278:	58021400 	.word	0x58021400
 800627c:	58021800 	.word	0x58021800
 8006280:	58021c00 	.word	0x58021c00
 8006284:	58022400 	.word	0x58022400
 8006288:	2300      	movs	r3, #0
 800628a:	69fa      	ldr	r2, [r7, #28]
 800628c:	f002 0203 	and.w	r2, r2, #3
 8006290:	0092      	lsls	r2, r2, #2
 8006292:	4093      	lsls	r3, r2
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	4313      	orrs	r3, r2
 8006298:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800629a:	4938      	ldr	r1, [pc, #224]	@ (800637c <HAL_GPIO_Init+0x34c>)
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	089b      	lsrs	r3, r3, #2
 80062a0:	3302      	adds	r3, #2
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80062a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	43db      	mvns	r3, r3
 80062b4:	69ba      	ldr	r2, [r7, #24]
 80062b6:	4013      	ands	r3, r2
 80062b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d003      	beq.n	80062ce <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80062c6:	69ba      	ldr	r2, [r7, #24]
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	4313      	orrs	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80062ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80062d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	43db      	mvns	r3, r3
 80062e2:	69ba      	ldr	r2, [r7, #24]
 80062e4:	4013      	ands	r3, r2
 80062e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d003      	beq.n	80062fc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80062f4:	69ba      	ldr	r2, [r7, #24]
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80062fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006304:	697b      	ldr	r3, [r7, #20]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	43db      	mvns	r3, r3
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	4013      	ands	r3, r2
 8006312:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800631c:	2b00      	cmp	r3, #0
 800631e:	d003      	beq.n	8006328 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006320:	69ba      	ldr	r2, [r7, #24]
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	4313      	orrs	r3, r2
 8006326:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	69ba      	ldr	r2, [r7, #24]
 800632c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006334:	693b      	ldr	r3, [r7, #16]
 8006336:	43db      	mvns	r3, r3
 8006338:	69ba      	ldr	r2, [r7, #24]
 800633a:	4013      	ands	r3, r2
 800633c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d003      	beq.n	8006352 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800634a:	69ba      	ldr	r2, [r7, #24]
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	69ba      	ldr	r2, [r7, #24]
 8006356:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006358:	69fb      	ldr	r3, [r7, #28]
 800635a:	3301      	adds	r3, #1
 800635c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	fa22 f303 	lsr.w	r3, r2, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	f47f ae6b 	bne.w	8006044 <HAL_GPIO_Init+0x14>
  }
}
 800636e:	bf00      	nop
 8006370:	bf00      	nop
 8006372:	3724      	adds	r7, #36	@ 0x24
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	58000400 	.word	0x58000400

08006380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
 8006388:	460b      	mov	r3, r1
 800638a:	807b      	strh	r3, [r7, #2]
 800638c:	4613      	mov	r3, r2
 800638e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006390:	787b      	ldrb	r3, [r7, #1]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d003      	beq.n	800639e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006396:	887a      	ldrh	r2, [r7, #2]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800639c:	e003      	b.n	80063a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800639e:	887b      	ldrh	r3, [r7, #2]
 80063a0:	041a      	lsls	r2, r3, #16
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	619a      	str	r2, [r3, #24]
}
 80063a6:	bf00      	nop
 80063a8:	370c      	adds	r7, #12
 80063aa:	46bd      	mov	sp, r7
 80063ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b0:	4770      	bx	lr
	...

080063b4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b084      	sub	sp, #16
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80063bc:	4b19      	ldr	r3, [pc, #100]	@ (8006424 <HAL_PWREx_ConfigSupply+0x70>)
 80063be:	68db      	ldr	r3, [r3, #12]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b04      	cmp	r3, #4
 80063c6:	d00a      	beq.n	80063de <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80063c8:	4b16      	ldr	r3, [pc, #88]	@ (8006424 <HAL_PWREx_ConfigSupply+0x70>)
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d001      	beq.n	80063da <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e01f      	b.n	800641a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	e01d      	b.n	800641a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80063de:	4b11      	ldr	r3, [pc, #68]	@ (8006424 <HAL_PWREx_ConfigSupply+0x70>)
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	f023 0207 	bic.w	r2, r3, #7
 80063e6:	490f      	ldr	r1, [pc, #60]	@ (8006424 <HAL_PWREx_ConfigSupply+0x70>)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4313      	orrs	r3, r2
 80063ec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80063ee:	f7fc f8d9 	bl	80025a4 <HAL_GetTick>
 80063f2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80063f4:	e009      	b.n	800640a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80063f6:	f7fc f8d5 	bl	80025a4 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006404:	d901      	bls.n	800640a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e007      	b.n	800641a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800640a:	4b06      	ldr	r3, [pc, #24]	@ (8006424 <HAL_PWREx_ConfigSupply+0x70>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006412:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006416:	d1ee      	bne.n	80063f6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}
 8006422:	bf00      	nop
 8006424:	58024800 	.word	0x58024800

08006428 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b08c      	sub	sp, #48	@ 0x30
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d101      	bne.n	800643a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e3c8      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f003 0301 	and.w	r3, r3, #1
 8006442:	2b00      	cmp	r3, #0
 8006444:	f000 8087 	beq.w	8006556 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006448:	4b88      	ldr	r3, [pc, #544]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006450:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006452:	4b86      	ldr	r3, [pc, #536]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006456:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645a:	2b10      	cmp	r3, #16
 800645c:	d007      	beq.n	800646e <HAL_RCC_OscConfig+0x46>
 800645e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006460:	2b18      	cmp	r3, #24
 8006462:	d110      	bne.n	8006486 <HAL_RCC_OscConfig+0x5e>
 8006464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006466:	f003 0303 	and.w	r3, r3, #3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d10b      	bne.n	8006486 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800646e:	4b7f      	ldr	r3, [pc, #508]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d06c      	beq.n	8006554 <HAL_RCC_OscConfig+0x12c>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d168      	bne.n	8006554 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e3a2      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	685b      	ldr	r3, [r3, #4]
 800648a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800648e:	d106      	bne.n	800649e <HAL_RCC_OscConfig+0x76>
 8006490:	4b76      	ldr	r3, [pc, #472]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a75      	ldr	r2, [pc, #468]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006496:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800649a:	6013      	str	r3, [r2, #0]
 800649c:	e02e      	b.n	80064fc <HAL_RCC_OscConfig+0xd4>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10c      	bne.n	80064c0 <HAL_RCC_OscConfig+0x98>
 80064a6:	4b71      	ldr	r3, [pc, #452]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a70      	ldr	r2, [pc, #448]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064b0:	6013      	str	r3, [r2, #0]
 80064b2:	4b6e      	ldr	r3, [pc, #440]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a6d      	ldr	r2, [pc, #436]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064bc:	6013      	str	r3, [r2, #0]
 80064be:	e01d      	b.n	80064fc <HAL_RCC_OscConfig+0xd4>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80064c8:	d10c      	bne.n	80064e4 <HAL_RCC_OscConfig+0xbc>
 80064ca:	4b68      	ldr	r3, [pc, #416]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a67      	ldr	r2, [pc, #412]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	4b65      	ldr	r3, [pc, #404]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a64      	ldr	r2, [pc, #400]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064e0:	6013      	str	r3, [r2, #0]
 80064e2:	e00b      	b.n	80064fc <HAL_RCC_OscConfig+0xd4>
 80064e4:	4b61      	ldr	r3, [pc, #388]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	4a60      	ldr	r2, [pc, #384]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	4b5e      	ldr	r3, [pc, #376]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4a5d      	ldr	r2, [pc, #372]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80064f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d013      	beq.n	800652c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fc f84e 	bl	80025a4 <HAL_GetTick>
 8006508:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800650c:	f7fc f84a 	bl	80025a4 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b64      	cmp	r3, #100	@ 0x64
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e356      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800651e:	4b53      	ldr	r3, [pc, #332]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0f0      	beq.n	800650c <HAL_RCC_OscConfig+0xe4>
 800652a:	e014      	b.n	8006556 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652c:	f7fc f83a 	bl	80025a4 <HAL_GetTick>
 8006530:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006532:	e008      	b.n	8006546 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006534:	f7fc f836 	bl	80025a4 <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b64      	cmp	r3, #100	@ 0x64
 8006540:	d901      	bls.n	8006546 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e342      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006546:	4b49      	ldr	r3, [pc, #292]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f0      	bne.n	8006534 <HAL_RCC_OscConfig+0x10c>
 8006552:	e000      	b.n	8006556 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006554:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	f000 808c 	beq.w	800667c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006564:	4b41      	ldr	r3, [pc, #260]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006566:	691b      	ldr	r3, [r3, #16]
 8006568:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800656c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800656e:	4b3f      	ldr	r3, [pc, #252]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006572:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006574:	6a3b      	ldr	r3, [r7, #32]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d007      	beq.n	800658a <HAL_RCC_OscConfig+0x162>
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	2b18      	cmp	r3, #24
 800657e:	d137      	bne.n	80065f0 <HAL_RCC_OscConfig+0x1c8>
 8006580:	69fb      	ldr	r3, [r7, #28]
 8006582:	f003 0303 	and.w	r3, r3, #3
 8006586:	2b00      	cmp	r3, #0
 8006588:	d132      	bne.n	80065f0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800658a:	4b38      	ldr	r3, [pc, #224]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f003 0304 	and.w	r3, r3, #4
 8006592:	2b00      	cmp	r3, #0
 8006594:	d005      	beq.n	80065a2 <HAL_RCC_OscConfig+0x17a>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e314      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80065a2:	4b32      	ldr	r3, [pc, #200]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f023 0219 	bic.w	r2, r3, #25
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	492f      	ldr	r1, [pc, #188]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065b4:	f7fb fff6 	bl	80025a4 <HAL_GetTick>
 80065b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065bc:	f7fb fff2 	bl	80025a4 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e2fe      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065ce:	4b27      	ldr	r3, [pc, #156]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0304 	and.w	r3, r3, #4
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d0f0      	beq.n	80065bc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065da:	4b24      	ldr	r3, [pc, #144]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	061b      	lsls	r3, r3, #24
 80065e8:	4920      	ldr	r1, [pc, #128]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065ee:	e045      	b.n	800667c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d026      	beq.n	8006646 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80065f8:	4b1c      	ldr	r3, [pc, #112]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f023 0219 	bic.w	r2, r3, #25
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	4919      	ldr	r1, [pc, #100]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006606:	4313      	orrs	r3, r2
 8006608:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660a:	f7fb ffcb 	bl	80025a4 <HAL_GetTick>
 800660e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006610:	e008      	b.n	8006624 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006612:	f7fb ffc7 	bl	80025a4 <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b02      	cmp	r3, #2
 800661e:	d901      	bls.n	8006624 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e2d3      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006624:	4b11      	ldr	r3, [pc, #68]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0304 	and.w	r3, r3, #4
 800662c:	2b00      	cmp	r3, #0
 800662e:	d0f0      	beq.n	8006612 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006630:	4b0e      	ldr	r3, [pc, #56]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	691b      	ldr	r3, [r3, #16]
 800663c:	061b      	lsls	r3, r3, #24
 800663e:	490b      	ldr	r1, [pc, #44]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006640:	4313      	orrs	r3, r2
 8006642:	604b      	str	r3, [r1, #4]
 8006644:	e01a      	b.n	800667c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006646:	4b09      	ldr	r3, [pc, #36]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a08      	ldr	r2, [pc, #32]	@ (800666c <HAL_RCC_OscConfig+0x244>)
 800664c:	f023 0301 	bic.w	r3, r3, #1
 8006650:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006652:	f7fb ffa7 	bl	80025a4 <HAL_GetTick>
 8006656:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006658:	e00a      	b.n	8006670 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800665a:	f7fb ffa3 	bl	80025a4 <HAL_GetTick>
 800665e:	4602      	mov	r2, r0
 8006660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006662:	1ad3      	subs	r3, r2, r3
 8006664:	2b02      	cmp	r3, #2
 8006666:	d903      	bls.n	8006670 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006668:	2303      	movs	r3, #3
 800666a:	e2af      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
 800666c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006670:	4b96      	ldr	r3, [pc, #600]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0304 	and.w	r3, r3, #4
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1ee      	bne.n	800665a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0310 	and.w	r3, r3, #16
 8006684:	2b00      	cmp	r3, #0
 8006686:	d06a      	beq.n	800675e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006688:	4b90      	ldr	r3, [pc, #576]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006690:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006692:	4b8e      	ldr	r3, [pc, #568]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006696:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	2b08      	cmp	r3, #8
 800669c:	d007      	beq.n	80066ae <HAL_RCC_OscConfig+0x286>
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	2b18      	cmp	r3, #24
 80066a2:	d11b      	bne.n	80066dc <HAL_RCC_OscConfig+0x2b4>
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f003 0303 	and.w	r3, r3, #3
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d116      	bne.n	80066dc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80066ae:	4b87      	ldr	r3, [pc, #540]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d005      	beq.n	80066c6 <HAL_RCC_OscConfig+0x29e>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	69db      	ldr	r3, [r3, #28]
 80066be:	2b80      	cmp	r3, #128	@ 0x80
 80066c0:	d001      	beq.n	80066c6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e282      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80066c6:	4b81      	ldr	r3, [pc, #516]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	061b      	lsls	r3, r3, #24
 80066d4:	497d      	ldr	r1, [pc, #500]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80066da:	e040      	b.n	800675e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	69db      	ldr	r3, [r3, #28]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d023      	beq.n	800672c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80066e4:	4b79      	ldr	r3, [pc, #484]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a78      	ldr	r2, [pc, #480]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80066ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f0:	f7fb ff58 	bl	80025a4 <HAL_GetTick>
 80066f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80066f8:	f7fb ff54 	bl	80025a4 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e260      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800670a:	4b70      	ldr	r3, [pc, #448]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006712:	2b00      	cmp	r3, #0
 8006714:	d0f0      	beq.n	80066f8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006716:	4b6d      	ldr	r3, [pc, #436]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	061b      	lsls	r3, r3, #24
 8006724:	4969      	ldr	r1, [pc, #420]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006726:	4313      	orrs	r3, r2
 8006728:	60cb      	str	r3, [r1, #12]
 800672a:	e018      	b.n	800675e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800672c:	4b67      	ldr	r3, [pc, #412]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a66      	ldr	r2, [pc, #408]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006732:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006736:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006738:	f7fb ff34 	bl	80025a4 <HAL_GetTick>
 800673c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006740:	f7fb ff30 	bl	80025a4 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b02      	cmp	r3, #2
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e23c      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006752:	4b5e      	ldr	r3, [pc, #376]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0308 	and.w	r3, r3, #8
 8006766:	2b00      	cmp	r3, #0
 8006768:	d036      	beq.n	80067d8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d019      	beq.n	80067a6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006772:	4b56      	ldr	r3, [pc, #344]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006776:	4a55      	ldr	r2, [pc, #340]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006778:	f043 0301 	orr.w	r3, r3, #1
 800677c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800677e:	f7fb ff11 	bl	80025a4 <HAL_GetTick>
 8006782:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006784:	e008      	b.n	8006798 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006786:	f7fb ff0d 	bl	80025a4 <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	2b02      	cmp	r3, #2
 8006792:	d901      	bls.n	8006798 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e219      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006798:	4b4c      	ldr	r3, [pc, #304]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 800679a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800679c:	f003 0302 	and.w	r3, r3, #2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0f0      	beq.n	8006786 <HAL_RCC_OscConfig+0x35e>
 80067a4:	e018      	b.n	80067d8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067a6:	4b49      	ldr	r3, [pc, #292]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80067a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067aa:	4a48      	ldr	r2, [pc, #288]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80067ac:	f023 0301 	bic.w	r3, r3, #1
 80067b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067b2:	f7fb fef7 	bl	80025a4 <HAL_GetTick>
 80067b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80067b8:	e008      	b.n	80067cc <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067ba:	f7fb fef3 	bl	80025a4 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d901      	bls.n	80067cc <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e1ff      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80067cc:	4b3f      	ldr	r3, [pc, #252]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80067ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067d0:	f003 0302 	and.w	r3, r3, #2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d1f0      	bne.n	80067ba <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0320 	and.w	r3, r3, #32
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d036      	beq.n	8006852 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	699b      	ldr	r3, [r3, #24]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d019      	beq.n	8006820 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80067ec:	4b37      	ldr	r3, [pc, #220]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a36      	ldr	r2, [pc, #216]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80067f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80067f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80067f8:	f7fb fed4 	bl	80025a4 <HAL_GetTick>
 80067fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80067fe:	e008      	b.n	8006812 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006800:	f7fb fed0 	bl	80025a4 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b02      	cmp	r3, #2
 800680c:	d901      	bls.n	8006812 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e1dc      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006812:	4b2e      	ldr	r3, [pc, #184]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0f0      	beq.n	8006800 <HAL_RCC_OscConfig+0x3d8>
 800681e:	e018      	b.n	8006852 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006820:	4b2a      	ldr	r3, [pc, #168]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a29      	ldr	r2, [pc, #164]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006826:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800682a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800682c:	f7fb feba 	bl	80025a4 <HAL_GetTick>
 8006830:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006832:	e008      	b.n	8006846 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006834:	f7fb feb6 	bl	80025a4 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b02      	cmp	r3, #2
 8006840:	d901      	bls.n	8006846 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e1c2      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006846:	4b21      	ldr	r3, [pc, #132]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f0      	bne.n	8006834 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f003 0304 	and.w	r3, r3, #4
 800685a:	2b00      	cmp	r3, #0
 800685c:	f000 8086 	beq.w	800696c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006860:	4b1b      	ldr	r3, [pc, #108]	@ (80068d0 <HAL_RCC_OscConfig+0x4a8>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a1a      	ldr	r2, [pc, #104]	@ (80068d0 <HAL_RCC_OscConfig+0x4a8>)
 8006866:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800686a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800686c:	f7fb fe9a 	bl	80025a4 <HAL_GetTick>
 8006870:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006872:	e008      	b.n	8006886 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006874:	f7fb fe96 	bl	80025a4 <HAL_GetTick>
 8006878:	4602      	mov	r2, r0
 800687a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	2b64      	cmp	r3, #100	@ 0x64
 8006880:	d901      	bls.n	8006886 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	e1a2      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006886:	4b12      	ldr	r3, [pc, #72]	@ (80068d0 <HAL_RCC_OscConfig+0x4a8>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800688e:	2b00      	cmp	r3, #0
 8006890:	d0f0      	beq.n	8006874 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d106      	bne.n	80068a8 <HAL_RCC_OscConfig+0x480>
 800689a:	4b0c      	ldr	r3, [pc, #48]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 800689c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800689e:	4a0b      	ldr	r2, [pc, #44]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80068a0:	f043 0301 	orr.w	r3, r3, #1
 80068a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80068a6:	e032      	b.n	800690e <HAL_RCC_OscConfig+0x4e6>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d111      	bne.n	80068d4 <HAL_RCC_OscConfig+0x4ac>
 80068b0:	4b06      	ldr	r3, [pc, #24]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80068b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b4:	4a05      	ldr	r2, [pc, #20]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80068b6:	f023 0301 	bic.w	r3, r3, #1
 80068ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80068bc:	4b03      	ldr	r3, [pc, #12]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80068be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c0:	4a02      	ldr	r2, [pc, #8]	@ (80068cc <HAL_RCC_OscConfig+0x4a4>)
 80068c2:	f023 0304 	bic.w	r3, r3, #4
 80068c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068c8:	e021      	b.n	800690e <HAL_RCC_OscConfig+0x4e6>
 80068ca:	bf00      	nop
 80068cc:	58024400 	.word	0x58024400
 80068d0:	58024800 	.word	0x58024800
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	2b05      	cmp	r3, #5
 80068da:	d10c      	bne.n	80068f6 <HAL_RCC_OscConfig+0x4ce>
 80068dc:	4b83      	ldr	r3, [pc, #524]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068e0:	4a82      	ldr	r2, [pc, #520]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068e2:	f043 0304 	orr.w	r3, r3, #4
 80068e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068e8:	4b80      	ldr	r3, [pc, #512]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ec:	4a7f      	ldr	r2, [pc, #508]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068ee:	f043 0301 	orr.w	r3, r3, #1
 80068f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80068f4:	e00b      	b.n	800690e <HAL_RCC_OscConfig+0x4e6>
 80068f6:	4b7d      	ldr	r3, [pc, #500]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068fa:	4a7c      	ldr	r2, [pc, #496]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80068fc:	f023 0301 	bic.w	r3, r3, #1
 8006900:	6713      	str	r3, [r2, #112]	@ 0x70
 8006902:	4b7a      	ldr	r3, [pc, #488]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006906:	4a79      	ldr	r2, [pc, #484]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006908:	f023 0304 	bic.w	r3, r3, #4
 800690c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d015      	beq.n	8006942 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006916:	f7fb fe45 	bl	80025a4 <HAL_GetTick>
 800691a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800691c:	e00a      	b.n	8006934 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800691e:	f7fb fe41 	bl	80025a4 <HAL_GetTick>
 8006922:	4602      	mov	r2, r0
 8006924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006926:	1ad3      	subs	r3, r2, r3
 8006928:	f241 3288 	movw	r2, #5000	@ 0x1388
 800692c:	4293      	cmp	r3, r2
 800692e:	d901      	bls.n	8006934 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006930:	2303      	movs	r3, #3
 8006932:	e14b      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006934:	4b6d      	ldr	r3, [pc, #436]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006936:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d0ee      	beq.n	800691e <HAL_RCC_OscConfig+0x4f6>
 8006940:	e014      	b.n	800696c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006942:	f7fb fe2f 	bl	80025a4 <HAL_GetTick>
 8006946:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006948:	e00a      	b.n	8006960 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800694a:	f7fb fe2b 	bl	80025a4 <HAL_GetTick>
 800694e:	4602      	mov	r2, r0
 8006950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006952:	1ad3      	subs	r3, r2, r3
 8006954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006958:	4293      	cmp	r3, r2
 800695a:	d901      	bls.n	8006960 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e135      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006960:	4b62      	ldr	r3, [pc, #392]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006962:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006964:	f003 0302 	and.w	r3, r3, #2
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1ee      	bne.n	800694a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006970:	2b00      	cmp	r3, #0
 8006972:	f000 812a 	beq.w	8006bca <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006976:	4b5d      	ldr	r3, [pc, #372]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800697e:	2b18      	cmp	r3, #24
 8006980:	f000 80ba 	beq.w	8006af8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006988:	2b02      	cmp	r3, #2
 800698a:	f040 8095 	bne.w	8006ab8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800698e:	4b57      	ldr	r3, [pc, #348]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a56      	ldr	r2, [pc, #344]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006994:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800699a:	f7fb fe03 	bl	80025a4 <HAL_GetTick>
 800699e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069a0:	e008      	b.n	80069b4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069a2:	f7fb fdff 	bl	80025a4 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	2b02      	cmp	r3, #2
 80069ae:	d901      	bls.n	80069b4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e10b      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80069b4:	4b4d      	ldr	r3, [pc, #308]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d1f0      	bne.n	80069a2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069c0:	4b4a      	ldr	r3, [pc, #296]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80069c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80069c4:	4b4a      	ldr	r3, [pc, #296]	@ (8006af0 <HAL_RCC_OscConfig+0x6c8>)
 80069c6:	4013      	ands	r3, r2
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80069d0:	0112      	lsls	r2, r2, #4
 80069d2:	430a      	orrs	r2, r1
 80069d4:	4945      	ldr	r1, [pc, #276]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	628b      	str	r3, [r1, #40]	@ 0x28
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069de:	3b01      	subs	r3, #1
 80069e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069e8:	3b01      	subs	r3, #1
 80069ea:	025b      	lsls	r3, r3, #9
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	431a      	orrs	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f4:	3b01      	subs	r3, #1
 80069f6:	041b      	lsls	r3, r3, #16
 80069f8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069fc:	431a      	orrs	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a02:	3b01      	subs	r3, #1
 8006a04:	061b      	lsls	r3, r3, #24
 8006a06:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006a0a:	4938      	ldr	r1, [pc, #224]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006a10:	4b36      	ldr	r3, [pc, #216]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a14:	4a35      	ldr	r2, [pc, #212]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a16:	f023 0301 	bic.w	r3, r3, #1
 8006a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006a1c:	4b33      	ldr	r3, [pc, #204]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a20:	4b34      	ldr	r3, [pc, #208]	@ (8006af4 <HAL_RCC_OscConfig+0x6cc>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	687a      	ldr	r2, [r7, #4]
 8006a26:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006a28:	00d2      	lsls	r2, r2, #3
 8006a2a:	4930      	ldr	r1, [pc, #192]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a2c:	4313      	orrs	r3, r2
 8006a2e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006a30:	4b2e      	ldr	r3, [pc, #184]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a34:	f023 020c 	bic.w	r2, r3, #12
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a3c:	492b      	ldr	r1, [pc, #172]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006a42:	4b2a      	ldr	r3, [pc, #168]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a46:	f023 0202 	bic.w	r2, r3, #2
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a4e:	4927      	ldr	r1, [pc, #156]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a50:	4313      	orrs	r3, r2
 8006a52:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a54:	4b25      	ldr	r3, [pc, #148]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a58:	4a24      	ldr	r2, [pc, #144]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a60:	4b22      	ldr	r3, [pc, #136]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a64:	4a21      	ldr	r2, [pc, #132]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a6a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006a6c:	4b1f      	ldr	r3, [pc, #124]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a70:	4a1e      	ldr	r2, [pc, #120]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006a76:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006a78:	4b1c      	ldr	r3, [pc, #112]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a7c:	4a1b      	ldr	r2, [pc, #108]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a7e:	f043 0301 	orr.w	r3, r3, #1
 8006a82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a84:	4b19      	ldr	r3, [pc, #100]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a18      	ldr	r2, [pc, #96]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006a8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a90:	f7fb fd88 	bl	80025a4 <HAL_GetTick>
 8006a94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a96:	e008      	b.n	8006aaa <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a98:	f7fb fd84 	bl	80025a4 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d901      	bls.n	8006aaa <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e090      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006aaa:	4b10      	ldr	r3, [pc, #64]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d0f0      	beq.n	8006a98 <HAL_RCC_OscConfig+0x670>
 8006ab6:	e088      	b.n	8006bca <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a0b      	ldr	r2, [pc, #44]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006abe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ac4:	f7fb fd6e 	bl	80025a4 <HAL_GetTick>
 8006ac8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006aca:	e008      	b.n	8006ade <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006acc:	f7fb fd6a 	bl	80025a4 <HAL_GetTick>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad4:	1ad3      	subs	r3, r2, r3
 8006ad6:	2b02      	cmp	r3, #2
 8006ad8:	d901      	bls.n	8006ade <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e076      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006ade:	4b03      	ldr	r3, [pc, #12]	@ (8006aec <HAL_RCC_OscConfig+0x6c4>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d1f0      	bne.n	8006acc <HAL_RCC_OscConfig+0x6a4>
 8006aea:	e06e      	b.n	8006bca <HAL_RCC_OscConfig+0x7a2>
 8006aec:	58024400 	.word	0x58024400
 8006af0:	fffffc0c 	.word	0xfffffc0c
 8006af4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006af8:	4b36      	ldr	r3, [pc, #216]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006afe:	4b35      	ldr	r3, [pc, #212]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006b00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b02:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d031      	beq.n	8006b70 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b0c:	693b      	ldr	r3, [r7, #16]
 8006b0e:	f003 0203 	and.w	r2, r3, #3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d12a      	bne.n	8006b70 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	091b      	lsrs	r3, r3, #4
 8006b1e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d122      	bne.n	8006b70 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b34:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d11a      	bne.n	8006b70 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	0a5b      	lsrs	r3, r3, #9
 8006b3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b46:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d111      	bne.n	8006b70 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	0c1b      	lsrs	r3, r3, #16
 8006b50:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b58:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006b5a:	429a      	cmp	r2, r3
 8006b5c:	d108      	bne.n	8006b70 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	0e1b      	lsrs	r3, r3, #24
 8006b62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b6a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d001      	beq.n	8006b74 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e02b      	b.n	8006bcc <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006b74:	4b17      	ldr	r3, [pc, #92]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b78:	08db      	lsrs	r3, r3, #3
 8006b7a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b7e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b84:	693a      	ldr	r2, [r7, #16]
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d01f      	beq.n	8006bca <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006b8a:	4b12      	ldr	r3, [pc, #72]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b8e:	4a11      	ldr	r2, [pc, #68]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006b90:	f023 0301 	bic.w	r3, r3, #1
 8006b94:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b96:	f7fb fd05 	bl	80025a4 <HAL_GetTick>
 8006b9a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006b9c:	bf00      	nop
 8006b9e:	f7fb fd01 	bl	80025a4 <HAL_GetTick>
 8006ba2:	4602      	mov	r2, r0
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d0f9      	beq.n	8006b9e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006baa:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006bac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006bae:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd8 <HAL_RCC_OscConfig+0x7b0>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006bb6:	00d2      	lsls	r2, r2, #3
 8006bb8:	4906      	ldr	r1, [pc, #24]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006bbe:	4b05      	ldr	r3, [pc, #20]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc2:	4a04      	ldr	r2, [pc, #16]	@ (8006bd4 <HAL_RCC_OscConfig+0x7ac>)
 8006bc4:	f043 0301 	orr.w	r3, r3, #1
 8006bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3730      	adds	r7, #48	@ 0x30
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	58024400 	.word	0x58024400
 8006bd8:	ffff0007 	.word	0xffff0007

08006bdc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e19c      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bf0:	4b8a      	ldr	r3, [pc, #552]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	683a      	ldr	r2, [r7, #0]
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d910      	bls.n	8006c20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bfe:	4b87      	ldr	r3, [pc, #540]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f023 020f 	bic.w	r2, r3, #15
 8006c06:	4985      	ldr	r1, [pc, #532]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c0e:	4b83      	ldr	r3, [pc, #524]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d001      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e184      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0304 	and.w	r3, r3, #4
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d010      	beq.n	8006c4e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	691a      	ldr	r2, [r3, #16]
 8006c30:	4b7b      	ldr	r3, [pc, #492]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c32:	699b      	ldr	r3, [r3, #24]
 8006c34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d908      	bls.n	8006c4e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c3c:	4b78      	ldr	r3, [pc, #480]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	691b      	ldr	r3, [r3, #16]
 8006c48:	4975      	ldr	r1, [pc, #468]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0308 	and.w	r3, r3, #8
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d010      	beq.n	8006c7c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	695a      	ldr	r2, [r3, #20]
 8006c5e:	4b70      	ldr	r3, [pc, #448]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c60:	69db      	ldr	r3, [r3, #28]
 8006c62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d908      	bls.n	8006c7c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c6a:	4b6d      	ldr	r3, [pc, #436]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c6c:	69db      	ldr	r3, [r3, #28]
 8006c6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	695b      	ldr	r3, [r3, #20]
 8006c76:	496a      	ldr	r1, [pc, #424]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0310 	and.w	r3, r3, #16
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d010      	beq.n	8006caa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	699a      	ldr	r2, [r3, #24]
 8006c8c:	4b64      	ldr	r3, [pc, #400]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c8e:	69db      	ldr	r3, [r3, #28]
 8006c90:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c94:	429a      	cmp	r2, r3
 8006c96:	d908      	bls.n	8006caa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c98:	4b61      	ldr	r3, [pc, #388]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006c9a:	69db      	ldr	r3, [r3, #28]
 8006c9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	699b      	ldr	r3, [r3, #24]
 8006ca4:	495e      	ldr	r1, [pc, #376]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0320 	and.w	r3, r3, #32
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d010      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	69da      	ldr	r2, [r3, #28]
 8006cba:	4b59      	ldr	r3, [pc, #356]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006cbc:	6a1b      	ldr	r3, [r3, #32]
 8006cbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d908      	bls.n	8006cd8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006cc6:	4b56      	ldr	r3, [pc, #344]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006cc8:	6a1b      	ldr	r3, [r3, #32]
 8006cca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	4953      	ldr	r1, [pc, #332]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006cd4:	4313      	orrs	r3, r2
 8006cd6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d010      	beq.n	8006d06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68da      	ldr	r2, [r3, #12]
 8006ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	f003 030f 	and.w	r3, r3, #15
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d908      	bls.n	8006d06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cf4:	4b4a      	ldr	r3, [pc, #296]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006cf6:	699b      	ldr	r3, [r3, #24]
 8006cf8:	f023 020f 	bic.w	r2, r3, #15
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	4947      	ldr	r1, [pc, #284]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d02:	4313      	orrs	r3, r2
 8006d04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f003 0301 	and.w	r3, r3, #1
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d055      	beq.n	8006dbe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006d12:	4b43      	ldr	r3, [pc, #268]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	4940      	ldr	r1, [pc, #256]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	2b02      	cmp	r3, #2
 8006d2a:	d107      	bne.n	8006d3c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d121      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d38:	2301      	movs	r3, #1
 8006d3a:	e0f6      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	2b03      	cmp	r3, #3
 8006d42:	d107      	bne.n	8006d54 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d44:	4b36      	ldr	r3, [pc, #216]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d115      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e0ea      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d107      	bne.n	8006d6c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006d5c:	4b30      	ldr	r3, [pc, #192]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d109      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e0de      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0304 	and.w	r3, r3, #4
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d101      	bne.n	8006d7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	e0d6      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d7c:	4b28      	ldr	r3, [pc, #160]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	f023 0207 	bic.w	r2, r3, #7
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	685b      	ldr	r3, [r3, #4]
 8006d88:	4925      	ldr	r1, [pc, #148]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d8e:	f7fb fc09 	bl	80025a4 <HAL_GetTick>
 8006d92:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d94:	e00a      	b.n	8006dac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d96:	f7fb fc05 	bl	80025a4 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d901      	bls.n	8006dac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e0be      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dac:	4b1c      	ldr	r3, [pc, #112]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006dae:	691b      	ldr	r3, [r3, #16]
 8006db0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	00db      	lsls	r3, r3, #3
 8006dba:	429a      	cmp	r2, r3
 8006dbc:	d1eb      	bne.n	8006d96 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d010      	beq.n	8006dec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	68da      	ldr	r2, [r3, #12]
 8006dce:	4b14      	ldr	r3, [pc, #80]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006dd0:	699b      	ldr	r3, [r3, #24]
 8006dd2:	f003 030f 	and.w	r3, r3, #15
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d208      	bcs.n	8006dec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006dda:	4b11      	ldr	r3, [pc, #68]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	f023 020f 	bic.w	r2, r3, #15
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	490e      	ldr	r1, [pc, #56]	@ (8006e20 <HAL_RCC_ClockConfig+0x244>)
 8006de8:	4313      	orrs	r3, r2
 8006dea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006dec:	4b0b      	ldr	r3, [pc, #44]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 030f 	and.w	r3, r3, #15
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d214      	bcs.n	8006e24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dfa:	4b08      	ldr	r3, [pc, #32]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f023 020f 	bic.w	r2, r3, #15
 8006e02:	4906      	ldr	r1, [pc, #24]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e0a:	4b04      	ldr	r3, [pc, #16]	@ (8006e1c <HAL_RCC_ClockConfig+0x240>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 030f 	and.w	r3, r3, #15
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d005      	beq.n	8006e24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e086      	b.n	8006f2a <HAL_RCC_ClockConfig+0x34e>
 8006e1c:	52002000 	.word	0x52002000
 8006e20:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0304 	and.w	r3, r3, #4
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d010      	beq.n	8006e52 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	691a      	ldr	r2, [r3, #16]
 8006e34:	4b3f      	ldr	r3, [pc, #252]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e36:	699b      	ldr	r3, [r3, #24]
 8006e38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d208      	bcs.n	8006e52 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006e40:	4b3c      	ldr	r3, [pc, #240]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	4939      	ldr	r1, [pc, #228]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d010      	beq.n	8006e80 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	695a      	ldr	r2, [r3, #20]
 8006e62:	4b34      	ldr	r3, [pc, #208]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d208      	bcs.n	8006e80 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006e6e:	4b31      	ldr	r3, [pc, #196]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e70:	69db      	ldr	r3, [r3, #28]
 8006e72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	695b      	ldr	r3, [r3, #20]
 8006e7a:	492e      	ldr	r1, [pc, #184]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 0310 	and.w	r3, r3, #16
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d010      	beq.n	8006eae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	699a      	ldr	r2, [r3, #24]
 8006e90:	4b28      	ldr	r3, [pc, #160]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e92:	69db      	ldr	r3, [r3, #28]
 8006e94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	d208      	bcs.n	8006eae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e9c:	4b25      	ldr	r3, [pc, #148]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006e9e:	69db      	ldr	r3, [r3, #28]
 8006ea0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	699b      	ldr	r3, [r3, #24]
 8006ea8:	4922      	ldr	r1, [pc, #136]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d010      	beq.n	8006edc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	69da      	ldr	r2, [r3, #28]
 8006ebe:	4b1d      	ldr	r3, [pc, #116]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006ec0:	6a1b      	ldr	r3, [r3, #32]
 8006ec2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d208      	bcs.n	8006edc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006eca:	4b1a      	ldr	r3, [pc, #104]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006ecc:	6a1b      	ldr	r3, [r3, #32]
 8006ece:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	4917      	ldr	r1, [pc, #92]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006edc:	f000 f834 	bl	8006f48 <HAL_RCC_GetSysClockFreq>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	4b14      	ldr	r3, [pc, #80]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	0a1b      	lsrs	r3, r3, #8
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	4912      	ldr	r1, [pc, #72]	@ (8006f38 <HAL_RCC_ClockConfig+0x35c>)
 8006eee:	5ccb      	ldrb	r3, [r1, r3]
 8006ef0:	f003 031f 	and.w	r3, r3, #31
 8006ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8006ef8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006efa:	4b0e      	ldr	r3, [pc, #56]	@ (8006f34 <HAL_RCC_ClockConfig+0x358>)
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	f003 030f 	and.w	r3, r3, #15
 8006f02:	4a0d      	ldr	r2, [pc, #52]	@ (8006f38 <HAL_RCC_ClockConfig+0x35c>)
 8006f04:	5cd3      	ldrb	r3, [r2, r3]
 8006f06:	f003 031f 	and.w	r3, r3, #31
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f10:	4a0a      	ldr	r2, [pc, #40]	@ (8006f3c <HAL_RCC_ClockConfig+0x360>)
 8006f12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006f14:	4a0a      	ldr	r2, [pc, #40]	@ (8006f40 <HAL_RCC_ClockConfig+0x364>)
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f44 <HAL_RCC_ClockConfig+0x368>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f7fb faf6 	bl	8002510 <HAL_InitTick>
 8006f24:	4603      	mov	r3, r0
 8006f26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006f28:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3718      	adds	r7, #24
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	58024400 	.word	0x58024400
 8006f38:	0800f12c 	.word	0x0800f12c
 8006f3c:	24000048 	.word	0x24000048
 8006f40:	24000044 	.word	0x24000044
 8006f44:	2400004c 	.word	0x2400004c

08006f48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b089      	sub	sp, #36	@ 0x24
 8006f4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f4e:	4bb3      	ldr	r3, [pc, #716]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f56:	2b18      	cmp	r3, #24
 8006f58:	f200 8155 	bhi.w	8007206 <HAL_RCC_GetSysClockFreq+0x2be>
 8006f5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006f64 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f62:	bf00      	nop
 8006f64:	08006fc9 	.word	0x08006fc9
 8006f68:	08007207 	.word	0x08007207
 8006f6c:	08007207 	.word	0x08007207
 8006f70:	08007207 	.word	0x08007207
 8006f74:	08007207 	.word	0x08007207
 8006f78:	08007207 	.word	0x08007207
 8006f7c:	08007207 	.word	0x08007207
 8006f80:	08007207 	.word	0x08007207
 8006f84:	08006fef 	.word	0x08006fef
 8006f88:	08007207 	.word	0x08007207
 8006f8c:	08007207 	.word	0x08007207
 8006f90:	08007207 	.word	0x08007207
 8006f94:	08007207 	.word	0x08007207
 8006f98:	08007207 	.word	0x08007207
 8006f9c:	08007207 	.word	0x08007207
 8006fa0:	08007207 	.word	0x08007207
 8006fa4:	08006ff5 	.word	0x08006ff5
 8006fa8:	08007207 	.word	0x08007207
 8006fac:	08007207 	.word	0x08007207
 8006fb0:	08007207 	.word	0x08007207
 8006fb4:	08007207 	.word	0x08007207
 8006fb8:	08007207 	.word	0x08007207
 8006fbc:	08007207 	.word	0x08007207
 8006fc0:	08007207 	.word	0x08007207
 8006fc4:	08006ffb 	.word	0x08006ffb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fc8:	4b94      	ldr	r3, [pc, #592]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0320 	and.w	r3, r3, #32
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d009      	beq.n	8006fe8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006fd4:	4b91      	ldr	r3, [pc, #580]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	08db      	lsrs	r3, r3, #3
 8006fda:	f003 0303 	and.w	r3, r3, #3
 8006fde:	4a90      	ldr	r2, [pc, #576]	@ (8007220 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8006fe4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006fe6:	e111      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006fe8:	4b8d      	ldr	r3, [pc, #564]	@ (8007220 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006fea:	61bb      	str	r3, [r7, #24]
      break;
 8006fec:	e10e      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006fee:	4b8d      	ldr	r3, [pc, #564]	@ (8007224 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ff0:	61bb      	str	r3, [r7, #24]
      break;
 8006ff2:	e10b      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006ff4:	4b8c      	ldr	r3, [pc, #560]	@ (8007228 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006ff6:	61bb      	str	r3, [r7, #24]
      break;
 8006ff8:	e108      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006ffa:	4b88      	ldr	r3, [pc, #544]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ffe:	f003 0303 	and.w	r3, r3, #3
 8007002:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007004:	4b85      	ldr	r3, [pc, #532]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007008:	091b      	lsrs	r3, r3, #4
 800700a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800700e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007010:	4b82      	ldr	r3, [pc, #520]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800701a:	4b80      	ldr	r3, [pc, #512]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800701c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800701e:	08db      	lsrs	r3, r3, #3
 8007020:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007024:	68fa      	ldr	r2, [r7, #12]
 8007026:	fb02 f303 	mul.w	r3, r2, r3
 800702a:	ee07 3a90 	vmov	s15, r3
 800702e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007032:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 80e1 	beq.w	8007200 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	2b02      	cmp	r3, #2
 8007042:	f000 8083 	beq.w	800714c <HAL_RCC_GetSysClockFreq+0x204>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2b02      	cmp	r3, #2
 800704a:	f200 80a1 	bhi.w	8007190 <HAL_RCC_GetSysClockFreq+0x248>
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d003      	beq.n	800705c <HAL_RCC_GetSysClockFreq+0x114>
 8007054:	697b      	ldr	r3, [r7, #20]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d056      	beq.n	8007108 <HAL_RCC_GetSysClockFreq+0x1c0>
 800705a:	e099      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800705c:	4b6f      	ldr	r3, [pc, #444]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0320 	and.w	r3, r3, #32
 8007064:	2b00      	cmp	r3, #0
 8007066:	d02d      	beq.n	80070c4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007068:	4b6c      	ldr	r3, [pc, #432]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	08db      	lsrs	r3, r3, #3
 800706e:	f003 0303 	and.w	r3, r3, #3
 8007072:	4a6b      	ldr	r2, [pc, #428]	@ (8007220 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007074:	fa22 f303 	lsr.w	r3, r2, r3
 8007078:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	ee07 3a90 	vmov	s15, r3
 8007080:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	ee07 3a90 	vmov	s15, r3
 800708a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800708e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007092:	4b62      	ldr	r3, [pc, #392]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800709a:	ee07 3a90 	vmov	s15, r3
 800709e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80070a6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800722c <HAL_RCC_GetSysClockFreq+0x2e4>
 80070aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070be:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80070c2:	e087      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	ee07 3a90 	vmov	s15, r3
 80070ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ce:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007230 <HAL_RCC_GetSysClockFreq+0x2e8>
 80070d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070d6:	4b51      	ldr	r3, [pc, #324]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070de:	ee07 3a90 	vmov	s15, r3
 80070e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070ea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800722c <HAL_RCC_GetSysClockFreq+0x2e4>
 80070ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007102:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007106:	e065      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	ee07 3a90 	vmov	s15, r3
 800710e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007112:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007234 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800711a:	4b40      	ldr	r3, [pc, #256]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800711c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800711e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007122:	ee07 3a90 	vmov	s15, r3
 8007126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800712a:	ed97 6a02 	vldr	s12, [r7, #8]
 800712e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800722c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800713a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800713e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007146:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800714a:	e043      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	ee07 3a90 	vmov	s15, r3
 8007152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007156:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007238 <HAL_RCC_GetSysClockFreq+0x2f0>
 800715a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800715e:	4b2f      	ldr	r3, [pc, #188]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007166:	ee07 3a90 	vmov	s15, r3
 800716a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800716e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007172:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800722c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800717a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800717e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800718a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800718e:	e021      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007190:	693b      	ldr	r3, [r7, #16]
 8007192:	ee07 3a90 	vmov	s15, r3
 8007196:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800719a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007234 <HAL_RCC_GetSysClockFreq+0x2ec>
 800719e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071a2:	4b1e      	ldr	r3, [pc, #120]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071aa:	ee07 3a90 	vmov	s15, r3
 80071ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80071b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80071b6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800722c <HAL_RCC_GetSysClockFreq+0x2e4>
 80071ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80071be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80071c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80071ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80071ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80071d2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80071d4:	4b11      	ldr	r3, [pc, #68]	@ (800721c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80071d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d8:	0a5b      	lsrs	r3, r3, #9
 80071da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071de:	3301      	adds	r3, #1
 80071e0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	ee07 3a90 	vmov	s15, r3
 80071e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80071ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80071f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071f8:	ee17 3a90 	vmov	r3, s15
 80071fc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80071fe:	e005      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007200:	2300      	movs	r3, #0
 8007202:	61bb      	str	r3, [r7, #24]
      break;
 8007204:	e002      	b.n	800720c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007206:	4b07      	ldr	r3, [pc, #28]	@ (8007224 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007208:	61bb      	str	r3, [r7, #24]
      break;
 800720a:	bf00      	nop
  }

  return sysclockfreq;
 800720c:	69bb      	ldr	r3, [r7, #24]
}
 800720e:	4618      	mov	r0, r3
 8007210:	3724      	adds	r7, #36	@ 0x24
 8007212:	46bd      	mov	sp, r7
 8007214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007218:	4770      	bx	lr
 800721a:	bf00      	nop
 800721c:	58024400 	.word	0x58024400
 8007220:	03d09000 	.word	0x03d09000
 8007224:	003d0900 	.word	0x003d0900
 8007228:	016e3600 	.word	0x016e3600
 800722c:	46000000 	.word	0x46000000
 8007230:	4c742400 	.word	0x4c742400
 8007234:	4a742400 	.word	0x4a742400
 8007238:	4bb71b00 	.word	0x4bb71b00

0800723c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b082      	sub	sp, #8
 8007240:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007242:	f7ff fe81 	bl	8006f48 <HAL_RCC_GetSysClockFreq>
 8007246:	4602      	mov	r2, r0
 8007248:	4b10      	ldr	r3, [pc, #64]	@ (800728c <HAL_RCC_GetHCLKFreq+0x50>)
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	0a1b      	lsrs	r3, r3, #8
 800724e:	f003 030f 	and.w	r3, r3, #15
 8007252:	490f      	ldr	r1, [pc, #60]	@ (8007290 <HAL_RCC_GetHCLKFreq+0x54>)
 8007254:	5ccb      	ldrb	r3, [r1, r3]
 8007256:	f003 031f 	and.w	r3, r3, #31
 800725a:	fa22 f303 	lsr.w	r3, r2, r3
 800725e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007260:	4b0a      	ldr	r3, [pc, #40]	@ (800728c <HAL_RCC_GetHCLKFreq+0x50>)
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	f003 030f 	and.w	r3, r3, #15
 8007268:	4a09      	ldr	r2, [pc, #36]	@ (8007290 <HAL_RCC_GetHCLKFreq+0x54>)
 800726a:	5cd3      	ldrb	r3, [r2, r3]
 800726c:	f003 031f 	and.w	r3, r3, #31
 8007270:	687a      	ldr	r2, [r7, #4]
 8007272:	fa22 f303 	lsr.w	r3, r2, r3
 8007276:	4a07      	ldr	r2, [pc, #28]	@ (8007294 <HAL_RCC_GetHCLKFreq+0x58>)
 8007278:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800727a:	4a07      	ldr	r2, [pc, #28]	@ (8007298 <HAL_RCC_GetHCLKFreq+0x5c>)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007280:	4b04      	ldr	r3, [pc, #16]	@ (8007294 <HAL_RCC_GetHCLKFreq+0x58>)
 8007282:	681b      	ldr	r3, [r3, #0]
}
 8007284:	4618      	mov	r0, r3
 8007286:	3708      	adds	r7, #8
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}
 800728c:	58024400 	.word	0x58024400
 8007290:	0800f12c 	.word	0x0800f12c
 8007294:	24000048 	.word	0x24000048
 8007298:	24000044 	.word	0x24000044

0800729c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80072a0:	f7ff ffcc 	bl	800723c <HAL_RCC_GetHCLKFreq>
 80072a4:	4602      	mov	r2, r0
 80072a6:	4b06      	ldr	r3, [pc, #24]	@ (80072c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80072a8:	69db      	ldr	r3, [r3, #28]
 80072aa:	091b      	lsrs	r3, r3, #4
 80072ac:	f003 0307 	and.w	r3, r3, #7
 80072b0:	4904      	ldr	r1, [pc, #16]	@ (80072c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80072b2:	5ccb      	ldrb	r3, [r1, r3]
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80072bc:	4618      	mov	r0, r3
 80072be:	bd80      	pop	{r7, pc}
 80072c0:	58024400 	.word	0x58024400
 80072c4:	0800f12c 	.word	0x0800f12c

080072c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80072cc:	f7ff ffb6 	bl	800723c <HAL_RCC_GetHCLKFreq>
 80072d0:	4602      	mov	r2, r0
 80072d2:	4b06      	ldr	r3, [pc, #24]	@ (80072ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80072d4:	69db      	ldr	r3, [r3, #28]
 80072d6:	0a1b      	lsrs	r3, r3, #8
 80072d8:	f003 0307 	and.w	r3, r3, #7
 80072dc:	4904      	ldr	r1, [pc, #16]	@ (80072f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80072de:	5ccb      	ldrb	r3, [r1, r3]
 80072e0:	f003 031f 	and.w	r3, r3, #31
 80072e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	bd80      	pop	{r7, pc}
 80072ec:	58024400 	.word	0x58024400
 80072f0:	0800f12c 	.word	0x0800f12c

080072f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f8:	b0c6      	sub	sp, #280	@ 0x118
 80072fa:	af00      	add	r7, sp, #0
 80072fc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007300:	2300      	movs	r3, #0
 8007302:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007306:	2300      	movs	r3, #0
 8007308:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800730c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007318:	2500      	movs	r5, #0
 800731a:	ea54 0305 	orrs.w	r3, r4, r5
 800731e:	d049      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007324:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007326:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800732a:	d02f      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800732c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007330:	d828      	bhi.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007332:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007336:	d01a      	beq.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007338:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800733c:	d822      	bhi.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800733e:	2b00      	cmp	r3, #0
 8007340:	d003      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007342:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007346:	d007      	beq.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007348:	e01c      	b.n	8007384 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800734a:	4bab      	ldr	r3, [pc, #684]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800734c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800734e:	4aaa      	ldr	r2, [pc, #680]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007354:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007356:	e01a      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007358:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735c:	3308      	adds	r3, #8
 800735e:	2102      	movs	r1, #2
 8007360:	4618      	mov	r0, r3
 8007362:	f001 fc25 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007366:	4603      	mov	r3, r0
 8007368:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800736c:	e00f      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800736e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007372:	3328      	adds	r3, #40	@ 0x28
 8007374:	2102      	movs	r1, #2
 8007376:	4618      	mov	r0, r3
 8007378:	f001 fccc 	bl	8008d14 <RCCEx_PLL3_Config>
 800737c:	4603      	mov	r3, r0
 800737e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007382:	e004      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800738a:	e000      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800738c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800738e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10a      	bne.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007396:	4b98      	ldr	r3, [pc, #608]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800739a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800739e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80073a4:	4a94      	ldr	r2, [pc, #592]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073a6:	430b      	orrs	r3, r1
 80073a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80073aa:	e003      	b.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80073b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80073c0:	f04f 0900 	mov.w	r9, #0
 80073c4:	ea58 0309 	orrs.w	r3, r8, r9
 80073c8:	d047      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80073ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d82a      	bhi.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x136>
 80073d4:	a201      	add	r2, pc, #4	@ (adr r2, 80073dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80073d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073da:	bf00      	nop
 80073dc:	080073f1 	.word	0x080073f1
 80073e0:	080073ff 	.word	0x080073ff
 80073e4:	08007415 	.word	0x08007415
 80073e8:	08007433 	.word	0x08007433
 80073ec:	08007433 	.word	0x08007433
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073f0:	4b81      	ldr	r3, [pc, #516]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073f4:	4a80      	ldr	r2, [pc, #512]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073fc:	e01a      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007402:	3308      	adds	r3, #8
 8007404:	2100      	movs	r1, #0
 8007406:	4618      	mov	r0, r3
 8007408:	f001 fbd2 	bl	8008bb0 <RCCEx_PLL2_Config>
 800740c:	4603      	mov	r3, r0
 800740e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007412:	e00f      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007414:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007418:	3328      	adds	r3, #40	@ 0x28
 800741a:	2100      	movs	r1, #0
 800741c:	4618      	mov	r0, r3
 800741e:	f001 fc79 	bl	8008d14 <RCCEx_PLL3_Config>
 8007422:	4603      	mov	r3, r0
 8007424:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007428:	e004      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007430:	e000      	b.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007432:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007434:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007438:	2b00      	cmp	r3, #0
 800743a:	d10a      	bne.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800743c:	4b6e      	ldr	r3, [pc, #440]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800743e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007440:	f023 0107 	bic.w	r1, r3, #7
 8007444:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800744a:	4a6b      	ldr	r2, [pc, #428]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800744c:	430b      	orrs	r3, r1
 800744e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007450:	e003      	b.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007452:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007456:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800745a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800745e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007462:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007466:	f04f 0b00 	mov.w	fp, #0
 800746a:	ea5a 030b 	orrs.w	r3, sl, fp
 800746e:	d05b      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007474:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007478:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800747c:	d03b      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800747e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007482:	d834      	bhi.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007484:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007488:	d037      	beq.n	80074fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800748a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800748e:	d82e      	bhi.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007490:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007494:	d033      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007496:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800749a:	d828      	bhi.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800749c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074a0:	d01a      	beq.n	80074d8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80074a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80074a6:	d822      	bhi.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d003      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80074ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074b0:	d007      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80074b2:	e01c      	b.n	80074ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074b4:	4b50      	ldr	r3, [pc, #320]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b8:	4a4f      	ldr	r2, [pc, #316]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80074ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80074be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074c0:	e01e      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c6:	3308      	adds	r3, #8
 80074c8:	2100      	movs	r1, #0
 80074ca:	4618      	mov	r0, r3
 80074cc:	f001 fb70 	bl	8008bb0 <RCCEx_PLL2_Config>
 80074d0:	4603      	mov	r3, r0
 80074d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80074d6:	e013      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074dc:	3328      	adds	r3, #40	@ 0x28
 80074de:	2100      	movs	r1, #0
 80074e0:	4618      	mov	r0, r3
 80074e2:	f001 fc17 	bl	8008d14 <RCCEx_PLL3_Config>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074ec:	e008      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80074f4:	e004      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80074f6:	bf00      	nop
 80074f8:	e002      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80074fa:	bf00      	nop
 80074fc:	e000      	b.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80074fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007500:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007508:	4b3b      	ldr	r3, [pc, #236]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800750a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800750c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007514:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007518:	4a37      	ldr	r2, [pc, #220]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800751a:	430b      	orrs	r3, r1
 800751c:	6593      	str	r3, [r2, #88]	@ 0x58
 800751e:	e003      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007520:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007524:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007530:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007534:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007538:	2300      	movs	r3, #0
 800753a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800753e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007542:	460b      	mov	r3, r1
 8007544:	4313      	orrs	r3, r2
 8007546:	d05d      	beq.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800754c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007550:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007554:	d03b      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007556:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800755a:	d834      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800755c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007560:	d037      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007562:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007566:	d82e      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007568:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800756c:	d033      	beq.n	80075d6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800756e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007572:	d828      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007574:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007578:	d01a      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800757a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800757e:	d822      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007580:	2b00      	cmp	r3, #0
 8007582:	d003      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007584:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007588:	d007      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800758a:	e01c      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800758c:	4b1a      	ldr	r3, [pc, #104]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007590:	4a19      	ldr	r2, [pc, #100]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007592:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007596:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007598:	e01e      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800759e:	3308      	adds	r3, #8
 80075a0:	2100      	movs	r1, #0
 80075a2:	4618      	mov	r0, r3
 80075a4:	f001 fb04 	bl	8008bb0 <RCCEx_PLL2_Config>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80075ae:	e013      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075b4:	3328      	adds	r3, #40	@ 0x28
 80075b6:	2100      	movs	r1, #0
 80075b8:	4618      	mov	r0, r3
 80075ba:	f001 fbab 	bl	8008d14 <RCCEx_PLL3_Config>
 80075be:	4603      	mov	r3, r0
 80075c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075c4:	e008      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80075cc:	e004      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80075ce:	bf00      	nop
 80075d0:	e002      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80075d2:	bf00      	nop
 80075d4:	e000      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80075d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10d      	bne.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80075e0:	4b05      	ldr	r3, [pc, #20]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80075e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80075f0:	4a01      	ldr	r2, [pc, #4]	@ (80075f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80075f2:	430b      	orrs	r3, r1
 80075f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80075f6:	e005      	b.n	8007604 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80075f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007600:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800760c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007610:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007614:	2300      	movs	r3, #0
 8007616:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800761a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800761e:	460b      	mov	r3, r1
 8007620:	4313      	orrs	r3, r2
 8007622:	d03a      	beq.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800762a:	2b30      	cmp	r3, #48	@ 0x30
 800762c:	d01f      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800762e:	2b30      	cmp	r3, #48	@ 0x30
 8007630:	d819      	bhi.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007632:	2b20      	cmp	r3, #32
 8007634:	d00c      	beq.n	8007650 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007636:	2b20      	cmp	r3, #32
 8007638:	d815      	bhi.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800763a:	2b00      	cmp	r3, #0
 800763c:	d019      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800763e:	2b10      	cmp	r3, #16
 8007640:	d111      	bne.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007642:	4baa      	ldr	r3, [pc, #680]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007646:	4aa9      	ldr	r2, [pc, #676]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800764c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800764e:	e011      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007650:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007654:	3308      	adds	r3, #8
 8007656:	2102      	movs	r1, #2
 8007658:	4618      	mov	r0, r3
 800765a:	f001 faa9 	bl	8008bb0 <RCCEx_PLL2_Config>
 800765e:	4603      	mov	r3, r0
 8007660:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007664:	e006      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800766c:	e002      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800766e:	bf00      	nop
 8007670:	e000      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007672:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007674:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10a      	bne.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800767c:	4b9b      	ldr	r3, [pc, #620]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800767e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007680:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800768a:	4a98      	ldr	r2, [pc, #608]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800768c:	430b      	orrs	r3, r1
 800768e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007690:	e003      	b.n	800769a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007692:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007696:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800769a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800769e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80076a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80076aa:	2300      	movs	r3, #0
 80076ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80076b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80076b4:	460b      	mov	r3, r1
 80076b6:	4313      	orrs	r3, r2
 80076b8:	d051      	beq.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80076ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80076c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076c4:	d035      	beq.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80076c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80076ca:	d82e      	bhi.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80076cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076d0:	d031      	beq.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x442>
 80076d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80076d6:	d828      	bhi.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80076d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076dc:	d01a      	beq.n	8007714 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80076de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076e2:	d822      	bhi.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x436>
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80076e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ec:	d007      	beq.n	80076fe <HAL_RCCEx_PeriphCLKConfig+0x40a>
 80076ee:	e01c      	b.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076f0:	4b7e      	ldr	r3, [pc, #504]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f4:	4a7d      	ldr	r2, [pc, #500]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076fc:	e01c      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007702:	3308      	adds	r3, #8
 8007704:	2100      	movs	r1, #0
 8007706:	4618      	mov	r0, r3
 8007708:	f001 fa52 	bl	8008bb0 <RCCEx_PLL2_Config>
 800770c:	4603      	mov	r3, r0
 800770e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007712:	e011      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007714:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007718:	3328      	adds	r3, #40	@ 0x28
 800771a:	2100      	movs	r1, #0
 800771c:	4618      	mov	r0, r3
 800771e:	f001 faf9 	bl	8008d14 <RCCEx_PLL3_Config>
 8007722:	4603      	mov	r3, r0
 8007724:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007728:	e006      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800772a:	2301      	movs	r3, #1
 800772c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007730:	e002      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007732:	bf00      	nop
 8007734:	e000      	b.n	8007738 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007736:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10a      	bne.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007740:	4b6a      	ldr	r3, [pc, #424]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007744:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800774c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800774e:	4a67      	ldr	r2, [pc, #412]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007750:	430b      	orrs	r3, r1
 8007752:	6513      	str	r3, [r2, #80]	@ 0x50
 8007754:	e003      	b.n	800775e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007756:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800775a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800775e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007766:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800776a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800776e:	2300      	movs	r3, #0
 8007770:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007774:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007778:	460b      	mov	r3, r1
 800777a:	4313      	orrs	r3, r2
 800777c:	d053      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800777e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007782:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007784:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007788:	d033      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800778a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800778e:	d82c      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007790:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007794:	d02f      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007796:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800779a:	d826      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800779c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077a0:	d02b      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 80077a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077a6:	d820      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80077a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077ac:	d012      	beq.n	80077d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80077ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077b2:	d81a      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d022      	beq.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80077b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077bc:	d115      	bne.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c2:	3308      	adds	r3, #8
 80077c4:	2101      	movs	r1, #1
 80077c6:	4618      	mov	r0, r3
 80077c8:	f001 f9f2 	bl	8008bb0 <RCCEx_PLL2_Config>
 80077cc:	4603      	mov	r3, r0
 80077ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80077d2:	e015      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d8:	3328      	adds	r3, #40	@ 0x28
 80077da:	2101      	movs	r1, #1
 80077dc:	4618      	mov	r0, r3
 80077de:	f001 fa99 	bl	8008d14 <RCCEx_PLL3_Config>
 80077e2:	4603      	mov	r3, r0
 80077e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80077e8:	e00a      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077f0:	e006      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80077f2:	bf00      	nop
 80077f4:	e004      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80077f6:	bf00      	nop
 80077f8:	e002      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80077fa:	bf00      	nop
 80077fc:	e000      	b.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80077fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007800:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10a      	bne.n	800781e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007808:	4b38      	ldr	r3, [pc, #224]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800780a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800780c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007816:	4a35      	ldr	r2, [pc, #212]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007818:	430b      	orrs	r3, r1
 800781a:	6513      	str	r3, [r2, #80]	@ 0x50
 800781c:	e003      	b.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007822:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007832:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007836:	2300      	movs	r3, #0
 8007838:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800783c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007840:	460b      	mov	r3, r1
 8007842:	4313      	orrs	r3, r2
 8007844:	d058      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800784a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800784e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007852:	d033      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007854:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007858:	d82c      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800785a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800785e:	d02f      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007864:	d826      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007866:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800786a:	d02b      	beq.n	80078c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800786c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007870:	d820      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007876:	d012      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007878:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800787c:	d81a      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800787e:	2b00      	cmp	r3, #0
 8007880:	d022      	beq.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007882:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007886:	d115      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800788c:	3308      	adds	r3, #8
 800788e:	2101      	movs	r1, #1
 8007890:	4618      	mov	r0, r3
 8007892:	f001 f98d 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007896:	4603      	mov	r3, r0
 8007898:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800789c:	e015      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800789e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078a2:	3328      	adds	r3, #40	@ 0x28
 80078a4:	2101      	movs	r1, #1
 80078a6:	4618      	mov	r0, r3
 80078a8:	f001 fa34 	bl	8008d14 <RCCEx_PLL3_Config>
 80078ac:	4603      	mov	r3, r0
 80078ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80078b2:	e00a      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078ba:	e006      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80078bc:	bf00      	nop
 80078be:	e004      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80078c0:	bf00      	nop
 80078c2:	e002      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80078c4:	bf00      	nop
 80078c6:	e000      	b.n	80078ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80078c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d10e      	bne.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80078d2:	4b06      	ldr	r3, [pc, #24]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80078da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80078e2:	4a02      	ldr	r2, [pc, #8]	@ (80078ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80078e4:	430b      	orrs	r3, r1
 80078e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80078e8:	e006      	b.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80078ea:	bf00      	nop
 80078ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80078f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007900:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007904:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007908:	2300      	movs	r3, #0
 800790a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800790e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007912:	460b      	mov	r3, r1
 8007914:	4313      	orrs	r3, r2
 8007916:	d037      	beq.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800791e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007922:	d00e      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007924:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007928:	d816      	bhi.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800792a:	2b00      	cmp	r3, #0
 800792c:	d018      	beq.n	8007960 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800792e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007932:	d111      	bne.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007934:	4bc4      	ldr	r3, [pc, #784]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007938:	4ac3      	ldr	r2, [pc, #780]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800793a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800793e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007940:	e00f      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007942:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007946:	3308      	adds	r3, #8
 8007948:	2101      	movs	r1, #1
 800794a:	4618      	mov	r0, r3
 800794c:	f001 f930 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007950:	4603      	mov	r3, r0
 8007952:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007956:	e004      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800795e:	e000      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007960:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007962:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10a      	bne.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800796a:	4bb7      	ldr	r3, [pc, #732]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800796c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800796e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007972:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007976:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007978:	4ab3      	ldr	r2, [pc, #716]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800797a:	430b      	orrs	r3, r1
 800797c:	6513      	str	r3, [r2, #80]	@ 0x50
 800797e:	e003      	b.n	8007988 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007980:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007984:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007988:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800798c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007990:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007994:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007998:	2300      	movs	r3, #0
 800799a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800799e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80079a2:	460b      	mov	r3, r1
 80079a4:	4313      	orrs	r3, r2
 80079a6:	d039      	beq.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80079a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079ae:	2b03      	cmp	r3, #3
 80079b0:	d81c      	bhi.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80079b2:	a201      	add	r2, pc, #4	@ (adr r2, 80079b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80079b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b8:	080079f5 	.word	0x080079f5
 80079bc:	080079c9 	.word	0x080079c9
 80079c0:	080079d7 	.word	0x080079d7
 80079c4:	080079f5 	.word	0x080079f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c8:	4b9f      	ldr	r3, [pc, #636]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079cc:	4a9e      	ldr	r2, [pc, #632]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80079ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80079d4:	e00f      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079da:	3308      	adds	r3, #8
 80079dc:	2102      	movs	r1, #2
 80079de:	4618      	mov	r0, r3
 80079e0:	f001 f8e6 	bl	8008bb0 <RCCEx_PLL2_Config>
 80079e4:	4603      	mov	r3, r0
 80079e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80079ea:	e004      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80079ec:	2301      	movs	r3, #1
 80079ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80079f2:	e000      	b.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80079f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d10a      	bne.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80079fe:	4b92      	ldr	r3, [pc, #584]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007a00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a02:	f023 0103 	bic.w	r1, r3, #3
 8007a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a0c:	4a8e      	ldr	r2, [pc, #568]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007a0e:	430b      	orrs	r3, r1
 8007a10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a12:	e003      	b.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a24:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007a28:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a32:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a36:	460b      	mov	r3, r1
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	f000 8099 	beq.w	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a3e:	4b83      	ldr	r3, [pc, #524]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a82      	ldr	r2, [pc, #520]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007a48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a4a:	f7fa fdab 	bl	80025a4 <HAL_GetTick>
 8007a4e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a52:	e00b      	b.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a54:	f7fa fda6 	bl	80025a4 <HAL_GetTick>
 8007a58:	4602      	mov	r2, r0
 8007a5a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007a5e:	1ad3      	subs	r3, r2, r3
 8007a60:	2b64      	cmp	r3, #100	@ 0x64
 8007a62:	d903      	bls.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a6a:	e005      	b.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a6c:	4b77      	ldr	r3, [pc, #476]	@ (8007c4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0ed      	beq.n	8007a54 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007a78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d173      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007a80:	4b71      	ldr	r3, [pc, #452]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007a82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007a8c:	4053      	eors	r3, r2
 8007a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d015      	beq.n	8007ac2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a96:	4b6c      	ldr	r3, [pc, #432]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007a9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a9e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007aa2:	4b69      	ldr	r3, [pc, #420]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007aa6:	4a68      	ldr	r2, [pc, #416]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007aac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007aae:	4b66      	ldr	r3, [pc, #408]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ab2:	4a65      	ldr	r2, [pc, #404]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ab4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007ab8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007aba:	4a63      	ldr	r2, [pc, #396]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007abc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007ac0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007aca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ace:	d118      	bne.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ad0:	f7fa fd68 	bl	80025a4 <HAL_GetTick>
 8007ad4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ad8:	e00d      	b.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ada:	f7fa fd63 	bl	80025a4 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007ae4:	1ad2      	subs	r2, r2, r3
 8007ae6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d903      	bls.n	8007af6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007aee:	2303      	movs	r3, #3
 8007af0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007af4:	e005      	b.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007af6:	4b54      	ldr	r3, [pc, #336]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007af8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007afa:	f003 0302 	and.w	r3, r3, #2
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d0eb      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007b02:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d129      	bne.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007b12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b1a:	d10e      	bne.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007b1c:	4b4a      	ldr	r3, [pc, #296]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b1e:	691b      	ldr	r3, [r3, #16]
 8007b20:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b28:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007b2c:	091a      	lsrs	r2, r3, #4
 8007b2e:	4b48      	ldr	r3, [pc, #288]	@ (8007c50 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007b30:	4013      	ands	r3, r2
 8007b32:	4a45      	ldr	r2, [pc, #276]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b34:	430b      	orrs	r3, r1
 8007b36:	6113      	str	r3, [r2, #16]
 8007b38:	e005      	b.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007b3a:	4b43      	ldr	r3, [pc, #268]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	4a42      	ldr	r2, [pc, #264]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007b44:	6113      	str	r3, [r2, #16]
 8007b46:	4b40      	ldr	r3, [pc, #256]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b48:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007b4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b4e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b56:	4a3c      	ldr	r2, [pc, #240]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007b58:	430b      	orrs	r3, r1
 8007b5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b5c:	e008      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b5e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b62:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007b66:	e003      	b.n	8007b70 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b78:	f002 0301 	and.w	r3, r2, #1
 8007b7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b80:	2300      	movs	r3, #0
 8007b82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007b86:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	f000 808f 	beq.w	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007b92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b98:	2b28      	cmp	r3, #40	@ 0x28
 8007b9a:	d871      	bhi.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba2:	bf00      	nop
 8007ba4:	08007c89 	.word	0x08007c89
 8007ba8:	08007c81 	.word	0x08007c81
 8007bac:	08007c81 	.word	0x08007c81
 8007bb0:	08007c81 	.word	0x08007c81
 8007bb4:	08007c81 	.word	0x08007c81
 8007bb8:	08007c81 	.word	0x08007c81
 8007bbc:	08007c81 	.word	0x08007c81
 8007bc0:	08007c81 	.word	0x08007c81
 8007bc4:	08007c55 	.word	0x08007c55
 8007bc8:	08007c81 	.word	0x08007c81
 8007bcc:	08007c81 	.word	0x08007c81
 8007bd0:	08007c81 	.word	0x08007c81
 8007bd4:	08007c81 	.word	0x08007c81
 8007bd8:	08007c81 	.word	0x08007c81
 8007bdc:	08007c81 	.word	0x08007c81
 8007be0:	08007c81 	.word	0x08007c81
 8007be4:	08007c6b 	.word	0x08007c6b
 8007be8:	08007c81 	.word	0x08007c81
 8007bec:	08007c81 	.word	0x08007c81
 8007bf0:	08007c81 	.word	0x08007c81
 8007bf4:	08007c81 	.word	0x08007c81
 8007bf8:	08007c81 	.word	0x08007c81
 8007bfc:	08007c81 	.word	0x08007c81
 8007c00:	08007c81 	.word	0x08007c81
 8007c04:	08007c89 	.word	0x08007c89
 8007c08:	08007c81 	.word	0x08007c81
 8007c0c:	08007c81 	.word	0x08007c81
 8007c10:	08007c81 	.word	0x08007c81
 8007c14:	08007c81 	.word	0x08007c81
 8007c18:	08007c81 	.word	0x08007c81
 8007c1c:	08007c81 	.word	0x08007c81
 8007c20:	08007c81 	.word	0x08007c81
 8007c24:	08007c89 	.word	0x08007c89
 8007c28:	08007c81 	.word	0x08007c81
 8007c2c:	08007c81 	.word	0x08007c81
 8007c30:	08007c81 	.word	0x08007c81
 8007c34:	08007c81 	.word	0x08007c81
 8007c38:	08007c81 	.word	0x08007c81
 8007c3c:	08007c81 	.word	0x08007c81
 8007c40:	08007c81 	.word	0x08007c81
 8007c44:	08007c89 	.word	0x08007c89
 8007c48:	58024400 	.word	0x58024400
 8007c4c:	58024800 	.word	0x58024800
 8007c50:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c58:	3308      	adds	r3, #8
 8007c5a:	2101      	movs	r1, #1
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f000 ffa7 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c68:	e00f      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c6e:	3328      	adds	r3, #40	@ 0x28
 8007c70:	2101      	movs	r1, #1
 8007c72:	4618      	mov	r0, r3
 8007c74:	f001 f84e 	bl	8008d14 <RCCEx_PLL3_Config>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c7e:	e004      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c80:	2301      	movs	r3, #1
 8007c82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c86:	e000      	b.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007c88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d10a      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007c92:	4bbf      	ldr	r3, [pc, #764]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c96:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ca0:	4abb      	ldr	r2, [pc, #748]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ca2:	430b      	orrs	r3, r1
 8007ca4:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ca6:	e003      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f002 0302 	and.w	r3, r2, #2
 8007cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007cc6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	d041      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007cd6:	2b05      	cmp	r3, #5
 8007cd8:	d824      	bhi.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007cda:	a201      	add	r2, pc, #4	@ (adr r2, 8007ce0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ce0:	08007d2d 	.word	0x08007d2d
 8007ce4:	08007cf9 	.word	0x08007cf9
 8007ce8:	08007d0f 	.word	0x08007d0f
 8007cec:	08007d2d 	.word	0x08007d2d
 8007cf0:	08007d2d 	.word	0x08007d2d
 8007cf4:	08007d2d 	.word	0x08007d2d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cfc:	3308      	adds	r3, #8
 8007cfe:	2101      	movs	r1, #1
 8007d00:	4618      	mov	r0, r3
 8007d02:	f000 ff55 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007d06:	4603      	mov	r3, r0
 8007d08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d0c:	e00f      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d12:	3328      	adds	r3, #40	@ 0x28
 8007d14:	2101      	movs	r1, #1
 8007d16:	4618      	mov	r0, r3
 8007d18:	f000 fffc 	bl	8008d14 <RCCEx_PLL3_Config>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d22:	e004      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d2a:	e000      	b.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007d2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10a      	bne.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007d36:	4b96      	ldr	r3, [pc, #600]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d3a:	f023 0107 	bic.w	r1, r3, #7
 8007d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d44:	4a92      	ldr	r2, [pc, #584]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d46:	430b      	orrs	r3, r1
 8007d48:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d4a:	e003      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d5c:	f002 0304 	and.w	r3, r2, #4
 8007d60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d64:	2300      	movs	r3, #0
 8007d66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d6a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d6e:	460b      	mov	r3, r1
 8007d70:	4313      	orrs	r3, r2
 8007d72:	d044      	beq.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d7c:	2b05      	cmp	r3, #5
 8007d7e:	d825      	bhi.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007d80:	a201      	add	r2, pc, #4	@ (adr r2, 8007d88 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d86:	bf00      	nop
 8007d88:	08007dd5 	.word	0x08007dd5
 8007d8c:	08007da1 	.word	0x08007da1
 8007d90:	08007db7 	.word	0x08007db7
 8007d94:	08007dd5 	.word	0x08007dd5
 8007d98:	08007dd5 	.word	0x08007dd5
 8007d9c:	08007dd5 	.word	0x08007dd5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007da4:	3308      	adds	r3, #8
 8007da6:	2101      	movs	r1, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	f000 ff01 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007dae:	4603      	mov	r3, r0
 8007db0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007db4:	e00f      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007db6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dba:	3328      	adds	r3, #40	@ 0x28
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	f000 ffa8 	bl	8008d14 <RCCEx_PLL3_Config>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007dca:	e004      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007dd2:	e000      	b.n	8007dd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10b      	bne.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007dde:	4b6c      	ldr	r3, [pc, #432]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007de2:	f023 0107 	bic.w	r1, r3, #7
 8007de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dee:	4a68      	ldr	r2, [pc, #416]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007df0:	430b      	orrs	r3, r1
 8007df2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007df4:	e003      	b.n	8007dfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007df6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	f002 0320 	and.w	r3, r2, #32
 8007e0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e0e:	2300      	movs	r3, #0
 8007e10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007e14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007e18:	460b      	mov	r3, r1
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	d055      	beq.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007e1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e2a:	d033      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007e2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e30:	d82c      	bhi.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007e32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e36:	d02f      	beq.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007e38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e3c:	d826      	bhi.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007e3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e42:	d02b      	beq.n	8007e9c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007e44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e48:	d820      	bhi.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007e4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e4e:	d012      	beq.n	8007e76 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007e50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e54:	d81a      	bhi.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d022      	beq.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007e5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e5e:	d115      	bne.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e64:	3308      	adds	r3, #8
 8007e66:	2100      	movs	r1, #0
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f000 fea1 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e74:	e015      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e7a:	3328      	adds	r3, #40	@ 0x28
 8007e7c:	2102      	movs	r1, #2
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 ff48 	bl	8008d14 <RCCEx_PLL3_Config>
 8007e84:	4603      	mov	r3, r0
 8007e86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e8a:	e00a      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e92:	e006      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007e94:	bf00      	nop
 8007e96:	e004      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007e98:	bf00      	nop
 8007e9a:	e002      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007e9c:	bf00      	nop
 8007e9e:	e000      	b.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007ea0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ea2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d10b      	bne.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007eaa:	4b39      	ldr	r3, [pc, #228]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007eb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eba:	4a35      	ldr	r2, [pc, #212]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ebc:	430b      	orrs	r3, r1
 8007ebe:	6553      	str	r3, [r2, #84]	@ 0x54
 8007ec0:	e003      	b.n	8007eca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ec6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007eca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007ed6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007eda:	2300      	movs	r3, #0
 8007edc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ee0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007ee4:	460b      	mov	r3, r1
 8007ee6:	4313      	orrs	r3, r2
 8007ee8:	d058      	beq.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ef2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007ef6:	d033      	beq.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007ef8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007efc:	d82c      	bhi.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f02:	d02f      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007f04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f08:	d826      	bhi.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007f0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f0e:	d02b      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007f10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f14:	d820      	bhi.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007f16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f1a:	d012      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007f1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f20:	d81a      	bhi.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d022      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007f26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f2a:	d115      	bne.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f30:	3308      	adds	r3, #8
 8007f32:	2100      	movs	r1, #0
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 fe3b 	bl	8008bb0 <RCCEx_PLL2_Config>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f40:	e015      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f46:	3328      	adds	r3, #40	@ 0x28
 8007f48:	2102      	movs	r1, #2
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f000 fee2 	bl	8008d14 <RCCEx_PLL3_Config>
 8007f50:	4603      	mov	r3, r0
 8007f52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f56:	e00a      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f5e:	e006      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007f60:	bf00      	nop
 8007f62:	e004      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007f64:	bf00      	nop
 8007f66:	e002      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007f68:	bf00      	nop
 8007f6a:	e000      	b.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007f6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10e      	bne.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f76:	4b06      	ldr	r3, [pc, #24]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f7a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f86:	4a02      	ldr	r2, [pc, #8]	@ (8007f90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007f88:	430b      	orrs	r3, r1
 8007f8a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f8c:	e006      	b.n	8007f9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007f8e:	bf00      	nop
 8007f90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007f9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fa4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007fa8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007fac:	2300      	movs	r3, #0
 8007fae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007fb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007fb6:	460b      	mov	r3, r1
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	d055      	beq.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007fbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007fc8:	d033      	beq.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007fca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007fce:	d82c      	bhi.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fd4:	d02f      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007fd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fda:	d826      	bhi.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007fdc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007fe0:	d02b      	beq.n	800803a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007fe2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007fe6:	d820      	bhi.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007fe8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fec:	d012      	beq.n	8008014 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007fee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ff2:	d81a      	bhi.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d022      	beq.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007ff8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ffc:	d115      	bne.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008002:	3308      	adds	r3, #8
 8008004:	2100      	movs	r1, #0
 8008006:	4618      	mov	r0, r3
 8008008:	f000 fdd2 	bl	8008bb0 <RCCEx_PLL2_Config>
 800800c:	4603      	mov	r3, r0
 800800e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008012:	e015      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008014:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008018:	3328      	adds	r3, #40	@ 0x28
 800801a:	2102      	movs	r1, #2
 800801c:	4618      	mov	r0, r3
 800801e:	f000 fe79 	bl	8008d14 <RCCEx_PLL3_Config>
 8008022:	4603      	mov	r3, r0
 8008024:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008028:	e00a      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008030:	e006      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008032:	bf00      	nop
 8008034:	e004      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008036:	bf00      	nop
 8008038:	e002      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800803a:	bf00      	nop
 800803c:	e000      	b.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800803e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008040:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10b      	bne.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008048:	4ba0      	ldr	r3, [pc, #640]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800804a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800804c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008050:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008054:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008058:	4a9c      	ldr	r2, [pc, #624]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800805a:	430b      	orrs	r3, r1
 800805c:	6593      	str	r3, [r2, #88]	@ 0x58
 800805e:	e003      	b.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008060:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008064:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	f002 0308 	and.w	r3, r2, #8
 8008074:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008078:	2300      	movs	r3, #0
 800807a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800807e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008082:	460b      	mov	r3, r1
 8008084:	4313      	orrs	r3, r2
 8008086:	d01e      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008090:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008094:	d10c      	bne.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800809a:	3328      	adds	r3, #40	@ 0x28
 800809c:	2102      	movs	r1, #2
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 fe38 	bl	8008d14 <RCCEx_PLL3_Config>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d002      	beq.n	80080b0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80080b0:	4b86      	ldr	r3, [pc, #536]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080b4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80080b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080c0:	4a82      	ldr	r2, [pc, #520]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080c2:	430b      	orrs	r3, r1
 80080c4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	f002 0310 	and.w	r3, r2, #16
 80080d2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80080d6:	2300      	movs	r3, #0
 80080d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80080dc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80080e0:	460b      	mov	r3, r1
 80080e2:	4313      	orrs	r3, r2
 80080e4:	d01e      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80080e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80080ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080f2:	d10c      	bne.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f8:	3328      	adds	r3, #40	@ 0x28
 80080fa:	2102      	movs	r1, #2
 80080fc:	4618      	mov	r0, r3
 80080fe:	f000 fe09 	bl	8008d14 <RCCEx_PLL3_Config>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d002      	beq.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800810e:	4b6f      	ldr	r3, [pc, #444]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008112:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800811a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800811e:	4a6b      	ldr	r2, [pc, #428]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008120:	430b      	orrs	r3, r1
 8008122:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008130:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008132:	2300      	movs	r3, #0
 8008134:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008136:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800813a:	460b      	mov	r3, r1
 800813c:	4313      	orrs	r3, r2
 800813e:	d03e      	beq.n	80081be <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8008140:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008144:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008148:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800814c:	d022      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800814e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008152:	d81b      	bhi.n	800818c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8008154:	2b00      	cmp	r3, #0
 8008156:	d003      	beq.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8008158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800815c:	d00b      	beq.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800815e:	e015      	b.n	800818c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008160:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008164:	3308      	adds	r3, #8
 8008166:	2100      	movs	r1, #0
 8008168:	4618      	mov	r0, r3
 800816a:	f000 fd21 	bl	8008bb0 <RCCEx_PLL2_Config>
 800816e:	4603      	mov	r3, r0
 8008170:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008174:	e00f      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817a:	3328      	adds	r3, #40	@ 0x28
 800817c:	2102      	movs	r1, #2
 800817e:	4618      	mov	r0, r3
 8008180:	f000 fdc8 	bl	8008d14 <RCCEx_PLL3_Config>
 8008184:	4603      	mov	r3, r0
 8008186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800818a:	e004      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800818c:	2301      	movs	r3, #1
 800818e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008192:	e000      	b.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8008194:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008196:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10b      	bne.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800819e:	4b4b      	ldr	r3, [pc, #300]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80081a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081aa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80081ae:	4a47      	ldr	r2, [pc, #284]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081b0:	430b      	orrs	r3, r1
 80081b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80081b4:	e003      	b.n	80081be <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081ba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80081be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80081ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80081cc:	2300      	movs	r3, #0
 80081ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80081d0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80081d4:	460b      	mov	r3, r1
 80081d6:	4313      	orrs	r3, r2
 80081d8:	d03b      	beq.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80081da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80081e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80081e6:	d01f      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80081e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80081ec:	d818      	bhi.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80081ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80081f2:	d003      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80081f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80081f8:	d007      	beq.n	800820a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80081fa:	e011      	b.n	8008220 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081fc:	4b33      	ldr	r3, [pc, #204]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80081fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008200:	4a32      	ldr	r2, [pc, #200]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008208:	e00f      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800820a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820e:	3328      	adds	r3, #40	@ 0x28
 8008210:	2101      	movs	r1, #1
 8008212:	4618      	mov	r0, r3
 8008214:	f000 fd7e 	bl	8008d14 <RCCEx_PLL3_Config>
 8008218:	4603      	mov	r3, r0
 800821a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800821e:	e004      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008226:	e000      	b.n	800822a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008228:	bf00      	nop
    }

    if (ret == HAL_OK)
 800822a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800822e:	2b00      	cmp	r3, #0
 8008230:	d10b      	bne.n	800824a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008232:	4b26      	ldr	r3, [pc, #152]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008236:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800823a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008242:	4a22      	ldr	r2, [pc, #136]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008244:	430b      	orrs	r3, r1
 8008246:	6553      	str	r3, [r2, #84]	@ 0x54
 8008248:	e003      	b.n	8008252 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800824a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800824e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800825a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800825e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008260:	2300      	movs	r3, #0
 8008262:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008264:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008268:	460b      	mov	r3, r1
 800826a:	4313      	orrs	r3, r2
 800826c:	d034      	beq.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800826e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008272:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008274:	2b00      	cmp	r3, #0
 8008276:	d003      	beq.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800827c:	d007      	beq.n	800828e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800827e:	e011      	b.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008280:	4b12      	ldr	r3, [pc, #72]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008284:	4a11      	ldr	r2, [pc, #68]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800828a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800828c:	e00e      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800828e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008292:	3308      	adds	r3, #8
 8008294:	2102      	movs	r1, #2
 8008296:	4618      	mov	r0, r3
 8008298:	f000 fc8a 	bl	8008bb0 <RCCEx_PLL2_Config>
 800829c:	4603      	mov	r3, r0
 800829e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80082a2:	e003      	b.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80082a4:	2301      	movs	r3, #1
 80082a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80082aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d10d      	bne.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80082b4:	4b05      	ldr	r3, [pc, #20]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082c2:	4a02      	ldr	r2, [pc, #8]	@ (80082cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80082c4:	430b      	orrs	r3, r1
 80082c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80082c8:	e006      	b.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80082ca:	bf00      	nop
 80082cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80082d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80082e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80082e6:	2300      	movs	r3, #0
 80082e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80082ea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80082ee:	460b      	mov	r3, r1
 80082f0:	4313      	orrs	r3, r2
 80082f2:	d00c      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80082f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082f8:	3328      	adds	r3, #40	@ 0x28
 80082fa:	2102      	movs	r1, #2
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 fd09 	bl	8008d14 <RCCEx_PLL3_Config>
 8008302:	4603      	mov	r3, r0
 8008304:	2b00      	cmp	r3, #0
 8008306:	d002      	beq.n	800830e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800830e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008316:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800831a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800831c:	2300      	movs	r3, #0
 800831e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008320:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008324:	460b      	mov	r3, r1
 8008326:	4313      	orrs	r3, r2
 8008328:	d036      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800832a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800832e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008330:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008334:	d018      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800833a:	d811      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800833c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008340:	d014      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008342:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008346:	d80b      	bhi.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008348:	2b00      	cmp	r3, #0
 800834a:	d011      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800834c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008350:	d106      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008352:	4bb7      	ldr	r3, [pc, #732]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008356:	4ab6      	ldr	r2, [pc, #728]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800835c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800835e:	e008      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008360:	2301      	movs	r3, #1
 8008362:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008366:	e004      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008368:	bf00      	nop
 800836a:	e002      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800836c:	bf00      	nop
 800836e:	e000      	b.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008370:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008372:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10a      	bne.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800837a:	4bad      	ldr	r3, [pc, #692]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800837c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800837e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008386:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008388:	4aa9      	ldr	r2, [pc, #676]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800838a:	430b      	orrs	r3, r1
 800838c:	6553      	str	r3, [r2, #84]	@ 0x54
 800838e:	e003      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008390:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008394:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800839c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80083a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80083a6:	2300      	movs	r3, #0
 80083a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80083aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80083ae:	460b      	mov	r3, r1
 80083b0:	4313      	orrs	r3, r2
 80083b2:	d009      	beq.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80083b4:	4b9e      	ldr	r3, [pc, #632]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80083b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80083bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c2:	4a9b      	ldr	r2, [pc, #620]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80083c4:	430b      	orrs	r3, r1
 80083c6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80083d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083d6:	2300      	movs	r3, #0
 80083d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80083da:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80083de:	460b      	mov	r3, r1
 80083e0:	4313      	orrs	r3, r2
 80083e2:	d009      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80083e4:	4b92      	ldr	r3, [pc, #584]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80083e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80083ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083f2:	4a8f      	ldr	r2, [pc, #572]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80083f4:	430b      	orrs	r3, r1
 80083f6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80083f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008400:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008404:	643b      	str	r3, [r7, #64]	@ 0x40
 8008406:	2300      	movs	r3, #0
 8008408:	647b      	str	r3, [r7, #68]	@ 0x44
 800840a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800840e:	460b      	mov	r3, r1
 8008410:	4313      	orrs	r3, r2
 8008412:	d00e      	beq.n	8008432 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008414:	4b86      	ldr	r3, [pc, #536]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	4a85      	ldr	r2, [pc, #532]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800841a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800841e:	6113      	str	r3, [r2, #16]
 8008420:	4b83      	ldr	r3, [pc, #524]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008422:	6919      	ldr	r1, [r3, #16]
 8008424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008428:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800842c:	4a80      	ldr	r2, [pc, #512]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800842e:	430b      	orrs	r3, r1
 8008430:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008432:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800843e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008440:	2300      	movs	r3, #0
 8008442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008444:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008448:	460b      	mov	r3, r1
 800844a:	4313      	orrs	r3, r2
 800844c:	d009      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800844e:	4b78      	ldr	r3, [pc, #480]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008452:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800845a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800845c:	4a74      	ldr	r2, [pc, #464]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800845e:	430b      	orrs	r3, r1
 8008460:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800846e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008470:	2300      	movs	r3, #0
 8008472:	637b      	str	r3, [r7, #52]	@ 0x34
 8008474:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008478:	460b      	mov	r3, r1
 800847a:	4313      	orrs	r3, r2
 800847c:	d00a      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800847e:	4b6c      	ldr	r3, [pc, #432]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008482:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800848a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800848e:	4a68      	ldr	r2, [pc, #416]	@ (8008630 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008490:	430b      	orrs	r3, r1
 8008492:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	2100      	movs	r1, #0
 800849e:	62b9      	str	r1, [r7, #40]	@ 0x28
 80084a0:	f003 0301 	and.w	r3, r3, #1
 80084a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084a6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80084aa:	460b      	mov	r3, r1
 80084ac:	4313      	orrs	r3, r2
 80084ae:	d011      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b4:	3308      	adds	r3, #8
 80084b6:	2100      	movs	r1, #0
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 fb79 	bl	8008bb0 <RCCEx_PLL2_Config>
 80084be:	4603      	mov	r3, r0
 80084c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80084c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80084d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084dc:	2100      	movs	r1, #0
 80084de:	6239      	str	r1, [r7, #32]
 80084e0:	f003 0302 	and.w	r3, r3, #2
 80084e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80084e6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80084ea:	460b      	mov	r3, r1
 80084ec:	4313      	orrs	r3, r2
 80084ee:	d011      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084f4:	3308      	adds	r3, #8
 80084f6:	2101      	movs	r1, #1
 80084f8:	4618      	mov	r0, r3
 80084fa:	f000 fb59 	bl	8008bb0 <RCCEx_PLL2_Config>
 80084fe:	4603      	mov	r3, r0
 8008500:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008504:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008508:	2b00      	cmp	r3, #0
 800850a:	d003      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800850c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008510:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851c:	2100      	movs	r1, #0
 800851e:	61b9      	str	r1, [r7, #24]
 8008520:	f003 0304 	and.w	r3, r3, #4
 8008524:	61fb      	str	r3, [r7, #28]
 8008526:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800852a:	460b      	mov	r3, r1
 800852c:	4313      	orrs	r3, r2
 800852e:	d011      	beq.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008534:	3308      	adds	r3, #8
 8008536:	2102      	movs	r1, #2
 8008538:	4618      	mov	r0, r3
 800853a:	f000 fb39 	bl	8008bb0 <RCCEx_PLL2_Config>
 800853e:	4603      	mov	r3, r0
 8008540:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008544:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008548:	2b00      	cmp	r3, #0
 800854a:	d003      	beq.n	8008554 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800854c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008550:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800855c:	2100      	movs	r1, #0
 800855e:	6139      	str	r1, [r7, #16]
 8008560:	f003 0308 	and.w	r3, r3, #8
 8008564:	617b      	str	r3, [r7, #20]
 8008566:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800856a:	460b      	mov	r3, r1
 800856c:	4313      	orrs	r3, r2
 800856e:	d011      	beq.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008574:	3328      	adds	r3, #40	@ 0x28
 8008576:	2100      	movs	r1, #0
 8008578:	4618      	mov	r0, r3
 800857a:	f000 fbcb 	bl	8008d14 <RCCEx_PLL3_Config>
 800857e:	4603      	mov	r3, r0
 8008580:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008584:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008588:	2b00      	cmp	r3, #0
 800858a:	d003      	beq.n	8008594 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800858c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008590:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800859c:	2100      	movs	r1, #0
 800859e:	60b9      	str	r1, [r7, #8]
 80085a0:	f003 0310 	and.w	r3, r3, #16
 80085a4:	60fb      	str	r3, [r7, #12]
 80085a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80085aa:	460b      	mov	r3, r1
 80085ac:	4313      	orrs	r3, r2
 80085ae:	d011      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085b4:	3328      	adds	r3, #40	@ 0x28
 80085b6:	2101      	movs	r1, #1
 80085b8:	4618      	mov	r0, r3
 80085ba:	f000 fbab 	bl	8008d14 <RCCEx_PLL3_Config>
 80085be:	4603      	mov	r3, r0
 80085c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80085c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80085d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085dc:	2100      	movs	r1, #0
 80085de:	6039      	str	r1, [r7, #0]
 80085e0:	f003 0320 	and.w	r3, r3, #32
 80085e4:	607b      	str	r3, [r7, #4]
 80085e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80085ea:	460b      	mov	r3, r1
 80085ec:	4313      	orrs	r3, r2
 80085ee:	d011      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f4:	3328      	adds	r3, #40	@ 0x28
 80085f6:	2102      	movs	r1, #2
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 fb8b 	bl	8008d14 <RCCEx_PLL3_Config>
 80085fe:	4603      	mov	r3, r0
 8008600:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008604:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008608:	2b00      	cmp	r3, #0
 800860a:	d003      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800860c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008610:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008614:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800861c:	2300      	movs	r3, #0
 800861e:	e000      	b.n	8008622 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008620:	2301      	movs	r3, #1
}
 8008622:	4618      	mov	r0, r3
 8008624:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008628:	46bd      	mov	sp, r7
 800862a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800862e:	bf00      	nop
 8008630:	58024400 	.word	0x58024400

08008634 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008638:	f7fe fe00 	bl	800723c <HAL_RCC_GetHCLKFreq>
 800863c:	4602      	mov	r2, r0
 800863e:	4b06      	ldr	r3, [pc, #24]	@ (8008658 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008640:	6a1b      	ldr	r3, [r3, #32]
 8008642:	091b      	lsrs	r3, r3, #4
 8008644:	f003 0307 	and.w	r3, r3, #7
 8008648:	4904      	ldr	r1, [pc, #16]	@ (800865c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800864a:	5ccb      	ldrb	r3, [r1, r3]
 800864c:	f003 031f 	and.w	r3, r3, #31
 8008650:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008654:	4618      	mov	r0, r3
 8008656:	bd80      	pop	{r7, pc}
 8008658:	58024400 	.word	0x58024400
 800865c:	0800f12c 	.word	0x0800f12c

08008660 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008660:	b480      	push	{r7}
 8008662:	b089      	sub	sp, #36	@ 0x24
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008668:	4ba1      	ldr	r3, [pc, #644]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800866a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800866c:	f003 0303 	and.w	r3, r3, #3
 8008670:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008672:	4b9f      	ldr	r3, [pc, #636]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008676:	0b1b      	lsrs	r3, r3, #12
 8008678:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800867c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800867e:	4b9c      	ldr	r3, [pc, #624]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008680:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008682:	091b      	lsrs	r3, r3, #4
 8008684:	f003 0301 	and.w	r3, r3, #1
 8008688:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800868a:	4b99      	ldr	r3, [pc, #612]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800868c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800868e:	08db      	lsrs	r3, r3, #3
 8008690:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008694:	693a      	ldr	r2, [r7, #16]
 8008696:	fb02 f303 	mul.w	r3, r2, r3
 800869a:	ee07 3a90 	vmov	s15, r3
 800869e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086a2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f000 8111 	beq.w	80088d0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80086ae:	69bb      	ldr	r3, [r7, #24]
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	f000 8083 	beq.w	80087bc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	f200 80a1 	bhi.w	8008800 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80086be:	69bb      	ldr	r3, [r7, #24]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d003      	beq.n	80086cc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80086c4:	69bb      	ldr	r3, [r7, #24]
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d056      	beq.n	8008778 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80086ca:	e099      	b.n	8008800 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086cc:	4b88      	ldr	r3, [pc, #544]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f003 0320 	and.w	r3, r3, #32
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d02d      	beq.n	8008734 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80086d8:	4b85      	ldr	r3, [pc, #532]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	08db      	lsrs	r3, r3, #3
 80086de:	f003 0303 	and.w	r3, r3, #3
 80086e2:	4a84      	ldr	r2, [pc, #528]	@ (80088f4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80086e4:	fa22 f303 	lsr.w	r3, r2, r3
 80086e8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	ee07 3a90 	vmov	s15, r3
 80086f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	ee07 3a90 	vmov	s15, r3
 80086fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008702:	4b7b      	ldr	r3, [pc, #492]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800870a:	ee07 3a90 	vmov	s15, r3
 800870e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008712:	ed97 6a03 	vldr	s12, [r7, #12]
 8008716:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800871a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800871e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800872a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800872e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008732:	e087      	b.n	8008844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	ee07 3a90 	vmov	s15, r3
 800873a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800873e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80088fc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008746:	4b6a      	ldr	r3, [pc, #424]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800874a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800874e:	ee07 3a90 	vmov	s15, r3
 8008752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008756:	ed97 6a03 	vldr	s12, [r7, #12]
 800875a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800875e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800876a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800876e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008772:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008776:	e065      	b.n	8008844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	ee07 3a90 	vmov	s15, r3
 800877e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008782:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800878a:	4b59      	ldr	r3, [pc, #356]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800878c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008792:	ee07 3a90 	vmov	s15, r3
 8008796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800879a:	ed97 6a03 	vldr	s12, [r7, #12]
 800879e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087ba:	e043      	b.n	8008844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	ee07 3a90 	vmov	s15, r3
 80087c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80087c6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008904 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80087ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80087ce:	4b48      	ldr	r3, [pc, #288]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80087d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087d6:	ee07 3a90 	vmov	s15, r3
 80087da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80087de:	ed97 6a03 	vldr	s12, [r7, #12]
 80087e2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80087e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80087ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80087ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80087f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80087fe:	e021      	b.n	8008844 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	ee07 3a90 	vmov	s15, r3
 8008806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800880a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008900 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800880e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008812:	4b37      	ldr	r3, [pc, #220]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800881a:	ee07 3a90 	vmov	s15, r3
 800881e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008822:	ed97 6a03 	vldr	s12, [r7, #12]
 8008826:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80088f8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800882a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800882e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008832:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800883a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800883e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008842:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008844:	4b2a      	ldr	r3, [pc, #168]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008848:	0a5b      	lsrs	r3, r3, #9
 800884a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800884e:	ee07 3a90 	vmov	s15, r3
 8008852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008856:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800885a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800885e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800886a:	ee17 2a90 	vmov	r2, s15
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008872:	4b1f      	ldr	r3, [pc, #124]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008876:	0c1b      	lsrs	r3, r3, #16
 8008878:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800887c:	ee07 3a90 	vmov	s15, r3
 8008880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008884:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008888:	ee37 7a87 	vadd.f32	s14, s15, s14
 800888c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008890:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008894:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008898:	ee17 2a90 	vmov	r2, s15
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80088a0:	4b13      	ldr	r3, [pc, #76]	@ (80088f0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80088a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a4:	0e1b      	lsrs	r3, r3, #24
 80088a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088aa:	ee07 3a90 	vmov	s15, r3
 80088ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80088b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80088b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80088ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80088be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80088c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80088c6:	ee17 2a90 	vmov	r2, s15
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80088ce:	e008      	b.n	80088e2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2200      	movs	r2, #0
 80088da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2200      	movs	r2, #0
 80088e0:	609a      	str	r2, [r3, #8]
}
 80088e2:	bf00      	nop
 80088e4:	3724      	adds	r7, #36	@ 0x24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	58024400 	.word	0x58024400
 80088f4:	03d09000 	.word	0x03d09000
 80088f8:	46000000 	.word	0x46000000
 80088fc:	4c742400 	.word	0x4c742400
 8008900:	4a742400 	.word	0x4a742400
 8008904:	4bb71b00 	.word	0x4bb71b00

08008908 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008908:	b480      	push	{r7}
 800890a:	b089      	sub	sp, #36	@ 0x24
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008910:	4ba1      	ldr	r3, [pc, #644]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008914:	f003 0303 	and.w	r3, r3, #3
 8008918:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800891a:	4b9f      	ldr	r3, [pc, #636]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800891c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891e:	0d1b      	lsrs	r3, r3, #20
 8008920:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008924:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008926:	4b9c      	ldr	r3, [pc, #624]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800892a:	0a1b      	lsrs	r3, r3, #8
 800892c:	f003 0301 	and.w	r3, r3, #1
 8008930:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008932:	4b99      	ldr	r3, [pc, #612]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008936:	08db      	lsrs	r3, r3, #3
 8008938:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800893c:	693a      	ldr	r2, [r7, #16]
 800893e:	fb02 f303 	mul.w	r3, r2, r3
 8008942:	ee07 3a90 	vmov	s15, r3
 8008946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800894a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 8111 	beq.w	8008b78 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	2b02      	cmp	r3, #2
 800895a:	f000 8083 	beq.w	8008a64 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	2b02      	cmp	r3, #2
 8008962:	f200 80a1 	bhi.w	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008966:	69bb      	ldr	r3, [r7, #24]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d003      	beq.n	8008974 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800896c:	69bb      	ldr	r3, [r7, #24]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d056      	beq.n	8008a20 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008972:	e099      	b.n	8008aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008974:	4b88      	ldr	r3, [pc, #544]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0320 	and.w	r3, r3, #32
 800897c:	2b00      	cmp	r3, #0
 800897e:	d02d      	beq.n	80089dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008980:	4b85      	ldr	r3, [pc, #532]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	08db      	lsrs	r3, r3, #3
 8008986:	f003 0303 	and.w	r3, r3, #3
 800898a:	4a84      	ldr	r2, [pc, #528]	@ (8008b9c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800898c:	fa22 f303 	lsr.w	r3, r2, r3
 8008990:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	ee07 3a90 	vmov	s15, r3
 8008998:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	ee07 3a90 	vmov	s15, r3
 80089a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089aa:	4b7b      	ldr	r3, [pc, #492]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089b2:	ee07 3a90 	vmov	s15, r3
 80089b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80089be:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80089c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80089c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80089ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80089d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089d6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80089da:	e087      	b.n	8008aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80089dc:	697b      	ldr	r3, [r7, #20]
 80089de:	ee07 3a90 	vmov	s15, r3
 80089e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80089e6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008ba4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80089ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80089ee:	4b6a      	ldr	r3, [pc, #424]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80089f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80089f6:	ee07 3a90 	vmov	s15, r3
 80089fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80089fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a02:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a1e:	e065      	b.n	8008aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	ee07 3a90 	vmov	s15, r3
 8008a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a2a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a32:	4b59      	ldr	r3, [pc, #356]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a3a:	ee07 3a90 	vmov	s15, r3
 8008a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a46:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008a62:	e043      	b.n	8008aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008a64:	697b      	ldr	r3, [r7, #20]
 8008a66:	ee07 3a90 	vmov	s15, r3
 8008a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008a6e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008bac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008a76:	4b48      	ldr	r3, [pc, #288]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a7e:	ee07 3a90 	vmov	s15, r3
 8008a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8008a8a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008aa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aa6:	e021      	b.n	8008aec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	ee07 3a90 	vmov	s15, r3
 8008aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ab2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008ba8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008aba:	4b37      	ldr	r3, [pc, #220]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ac2:	ee07 3a90 	vmov	s15, r3
 8008ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ace:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008ba0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ada:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ae6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008aea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008aec:	4b2a      	ldr	r3, [pc, #168]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008af0:	0a5b      	lsrs	r3, r3, #9
 8008af2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008af6:	ee07 3a90 	vmov	s15, r3
 8008afa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008afe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b06:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b0e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b12:	ee17 2a90 	vmov	r2, s15
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1e:	0c1b      	lsrs	r3, r3, #16
 8008b20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b24:	ee07 3a90 	vmov	s15, r3
 8008b28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b2c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b30:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b34:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b38:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b40:	ee17 2a90 	vmov	r2, s15
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008b48:	4b13      	ldr	r3, [pc, #76]	@ (8008b98 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b4c:	0e1b      	lsrs	r3, r3, #24
 8008b4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008b52:	ee07 3a90 	vmov	s15, r3
 8008b56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b62:	edd7 6a07 	vldr	s13, [r7, #28]
 8008b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008b6e:	ee17 2a90 	vmov	r2, s15
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008b76:	e008      	b.n	8008b8a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2200      	movs	r2, #0
 8008b88:	609a      	str	r2, [r3, #8]
}
 8008b8a:	bf00      	nop
 8008b8c:	3724      	adds	r7, #36	@ 0x24
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b94:	4770      	bx	lr
 8008b96:	bf00      	nop
 8008b98:	58024400 	.word	0x58024400
 8008b9c:	03d09000 	.word	0x03d09000
 8008ba0:	46000000 	.word	0x46000000
 8008ba4:	4c742400 	.word	0x4c742400
 8008ba8:	4a742400 	.word	0x4a742400
 8008bac:	4bb71b00 	.word	0x4bb71b00

08008bb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b084      	sub	sp, #16
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008bba:	2300      	movs	r3, #0
 8008bbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008bbe:	4b53      	ldr	r3, [pc, #332]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc2:	f003 0303 	and.w	r3, r3, #3
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d101      	bne.n	8008bce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e099      	b.n	8008d02 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8008bce:	4b4f      	ldr	r3, [pc, #316]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	4a4e      	ldr	r2, [pc, #312]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008bd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008bd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bda:	f7f9 fce3 	bl	80025a4 <HAL_GetTick>
 8008bde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008be0:	e008      	b.n	8008bf4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008be2:	f7f9 fcdf 	bl	80025a4 <HAL_GetTick>
 8008be6:	4602      	mov	r2, r0
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	1ad3      	subs	r3, r2, r3
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d901      	bls.n	8008bf4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008bf0:	2303      	movs	r3, #3
 8008bf2:	e086      	b.n	8008d02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008bf4:	4b45      	ldr	r3, [pc, #276]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d1f0      	bne.n	8008be2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8008c00:	4b42      	ldr	r3, [pc, #264]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c04:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	031b      	lsls	r3, r3, #12
 8008c0e:	493f      	ldr	r1, [pc, #252]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c10:	4313      	orrs	r3, r2
 8008c12:	628b      	str	r3, [r1, #40]	@ 0x28
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	3b01      	subs	r3, #1
 8008c1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	3b01      	subs	r3, #1
 8008c24:	025b      	lsls	r3, r3, #9
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	431a      	orrs	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	68db      	ldr	r3, [r3, #12]
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	041b      	lsls	r3, r3, #16
 8008c32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008c36:	431a      	orrs	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	691b      	ldr	r3, [r3, #16]
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	061b      	lsls	r3, r3, #24
 8008c40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008c44:	4931      	ldr	r1, [pc, #196]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c46:	4313      	orrs	r3, r2
 8008c48:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008c4a:	4b30      	ldr	r3, [pc, #192]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	695b      	ldr	r3, [r3, #20]
 8008c56:	492d      	ldr	r1, [pc, #180]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c58:	4313      	orrs	r3, r2
 8008c5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c60:	f023 0220 	bic.w	r2, r3, #32
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	4928      	ldr	r1, [pc, #160]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8008c6e:	4b27      	ldr	r3, [pc, #156]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c72:	4a26      	ldr	r2, [pc, #152]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c74:	f023 0310 	bic.w	r3, r3, #16
 8008c78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008c7a:	4b24      	ldr	r3, [pc, #144]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c7e:	4b24      	ldr	r3, [pc, #144]	@ (8008d10 <RCCEx_PLL2_Config+0x160>)
 8008c80:	4013      	ands	r3, r2
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	69d2      	ldr	r2, [r2, #28]
 8008c86:	00d2      	lsls	r2, r2, #3
 8008c88:	4920      	ldr	r1, [pc, #128]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c8a:	4313      	orrs	r3, r2
 8008c8c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8008c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c92:	4a1e      	ldr	r2, [pc, #120]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008c94:	f043 0310 	orr.w	r3, r3, #16
 8008c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008c9a:	683b      	ldr	r3, [r7, #0]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d106      	bne.n	8008cae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca4:	4a19      	ldr	r2, [pc, #100]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008ca6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008caa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008cac:	e00f      	b.n	8008cce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	d106      	bne.n	8008cc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008cb4:	4b15      	ldr	r3, [pc, #84]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cb8:	4a14      	ldr	r2, [pc, #80]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008cc0:	e005      	b.n	8008cce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008cc2:	4b12      	ldr	r3, [pc, #72]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc6:	4a11      	ldr	r2, [pc, #68]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8008cce:	4b0f      	ldr	r3, [pc, #60]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008cd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008cda:	f7f9 fc63 	bl	80025a4 <HAL_GetTick>
 8008cde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008ce0:	e008      	b.n	8008cf4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008ce2:	f7f9 fc5f 	bl	80025a4 <HAL_GetTick>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	1ad3      	subs	r3, r2, r3
 8008cec:	2b02      	cmp	r3, #2
 8008cee:	d901      	bls.n	8008cf4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e006      	b.n	8008d02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008cf4:	4b05      	ldr	r3, [pc, #20]	@ (8008d0c <RCCEx_PLL2_Config+0x15c>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d0f0      	beq.n	8008ce2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	58024400 	.word	0x58024400
 8008d10:	ffff0007 	.word	0xffff0007

08008d14 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b084      	sub	sp, #16
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
 8008d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8008d22:	4b53      	ldr	r3, [pc, #332]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d26:	f003 0303 	and.w	r3, r3, #3
 8008d2a:	2b03      	cmp	r3, #3
 8008d2c:	d101      	bne.n	8008d32 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	e099      	b.n	8008e66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8008d32:	4b4f      	ldr	r3, [pc, #316]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a4e      	ldr	r2, [pc, #312]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008d3e:	f7f9 fc31 	bl	80025a4 <HAL_GetTick>
 8008d42:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d44:	e008      	b.n	8008d58 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008d46:	f7f9 fc2d 	bl	80025a4 <HAL_GetTick>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	1ad3      	subs	r3, r2, r3
 8008d50:	2b02      	cmp	r3, #2
 8008d52:	d901      	bls.n	8008d58 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008d54:	2303      	movs	r3, #3
 8008d56:	e086      	b.n	8008e66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008d58:	4b45      	ldr	r3, [pc, #276]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d1f0      	bne.n	8008d46 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008d64:	4b42      	ldr	r3, [pc, #264]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d68:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	051b      	lsls	r3, r3, #20
 8008d72:	493f      	ldr	r1, [pc, #252]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008d74:	4313      	orrs	r3, r2
 8008d76:	628b      	str	r3, [r1, #40]	@ 0x28
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	3b01      	subs	r3, #1
 8008d88:	025b      	lsls	r3, r3, #9
 8008d8a:	b29b      	uxth	r3, r3
 8008d8c:	431a      	orrs	r2, r3
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	3b01      	subs	r3, #1
 8008d94:	041b      	lsls	r3, r3, #16
 8008d96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	3b01      	subs	r3, #1
 8008da2:	061b      	lsls	r3, r3, #24
 8008da4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008da8:	4931      	ldr	r1, [pc, #196]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008daa:	4313      	orrs	r3, r2
 8008dac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8008dae:	4b30      	ldr	r3, [pc, #192]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008db2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	695b      	ldr	r3, [r3, #20]
 8008dba:	492d      	ldr	r1, [pc, #180]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dbc:	4313      	orrs	r3, r2
 8008dbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dc4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	4928      	ldr	r1, [pc, #160]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008dd2:	4b27      	ldr	r3, [pc, #156]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd6:	4a26      	ldr	r2, [pc, #152]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008dde:	4b24      	ldr	r3, [pc, #144]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008de0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008de2:	4b24      	ldr	r3, [pc, #144]	@ (8008e74 <RCCEx_PLL3_Config+0x160>)
 8008de4:	4013      	ands	r3, r2
 8008de6:	687a      	ldr	r2, [r7, #4]
 8008de8:	69d2      	ldr	r2, [r2, #28]
 8008dea:	00d2      	lsls	r2, r2, #3
 8008dec:	4920      	ldr	r1, [pc, #128]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008df2:	4b1f      	ldr	r3, [pc, #124]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df6:	4a1e      	ldr	r2, [pc, #120]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d106      	bne.n	8008e12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008e04:	4b1a      	ldr	r3, [pc, #104]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e08:	4a19      	ldr	r2, [pc, #100]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e10:	e00f      	b.n	8008e32 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d106      	bne.n	8008e26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008e18:	4b15      	ldr	r3, [pc, #84]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e1c:	4a14      	ldr	r2, [pc, #80]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008e22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8008e24:	e005      	b.n	8008e32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008e26:	4b12      	ldr	r3, [pc, #72]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2a:	4a11      	ldr	r2, [pc, #68]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008e30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8008e32:	4b0f      	ldr	r3, [pc, #60]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a0e      	ldr	r2, [pc, #56]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e3e:	f7f9 fbb1 	bl	80025a4 <HAL_GetTick>
 8008e42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e44:	e008      	b.n	8008e58 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008e46:	f7f9 fbad 	bl	80025a4 <HAL_GetTick>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	1ad3      	subs	r3, r2, r3
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d901      	bls.n	8008e58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008e54:	2303      	movs	r3, #3
 8008e56:	e006      	b.n	8008e66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008e58:	4b05      	ldr	r3, [pc, #20]	@ (8008e70 <RCCEx_PLL3_Config+0x15c>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d0f0      	beq.n	8008e46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e66:	4618      	mov	r0, r3
 8008e68:	3710      	adds	r7, #16
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}
 8008e6e:	bf00      	nop
 8008e70:	58024400 	.word	0x58024400
 8008e74:	ffff0007 	.word	0xffff0007

08008e78 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d101      	bne.n	8008e8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e10f      	b.n	80090aa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a87      	ldr	r2, [pc, #540]	@ (80090b4 <HAL_SPI_Init+0x23c>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d00f      	beq.n	8008eba <HAL_SPI_Init+0x42>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4a86      	ldr	r2, [pc, #536]	@ (80090b8 <HAL_SPI_Init+0x240>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d00a      	beq.n	8008eba <HAL_SPI_Init+0x42>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a84      	ldr	r2, [pc, #528]	@ (80090bc <HAL_SPI_Init+0x244>)
 8008eaa:	4293      	cmp	r3, r2
 8008eac:	d005      	beq.n	8008eba <HAL_SPI_Init+0x42>
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	2b0f      	cmp	r3, #15
 8008eb4:	d901      	bls.n	8008eba <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e0f7      	b.n	80090aa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	f000 ff22 	bl	8009d04 <SPI_GetPacketSize>
 8008ec0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4a7b      	ldr	r2, [pc, #492]	@ (80090b4 <HAL_SPI_Init+0x23c>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d00c      	beq.n	8008ee6 <HAL_SPI_Init+0x6e>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a79      	ldr	r2, [pc, #484]	@ (80090b8 <HAL_SPI_Init+0x240>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d007      	beq.n	8008ee6 <HAL_SPI_Init+0x6e>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a78      	ldr	r2, [pc, #480]	@ (80090bc <HAL_SPI_Init+0x244>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d002      	beq.n	8008ee6 <HAL_SPI_Init+0x6e>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2b08      	cmp	r3, #8
 8008ee4:	d811      	bhi.n	8008f0a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008eea:	4a72      	ldr	r2, [pc, #456]	@ (80090b4 <HAL_SPI_Init+0x23c>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d009      	beq.n	8008f04 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a70      	ldr	r2, [pc, #448]	@ (80090b8 <HAL_SPI_Init+0x240>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d004      	beq.n	8008f04 <HAL_SPI_Init+0x8c>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a6f      	ldr	r2, [pc, #444]	@ (80090bc <HAL_SPI_Init+0x244>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d104      	bne.n	8008f0e <HAL_SPI_Init+0x96>
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2b10      	cmp	r3, #16
 8008f08:	d901      	bls.n	8008f0e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e0cd      	b.n	80090aa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8008f14:	b2db      	uxtb	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d106      	bne.n	8008f28 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f22:	6878      	ldr	r0, [r7, #4]
 8008f24:	f7f8 fd3e 	bl	80019a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2202      	movs	r2, #2
 8008f2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	f022 0201 	bic.w	r2, r2, #1
 8008f3e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	689b      	ldr	r3, [r3, #8]
 8008f46:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8008f4a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	699b      	ldr	r3, [r3, #24]
 8008f50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008f54:	d119      	bne.n	8008f8a <HAL_SPI_Init+0x112>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f5e:	d103      	bne.n	8008f68 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d008      	beq.n	8008f7a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d10c      	bne.n	8008f8a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8008f74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f78:	d107      	bne.n	8008f8a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681a      	ldr	r2, [r3, #0]
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f88:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d00f      	beq.n	8008fb6 <HAL_SPI_Init+0x13e>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	68db      	ldr	r3, [r3, #12]
 8008f9a:	2b06      	cmp	r3, #6
 8008f9c:	d90b      	bls.n	8008fb6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	430a      	orrs	r2, r1
 8008fb2:	601a      	str	r2, [r3, #0]
 8008fb4:	e007      	b.n	8008fc6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008fc4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	69da      	ldr	r2, [r3, #28]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	431a      	orrs	r2, r3
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd8:	ea42 0103 	orr.w	r1, r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	68da      	ldr	r2, [r3, #12]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	430a      	orrs	r2, r1
 8008fe6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ff0:	431a      	orrs	r2, r3
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ff6:	431a      	orrs	r2, r3
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	699b      	ldr	r3, [r3, #24]
 8008ffc:	431a      	orrs	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	431a      	orrs	r2, r3
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	695b      	ldr	r3, [r3, #20]
 8009008:	431a      	orrs	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	431a      	orrs	r2, r3
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	431a      	orrs	r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800901a:	431a      	orrs	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	431a      	orrs	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009026:	ea42 0103 	orr.w	r1, r2, r3
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	430a      	orrs	r2, r1
 8009034:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	685b      	ldr	r3, [r3, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d113      	bne.n	8009066 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009050:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	689b      	ldr	r3, [r3, #8]
 8009058:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009064:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	f022 0201 	bic.w	r2, r2, #1
 8009074:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d00a      	beq.n	8009098 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	430a      	orrs	r2, r1
 8009096:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	40013000 	.word	0x40013000
 80090b8:	40003800 	.word	0x40003800
 80090bc:	40003c00 	.word	0x40003c00

080090c0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b08e      	sub	sp, #56	@ 0x38
 80090c4:	af02      	add	r7, sp, #8
 80090c6:	60f8      	str	r0, [r7, #12]
 80090c8:	60b9      	str	r1, [r7, #8]
 80090ca:	607a      	str	r2, [r7, #4]
 80090cc:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	3320      	adds	r3, #32
 80090d4:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3330      	adds	r3, #48	@ 0x30
 80090dc:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090e2:	095b      	lsrs	r3, r3, #5
 80090e4:	b29b      	uxth	r3, r3
 80090e6:	3301      	adds	r3, #1
 80090e8:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090ea:	f7f9 fa5b 	bl	80025a4 <HAL_GetTick>
 80090ee:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 80090f0:	887b      	ldrh	r3, [r7, #2]
 80090f2:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 80090f4:	887b      	ldrh	r3, [r7, #2]
 80090f6:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	2b01      	cmp	r3, #1
 8009102:	d001      	beq.n	8009108 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8009104:	2302      	movs	r3, #2
 8009106:	e310      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d005      	beq.n	800911a <HAL_SPI_TransmitReceive+0x5a>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <HAL_SPI_TransmitReceive+0x5a>
 8009114:	887b      	ldrh	r3, [r7, #2]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e305      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <HAL_SPI_TransmitReceive+0x6c>
 8009128:	2302      	movs	r3, #2
 800912a:	e2fe      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2205      	movs	r2, #5
 8009138:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2200      	movs	r2, #0
 8009140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	887a      	ldrh	r2, [r7, #2]
 800914e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	887a      	ldrh	r2, [r7, #2]
 8009156:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	887a      	ldrh	r2, [r7, #2]
 8009164:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	887a      	ldrh	r2, [r7, #2]
 800916c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	2200      	movs	r2, #0
 8009174:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2200      	movs	r2, #0
 800917a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68da      	ldr	r2, [r3, #12]
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800918a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	4a70      	ldr	r2, [pc, #448]	@ (8009354 <HAL_SPI_TransmitReceive+0x294>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d009      	beq.n	80091aa <HAL_SPI_TransmitReceive+0xea>
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a6f      	ldr	r2, [pc, #444]	@ (8009358 <HAL_SPI_TransmitReceive+0x298>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d004      	beq.n	80091aa <HAL_SPI_TransmitReceive+0xea>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a6d      	ldr	r2, [pc, #436]	@ (800935c <HAL_SPI_TransmitReceive+0x29c>)
 80091a6:	4293      	cmp	r3, r2
 80091a8:	d102      	bne.n	80091b0 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 80091aa:	2310      	movs	r3, #16
 80091ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091ae:	e001      	b.n	80091b4 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 80091b0:	2308      	movs	r3, #8
 80091b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	685a      	ldr	r2, [r3, #4]
 80091ba:	4b69      	ldr	r3, [pc, #420]	@ (8009360 <HAL_SPI_TransmitReceive+0x2a0>)
 80091bc:	4013      	ands	r3, r2
 80091be:	8879      	ldrh	r1, [r7, #2]
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	6812      	ldr	r2, [r2, #0]
 80091c4:	430b      	orrs	r3, r1
 80091c6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	681a      	ldr	r2, [r3, #0]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f042 0201 	orr.w	r2, r2, #1
 80091d6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80091e0:	d107      	bne.n	80091f2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80091f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	68db      	ldr	r3, [r3, #12]
 80091f6:	2b0f      	cmp	r3, #15
 80091f8:	f240 80a2 	bls.w	8009340 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 80091fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091fe:	089b      	lsrs	r3, r3, #2
 8009200:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009202:	e094      	b.n	800932e <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	695b      	ldr	r3, [r3, #20]
 800920a:	f003 0302 	and.w	r3, r3, #2
 800920e:	2b02      	cmp	r3, #2
 8009210:	d120      	bne.n	8009254 <HAL_SPI_TransmitReceive+0x194>
 8009212:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009214:	2b00      	cmp	r3, #0
 8009216:	d01d      	beq.n	8009254 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009218:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800921a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800921c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800921e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009220:	429a      	cmp	r2, r3
 8009222:	d217      	bcs.n	8009254 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6812      	ldr	r2, [r2, #0]
 800922e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009234:	1d1a      	adds	r2, r3, #4
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009240:	b29b      	uxth	r3, r3
 8009242:	3b01      	subs	r3, #1
 8009244:	b29a      	uxth	r2, r3
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009252:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800925c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800925e:	2b00      	cmp	r3, #0
 8009260:	d065      	beq.n	800932e <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	695b      	ldr	r3, [r3, #20]
 8009268:	f003 0301 	and.w	r3, r3, #1
 800926c:	2b01      	cmp	r3, #1
 800926e:	d118      	bne.n	80092a2 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009278:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800927a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009280:	1d1a      	adds	r2, r3, #4
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800928c:	b29b      	uxth	r3, r3
 800928e:	3b01      	subs	r3, #1
 8009290:	b29a      	uxth	r2, r3
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800929e:	853b      	strh	r3, [r7, #40]	@ 0x28
 80092a0:	e045      	b.n	800932e <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80092a2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80092a4:	8bfb      	ldrh	r3, [r7, #30]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d21d      	bcs.n	80092e6 <HAL_SPI_TransmitReceive+0x226>
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d018      	beq.n	80092e6 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092bc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80092be:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80092c4:	1d1a      	adds	r2, r3, #4
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80092d0:	b29b      	uxth	r3, r3
 80092d2:	3b01      	subs	r3, #1
 80092d4:	b29a      	uxth	r2, r3
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80092e2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80092e4:	e023      	b.n	800932e <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092e6:	f7f9 f95d 	bl	80025a4 <HAL_GetTick>
 80092ea:	4602      	mov	r2, r0
 80092ec:	69bb      	ldr	r3, [r7, #24]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d803      	bhi.n	80092fe <HAL_SPI_TransmitReceive+0x23e>
 80092f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092fc:	d102      	bne.n	8009304 <HAL_SPI_TransmitReceive+0x244>
 80092fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009300:	2b00      	cmp	r3, #0
 8009302:	d114      	bne.n	800932e <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	f000 fc2f 	bl	8009b68 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009310:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	2201      	movs	r2, #1
 800931e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	2200      	movs	r2, #0
 8009326:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800932a:	2303      	movs	r3, #3
 800932c:	e1fd      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800932e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009330:	2b00      	cmp	r3, #0
 8009332:	f47f af67 	bne.w	8009204 <HAL_SPI_TransmitReceive+0x144>
 8009336:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009338:	2b00      	cmp	r3, #0
 800933a:	f47f af63 	bne.w	8009204 <HAL_SPI_TransmitReceive+0x144>
 800933e:	e1ce      	b.n	80096de <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	2b07      	cmp	r3, #7
 8009346:	f240 81c2 	bls.w	80096ce <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800934a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800934c:	085b      	lsrs	r3, r3, #1
 800934e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8009350:	e0c9      	b.n	80094e6 <HAL_SPI_TransmitReceive+0x426>
 8009352:	bf00      	nop
 8009354:	40013000 	.word	0x40013000
 8009358:	40003800 	.word	0x40003800
 800935c:	40003c00 	.word	0x40003c00
 8009360:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	695b      	ldr	r3, [r3, #20]
 800936a:	f003 0302 	and.w	r3, r3, #2
 800936e:	2b02      	cmp	r3, #2
 8009370:	d11f      	bne.n	80093b2 <HAL_SPI_TransmitReceive+0x2f2>
 8009372:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009374:	2b00      	cmp	r3, #0
 8009376:	d01c      	beq.n	80093b2 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8009378:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800937a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800937c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800937e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009380:	429a      	cmp	r2, r3
 8009382:	d216      	bcs.n	80093b2 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009388:	881a      	ldrh	r2, [r3, #0]
 800938a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800938c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009392:	1c9a      	adds	r2, r3, #2
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800939e:	b29b      	uxth	r3, r3
 80093a0:	3b01      	subs	r3, #1
 80093a2:	b29a      	uxth	r2, r3
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80093b0:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	695b      	ldr	r3, [r3, #20]
 80093b8:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80093ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8092 	beq.w	80094e6 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	695b      	ldr	r3, [r3, #20]
 80093c8:	f003 0301 	and.w	r3, r3, #1
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d118      	bne.n	8009402 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093d4:	6a3a      	ldr	r2, [r7, #32]
 80093d6:	8812      	ldrh	r2, [r2, #0]
 80093d8:	b292      	uxth	r2, r2
 80093da:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80093e0:	1c9a      	adds	r2, r3, #2
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	3b01      	subs	r3, #1
 80093f0:	b29a      	uxth	r2, r3
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80093fe:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009400:	e071      	b.n	80094e6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8009402:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8009404:	8bfb      	ldrh	r3, [r7, #30]
 8009406:	429a      	cmp	r2, r3
 8009408:	d228      	bcs.n	800945c <HAL_SPI_TransmitReceive+0x39c>
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009410:	2b00      	cmp	r3, #0
 8009412:	d023      	beq.n	800945c <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009418:	6a3a      	ldr	r2, [r7, #32]
 800941a:	8812      	ldrh	r2, [r2, #0]
 800941c:	b292      	uxth	r2, r2
 800941e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009424:	1c9a      	adds	r2, r3, #2
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800942e:	6a3a      	ldr	r2, [r7, #32]
 8009430:	8812      	ldrh	r2, [r2, #0]
 8009432:	b292      	uxth	r2, r2
 8009434:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800943a:	1c9a      	adds	r2, r3, #2
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009446:	b29b      	uxth	r3, r3
 8009448:	3b02      	subs	r3, #2
 800944a:	b29a      	uxth	r2, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009458:	853b      	strh	r3, [r7, #40]	@ 0x28
 800945a:	e044      	b.n	80094e6 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800945c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800945e:	2b01      	cmp	r3, #1
 8009460:	d11d      	bne.n	800949e <HAL_SPI_TransmitReceive+0x3de>
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009468:	2b00      	cmp	r3, #0
 800946a:	d018      	beq.n	800949e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009470:	6a3a      	ldr	r2, [r7, #32]
 8009472:	8812      	ldrh	r2, [r2, #0]
 8009474:	b292      	uxth	r2, r2
 8009476:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800947c:	1c9a      	adds	r2, r3, #2
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009488:	b29b      	uxth	r3, r3
 800948a:	3b01      	subs	r3, #1
 800948c:	b29a      	uxth	r2, r3
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800949a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800949c:	e023      	b.n	80094e6 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800949e:	f7f9 f881 	bl	80025a4 <HAL_GetTick>
 80094a2:	4602      	mov	r2, r0
 80094a4:	69bb      	ldr	r3, [r7, #24]
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d803      	bhi.n	80094b6 <HAL_SPI_TransmitReceive+0x3f6>
 80094ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094b4:	d102      	bne.n	80094bc <HAL_SPI_TransmitReceive+0x3fc>
 80094b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d114      	bne.n	80094e6 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80094bc:	68f8      	ldr	r0, [r7, #12]
 80094be:	f000 fb53 	bl	8009b68 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80094c8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2201      	movs	r2, #1
 80094d6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2200      	movs	r2, #0
 80094de:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80094e2:	2303      	movs	r3, #3
 80094e4:	e121      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80094e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	f47f af3b 	bne.w	8009364 <HAL_SPI_TransmitReceive+0x2a4>
 80094ee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f47f af37 	bne.w	8009364 <HAL_SPI_TransmitReceive+0x2a4>
 80094f6:	e0f2      	b.n	80096de <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	695b      	ldr	r3, [r3, #20]
 80094fe:	f003 0302 	and.w	r3, r3, #2
 8009502:	2b02      	cmp	r3, #2
 8009504:	d121      	bne.n	800954a <HAL_SPI_TransmitReceive+0x48a>
 8009506:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009508:	2b00      	cmp	r3, #0
 800950a:	d01e      	beq.n	800954a <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800950c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800950e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8009510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009512:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8009514:	429a      	cmp	r2, r3
 8009516:	d218      	bcs.n	800954a <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	3320      	adds	r3, #32
 8009522:	7812      	ldrb	r2, [r2, #0]
 8009524:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800952a:	1c5a      	adds	r2, r3, #1
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009536:	b29b      	uxth	r3, r3
 8009538:	3b01      	subs	r3, #1
 800953a:	b29a      	uxth	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8009548:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	695b      	ldr	r3, [r3, #20]
 8009550:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8009552:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009554:	2b00      	cmp	r3, #0
 8009556:	f000 80ba 	beq.w	80096ce <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	695b      	ldr	r3, [r3, #20]
 8009560:	f003 0301 	and.w	r3, r3, #1
 8009564:	2b01      	cmp	r3, #1
 8009566:	d11b      	bne.n	80095a0 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009574:	7812      	ldrb	r2, [r2, #0]
 8009576:	b2d2      	uxtb	r2, r2
 8009578:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800957e:	1c5a      	adds	r2, r3, #1
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800958a:	b29b      	uxth	r3, r3
 800958c:	3b01      	subs	r3, #1
 800958e:	b29a      	uxth	r2, r3
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800959c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800959e:	e096      	b.n	80096ce <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80095a0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80095a2:	8bfb      	ldrh	r3, [r7, #30]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d24a      	bcs.n	800963e <HAL_SPI_TransmitReceive+0x57e>
 80095a8:	697b      	ldr	r3, [r7, #20]
 80095aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d045      	beq.n	800963e <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095be:	7812      	ldrb	r2, [r2, #0]
 80095c0:	b2d2      	uxtb	r2, r2
 80095c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095da:	7812      	ldrb	r2, [r2, #0]
 80095dc:	b2d2      	uxtb	r2, r2
 80095de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095e4:	1c5a      	adds	r2, r3, #1
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095f6:	7812      	ldrb	r2, [r2, #0]
 80095f8:	b2d2      	uxtb	r2, r2
 80095fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009600:	1c5a      	adds	r2, r3, #1
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009612:	7812      	ldrb	r2, [r2, #0]
 8009614:	b2d2      	uxtb	r2, r2
 8009616:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800961c:	1c5a      	adds	r2, r3, #1
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b04      	subs	r3, #4
 800962c:	b29a      	uxth	r2, r3
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800963a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800963c:	e047      	b.n	80096ce <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800963e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009640:	2b03      	cmp	r3, #3
 8009642:	d820      	bhi.n	8009686 <HAL_SPI_TransmitReceive+0x5c6>
 8009644:	697b      	ldr	r3, [r7, #20]
 8009646:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800964a:	2b00      	cmp	r3, #0
 800964c:	d01b      	beq.n	8009686 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800965a:	7812      	ldrb	r2, [r2, #0]
 800965c:	b2d2      	uxtb	r2, r2
 800965e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009664:	1c5a      	adds	r2, r3, #1
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009670:	b29b      	uxth	r3, r3
 8009672:	3b01      	subs	r3, #1
 8009674:	b29a      	uxth	r2, r3
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009682:	853b      	strh	r3, [r7, #40]	@ 0x28
 8009684:	e023      	b.n	80096ce <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009686:	f7f8 ff8d 	bl	80025a4 <HAL_GetTick>
 800968a:	4602      	mov	r2, r0
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	1ad3      	subs	r3, r2, r3
 8009690:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009692:	429a      	cmp	r2, r3
 8009694:	d803      	bhi.n	800969e <HAL_SPI_TransmitReceive+0x5de>
 8009696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800969c:	d102      	bne.n	80096a4 <HAL_SPI_TransmitReceive+0x5e4>
 800969e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d114      	bne.n	80096ce <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f000 fa5f 	bl	8009b68 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096b0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2201      	movs	r2, #1
 80096be:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2200      	movs	r2, #0
 80096c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e02d      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80096ce:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	f47f af11 	bne.w	80094f8 <HAL_SPI_TransmitReceive+0x438>
 80096d6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80096d8:	2b00      	cmp	r3, #0
 80096da:	f47f af0d 	bne.w	80094f8 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80096de:	69bb      	ldr	r3, [r7, #24]
 80096e0:	9300      	str	r3, [sp, #0]
 80096e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e4:	2200      	movs	r2, #0
 80096e6:	2108      	movs	r1, #8
 80096e8:	68f8      	ldr	r0, [r7, #12]
 80096ea:	f000 fadd 	bl	8009ca8 <SPI_WaitOnFlagUntilTimeout>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d007      	beq.n	8009704 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096fa:	f043 0220 	orr.w	r2, r3, #32
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f000 fa2f 	bl	8009b68 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2201      	movs	r2, #1
 800970e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2200      	movs	r2, #0
 8009716:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009720:	2b00      	cmp	r3, #0
 8009722:	d001      	beq.n	8009728 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e000      	b.n	800972a <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 8009728:	2300      	movs	r3, #0
  }
}
 800972a:	4618      	mov	r0, r3
 800972c:	3730      	adds	r7, #48	@ 0x30
 800972e:	46bd      	mov	sp, r7
 8009730:	bd80      	pop	{r7, pc}
 8009732:	bf00      	nop

08009734 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b08a      	sub	sp, #40	@ 0x28
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	691b      	ldr	r3, [r3, #16]
 8009742:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	695b      	ldr	r3, [r3, #20]
 800974a:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800974c:	6a3a      	ldr	r2, [r7, #32]
 800974e:	69fb      	ldr	r3, [r7, #28]
 8009750:	4013      	ands	r3, r2
 8009752:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800975c:	2300      	movs	r3, #0
 800975e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009766:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	3330      	adds	r3, #48	@ 0x30
 800976e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009776:	2b00      	cmp	r3, #0
 8009778:	d010      	beq.n	800979c <HAL_SPI_IRQHandler+0x68>
 800977a:	6a3b      	ldr	r3, [r7, #32]
 800977c:	f003 0308 	and.w	r3, r3, #8
 8009780:	2b00      	cmp	r3, #0
 8009782:	d00b      	beq.n	800979c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	699a      	ldr	r2, [r3, #24]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009792:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 f9c3 	bl	8009b20 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800979a:	e192      	b.n	8009ac2 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d113      	bne.n	80097ce <HAL_SPI_IRQHandler+0x9a>
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	f003 0320 	and.w	r3, r3, #32
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d10e      	bne.n	80097ce <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d009      	beq.n	80097ce <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	4798      	blx	r3
    hspi->RxISR(hspi);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	4798      	blx	r3
    handled = 1UL;
 80097ca:	2301      	movs	r3, #1
 80097cc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d10f      	bne.n	80097f8 <HAL_SPI_IRQHandler+0xc4>
 80097d8:	69bb      	ldr	r3, [r7, #24]
 80097da:	f003 0301 	and.w	r3, r3, #1
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d00a      	beq.n	80097f8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80097e2:	69bb      	ldr	r3, [r7, #24]
 80097e4:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d105      	bne.n	80097f8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	4798      	blx	r3
    handled = 1UL;
 80097f4:	2301      	movs	r3, #1
 80097f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	f003 0320 	and.w	r3, r3, #32
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10f      	bne.n	8009822 <HAL_SPI_IRQHandler+0xee>
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	f003 0302 	and.w	r3, r3, #2
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00a      	beq.n	8009822 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8009812:	2b00      	cmp	r3, #0
 8009814:	d105      	bne.n	8009822 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	4798      	blx	r3
    handled = 1UL;
 800981e:	2301      	movs	r3, #1
 8009820:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8009822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009824:	2b00      	cmp	r3, #0
 8009826:	f040 8147 	bne.w	8009ab8 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800982a:	69bb      	ldr	r3, [r7, #24]
 800982c:	f003 0308 	and.w	r3, r3, #8
 8009830:	2b00      	cmp	r3, #0
 8009832:	f000 808b 	beq.w	800994c <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	699a      	ldr	r2, [r3, #24]
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f042 0208 	orr.w	r2, r2, #8
 8009844:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	699a      	ldr	r2, [r3, #24]
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f042 0210 	orr.w	r2, r2, #16
 8009854:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	699a      	ldr	r2, [r3, #24]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009864:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	691a      	ldr	r2, [r3, #16]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0208 	bic.w	r2, r2, #8
 8009874:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d13d      	bne.n	8009900 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8009884:	e036      	b.n	80098f4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	2b0f      	cmp	r3, #15
 800988c:	d90b      	bls.n	80098a6 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009896:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8009898:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800989e:	1d1a      	adds	r2, r3, #4
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	665a      	str	r2, [r3, #100]	@ 0x64
 80098a4:	e01d      	b.n	80098e2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	68db      	ldr	r3, [r3, #12]
 80098aa:	2b07      	cmp	r3, #7
 80098ac:	d90b      	bls.n	80098c6 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098b2:	68fa      	ldr	r2, [r7, #12]
 80098b4:	8812      	ldrh	r2, [r2, #0]
 80098b6:	b292      	uxth	r2, r2
 80098b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098be:	1c9a      	adds	r2, r3, #2
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	665a      	str	r2, [r3, #100]	@ 0x64
 80098c4:	e00d      	b.n	80098e2 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098d2:	7812      	ldrb	r2, [r2, #0]
 80098d4:	b2d2      	uxtb	r2, r2
 80098d6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80098dc:	1c5a      	adds	r2, r3, #1
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80098e8:	b29b      	uxth	r3, r3
 80098ea:	3b01      	subs	r3, #1
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d1c2      	bne.n	8009886 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f931 	bl	8009b68 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2201      	movs	r2, #1
 800990a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009914:	2b00      	cmp	r3, #0
 8009916:	d003      	beq.n	8009920 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f000 f8f7 	bl	8009b0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800991e:	e0d0      	b.n	8009ac2 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8009920:	7cfb      	ldrb	r3, [r7, #19]
 8009922:	2b05      	cmp	r3, #5
 8009924:	d103      	bne.n	800992e <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 f8e6 	bl	8009af8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800992c:	e0c6      	b.n	8009abc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800992e:	7cfb      	ldrb	r3, [r7, #19]
 8009930:	2b04      	cmp	r3, #4
 8009932:	d103      	bne.n	800993c <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 f8d5 	bl	8009ae4 <HAL_SPI_RxCpltCallback>
    return;
 800993a:	e0bf      	b.n	8009abc <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800993c:	7cfb      	ldrb	r3, [r7, #19]
 800993e:	2b03      	cmp	r3, #3
 8009940:	f040 80bc 	bne.w	8009abc <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 f8c3 	bl	8009ad0 <HAL_SPI_TxCpltCallback>
    return;
 800994a:	e0b7      	b.n	8009abc <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 80b5 	beq.w	8009ac2 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800995e:	2b00      	cmp	r3, #0
 8009960:	d00f      	beq.n	8009982 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009968:	f043 0204 	orr.w	r2, r3, #4
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	699a      	ldr	r2, [r3, #24]
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009980:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8009982:	69bb      	ldr	r3, [r7, #24]
 8009984:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009988:	2b00      	cmp	r3, #0
 800998a:	d00f      	beq.n	80099ac <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009992:	f043 0201 	orr.w	r2, r3, #1
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	699a      	ldr	r2, [r3, #24]
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80099aa:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80099ac:	69bb      	ldr	r3, [r7, #24]
 80099ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d00f      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80099bc:	f043 0208 	orr.w	r2, r3, #8
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	699a      	ldr	r2, [r3, #24]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80099d4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	f003 0320 	and.w	r3, r3, #32
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d00f      	beq.n	8009a00 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80099e6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	699a      	ldr	r2, [r3, #24]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	f042 0220 	orr.w	r2, r2, #32
 80099fe:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d05a      	beq.n	8009ac0 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	681a      	ldr	r2, [r3, #0]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f022 0201 	bic.w	r2, r2, #1
 8009a18:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	6919      	ldr	r1, [r3, #16]
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681a      	ldr	r2, [r3, #0]
 8009a24:	4b28      	ldr	r3, [pc, #160]	@ (8009ac8 <HAL_SPI_IRQHandler+0x394>)
 8009a26:	400b      	ands	r3, r1
 8009a28:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009a30:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009a34:	d138      	bne.n	8009aa8 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	689a      	ldr	r2, [r3, #8]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009a44:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d013      	beq.n	8009a76 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a52:	4a1e      	ldr	r2, [pc, #120]	@ (8009acc <HAL_SPI_IRQHandler+0x398>)
 8009a54:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f7f9 fd6e 	bl	800353c <HAL_DMA_Abort_IT>
 8009a60:	4603      	mov	r3, r0
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d007      	beq.n	8009a76 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a6c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d020      	beq.n	8009ac0 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a82:	4a12      	ldr	r2, [pc, #72]	@ (8009acc <HAL_SPI_IRQHandler+0x398>)
 8009a84:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7f9 fd56 	bl	800353c <HAL_DMA_Abort_IT>
 8009a90:	4603      	mov	r3, r0
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d014      	beq.n	8009ac0 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a9c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009aa6:	e00b      	b.n	8009ac0 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2201      	movs	r2, #1
 8009aac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 f82b 	bl	8009b0c <HAL_SPI_ErrorCallback>
    return;
 8009ab6:	e003      	b.n	8009ac0 <HAL_SPI_IRQHandler+0x38c>
    return;
 8009ab8:	bf00      	nop
 8009aba:	e002      	b.n	8009ac2 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009abc:	bf00      	nop
 8009abe:	e000      	b.n	8009ac2 <HAL_SPI_IRQHandler+0x38e>
    return;
 8009ac0:	bf00      	nop
  }
}
 8009ac2:	3728      	adds	r7, #40	@ 0x28
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	fffffc94 	.word	0xfffffc94
 8009acc:	08009b35 	.word	0x08009b35

08009ad0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009ad8:	bf00      	nop
 8009ada:	370c      	adds	r7, #12
 8009adc:	46bd      	mov	sp, r7
 8009ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae2:	4770      	bx	lr

08009ae4 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ae4:	b480      	push	{r7}
 8009ae6:	b083      	sub	sp, #12
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009aec:	bf00      	nop
 8009aee:	370c      	adds	r7, #12
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr

08009af8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009b00:	bf00      	nop
 8009b02:	370c      	adds	r7, #12
 8009b04:	46bd      	mov	sp, r7
 8009b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0a:	4770      	bx	lr

08009b0c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009b14:	bf00      	nop
 8009b16:	370c      	adds	r7, #12
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr

08009b20 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009b20:	b480      	push	{r7}
 8009b22:	b083      	sub	sp, #12
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8009b28:	bf00      	nop
 8009b2a:	370c      	adds	r7, #12
 8009b2c:	46bd      	mov	sp, r7
 8009b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b32:	4770      	bx	lr

08009b34 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b40:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f7ff ffd6 	bl	8009b0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b60:	bf00      	nop
 8009b62:	3710      	adds	r7, #16
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	695b      	ldr	r3, [r3, #20]
 8009b76:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	699a      	ldr	r2, [r3, #24]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f042 0208 	orr.w	r2, r2, #8
 8009b86:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	699a      	ldr	r2, [r3, #24]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f042 0210 	orr.w	r2, r2, #16
 8009b96:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f022 0201 	bic.w	r2, r2, #1
 8009ba6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	6919      	ldr	r1, [r3, #16]
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681a      	ldr	r2, [r3, #0]
 8009bb2:	4b3c      	ldr	r3, [pc, #240]	@ (8009ca4 <SPI_CloseTransfer+0x13c>)
 8009bb4:	400b      	ands	r3, r1
 8009bb6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	689a      	ldr	r2, [r3, #8]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8009bc6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009bce:	b2db      	uxtb	r3, r3
 8009bd0:	2b04      	cmp	r3, #4
 8009bd2:	d014      	beq.n	8009bfe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	f003 0320 	and.w	r3, r3, #32
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d00f      	beq.n	8009bfe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009be4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	699a      	ldr	r2, [r3, #24]
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f042 0220 	orr.w	r2, r2, #32
 8009bfc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b03      	cmp	r3, #3
 8009c08:	d014      	beq.n	8009c34 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00f      	beq.n	8009c34 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c1a:	f043 0204 	orr.w	r2, r3, #4
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	699a      	ldr	r2, [r3, #24]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009c32:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d00f      	beq.n	8009c5e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c44:	f043 0201 	orr.w	r2, r3, #1
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	699a      	ldr	r2, [r3, #24]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8009c5c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d00f      	beq.n	8009c88 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009c6e:	f043 0208 	orr.w	r2, r3, #8
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	699a      	ldr	r2, [r3, #24]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009c86:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8009c98:	bf00      	nop
 8009c9a:	3714      	adds	r7, #20
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr
 8009ca4:	fffffc90 	.word	0xfffffc90

08009ca8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b084      	sub	sp, #16
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	603b      	str	r3, [r7, #0]
 8009cb4:	4613      	mov	r3, r2
 8009cb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009cb8:	e010      	b.n	8009cdc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cba:	f7f8 fc73 	bl	80025a4 <HAL_GetTick>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	69bb      	ldr	r3, [r7, #24]
 8009cc2:	1ad3      	subs	r3, r2, r3
 8009cc4:	683a      	ldr	r2, [r7, #0]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d803      	bhi.n	8009cd2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8009cca:	683b      	ldr	r3, [r7, #0]
 8009ccc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cd0:	d102      	bne.n	8009cd8 <SPI_WaitOnFlagUntilTimeout+0x30>
 8009cd2:	683b      	ldr	r3, [r7, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d101      	bne.n	8009cdc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	e00f      	b.n	8009cfc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	695a      	ldr	r2, [r3, #20]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	4013      	ands	r3, r2
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	bf0c      	ite	eq
 8009cec:	2301      	moveq	r3, #1
 8009cee:	2300      	movne	r3, #0
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	79fb      	ldrb	r3, [r7, #7]
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d0df      	beq.n	8009cba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d10:	095b      	lsrs	r3, r3, #5
 8009d12:	3301      	adds	r3, #1
 8009d14:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68db      	ldr	r3, [r3, #12]
 8009d1a:	3301      	adds	r3, #1
 8009d1c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	3307      	adds	r3, #7
 8009d22:	08db      	lsrs	r3, r3, #3
 8009d24:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	fb02 f303 	mul.w	r3, r2, r3
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3714      	adds	r7, #20
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr

08009d3a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009d3a:	b580      	push	{r7, lr}
 8009d3c:	b082      	sub	sp, #8
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d101      	bne.n	8009d4c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e049      	b.n	8009de0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009d52:	b2db      	uxtb	r3, r3
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d106      	bne.n	8009d66 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	f7f8 f9d9 	bl	8002118 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2202      	movs	r2, #2
 8009d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681a      	ldr	r2, [r3, #0]
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	3304      	adds	r3, #4
 8009d76:	4619      	mov	r1, r3
 8009d78:	4610      	mov	r0, r2
 8009d7a:	f000 fae3 	bl	800a344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2201      	movs	r2, #1
 8009d8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2201      	movs	r2, #1
 8009d9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2201      	movs	r2, #1
 8009da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	2201      	movs	r2, #1
 8009daa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2201      	movs	r2, #1
 8009db2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	2201      	movs	r2, #1
 8009dba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2201      	movs	r2, #1
 8009dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3708      	adds	r7, #8
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	d001      	beq.n	8009e00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e05e      	b.n	8009ebe <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2202      	movs	r2, #2
 8009e04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	68da      	ldr	r2, [r3, #12]
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f042 0201 	orr.w	r2, r2, #1
 8009e16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	4a2b      	ldr	r2, [pc, #172]	@ (8009ecc <HAL_TIM_Base_Start_IT+0xe4>)
 8009e1e:	4293      	cmp	r3, r2
 8009e20:	d02c      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e2a:	d027      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	4a27      	ldr	r2, [pc, #156]	@ (8009ed0 <HAL_TIM_Base_Start_IT+0xe8>)
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d022      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	4a26      	ldr	r2, [pc, #152]	@ (8009ed4 <HAL_TIM_Base_Start_IT+0xec>)
 8009e3c:	4293      	cmp	r3, r2
 8009e3e:	d01d      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a24      	ldr	r2, [pc, #144]	@ (8009ed8 <HAL_TIM_Base_Start_IT+0xf0>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d018      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a23      	ldr	r2, [pc, #140]	@ (8009edc <HAL_TIM_Base_Start_IT+0xf4>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d013      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	4a21      	ldr	r2, [pc, #132]	@ (8009ee0 <HAL_TIM_Base_Start_IT+0xf8>)
 8009e5a:	4293      	cmp	r3, r2
 8009e5c:	d00e      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a20      	ldr	r2, [pc, #128]	@ (8009ee4 <HAL_TIM_Base_Start_IT+0xfc>)
 8009e64:	4293      	cmp	r3, r2
 8009e66:	d009      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	4a1e      	ldr	r2, [pc, #120]	@ (8009ee8 <HAL_TIM_Base_Start_IT+0x100>)
 8009e6e:	4293      	cmp	r3, r2
 8009e70:	d004      	beq.n	8009e7c <HAL_TIM_Base_Start_IT+0x94>
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a1d      	ldr	r2, [pc, #116]	@ (8009eec <HAL_TIM_Base_Start_IT+0x104>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d115      	bne.n	8009ea8 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	689a      	ldr	r2, [r3, #8]
 8009e82:	4b1b      	ldr	r3, [pc, #108]	@ (8009ef0 <HAL_TIM_Base_Start_IT+0x108>)
 8009e84:	4013      	ands	r3, r2
 8009e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2b06      	cmp	r3, #6
 8009e8c:	d015      	beq.n	8009eba <HAL_TIM_Base_Start_IT+0xd2>
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e94:	d011      	beq.n	8009eba <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	681a      	ldr	r2, [r3, #0]
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f042 0201 	orr.w	r2, r2, #1
 8009ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ea6:	e008      	b.n	8009eba <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	681a      	ldr	r2, [r3, #0]
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	f042 0201 	orr.w	r2, r2, #1
 8009eb6:	601a      	str	r2, [r3, #0]
 8009eb8:	e000      	b.n	8009ebc <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009eba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3714      	adds	r7, #20
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	40010000 	.word	0x40010000
 8009ed0:	40000400 	.word	0x40000400
 8009ed4:	40000800 	.word	0x40000800
 8009ed8:	40000c00 	.word	0x40000c00
 8009edc:	40010400 	.word	0x40010400
 8009ee0:	40001800 	.word	0x40001800
 8009ee4:	40014000 	.word	0x40014000
 8009ee8:	4000e000 	.word	0x4000e000
 8009eec:	4000e400 	.word	0x4000e400
 8009ef0:	00010007 	.word	0x00010007

08009ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68db      	ldr	r3, [r3, #12]
 8009f02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	691b      	ldr	r3, [r3, #16]
 8009f0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	f003 0302 	and.w	r3, r3, #2
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d020      	beq.n	8009f58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d01b      	beq.n	8009f58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f06f 0202 	mvn.w	r2, #2
 8009f28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d003      	beq.n	8009f46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 f9e2 	bl	800a308 <HAL_TIM_IC_CaptureCallback>
 8009f44:	e005      	b.n	8009f52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f9d4 	bl	800a2f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 f9e5 	bl	800a31c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	2200      	movs	r2, #0
 8009f56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	f003 0304 	and.w	r3, r3, #4
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d020      	beq.n	8009fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f003 0304 	and.w	r3, r3, #4
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d01b      	beq.n	8009fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f06f 0204 	mvn.w	r2, #4
 8009f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2202      	movs	r2, #2
 8009f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	699b      	ldr	r3, [r3, #24]
 8009f82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d003      	beq.n	8009f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 f9bc 	bl	800a308 <HAL_TIM_IC_CaptureCallback>
 8009f90:	e005      	b.n	8009f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f92:	6878      	ldr	r0, [r7, #4]
 8009f94:	f000 f9ae 	bl	800a2f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f000 f9bf 	bl	800a31c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	f003 0308 	and.w	r3, r3, #8
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d020      	beq.n	8009ff0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	f003 0308 	and.w	r3, r3, #8
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d01b      	beq.n	8009ff0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	f06f 0208 	mvn.w	r2, #8
 8009fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2204      	movs	r2, #4
 8009fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	69db      	ldr	r3, [r3, #28]
 8009fce:	f003 0303 	and.w	r3, r3, #3
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d003      	beq.n	8009fde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f000 f996 	bl	800a308 <HAL_TIM_IC_CaptureCallback>
 8009fdc:	e005      	b.n	8009fea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 f988 	bl	800a2f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 f999 	bl	800a31c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009ff0:	68bb      	ldr	r3, [r7, #8]
 8009ff2:	f003 0310 	and.w	r3, r3, #16
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d020      	beq.n	800a03c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f003 0310 	and.w	r3, r3, #16
 800a000:	2b00      	cmp	r3, #0
 800a002:	d01b      	beq.n	800a03c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f06f 0210 	mvn.w	r2, #16
 800a00c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	2208      	movs	r2, #8
 800a012:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	69db      	ldr	r3, [r3, #28]
 800a01a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d003      	beq.n	800a02a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 f970 	bl	800a308 <HAL_TIM_IC_CaptureCallback>
 800a028:	e005      	b.n	800a036 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f962 	bl	800a2f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f000 f973 	bl	800a31c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a03c:	68bb      	ldr	r3, [r7, #8]
 800a03e:	f003 0301 	and.w	r3, r3, #1
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00c      	beq.n	800a060 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	f003 0301 	and.w	r3, r3, #1
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d007      	beq.n	800a060 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	f06f 0201 	mvn.w	r2, #1
 800a058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f7f7 fbd0 	bl	8001800 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a066:	2b00      	cmp	r3, #0
 800a068:	d104      	bne.n	800a074 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a070:	2b00      	cmp	r3, #0
 800a072:	d00c      	beq.n	800a08e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d007      	beq.n	800a08e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a086:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fb4b 	bl	800a724 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00c      	beq.n	800a0b2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d007      	beq.n	800a0b2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a0aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f000 fb43 	bl	800a738 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d00c      	beq.n	800a0d6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d007      	beq.n	800a0d6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a0ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f92d 	bl	800a330 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	f003 0320 	and.w	r3, r3, #32
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d00c      	beq.n	800a0fa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f003 0320 	and.w	r3, r3, #32
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d007      	beq.n	800a0fa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f06f 0220 	mvn.w	r2, #32
 800a0f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 fb0b 	bl	800a710 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a0fa:	bf00      	nop
 800a0fc:	3710      	adds	r7, #16
 800a0fe:	46bd      	mov	sp, r7
 800a100:	bd80      	pop	{r7, pc}
	...

0800a104 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a104:	b580      	push	{r7, lr}
 800a106:	b084      	sub	sp, #16
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a10e:	2300      	movs	r3, #0
 800a110:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a118:	2b01      	cmp	r3, #1
 800a11a:	d101      	bne.n	800a120 <HAL_TIM_ConfigClockSource+0x1c>
 800a11c:	2302      	movs	r3, #2
 800a11e:	e0dc      	b.n	800a2da <HAL_TIM_ConfigClockSource+0x1d6>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2201      	movs	r2, #1
 800a124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2202      	movs	r2, #2
 800a12c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a138:	68ba      	ldr	r2, [r7, #8]
 800a13a:	4b6a      	ldr	r3, [pc, #424]	@ (800a2e4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a13c:	4013      	ands	r3, r2
 800a13e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a146:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	68ba      	ldr	r2, [r7, #8]
 800a14e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a64      	ldr	r2, [pc, #400]	@ (800a2e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a156:	4293      	cmp	r3, r2
 800a158:	f000 80a9 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a15c:	4a62      	ldr	r2, [pc, #392]	@ (800a2e8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	f200 80ae 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a164:	4a61      	ldr	r2, [pc, #388]	@ (800a2ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800a166:	4293      	cmp	r3, r2
 800a168:	f000 80a1 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a16c:	4a5f      	ldr	r2, [pc, #380]	@ (800a2ec <HAL_TIM_ConfigClockSource+0x1e8>)
 800a16e:	4293      	cmp	r3, r2
 800a170:	f200 80a6 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a174:	4a5e      	ldr	r2, [pc, #376]	@ (800a2f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a176:	4293      	cmp	r3, r2
 800a178:	f000 8099 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a17c:	4a5c      	ldr	r2, [pc, #368]	@ (800a2f0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	f200 809e 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a184:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a188:	f000 8091 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a18c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a190:	f200 8096 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a194:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a198:	f000 8089 	beq.w	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a19c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a1a0:	f200 808e 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1a8:	d03e      	beq.n	800a228 <HAL_TIM_ConfigClockSource+0x124>
 800a1aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a1ae:	f200 8087 	bhi.w	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1b6:	f000 8086 	beq.w	800a2c6 <HAL_TIM_ConfigClockSource+0x1c2>
 800a1ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1be:	d87f      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1c0:	2b70      	cmp	r3, #112	@ 0x70
 800a1c2:	d01a      	beq.n	800a1fa <HAL_TIM_ConfigClockSource+0xf6>
 800a1c4:	2b70      	cmp	r3, #112	@ 0x70
 800a1c6:	d87b      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1c8:	2b60      	cmp	r3, #96	@ 0x60
 800a1ca:	d050      	beq.n	800a26e <HAL_TIM_ConfigClockSource+0x16a>
 800a1cc:	2b60      	cmp	r3, #96	@ 0x60
 800a1ce:	d877      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1d0:	2b50      	cmp	r3, #80	@ 0x50
 800a1d2:	d03c      	beq.n	800a24e <HAL_TIM_ConfigClockSource+0x14a>
 800a1d4:	2b50      	cmp	r3, #80	@ 0x50
 800a1d6:	d873      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1d8:	2b40      	cmp	r3, #64	@ 0x40
 800a1da:	d058      	beq.n	800a28e <HAL_TIM_ConfigClockSource+0x18a>
 800a1dc:	2b40      	cmp	r3, #64	@ 0x40
 800a1de:	d86f      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1e0:	2b30      	cmp	r3, #48	@ 0x30
 800a1e2:	d064      	beq.n	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a1e4:	2b30      	cmp	r3, #48	@ 0x30
 800a1e6:	d86b      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1e8:	2b20      	cmp	r3, #32
 800a1ea:	d060      	beq.n	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a1ec:	2b20      	cmp	r3, #32
 800a1ee:	d867      	bhi.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d05c      	beq.n	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a1f4:	2b10      	cmp	r3, #16
 800a1f6:	d05a      	beq.n	800a2ae <HAL_TIM_ConfigClockSource+0x1aa>
 800a1f8:	e062      	b.n	800a2c0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a20a:	f000 f9c5 	bl	800a598 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	689b      	ldr	r3, [r3, #8]
 800a214:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a21c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	68ba      	ldr	r2, [r7, #8]
 800a224:	609a      	str	r2, [r3, #8]
      break;
 800a226:	e04f      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a238:	f000 f9ae 	bl	800a598 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	689a      	ldr	r2, [r3, #8]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a24a:	609a      	str	r2, [r3, #8]
      break;
 800a24c:	e03c      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a25a:	461a      	mov	r2, r3
 800a25c:	f000 f91e 	bl	800a49c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2150      	movs	r1, #80	@ 0x50
 800a266:	4618      	mov	r0, r3
 800a268:	f000 f978 	bl	800a55c <TIM_ITRx_SetConfig>
      break;
 800a26c:	e02c      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a27a:	461a      	mov	r2, r3
 800a27c:	f000 f93d 	bl	800a4fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2160      	movs	r1, #96	@ 0x60
 800a286:	4618      	mov	r0, r3
 800a288:	f000 f968 	bl	800a55c <TIM_ITRx_SetConfig>
      break;
 800a28c:	e01c      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a292:	683b      	ldr	r3, [r7, #0]
 800a294:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a29a:	461a      	mov	r2, r3
 800a29c:	f000 f8fe 	bl	800a49c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	2140      	movs	r1, #64	@ 0x40
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	f000 f958 	bl	800a55c <TIM_ITRx_SetConfig>
      break;
 800a2ac:	e00c      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	4610      	mov	r0, r2
 800a2ba:	f000 f94f 	bl	800a55c <TIM_ITRx_SetConfig>
      break;
 800a2be:	e003      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a2c4:	e000      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a2c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a2d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3710      	adds	r7, #16
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}
 800a2e2:	bf00      	nop
 800a2e4:	ffceff88 	.word	0xffceff88
 800a2e8:	00100040 	.word	0x00100040
 800a2ec:	00100030 	.word	0x00100030
 800a2f0:	00100020 	.word	0x00100020

0800a2f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a308:	b480      	push	{r7}
 800a30a:	b083      	sub	sp, #12
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a310:	bf00      	nop
 800a312:	370c      	adds	r7, #12
 800a314:	46bd      	mov	sp, r7
 800a316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31a:	4770      	bx	lr

0800a31c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a31c:	b480      	push	{r7}
 800a31e:	b083      	sub	sp, #12
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a324:	bf00      	nop
 800a326:	370c      	adds	r7, #12
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a338:	bf00      	nop
 800a33a:	370c      	adds	r7, #12
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a47      	ldr	r2, [pc, #284]	@ (800a474 <TIM_Base_SetConfig+0x130>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d013      	beq.n	800a384 <TIM_Base_SetConfig+0x40>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a362:	d00f      	beq.n	800a384 <TIM_Base_SetConfig+0x40>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	4a44      	ldr	r2, [pc, #272]	@ (800a478 <TIM_Base_SetConfig+0x134>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d00b      	beq.n	800a384 <TIM_Base_SetConfig+0x40>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a43      	ldr	r2, [pc, #268]	@ (800a47c <TIM_Base_SetConfig+0x138>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d007      	beq.n	800a384 <TIM_Base_SetConfig+0x40>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	4a42      	ldr	r2, [pc, #264]	@ (800a480 <TIM_Base_SetConfig+0x13c>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d003      	beq.n	800a384 <TIM_Base_SetConfig+0x40>
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	4a41      	ldr	r2, [pc, #260]	@ (800a484 <TIM_Base_SetConfig+0x140>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d108      	bne.n	800a396 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a38a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	68fa      	ldr	r2, [r7, #12]
 800a392:	4313      	orrs	r3, r2
 800a394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	4a36      	ldr	r2, [pc, #216]	@ (800a474 <TIM_Base_SetConfig+0x130>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d027      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3a4:	d023      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	4a33      	ldr	r2, [pc, #204]	@ (800a478 <TIM_Base_SetConfig+0x134>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d01f      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	4a32      	ldr	r2, [pc, #200]	@ (800a47c <TIM_Base_SetConfig+0x138>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d01b      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a31      	ldr	r2, [pc, #196]	@ (800a480 <TIM_Base_SetConfig+0x13c>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d017      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a30      	ldr	r2, [pc, #192]	@ (800a484 <TIM_Base_SetConfig+0x140>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d013      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a2f      	ldr	r2, [pc, #188]	@ (800a488 <TIM_Base_SetConfig+0x144>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d00f      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	4a2e      	ldr	r2, [pc, #184]	@ (800a48c <TIM_Base_SetConfig+0x148>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d00b      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	4a2d      	ldr	r2, [pc, #180]	@ (800a490 <TIM_Base_SetConfig+0x14c>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d007      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	4a2c      	ldr	r2, [pc, #176]	@ (800a494 <TIM_Base_SetConfig+0x150>)
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d003      	beq.n	800a3ee <TIM_Base_SetConfig+0xaa>
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4a2b      	ldr	r2, [pc, #172]	@ (800a498 <TIM_Base_SetConfig+0x154>)
 800a3ea:	4293      	cmp	r3, r2
 800a3ec:	d108      	bne.n	800a400 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a3f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	68fa      	ldr	r2, [r7, #12]
 800a3fc:	4313      	orrs	r3, r2
 800a3fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	695b      	ldr	r3, [r3, #20]
 800a40a:	4313      	orrs	r3, r2
 800a40c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a40e:	683b      	ldr	r3, [r7, #0]
 800a410:	689a      	ldr	r2, [r3, #8]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a14      	ldr	r2, [pc, #80]	@ (800a474 <TIM_Base_SetConfig+0x130>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d00f      	beq.n	800a446 <TIM_Base_SetConfig+0x102>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a16      	ldr	r2, [pc, #88]	@ (800a484 <TIM_Base_SetConfig+0x140>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d00b      	beq.n	800a446 <TIM_Base_SetConfig+0x102>
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	4a15      	ldr	r2, [pc, #84]	@ (800a488 <TIM_Base_SetConfig+0x144>)
 800a432:	4293      	cmp	r3, r2
 800a434:	d007      	beq.n	800a446 <TIM_Base_SetConfig+0x102>
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	4a14      	ldr	r2, [pc, #80]	@ (800a48c <TIM_Base_SetConfig+0x148>)
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d003      	beq.n	800a446 <TIM_Base_SetConfig+0x102>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	4a13      	ldr	r2, [pc, #76]	@ (800a490 <TIM_Base_SetConfig+0x14c>)
 800a442:	4293      	cmp	r3, r2
 800a444:	d103      	bne.n	800a44e <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	691a      	ldr	r2, [r3, #16]
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f043 0204 	orr.w	r2, r3, #4
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2201      	movs	r2, #1
 800a45e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	68fa      	ldr	r2, [r7, #12]
 800a464:	601a      	str	r2, [r3, #0]
}
 800a466:	bf00      	nop
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr
 800a472:	bf00      	nop
 800a474:	40010000 	.word	0x40010000
 800a478:	40000400 	.word	0x40000400
 800a47c:	40000800 	.word	0x40000800
 800a480:	40000c00 	.word	0x40000c00
 800a484:	40010400 	.word	0x40010400
 800a488:	40014000 	.word	0x40014000
 800a48c:	40014400 	.word	0x40014400
 800a490:	40014800 	.word	0x40014800
 800a494:	4000e000 	.word	0x4000e000
 800a498:	4000e400 	.word	0x4000e400

0800a49c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b087      	sub	sp, #28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	60f8      	str	r0, [r7, #12]
 800a4a4:	60b9      	str	r1, [r7, #8]
 800a4a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	6a1b      	ldr	r3, [r3, #32]
 800a4ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	6a1b      	ldr	r3, [r3, #32]
 800a4b2:	f023 0201 	bic.w	r2, r3, #1
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	699b      	ldr	r3, [r3, #24]
 800a4be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	011b      	lsls	r3, r3, #4
 800a4cc:	693a      	ldr	r2, [r7, #16]
 800a4ce:	4313      	orrs	r3, r2
 800a4d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	f023 030a 	bic.w	r3, r3, #10
 800a4d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	693a      	ldr	r2, [r7, #16]
 800a4e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	697a      	ldr	r2, [r7, #20]
 800a4ec:	621a      	str	r2, [r3, #32]
}
 800a4ee:	bf00      	nop
 800a4f0:	371c      	adds	r7, #28
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f8:	4770      	bx	lr

0800a4fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4fa:	b480      	push	{r7}
 800a4fc:	b087      	sub	sp, #28
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	60f8      	str	r0, [r7, #12]
 800a502:	60b9      	str	r1, [r7, #8]
 800a504:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	6a1b      	ldr	r3, [r3, #32]
 800a50a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	6a1b      	ldr	r3, [r3, #32]
 800a510:	f023 0210 	bic.w	r2, r3, #16
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	699b      	ldr	r3, [r3, #24]
 800a51c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a524:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	031b      	lsls	r3, r3, #12
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a530:	697b      	ldr	r3, [r7, #20]
 800a532:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a536:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a538:	68bb      	ldr	r3, [r7, #8]
 800a53a:	011b      	lsls	r3, r3, #4
 800a53c:	697a      	ldr	r2, [r7, #20]
 800a53e:	4313      	orrs	r3, r2
 800a540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	693a      	ldr	r2, [r7, #16]
 800a546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	697a      	ldr	r2, [r7, #20]
 800a54c:	621a      	str	r2, [r3, #32]
}
 800a54e:	bf00      	nop
 800a550:	371c      	adds	r7, #28
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr
	...

0800a55c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b085      	sub	sp, #20
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a56c:	68fa      	ldr	r2, [r7, #12]
 800a56e:	4b09      	ldr	r3, [pc, #36]	@ (800a594 <TIM_ITRx_SetConfig+0x38>)
 800a570:	4013      	ands	r3, r2
 800a572:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a574:	683a      	ldr	r2, [r7, #0]
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	4313      	orrs	r3, r2
 800a57a:	f043 0307 	orr.w	r3, r3, #7
 800a57e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	609a      	str	r2, [r3, #8]
}
 800a586:	bf00      	nop
 800a588:	3714      	adds	r7, #20
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr
 800a592:	bf00      	nop
 800a594:	ffcfff8f 	.word	0xffcfff8f

0800a598 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a598:	b480      	push	{r7}
 800a59a:	b087      	sub	sp, #28
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	60b9      	str	r1, [r7, #8]
 800a5a2:	607a      	str	r2, [r7, #4]
 800a5a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	689b      	ldr	r3, [r3, #8]
 800a5aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a5ac:	697b      	ldr	r3, [r7, #20]
 800a5ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a5b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	021a      	lsls	r2, r3, #8
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	431a      	orrs	r2, r3
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	697a      	ldr	r2, [r7, #20]
 800a5ca:	609a      	str	r2, [r3, #8]
}
 800a5cc:	bf00      	nop
 800a5ce:	371c      	adds	r7, #28
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a5d8:	b480      	push	{r7}
 800a5da:	b085      	sub	sp, #20
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	6078      	str	r0, [r7, #4]
 800a5e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d101      	bne.n	800a5f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5ec:	2302      	movs	r3, #2
 800a5ee:	e077      	b.n	800a6e0 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	689b      	ldr	r3, [r3, #8]
 800a60e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a35      	ldr	r2, [pc, #212]	@ (800a6ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d004      	beq.n	800a624 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	4a34      	ldr	r2, [pc, #208]	@ (800a6f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a620:	4293      	cmp	r3, r2
 800a622:	d108      	bne.n	800a636 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a62a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	685b      	ldr	r3, [r3, #4]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	4313      	orrs	r3, r2
 800a634:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a63c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	68fa      	ldr	r2, [r7, #12]
 800a644:	4313      	orrs	r3, r2
 800a646:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	68fa      	ldr	r2, [r7, #12]
 800a64e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	4a25      	ldr	r2, [pc, #148]	@ (800a6ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d02c      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a662:	d027      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	4a22      	ldr	r2, [pc, #136]	@ (800a6f4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a66a:	4293      	cmp	r3, r2
 800a66c:	d022      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4a21      	ldr	r2, [pc, #132]	@ (800a6f8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a674:	4293      	cmp	r3, r2
 800a676:	d01d      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4a1f      	ldr	r2, [pc, #124]	@ (800a6fc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a67e:	4293      	cmp	r3, r2
 800a680:	d018      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	4a1a      	ldr	r2, [pc, #104]	@ (800a6f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d013      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	4a1b      	ldr	r2, [pc, #108]	@ (800a700 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a692:	4293      	cmp	r3, r2
 800a694:	d00e      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4a1a      	ldr	r2, [pc, #104]	@ (800a704 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d009      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a18      	ldr	r2, [pc, #96]	@ (800a708 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d004      	beq.n	800a6b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a17      	ldr	r2, [pc, #92]	@ (800a70c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d10c      	bne.n	800a6ce <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a6b4:	68bb      	ldr	r3, [r7, #8]
 800a6b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a6ba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a6bc:	683b      	ldr	r3, [r7, #0]
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	68ba      	ldr	r2, [r7, #8]
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	68ba      	ldr	r2, [r7, #8]
 800a6cc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3714      	adds	r7, #20
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr
 800a6ec:	40010000 	.word	0x40010000
 800a6f0:	40010400 	.word	0x40010400
 800a6f4:	40000400 	.word	0x40000400
 800a6f8:	40000800 	.word	0x40000800
 800a6fc:	40000c00 	.word	0x40000c00
 800a700:	40001800 	.word	0x40001800
 800a704:	40014000 	.word	0x40014000
 800a708:	4000e000 	.word	0x4000e000
 800a70c:	4000e400 	.word	0x4000e400

0800a710 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a710:	b480      	push	{r7}
 800a712:	b083      	sub	sp, #12
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a718:	bf00      	nop
 800a71a:	370c      	adds	r7, #12
 800a71c:	46bd      	mov	sp, r7
 800a71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a722:	4770      	bx	lr

0800a724 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a724:	b480      	push	{r7}
 800a726:	b083      	sub	sp, #12
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a72c:	bf00      	nop
 800a72e:	370c      	adds	r7, #12
 800a730:	46bd      	mov	sp, r7
 800a732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a736:	4770      	bx	lr

0800a738 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a738:	b480      	push	{r7}
 800a73a:	b083      	sub	sp, #12
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a740:	bf00      	nop
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d101      	bne.n	800a75e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a75a:	2301      	movs	r3, #1
 800a75c:	e042      	b.n	800a7e4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a764:	2b00      	cmp	r3, #0
 800a766:	d106      	bne.n	800a776 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2200      	movs	r2, #0
 800a76c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7f7 fd8f 	bl	8002294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2224      	movs	r2, #36	@ 0x24
 800a77a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f022 0201 	bic.w	r2, r2, #1
 800a78c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a792:	2b00      	cmp	r3, #0
 800a794:	d002      	beq.n	800a79c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f001 fb18 	bl	800bdcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 fca9 	bl	800b0f4 <UART_SetConfig>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d101      	bne.n	800a7ac <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e01b      	b.n	800a7e4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	685a      	ldr	r2, [r3, #4]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a7ba:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	689a      	ldr	r2, [r3, #8]
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a7ca:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	f042 0201 	orr.w	r2, r2, #1
 800a7da:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f001 fb97 	bl	800bf10 <UART_CheckIdleState>
 800a7e2:	4603      	mov	r3, r0
}
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b08a      	sub	sp, #40	@ 0x28
 800a7f0:	af02      	add	r7, sp, #8
 800a7f2:	60f8      	str	r0, [r7, #12]
 800a7f4:	60b9      	str	r1, [r7, #8]
 800a7f6:	603b      	str	r3, [r7, #0]
 800a7f8:	4613      	mov	r3, r2
 800a7fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a802:	2b20      	cmp	r3, #32
 800a804:	d17b      	bne.n	800a8fe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a806:	68bb      	ldr	r3, [r7, #8]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d002      	beq.n	800a812 <HAL_UART_Transmit+0x26>
 800a80c:	88fb      	ldrh	r3, [r7, #6]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d101      	bne.n	800a816 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	e074      	b.n	800a900 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2221      	movs	r2, #33	@ 0x21
 800a822:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a826:	f7f7 febd 	bl	80025a4 <HAL_GetTick>
 800a82a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	88fa      	ldrh	r2, [r7, #6]
 800a830:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	88fa      	ldrh	r2, [r7, #6]
 800a838:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	689b      	ldr	r3, [r3, #8]
 800a840:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a844:	d108      	bne.n	800a858 <HAL_UART_Transmit+0x6c>
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d104      	bne.n	800a858 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a84e:	2300      	movs	r3, #0
 800a850:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a852:	68bb      	ldr	r3, [r7, #8]
 800a854:	61bb      	str	r3, [r7, #24]
 800a856:	e003      	b.n	800a860 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a85c:	2300      	movs	r3, #0
 800a85e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a860:	e030      	b.n	800a8c4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	9300      	str	r3, [sp, #0]
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	2200      	movs	r2, #0
 800a86a:	2180      	movs	r1, #128	@ 0x80
 800a86c:	68f8      	ldr	r0, [r7, #12]
 800a86e:	f001 fbf9 	bl	800c064 <UART_WaitOnFlagUntilTimeout>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	d005      	beq.n	800a884 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	2220      	movs	r2, #32
 800a87c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a880:	2303      	movs	r3, #3
 800a882:	e03d      	b.n	800a900 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a884:	69fb      	ldr	r3, [r7, #28]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d10b      	bne.n	800a8a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a88a:	69bb      	ldr	r3, [r7, #24]
 800a88c:	881b      	ldrh	r3, [r3, #0]
 800a88e:	461a      	mov	r2, r3
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a898:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	3302      	adds	r3, #2
 800a89e:	61bb      	str	r3, [r7, #24]
 800a8a0:	e007      	b.n	800a8b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a8a2:	69fb      	ldr	r3, [r7, #28]
 800a8a4:	781a      	ldrb	r2, [r3, #0]
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a8ac:	69fb      	ldr	r3, [r7, #28]
 800a8ae:	3301      	adds	r3, #1
 800a8b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8b8:	b29b      	uxth	r3, r3
 800a8ba:	3b01      	subs	r3, #1
 800a8bc:	b29a      	uxth	r2, r3
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d1c8      	bne.n	800a862 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	9300      	str	r3, [sp, #0]
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	2140      	movs	r1, #64	@ 0x40
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f001 fbc2 	bl	800c064 <UART_WaitOnFlagUntilTimeout>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d005      	beq.n	800a8f2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2220      	movs	r2, #32
 800a8ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a8ee:	2303      	movs	r3, #3
 800a8f0:	e006      	b.n	800a900 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2220      	movs	r2, #32
 800a8f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	e000      	b.n	800a900 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a8fe:	2302      	movs	r3, #2
  }
}
 800a900:	4618      	mov	r0, r3
 800a902:	3720      	adds	r7, #32
 800a904:	46bd      	mov	sp, r7
 800a906:	bd80      	pop	{r7, pc}

0800a908 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b0ba      	sub	sp, #232	@ 0xe8
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	69db      	ldr	r3, [r3, #28]
 800a916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a92e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a932:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a936:	4013      	ands	r3, r2
 800a938:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a93c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a940:	2b00      	cmp	r3, #0
 800a942:	d11b      	bne.n	800a97c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a944:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a948:	f003 0320 	and.w	r3, r3, #32
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d015      	beq.n	800a97c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a954:	f003 0320 	and.w	r3, r3, #32
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d105      	bne.n	800a968 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a95c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a964:	2b00      	cmp	r3, #0
 800a966:	d009      	beq.n	800a97c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f000 8393 	beq.w	800b098 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	4798      	blx	r3
      }
      return;
 800a97a:	e38d      	b.n	800b098 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a97c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a980:	2b00      	cmp	r3, #0
 800a982:	f000 8123 	beq.w	800abcc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a986:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a98a:	4b8d      	ldr	r3, [pc, #564]	@ (800abc0 <HAL_UART_IRQHandler+0x2b8>)
 800a98c:	4013      	ands	r3, r2
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d106      	bne.n	800a9a0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a992:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a996:	4b8b      	ldr	r3, [pc, #556]	@ (800abc4 <HAL_UART_IRQHandler+0x2bc>)
 800a998:	4013      	ands	r3, r2
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	f000 8116 	beq.w	800abcc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a9a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9a4:	f003 0301 	and.w	r3, r3, #1
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d011      	beq.n	800a9d0 <HAL_UART_IRQHandler+0xc8>
 800a9ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00b      	beq.n	800a9d0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9c6:	f043 0201 	orr.w	r2, r3, #1
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a9d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9d4:	f003 0302 	and.w	r3, r3, #2
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d011      	beq.n	800aa00 <HAL_UART_IRQHandler+0xf8>
 800a9dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9e0:	f003 0301 	and.w	r3, r3, #1
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00b      	beq.n	800aa00 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	2202      	movs	r2, #2
 800a9ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a9f6:	f043 0204 	orr.w	r2, r3, #4
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa04:	f003 0304 	and.w	r3, r3, #4
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d011      	beq.n	800aa30 <HAL_UART_IRQHandler+0x128>
 800aa0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aa10:	f003 0301 	and.w	r3, r3, #1
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d00b      	beq.n	800aa30 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	2204      	movs	r2, #4
 800aa1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa26:	f043 0202 	orr.w	r2, r3, #2
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aa30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa34:	f003 0308 	and.w	r3, r3, #8
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d017      	beq.n	800aa6c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa40:	f003 0320 	and.w	r3, r3, #32
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d105      	bne.n	800aa54 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800aa48:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800aa4c:	4b5c      	ldr	r3, [pc, #368]	@ (800abc0 <HAL_UART_IRQHandler+0x2b8>)
 800aa4e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00b      	beq.n	800aa6c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	2208      	movs	r2, #8
 800aa5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa62:	f043 0208 	orr.w	r2, r3, #8
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aa6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d012      	beq.n	800aa9e <HAL_UART_IRQHandler+0x196>
 800aa78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00c      	beq.n	800aa9e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800aa8c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aa94:	f043 0220 	orr.w	r2, r3, #32
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	f000 82f9 	beq.w	800b09c <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800aaaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aaae:	f003 0320 	and.w	r3, r3, #32
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d013      	beq.n	800aade <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800aab6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aaba:	f003 0320 	and.w	r3, r3, #32
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d105      	bne.n	800aace <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800aac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800aac6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d007      	beq.n	800aade <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d003      	beq.n	800aade <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aada:	6878      	ldr	r0, [r7, #4]
 800aadc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aae4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aaf2:	2b40      	cmp	r3, #64	@ 0x40
 800aaf4:	d005      	beq.n	800ab02 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800aaf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aafa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d054      	beq.n	800abac <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f001 fb1c 	bl	800c140 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab12:	2b40      	cmp	r3, #64	@ 0x40
 800ab14:	d146      	bne.n	800aba4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	3308      	adds	r3, #8
 800ab1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ab24:	e853 3f00 	ldrex	r3, [r3]
 800ab28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ab2c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ab30:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ab34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	3308      	adds	r3, #8
 800ab3e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ab42:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ab46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab4a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ab4e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ab52:	e841 2300 	strex	r3, r2, [r1]
 800ab56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ab5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d1d9      	bne.n	800ab16 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d017      	beq.n	800ab9c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab72:	4a15      	ldr	r2, [pc, #84]	@ (800abc8 <HAL_UART_IRQHandler+0x2c0>)
 800ab74:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	f7f8 fcdd 	bl	800353c <HAL_DMA_Abort_IT>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d019      	beq.n	800abbc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ab8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab90:	687a      	ldr	r2, [r7, #4]
 800ab92:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ab96:	4610      	mov	r0, r2
 800ab98:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab9a:	e00f      	b.n	800abbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab9c:	6878      	ldr	r0, [r7, #4]
 800ab9e:	f000 fa93 	bl	800b0c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aba2:	e00b      	b.n	800abbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aba4:	6878      	ldr	r0, [r7, #4]
 800aba6:	f000 fa8f 	bl	800b0c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abaa:	e007      	b.n	800abbc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 fa8b 	bl	800b0c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2200      	movs	r2, #0
 800abb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800abba:	e26f      	b.n	800b09c <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abbc:	bf00      	nop
    return;
 800abbe:	e26d      	b.n	800b09c <HAL_UART_IRQHandler+0x794>
 800abc0:	10000001 	.word	0x10000001
 800abc4:	04000120 	.word	0x04000120
 800abc8:	0800c20d 	.word	0x0800c20d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	f040 8203 	bne.w	800afdc <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800abd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abda:	f003 0310 	and.w	r3, r3, #16
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f000 81fc 	beq.w	800afdc <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800abe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800abe8:	f003 0310 	and.w	r3, r3, #16
 800abec:	2b00      	cmp	r3, #0
 800abee:	f000 81f5 	beq.w	800afdc <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	2210      	movs	r2, #16
 800abf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac04:	2b40      	cmp	r3, #64	@ 0x40
 800ac06:	f040 816d 	bne.w	800aee4 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	4aa4      	ldr	r2, [pc, #656]	@ (800aea4 <HAL_UART_IRQHandler+0x59c>)
 800ac14:	4293      	cmp	r3, r2
 800ac16:	d068      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4aa1      	ldr	r2, [pc, #644]	@ (800aea8 <HAL_UART_IRQHandler+0x5a0>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d061      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4a9f      	ldr	r2, [pc, #636]	@ (800aeac <HAL_UART_IRQHandler+0x5a4>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d05a      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4a9c      	ldr	r2, [pc, #624]	@ (800aeb0 <HAL_UART_IRQHandler+0x5a8>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d053      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	4a9a      	ldr	r2, [pc, #616]	@ (800aeb4 <HAL_UART_IRQHandler+0x5ac>)
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	d04c      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	4a97      	ldr	r2, [pc, #604]	@ (800aeb8 <HAL_UART_IRQHandler+0x5b0>)
 800ac5a:	4293      	cmp	r3, r2
 800ac5c:	d045      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a95      	ldr	r2, [pc, #596]	@ (800aebc <HAL_UART_IRQHandler+0x5b4>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d03e      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	4a92      	ldr	r2, [pc, #584]	@ (800aec0 <HAL_UART_IRQHandler+0x5b8>)
 800ac76:	4293      	cmp	r3, r2
 800ac78:	d037      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	4a90      	ldr	r2, [pc, #576]	@ (800aec4 <HAL_UART_IRQHandler+0x5bc>)
 800ac84:	4293      	cmp	r3, r2
 800ac86:	d030      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	4a8d      	ldr	r2, [pc, #564]	@ (800aec8 <HAL_UART_IRQHandler+0x5c0>)
 800ac92:	4293      	cmp	r3, r2
 800ac94:	d029      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	4a8b      	ldr	r2, [pc, #556]	@ (800aecc <HAL_UART_IRQHandler+0x5c4>)
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d022      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4a88      	ldr	r2, [pc, #544]	@ (800aed0 <HAL_UART_IRQHandler+0x5c8>)
 800acae:	4293      	cmp	r3, r2
 800acb0:	d01b      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a86      	ldr	r2, [pc, #536]	@ (800aed4 <HAL_UART_IRQHandler+0x5cc>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d014      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	4a83      	ldr	r2, [pc, #524]	@ (800aed8 <HAL_UART_IRQHandler+0x5d0>)
 800acca:	4293      	cmp	r3, r2
 800accc:	d00d      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a81      	ldr	r2, [pc, #516]	@ (800aedc <HAL_UART_IRQHandler+0x5d4>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d006      	beq.n	800acea <HAL_UART_IRQHandler+0x3e2>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	4a7e      	ldr	r2, [pc, #504]	@ (800aee0 <HAL_UART_IRQHandler+0x5d8>)
 800ace6:	4293      	cmp	r3, r2
 800ace8:	d106      	bne.n	800acf8 <HAL_UART_IRQHandler+0x3f0>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	b29b      	uxth	r3, r3
 800acf6:	e005      	b.n	800ad04 <HAL_UART_IRQHandler+0x3fc>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	685b      	ldr	r3, [r3, #4]
 800ad02:	b29b      	uxth	r3, r3
 800ad04:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ad08:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	f000 80ad 	beq.w	800ae6c <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ad18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	f080 80a5 	bcs.w	800ae6c <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ad28:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ad32:	69db      	ldr	r3, [r3, #28]
 800ad34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad38:	f000 8087 	beq.w	800ae4a <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ad48:	e853 3f00 	ldrex	r3, [r3]
 800ad4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ad50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ad58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	461a      	mov	r2, r3
 800ad62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ad66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ad6a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ad72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ad76:	e841 2300 	strex	r3, r2, [r1]
 800ad7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ad7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d1da      	bne.n	800ad3c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	3308      	adds	r3, #8
 800ad8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ad90:	e853 3f00 	ldrex	r3, [r3]
 800ad94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ad96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad98:	f023 0301 	bic.w	r3, r3, #1
 800ad9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	3308      	adds	r3, #8
 800ada6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800adaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800adae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800adb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800adb6:	e841 2300 	strex	r3, r2, [r1]
 800adba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800adbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d1e1      	bne.n	800ad86 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	3308      	adds	r3, #8
 800adc8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800adcc:	e853 3f00 	ldrex	r3, [r3]
 800add0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800add2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800add4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800add8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3308      	adds	r3, #8
 800ade2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ade6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ade8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800adec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800adee:	e841 2300 	strex	r3, r2, [r1]
 800adf2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800adf4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d1e3      	bne.n	800adc2 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2220      	movs	r2, #32
 800adfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2200      	movs	r2, #0
 800ae06:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ae10:	e853 3f00 	ldrex	r3, [r3]
 800ae14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ae16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ae18:	f023 0310 	bic.w	r3, r3, #16
 800ae1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	461a      	mov	r2, r3
 800ae26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ae2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ae30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ae32:	e841 2300 	strex	r3, r2, [r1]
 800ae36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ae38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d1e4      	bne.n	800ae08 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae44:	4618      	mov	r0, r3
 800ae46:	f7f8 f85b 	bl	8002f00 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2202      	movs	r2, #2
 800ae4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ae5c:	b29b      	uxth	r3, r3
 800ae5e:	1ad3      	subs	r3, r2, r3
 800ae60:	b29b      	uxth	r3, r3
 800ae62:	4619      	mov	r1, r3
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 f939 	bl	800b0dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ae6a:	e119      	b.n	800b0a0 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ae76:	429a      	cmp	r2, r3
 800ae78:	f040 8112 	bne.w	800b0a0 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae82:	69db      	ldr	r3, [r3, #28]
 800ae84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ae88:	f040 810a 	bne.w	800b0a0 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2202      	movs	r2, #2
 800ae90:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ae98:	4619      	mov	r1, r3
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 f91e 	bl	800b0dc <HAL_UARTEx_RxEventCallback>
      return;
 800aea0:	e0fe      	b.n	800b0a0 <HAL_UART_IRQHandler+0x798>
 800aea2:	bf00      	nop
 800aea4:	40020010 	.word	0x40020010
 800aea8:	40020028 	.word	0x40020028
 800aeac:	40020040 	.word	0x40020040
 800aeb0:	40020058 	.word	0x40020058
 800aeb4:	40020070 	.word	0x40020070
 800aeb8:	40020088 	.word	0x40020088
 800aebc:	400200a0 	.word	0x400200a0
 800aec0:	400200b8 	.word	0x400200b8
 800aec4:	40020410 	.word	0x40020410
 800aec8:	40020428 	.word	0x40020428
 800aecc:	40020440 	.word	0x40020440
 800aed0:	40020458 	.word	0x40020458
 800aed4:	40020470 	.word	0x40020470
 800aed8:	40020488 	.word	0x40020488
 800aedc:	400204a0 	.word	0x400204a0
 800aee0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	1ad3      	subs	r3, r2, r3
 800aef4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aefe:	b29b      	uxth	r3, r3
 800af00:	2b00      	cmp	r3, #0
 800af02:	f000 80cf 	beq.w	800b0a4 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800af06:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	f000 80ca 	beq.w	800b0a4 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af18:	e853 3f00 	ldrex	r3, [r3]
 800af1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	461a      	mov	r2, r3
 800af2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800af32:	647b      	str	r3, [r7, #68]	@ 0x44
 800af34:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af3a:	e841 2300 	strex	r3, r2, [r1]
 800af3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af42:	2b00      	cmp	r3, #0
 800af44:	d1e4      	bne.n	800af10 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3308      	adds	r3, #8
 800af4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af50:	e853 3f00 	ldrex	r3, [r3]
 800af54:	623b      	str	r3, [r7, #32]
   return(result);
 800af56:	6a3a      	ldr	r2, [r7, #32]
 800af58:	4b55      	ldr	r3, [pc, #340]	@ (800b0b0 <HAL_UART_IRQHandler+0x7a8>)
 800af5a:	4013      	ands	r3, r2
 800af5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	3308      	adds	r3, #8
 800af66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800af6a:	633a      	str	r2, [r7, #48]	@ 0x30
 800af6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af72:	e841 2300 	strex	r3, r2, [r1]
 800af76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d1e3      	bne.n	800af46 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2220      	movs	r2, #32
 800af82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2200      	movs	r2, #0
 800af8a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af98:	693b      	ldr	r3, [r7, #16]
 800af9a:	e853 3f00 	ldrex	r3, [r3]
 800af9e:	60fb      	str	r3, [r7, #12]
   return(result);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	f023 0310 	bic.w	r3, r3, #16
 800afa6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	461a      	mov	r2, r3
 800afb0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800afb4:	61fb      	str	r3, [r7, #28]
 800afb6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afb8:	69b9      	ldr	r1, [r7, #24]
 800afba:	69fa      	ldr	r2, [r7, #28]
 800afbc:	e841 2300 	strex	r3, r2, [r1]
 800afc0:	617b      	str	r3, [r7, #20]
   return(result);
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d1e4      	bne.n	800af92 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	2202      	movs	r2, #2
 800afcc:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800afce:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 f881 	bl	800b0dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800afda:	e063      	b.n	800b0a4 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800afdc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afe0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d00e      	beq.n	800b006 <HAL_UART_IRQHandler+0x6fe>
 800afe8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800afec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d008      	beq.n	800b006 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800affc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800affe:	6878      	ldr	r0, [r7, #4]
 800b000:	f001 f941 	bl	800c286 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b004:	e051      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b00a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d014      	beq.n	800b03c <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d105      	bne.n	800b02a <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b01e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b022:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b026:	2b00      	cmp	r3, #0
 800b028:	d008      	beq.n	800b03c <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d03a      	beq.n	800b0a8 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	4798      	blx	r3
    }
    return;
 800b03a:	e035      	b.n	800b0a8 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b03c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b044:	2b00      	cmp	r3, #0
 800b046:	d009      	beq.n	800b05c <HAL_UART_IRQHandler+0x754>
 800b048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b04c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b050:	2b00      	cmp	r3, #0
 800b052:	d003      	beq.n	800b05c <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f001 f8eb 	bl	800c230 <UART_EndTransmit_IT>
    return;
 800b05a:	e026      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b05c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b060:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d009      	beq.n	800b07c <HAL_UART_IRQHandler+0x774>
 800b068:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b06c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b070:	2b00      	cmp	r3, #0
 800b072:	d003      	beq.n	800b07c <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f001 f91a 	bl	800c2ae <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b07a:	e016      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b07c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b080:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d010      	beq.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
 800b088:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	da0c      	bge.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f001 f902 	bl	800c29a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b096:	e008      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800b098:	bf00      	nop
 800b09a:	e006      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
    return;
 800b09c:	bf00      	nop
 800b09e:	e004      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800b0a0:	bf00      	nop
 800b0a2:	e002      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
      return;
 800b0a4:	bf00      	nop
 800b0a6:	e000      	b.n	800b0aa <HAL_UART_IRQHandler+0x7a2>
    return;
 800b0a8:	bf00      	nop
  }
}
 800b0aa:	37e8      	adds	r7, #232	@ 0xe8
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	bd80      	pop	{r7, pc}
 800b0b0:	effffffe 	.word	0xeffffffe

0800b0b4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b0bc:	bf00      	nop
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr

0800b0c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b0d0:	bf00      	nop
 800b0d2:	370c      	adds	r7, #12
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr

0800b0dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b0dc:	b480      	push	{r7}
 800b0de:	b083      	sub	sp, #12
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
 800b0e4:	460b      	mov	r3, r1
 800b0e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b0e8:	bf00      	nop
 800b0ea:	370c      	adds	r7, #12
 800b0ec:	46bd      	mov	sp, r7
 800b0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f2:	4770      	bx	lr

0800b0f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b0f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b0f8:	b092      	sub	sp, #72	@ 0x48
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b0fe:	2300      	movs	r3, #0
 800b100:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b104:	697b      	ldr	r3, [r7, #20]
 800b106:	689a      	ldr	r2, [r3, #8]
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	691b      	ldr	r3, [r3, #16]
 800b10c:	431a      	orrs	r2, r3
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	695b      	ldr	r3, [r3, #20]
 800b112:	431a      	orrs	r2, r3
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	69db      	ldr	r3, [r3, #28]
 800b118:	4313      	orrs	r3, r2
 800b11a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b11c:	697b      	ldr	r3, [r7, #20]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	681a      	ldr	r2, [r3, #0]
 800b122:	4bbe      	ldr	r3, [pc, #760]	@ (800b41c <UART_SetConfig+0x328>)
 800b124:	4013      	ands	r3, r2
 800b126:	697a      	ldr	r2, [r7, #20]
 800b128:	6812      	ldr	r2, [r2, #0]
 800b12a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b12c:	430b      	orrs	r3, r1
 800b12e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	685b      	ldr	r3, [r3, #4]
 800b136:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b13a:	697b      	ldr	r3, [r7, #20]
 800b13c:	68da      	ldr	r2, [r3, #12]
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	430a      	orrs	r2, r1
 800b144:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	699b      	ldr	r3, [r3, #24]
 800b14a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b14c:	697b      	ldr	r3, [r7, #20]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4ab3      	ldr	r2, [pc, #716]	@ (800b420 <UART_SetConfig+0x32c>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d004      	beq.n	800b160 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	6a1b      	ldr	r3, [r3, #32]
 800b15a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b15c:	4313      	orrs	r3, r2
 800b15e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b160:	697b      	ldr	r3, [r7, #20]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	689a      	ldr	r2, [r3, #8]
 800b166:	4baf      	ldr	r3, [pc, #700]	@ (800b424 <UART_SetConfig+0x330>)
 800b168:	4013      	ands	r3, r2
 800b16a:	697a      	ldr	r2, [r7, #20]
 800b16c:	6812      	ldr	r2, [r2, #0]
 800b16e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b170:	430b      	orrs	r3, r1
 800b172:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b174:	697b      	ldr	r3, [r7, #20]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b17a:	f023 010f 	bic.w	r1, r3, #15
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	430a      	orrs	r2, r1
 800b188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	4aa6      	ldr	r2, [pc, #664]	@ (800b428 <UART_SetConfig+0x334>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d177      	bne.n	800b284 <UART_SetConfig+0x190>
 800b194:	4ba5      	ldr	r3, [pc, #660]	@ (800b42c <UART_SetConfig+0x338>)
 800b196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b198:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b19c:	2b28      	cmp	r3, #40	@ 0x28
 800b19e:	d86d      	bhi.n	800b27c <UART_SetConfig+0x188>
 800b1a0:	a201      	add	r2, pc, #4	@ (adr r2, 800b1a8 <UART_SetConfig+0xb4>)
 800b1a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1a6:	bf00      	nop
 800b1a8:	0800b24d 	.word	0x0800b24d
 800b1ac:	0800b27d 	.word	0x0800b27d
 800b1b0:	0800b27d 	.word	0x0800b27d
 800b1b4:	0800b27d 	.word	0x0800b27d
 800b1b8:	0800b27d 	.word	0x0800b27d
 800b1bc:	0800b27d 	.word	0x0800b27d
 800b1c0:	0800b27d 	.word	0x0800b27d
 800b1c4:	0800b27d 	.word	0x0800b27d
 800b1c8:	0800b255 	.word	0x0800b255
 800b1cc:	0800b27d 	.word	0x0800b27d
 800b1d0:	0800b27d 	.word	0x0800b27d
 800b1d4:	0800b27d 	.word	0x0800b27d
 800b1d8:	0800b27d 	.word	0x0800b27d
 800b1dc:	0800b27d 	.word	0x0800b27d
 800b1e0:	0800b27d 	.word	0x0800b27d
 800b1e4:	0800b27d 	.word	0x0800b27d
 800b1e8:	0800b25d 	.word	0x0800b25d
 800b1ec:	0800b27d 	.word	0x0800b27d
 800b1f0:	0800b27d 	.word	0x0800b27d
 800b1f4:	0800b27d 	.word	0x0800b27d
 800b1f8:	0800b27d 	.word	0x0800b27d
 800b1fc:	0800b27d 	.word	0x0800b27d
 800b200:	0800b27d 	.word	0x0800b27d
 800b204:	0800b27d 	.word	0x0800b27d
 800b208:	0800b265 	.word	0x0800b265
 800b20c:	0800b27d 	.word	0x0800b27d
 800b210:	0800b27d 	.word	0x0800b27d
 800b214:	0800b27d 	.word	0x0800b27d
 800b218:	0800b27d 	.word	0x0800b27d
 800b21c:	0800b27d 	.word	0x0800b27d
 800b220:	0800b27d 	.word	0x0800b27d
 800b224:	0800b27d 	.word	0x0800b27d
 800b228:	0800b26d 	.word	0x0800b26d
 800b22c:	0800b27d 	.word	0x0800b27d
 800b230:	0800b27d 	.word	0x0800b27d
 800b234:	0800b27d 	.word	0x0800b27d
 800b238:	0800b27d 	.word	0x0800b27d
 800b23c:	0800b27d 	.word	0x0800b27d
 800b240:	0800b27d 	.word	0x0800b27d
 800b244:	0800b27d 	.word	0x0800b27d
 800b248:	0800b275 	.word	0x0800b275
 800b24c:	2301      	movs	r3, #1
 800b24e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b252:	e326      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b254:	2304      	movs	r3, #4
 800b256:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b25a:	e322      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b25c:	2308      	movs	r3, #8
 800b25e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b262:	e31e      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b264:	2310      	movs	r3, #16
 800b266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b26a:	e31a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b26c:	2320      	movs	r3, #32
 800b26e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b272:	e316      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b274:	2340      	movs	r3, #64	@ 0x40
 800b276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b27a:	e312      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b27c:	2380      	movs	r3, #128	@ 0x80
 800b27e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b282:	e30e      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a69      	ldr	r2, [pc, #420]	@ (800b430 <UART_SetConfig+0x33c>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d130      	bne.n	800b2f0 <UART_SetConfig+0x1fc>
 800b28e:	4b67      	ldr	r3, [pc, #412]	@ (800b42c <UART_SetConfig+0x338>)
 800b290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b292:	f003 0307 	and.w	r3, r3, #7
 800b296:	2b05      	cmp	r3, #5
 800b298:	d826      	bhi.n	800b2e8 <UART_SetConfig+0x1f4>
 800b29a:	a201      	add	r2, pc, #4	@ (adr r2, 800b2a0 <UART_SetConfig+0x1ac>)
 800b29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2a0:	0800b2b9 	.word	0x0800b2b9
 800b2a4:	0800b2c1 	.word	0x0800b2c1
 800b2a8:	0800b2c9 	.word	0x0800b2c9
 800b2ac:	0800b2d1 	.word	0x0800b2d1
 800b2b0:	0800b2d9 	.word	0x0800b2d9
 800b2b4:	0800b2e1 	.word	0x0800b2e1
 800b2b8:	2300      	movs	r3, #0
 800b2ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2be:	e2f0      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2c0:	2304      	movs	r3, #4
 800b2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2c6:	e2ec      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2c8:	2308      	movs	r3, #8
 800b2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ce:	e2e8      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2d0:	2310      	movs	r3, #16
 800b2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2d6:	e2e4      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2d8:	2320      	movs	r3, #32
 800b2da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2de:	e2e0      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2e0:	2340      	movs	r3, #64	@ 0x40
 800b2e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2e6:	e2dc      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2e8:	2380      	movs	r3, #128	@ 0x80
 800b2ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b2ee:	e2d8      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	4a4f      	ldr	r2, [pc, #316]	@ (800b434 <UART_SetConfig+0x340>)
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	d130      	bne.n	800b35c <UART_SetConfig+0x268>
 800b2fa:	4b4c      	ldr	r3, [pc, #304]	@ (800b42c <UART_SetConfig+0x338>)
 800b2fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b2fe:	f003 0307 	and.w	r3, r3, #7
 800b302:	2b05      	cmp	r3, #5
 800b304:	d826      	bhi.n	800b354 <UART_SetConfig+0x260>
 800b306:	a201      	add	r2, pc, #4	@ (adr r2, 800b30c <UART_SetConfig+0x218>)
 800b308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b30c:	0800b325 	.word	0x0800b325
 800b310:	0800b32d 	.word	0x0800b32d
 800b314:	0800b335 	.word	0x0800b335
 800b318:	0800b33d 	.word	0x0800b33d
 800b31c:	0800b345 	.word	0x0800b345
 800b320:	0800b34d 	.word	0x0800b34d
 800b324:	2300      	movs	r3, #0
 800b326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b32a:	e2ba      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b32c:	2304      	movs	r3, #4
 800b32e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b332:	e2b6      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b334:	2308      	movs	r3, #8
 800b336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b33a:	e2b2      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b33c:	2310      	movs	r3, #16
 800b33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b342:	e2ae      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b344:	2320      	movs	r3, #32
 800b346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b34a:	e2aa      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b34c:	2340      	movs	r3, #64	@ 0x40
 800b34e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b352:	e2a6      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b354:	2380      	movs	r3, #128	@ 0x80
 800b356:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b35a:	e2a2      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b35c:	697b      	ldr	r3, [r7, #20]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a35      	ldr	r2, [pc, #212]	@ (800b438 <UART_SetConfig+0x344>)
 800b362:	4293      	cmp	r3, r2
 800b364:	d130      	bne.n	800b3c8 <UART_SetConfig+0x2d4>
 800b366:	4b31      	ldr	r3, [pc, #196]	@ (800b42c <UART_SetConfig+0x338>)
 800b368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b36a:	f003 0307 	and.w	r3, r3, #7
 800b36e:	2b05      	cmp	r3, #5
 800b370:	d826      	bhi.n	800b3c0 <UART_SetConfig+0x2cc>
 800b372:	a201      	add	r2, pc, #4	@ (adr r2, 800b378 <UART_SetConfig+0x284>)
 800b374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b378:	0800b391 	.word	0x0800b391
 800b37c:	0800b399 	.word	0x0800b399
 800b380:	0800b3a1 	.word	0x0800b3a1
 800b384:	0800b3a9 	.word	0x0800b3a9
 800b388:	0800b3b1 	.word	0x0800b3b1
 800b38c:	0800b3b9 	.word	0x0800b3b9
 800b390:	2300      	movs	r3, #0
 800b392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b396:	e284      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b398:	2304      	movs	r3, #4
 800b39a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b39e:	e280      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3a0:	2308      	movs	r3, #8
 800b3a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3a6:	e27c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3a8:	2310      	movs	r3, #16
 800b3aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3ae:	e278      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3b0:	2320      	movs	r3, #32
 800b3b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3b6:	e274      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3b8:	2340      	movs	r3, #64	@ 0x40
 800b3ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3be:	e270      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3c0:	2380      	movs	r3, #128	@ 0x80
 800b3c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b3c6:	e26c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b3c8:	697b      	ldr	r3, [r7, #20]
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	4a1b      	ldr	r2, [pc, #108]	@ (800b43c <UART_SetConfig+0x348>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d142      	bne.n	800b458 <UART_SetConfig+0x364>
 800b3d2:	4b16      	ldr	r3, [pc, #88]	@ (800b42c <UART_SetConfig+0x338>)
 800b3d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3d6:	f003 0307 	and.w	r3, r3, #7
 800b3da:	2b05      	cmp	r3, #5
 800b3dc:	d838      	bhi.n	800b450 <UART_SetConfig+0x35c>
 800b3de:	a201      	add	r2, pc, #4	@ (adr r2, 800b3e4 <UART_SetConfig+0x2f0>)
 800b3e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3e4:	0800b3fd 	.word	0x0800b3fd
 800b3e8:	0800b405 	.word	0x0800b405
 800b3ec:	0800b40d 	.word	0x0800b40d
 800b3f0:	0800b415 	.word	0x0800b415
 800b3f4:	0800b441 	.word	0x0800b441
 800b3f8:	0800b449 	.word	0x0800b449
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b402:	e24e      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b404:	2304      	movs	r3, #4
 800b406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b40a:	e24a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b40c:	2308      	movs	r3, #8
 800b40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b412:	e246      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b414:	2310      	movs	r3, #16
 800b416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b41a:	e242      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b41c:	cfff69f3 	.word	0xcfff69f3
 800b420:	58000c00 	.word	0x58000c00
 800b424:	11fff4ff 	.word	0x11fff4ff
 800b428:	40011000 	.word	0x40011000
 800b42c:	58024400 	.word	0x58024400
 800b430:	40004400 	.word	0x40004400
 800b434:	40004800 	.word	0x40004800
 800b438:	40004c00 	.word	0x40004c00
 800b43c:	40005000 	.word	0x40005000
 800b440:	2320      	movs	r3, #32
 800b442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b446:	e22c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b448:	2340      	movs	r3, #64	@ 0x40
 800b44a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b44e:	e228      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b450:	2380      	movs	r3, #128	@ 0x80
 800b452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b456:	e224      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	4ab1      	ldr	r2, [pc, #708]	@ (800b724 <UART_SetConfig+0x630>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d176      	bne.n	800b550 <UART_SetConfig+0x45c>
 800b462:	4bb1      	ldr	r3, [pc, #708]	@ (800b728 <UART_SetConfig+0x634>)
 800b464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b466:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b46a:	2b28      	cmp	r3, #40	@ 0x28
 800b46c:	d86c      	bhi.n	800b548 <UART_SetConfig+0x454>
 800b46e:	a201      	add	r2, pc, #4	@ (adr r2, 800b474 <UART_SetConfig+0x380>)
 800b470:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b474:	0800b519 	.word	0x0800b519
 800b478:	0800b549 	.word	0x0800b549
 800b47c:	0800b549 	.word	0x0800b549
 800b480:	0800b549 	.word	0x0800b549
 800b484:	0800b549 	.word	0x0800b549
 800b488:	0800b549 	.word	0x0800b549
 800b48c:	0800b549 	.word	0x0800b549
 800b490:	0800b549 	.word	0x0800b549
 800b494:	0800b521 	.word	0x0800b521
 800b498:	0800b549 	.word	0x0800b549
 800b49c:	0800b549 	.word	0x0800b549
 800b4a0:	0800b549 	.word	0x0800b549
 800b4a4:	0800b549 	.word	0x0800b549
 800b4a8:	0800b549 	.word	0x0800b549
 800b4ac:	0800b549 	.word	0x0800b549
 800b4b0:	0800b549 	.word	0x0800b549
 800b4b4:	0800b529 	.word	0x0800b529
 800b4b8:	0800b549 	.word	0x0800b549
 800b4bc:	0800b549 	.word	0x0800b549
 800b4c0:	0800b549 	.word	0x0800b549
 800b4c4:	0800b549 	.word	0x0800b549
 800b4c8:	0800b549 	.word	0x0800b549
 800b4cc:	0800b549 	.word	0x0800b549
 800b4d0:	0800b549 	.word	0x0800b549
 800b4d4:	0800b531 	.word	0x0800b531
 800b4d8:	0800b549 	.word	0x0800b549
 800b4dc:	0800b549 	.word	0x0800b549
 800b4e0:	0800b549 	.word	0x0800b549
 800b4e4:	0800b549 	.word	0x0800b549
 800b4e8:	0800b549 	.word	0x0800b549
 800b4ec:	0800b549 	.word	0x0800b549
 800b4f0:	0800b549 	.word	0x0800b549
 800b4f4:	0800b539 	.word	0x0800b539
 800b4f8:	0800b549 	.word	0x0800b549
 800b4fc:	0800b549 	.word	0x0800b549
 800b500:	0800b549 	.word	0x0800b549
 800b504:	0800b549 	.word	0x0800b549
 800b508:	0800b549 	.word	0x0800b549
 800b50c:	0800b549 	.word	0x0800b549
 800b510:	0800b549 	.word	0x0800b549
 800b514:	0800b541 	.word	0x0800b541
 800b518:	2301      	movs	r3, #1
 800b51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b51e:	e1c0      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b520:	2304      	movs	r3, #4
 800b522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b526:	e1bc      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b528:	2308      	movs	r3, #8
 800b52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b52e:	e1b8      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b530:	2310      	movs	r3, #16
 800b532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b536:	e1b4      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b538:	2320      	movs	r3, #32
 800b53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b53e:	e1b0      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b540:	2340      	movs	r3, #64	@ 0x40
 800b542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b546:	e1ac      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b548:	2380      	movs	r3, #128	@ 0x80
 800b54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b54e:	e1a8      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a75      	ldr	r2, [pc, #468]	@ (800b72c <UART_SetConfig+0x638>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d130      	bne.n	800b5bc <UART_SetConfig+0x4c8>
 800b55a:	4b73      	ldr	r3, [pc, #460]	@ (800b728 <UART_SetConfig+0x634>)
 800b55c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b55e:	f003 0307 	and.w	r3, r3, #7
 800b562:	2b05      	cmp	r3, #5
 800b564:	d826      	bhi.n	800b5b4 <UART_SetConfig+0x4c0>
 800b566:	a201      	add	r2, pc, #4	@ (adr r2, 800b56c <UART_SetConfig+0x478>)
 800b568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b56c:	0800b585 	.word	0x0800b585
 800b570:	0800b58d 	.word	0x0800b58d
 800b574:	0800b595 	.word	0x0800b595
 800b578:	0800b59d 	.word	0x0800b59d
 800b57c:	0800b5a5 	.word	0x0800b5a5
 800b580:	0800b5ad 	.word	0x0800b5ad
 800b584:	2300      	movs	r3, #0
 800b586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58a:	e18a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b58c:	2304      	movs	r3, #4
 800b58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b592:	e186      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b594:	2308      	movs	r3, #8
 800b596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59a:	e182      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b59c:	2310      	movs	r3, #16
 800b59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a2:	e17e      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b5a4:	2320      	movs	r3, #32
 800b5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5aa:	e17a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b5ac:	2340      	movs	r3, #64	@ 0x40
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e176      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b5b4:	2380      	movs	r3, #128	@ 0x80
 800b5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ba:	e172      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a5b      	ldr	r2, [pc, #364]	@ (800b730 <UART_SetConfig+0x63c>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d130      	bne.n	800b628 <UART_SetConfig+0x534>
 800b5c6:	4b58      	ldr	r3, [pc, #352]	@ (800b728 <UART_SetConfig+0x634>)
 800b5c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5ca:	f003 0307 	and.w	r3, r3, #7
 800b5ce:	2b05      	cmp	r3, #5
 800b5d0:	d826      	bhi.n	800b620 <UART_SetConfig+0x52c>
 800b5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d8 <UART_SetConfig+0x4e4>)
 800b5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d8:	0800b5f1 	.word	0x0800b5f1
 800b5dc:	0800b5f9 	.word	0x0800b5f9
 800b5e0:	0800b601 	.word	0x0800b601
 800b5e4:	0800b609 	.word	0x0800b609
 800b5e8:	0800b611 	.word	0x0800b611
 800b5ec:	0800b619 	.word	0x0800b619
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f6:	e154      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b5f8:	2304      	movs	r3, #4
 800b5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fe:	e150      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b600:	2308      	movs	r3, #8
 800b602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b606:	e14c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b608:	2310      	movs	r3, #16
 800b60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b60e:	e148      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b610:	2320      	movs	r3, #32
 800b612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b616:	e144      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b618:	2340      	movs	r3, #64	@ 0x40
 800b61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61e:	e140      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b620:	2380      	movs	r3, #128	@ 0x80
 800b622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b626:	e13c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	4a41      	ldr	r2, [pc, #260]	@ (800b734 <UART_SetConfig+0x640>)
 800b62e:	4293      	cmp	r3, r2
 800b630:	f040 8082 	bne.w	800b738 <UART_SetConfig+0x644>
 800b634:	4b3c      	ldr	r3, [pc, #240]	@ (800b728 <UART_SetConfig+0x634>)
 800b636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b638:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b63c:	2b28      	cmp	r3, #40	@ 0x28
 800b63e:	d86d      	bhi.n	800b71c <UART_SetConfig+0x628>
 800b640:	a201      	add	r2, pc, #4	@ (adr r2, 800b648 <UART_SetConfig+0x554>)
 800b642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b646:	bf00      	nop
 800b648:	0800b6ed 	.word	0x0800b6ed
 800b64c:	0800b71d 	.word	0x0800b71d
 800b650:	0800b71d 	.word	0x0800b71d
 800b654:	0800b71d 	.word	0x0800b71d
 800b658:	0800b71d 	.word	0x0800b71d
 800b65c:	0800b71d 	.word	0x0800b71d
 800b660:	0800b71d 	.word	0x0800b71d
 800b664:	0800b71d 	.word	0x0800b71d
 800b668:	0800b6f5 	.word	0x0800b6f5
 800b66c:	0800b71d 	.word	0x0800b71d
 800b670:	0800b71d 	.word	0x0800b71d
 800b674:	0800b71d 	.word	0x0800b71d
 800b678:	0800b71d 	.word	0x0800b71d
 800b67c:	0800b71d 	.word	0x0800b71d
 800b680:	0800b71d 	.word	0x0800b71d
 800b684:	0800b71d 	.word	0x0800b71d
 800b688:	0800b6fd 	.word	0x0800b6fd
 800b68c:	0800b71d 	.word	0x0800b71d
 800b690:	0800b71d 	.word	0x0800b71d
 800b694:	0800b71d 	.word	0x0800b71d
 800b698:	0800b71d 	.word	0x0800b71d
 800b69c:	0800b71d 	.word	0x0800b71d
 800b6a0:	0800b71d 	.word	0x0800b71d
 800b6a4:	0800b71d 	.word	0x0800b71d
 800b6a8:	0800b705 	.word	0x0800b705
 800b6ac:	0800b71d 	.word	0x0800b71d
 800b6b0:	0800b71d 	.word	0x0800b71d
 800b6b4:	0800b71d 	.word	0x0800b71d
 800b6b8:	0800b71d 	.word	0x0800b71d
 800b6bc:	0800b71d 	.word	0x0800b71d
 800b6c0:	0800b71d 	.word	0x0800b71d
 800b6c4:	0800b71d 	.word	0x0800b71d
 800b6c8:	0800b70d 	.word	0x0800b70d
 800b6cc:	0800b71d 	.word	0x0800b71d
 800b6d0:	0800b71d 	.word	0x0800b71d
 800b6d4:	0800b71d 	.word	0x0800b71d
 800b6d8:	0800b71d 	.word	0x0800b71d
 800b6dc:	0800b71d 	.word	0x0800b71d
 800b6e0:	0800b71d 	.word	0x0800b71d
 800b6e4:	0800b71d 	.word	0x0800b71d
 800b6e8:	0800b715 	.word	0x0800b715
 800b6ec:	2301      	movs	r3, #1
 800b6ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f2:	e0d6      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b6f4:	2304      	movs	r3, #4
 800b6f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6fa:	e0d2      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b6fc:	2308      	movs	r3, #8
 800b6fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b702:	e0ce      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b704:	2310      	movs	r3, #16
 800b706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b70a:	e0ca      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b70c:	2320      	movs	r3, #32
 800b70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b712:	e0c6      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b714:	2340      	movs	r3, #64	@ 0x40
 800b716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b71a:	e0c2      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b71c:	2380      	movs	r3, #128	@ 0x80
 800b71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b722:	e0be      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b724:	40011400 	.word	0x40011400
 800b728:	58024400 	.word	0x58024400
 800b72c:	40007800 	.word	0x40007800
 800b730:	40007c00 	.word	0x40007c00
 800b734:	40011800 	.word	0x40011800
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	4aad      	ldr	r2, [pc, #692]	@ (800b9f4 <UART_SetConfig+0x900>)
 800b73e:	4293      	cmp	r3, r2
 800b740:	d176      	bne.n	800b830 <UART_SetConfig+0x73c>
 800b742:	4bad      	ldr	r3, [pc, #692]	@ (800b9f8 <UART_SetConfig+0x904>)
 800b744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b746:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b74a:	2b28      	cmp	r3, #40	@ 0x28
 800b74c:	d86c      	bhi.n	800b828 <UART_SetConfig+0x734>
 800b74e:	a201      	add	r2, pc, #4	@ (adr r2, 800b754 <UART_SetConfig+0x660>)
 800b750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b754:	0800b7f9 	.word	0x0800b7f9
 800b758:	0800b829 	.word	0x0800b829
 800b75c:	0800b829 	.word	0x0800b829
 800b760:	0800b829 	.word	0x0800b829
 800b764:	0800b829 	.word	0x0800b829
 800b768:	0800b829 	.word	0x0800b829
 800b76c:	0800b829 	.word	0x0800b829
 800b770:	0800b829 	.word	0x0800b829
 800b774:	0800b801 	.word	0x0800b801
 800b778:	0800b829 	.word	0x0800b829
 800b77c:	0800b829 	.word	0x0800b829
 800b780:	0800b829 	.word	0x0800b829
 800b784:	0800b829 	.word	0x0800b829
 800b788:	0800b829 	.word	0x0800b829
 800b78c:	0800b829 	.word	0x0800b829
 800b790:	0800b829 	.word	0x0800b829
 800b794:	0800b809 	.word	0x0800b809
 800b798:	0800b829 	.word	0x0800b829
 800b79c:	0800b829 	.word	0x0800b829
 800b7a0:	0800b829 	.word	0x0800b829
 800b7a4:	0800b829 	.word	0x0800b829
 800b7a8:	0800b829 	.word	0x0800b829
 800b7ac:	0800b829 	.word	0x0800b829
 800b7b0:	0800b829 	.word	0x0800b829
 800b7b4:	0800b811 	.word	0x0800b811
 800b7b8:	0800b829 	.word	0x0800b829
 800b7bc:	0800b829 	.word	0x0800b829
 800b7c0:	0800b829 	.word	0x0800b829
 800b7c4:	0800b829 	.word	0x0800b829
 800b7c8:	0800b829 	.word	0x0800b829
 800b7cc:	0800b829 	.word	0x0800b829
 800b7d0:	0800b829 	.word	0x0800b829
 800b7d4:	0800b819 	.word	0x0800b819
 800b7d8:	0800b829 	.word	0x0800b829
 800b7dc:	0800b829 	.word	0x0800b829
 800b7e0:	0800b829 	.word	0x0800b829
 800b7e4:	0800b829 	.word	0x0800b829
 800b7e8:	0800b829 	.word	0x0800b829
 800b7ec:	0800b829 	.word	0x0800b829
 800b7f0:	0800b829 	.word	0x0800b829
 800b7f4:	0800b821 	.word	0x0800b821
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b7fe:	e050      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b800:	2304      	movs	r3, #4
 800b802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b806:	e04c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b808:	2308      	movs	r3, #8
 800b80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b80e:	e048      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b810:	2310      	movs	r3, #16
 800b812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b816:	e044      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b818:	2320      	movs	r3, #32
 800b81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b81e:	e040      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b820:	2340      	movs	r3, #64	@ 0x40
 800b822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b826:	e03c      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b828:	2380      	movs	r3, #128	@ 0x80
 800b82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b82e:	e038      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b830:	697b      	ldr	r3, [r7, #20]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4a71      	ldr	r2, [pc, #452]	@ (800b9fc <UART_SetConfig+0x908>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d130      	bne.n	800b89c <UART_SetConfig+0x7a8>
 800b83a:	4b6f      	ldr	r3, [pc, #444]	@ (800b9f8 <UART_SetConfig+0x904>)
 800b83c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b83e:	f003 0307 	and.w	r3, r3, #7
 800b842:	2b05      	cmp	r3, #5
 800b844:	d826      	bhi.n	800b894 <UART_SetConfig+0x7a0>
 800b846:	a201      	add	r2, pc, #4	@ (adr r2, 800b84c <UART_SetConfig+0x758>)
 800b848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b84c:	0800b865 	.word	0x0800b865
 800b850:	0800b86d 	.word	0x0800b86d
 800b854:	0800b875 	.word	0x0800b875
 800b858:	0800b87d 	.word	0x0800b87d
 800b85c:	0800b885 	.word	0x0800b885
 800b860:	0800b88d 	.word	0x0800b88d
 800b864:	2302      	movs	r3, #2
 800b866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b86a:	e01a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b86c:	2304      	movs	r3, #4
 800b86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b872:	e016      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b874:	2308      	movs	r3, #8
 800b876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b87a:	e012      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b87c:	2310      	movs	r3, #16
 800b87e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b882:	e00e      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b884:	2320      	movs	r3, #32
 800b886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b88a:	e00a      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b88c:	2340      	movs	r3, #64	@ 0x40
 800b88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b892:	e006      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b894:	2380      	movs	r3, #128	@ 0x80
 800b896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89a:	e002      	b.n	800b8a2 <UART_SetConfig+0x7ae>
 800b89c:	2380      	movs	r3, #128	@ 0x80
 800b89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	4a55      	ldr	r2, [pc, #340]	@ (800b9fc <UART_SetConfig+0x908>)
 800b8a8:	4293      	cmp	r3, r2
 800b8aa:	f040 80f8 	bne.w	800ba9e <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b8ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b8b2:	2b20      	cmp	r3, #32
 800b8b4:	dc46      	bgt.n	800b944 <UART_SetConfig+0x850>
 800b8b6:	2b02      	cmp	r3, #2
 800b8b8:	db75      	blt.n	800b9a6 <UART_SetConfig+0x8b2>
 800b8ba:	3b02      	subs	r3, #2
 800b8bc:	2b1e      	cmp	r3, #30
 800b8be:	d872      	bhi.n	800b9a6 <UART_SetConfig+0x8b2>
 800b8c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c8 <UART_SetConfig+0x7d4>)
 800b8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c6:	bf00      	nop
 800b8c8:	0800b94b 	.word	0x0800b94b
 800b8cc:	0800b9a7 	.word	0x0800b9a7
 800b8d0:	0800b953 	.word	0x0800b953
 800b8d4:	0800b9a7 	.word	0x0800b9a7
 800b8d8:	0800b9a7 	.word	0x0800b9a7
 800b8dc:	0800b9a7 	.word	0x0800b9a7
 800b8e0:	0800b963 	.word	0x0800b963
 800b8e4:	0800b9a7 	.word	0x0800b9a7
 800b8e8:	0800b9a7 	.word	0x0800b9a7
 800b8ec:	0800b9a7 	.word	0x0800b9a7
 800b8f0:	0800b9a7 	.word	0x0800b9a7
 800b8f4:	0800b9a7 	.word	0x0800b9a7
 800b8f8:	0800b9a7 	.word	0x0800b9a7
 800b8fc:	0800b9a7 	.word	0x0800b9a7
 800b900:	0800b973 	.word	0x0800b973
 800b904:	0800b9a7 	.word	0x0800b9a7
 800b908:	0800b9a7 	.word	0x0800b9a7
 800b90c:	0800b9a7 	.word	0x0800b9a7
 800b910:	0800b9a7 	.word	0x0800b9a7
 800b914:	0800b9a7 	.word	0x0800b9a7
 800b918:	0800b9a7 	.word	0x0800b9a7
 800b91c:	0800b9a7 	.word	0x0800b9a7
 800b920:	0800b9a7 	.word	0x0800b9a7
 800b924:	0800b9a7 	.word	0x0800b9a7
 800b928:	0800b9a7 	.word	0x0800b9a7
 800b92c:	0800b9a7 	.word	0x0800b9a7
 800b930:	0800b9a7 	.word	0x0800b9a7
 800b934:	0800b9a7 	.word	0x0800b9a7
 800b938:	0800b9a7 	.word	0x0800b9a7
 800b93c:	0800b9a7 	.word	0x0800b9a7
 800b940:	0800b999 	.word	0x0800b999
 800b944:	2b40      	cmp	r3, #64	@ 0x40
 800b946:	d02a      	beq.n	800b99e <UART_SetConfig+0x8aa>
 800b948:	e02d      	b.n	800b9a6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800b94a:	f7fc fe73 	bl	8008634 <HAL_RCCEx_GetD3PCLK1Freq>
 800b94e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b950:	e02f      	b.n	800b9b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b952:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b956:	4618      	mov	r0, r3
 800b958:	f7fc fe82 	bl	8008660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b95c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b960:	e027      	b.n	800b9b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b962:	f107 0318 	add.w	r3, r7, #24
 800b966:	4618      	mov	r0, r3
 800b968:	f7fc ffce 	bl	8008908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b970:	e01f      	b.n	800b9b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b972:	4b21      	ldr	r3, [pc, #132]	@ (800b9f8 <UART_SetConfig+0x904>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f003 0320 	and.w	r3, r3, #32
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d009      	beq.n	800b992 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b97e:	4b1e      	ldr	r3, [pc, #120]	@ (800b9f8 <UART_SetConfig+0x904>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	08db      	lsrs	r3, r3, #3
 800b984:	f003 0303 	and.w	r3, r3, #3
 800b988:	4a1d      	ldr	r2, [pc, #116]	@ (800ba00 <UART_SetConfig+0x90c>)
 800b98a:	fa22 f303 	lsr.w	r3, r2, r3
 800b98e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b990:	e00f      	b.n	800b9b2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800b992:	4b1b      	ldr	r3, [pc, #108]	@ (800ba00 <UART_SetConfig+0x90c>)
 800b994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b996:	e00c      	b.n	800b9b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b998:	4b1a      	ldr	r3, [pc, #104]	@ (800ba04 <UART_SetConfig+0x910>)
 800b99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b99c:	e009      	b.n	800b9b2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b99e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9a4:	e005      	b.n	800b9b2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b9b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	f000 81ee 	beq.w	800bd96 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b9ba:	697b      	ldr	r3, [r7, #20]
 800b9bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9be:	4a12      	ldr	r2, [pc, #72]	@ (800ba08 <UART_SetConfig+0x914>)
 800b9c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b9c4:	461a      	mov	r2, r3
 800b9c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b9cc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9ce:	697b      	ldr	r3, [r7, #20]
 800b9d0:	685a      	ldr	r2, [r3, #4]
 800b9d2:	4613      	mov	r3, r2
 800b9d4:	005b      	lsls	r3, r3, #1
 800b9d6:	4413      	add	r3, r2
 800b9d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9da:	429a      	cmp	r2, r3
 800b9dc:	d305      	bcc.n	800b9ea <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b9e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9e6:	429a      	cmp	r2, r3
 800b9e8:	d910      	bls.n	800ba0c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800b9f0:	e1d1      	b.n	800bd96 <UART_SetConfig+0xca2>
 800b9f2:	bf00      	nop
 800b9f4:	40011c00 	.word	0x40011c00
 800b9f8:	58024400 	.word	0x58024400
 800b9fc:	58000c00 	.word	0x58000c00
 800ba00:	03d09000 	.word	0x03d09000
 800ba04:	003d0900 	.word	0x003d0900
 800ba08:	0800f154 	.word	0x0800f154
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba0e:	2200      	movs	r2, #0
 800ba10:	60bb      	str	r3, [r7, #8]
 800ba12:	60fa      	str	r2, [r7, #12]
 800ba14:	697b      	ldr	r3, [r7, #20]
 800ba16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba18:	4ac0      	ldr	r2, [pc, #768]	@ (800bd1c <UART_SetConfig+0xc28>)
 800ba1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ba1e:	b29b      	uxth	r3, r3
 800ba20:	2200      	movs	r2, #0
 800ba22:	603b      	str	r3, [r7, #0]
 800ba24:	607a      	str	r2, [r7, #4]
 800ba26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba2a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ba2e:	f7f4 fd17 	bl	8000460 <__aeabi_uldivmod>
 800ba32:	4602      	mov	r2, r0
 800ba34:	460b      	mov	r3, r1
 800ba36:	4610      	mov	r0, r2
 800ba38:	4619      	mov	r1, r3
 800ba3a:	f04f 0200 	mov.w	r2, #0
 800ba3e:	f04f 0300 	mov.w	r3, #0
 800ba42:	020b      	lsls	r3, r1, #8
 800ba44:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ba48:	0202      	lsls	r2, r0, #8
 800ba4a:	6979      	ldr	r1, [r7, #20]
 800ba4c:	6849      	ldr	r1, [r1, #4]
 800ba4e:	0849      	lsrs	r1, r1, #1
 800ba50:	2000      	movs	r0, #0
 800ba52:	460c      	mov	r4, r1
 800ba54:	4605      	mov	r5, r0
 800ba56:	eb12 0804 	adds.w	r8, r2, r4
 800ba5a:	eb43 0905 	adc.w	r9, r3, r5
 800ba5e:	697b      	ldr	r3, [r7, #20]
 800ba60:	685b      	ldr	r3, [r3, #4]
 800ba62:	2200      	movs	r2, #0
 800ba64:	469a      	mov	sl, r3
 800ba66:	4693      	mov	fp, r2
 800ba68:	4652      	mov	r2, sl
 800ba6a:	465b      	mov	r3, fp
 800ba6c:	4640      	mov	r0, r8
 800ba6e:	4649      	mov	r1, r9
 800ba70:	f7f4 fcf6 	bl	8000460 <__aeabi_uldivmod>
 800ba74:	4602      	mov	r2, r0
 800ba76:	460b      	mov	r3, r1
 800ba78:	4613      	mov	r3, r2
 800ba7a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ba7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ba82:	d308      	bcc.n	800ba96 <UART_SetConfig+0x9a2>
 800ba84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba8a:	d204      	bcs.n	800ba96 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ba92:	60da      	str	r2, [r3, #12]
 800ba94:	e17f      	b.n	800bd96 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ba96:	2301      	movs	r3, #1
 800ba98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ba9c:	e17b      	b.n	800bd96 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	69db      	ldr	r3, [r3, #28]
 800baa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800baa6:	f040 80bd 	bne.w	800bc24 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800baaa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800baae:	2b20      	cmp	r3, #32
 800bab0:	dc48      	bgt.n	800bb44 <UART_SetConfig+0xa50>
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	db7b      	blt.n	800bbae <UART_SetConfig+0xaba>
 800bab6:	2b20      	cmp	r3, #32
 800bab8:	d879      	bhi.n	800bbae <UART_SetConfig+0xaba>
 800baba:	a201      	add	r2, pc, #4	@ (adr r2, 800bac0 <UART_SetConfig+0x9cc>)
 800babc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bac0:	0800bb4b 	.word	0x0800bb4b
 800bac4:	0800bb53 	.word	0x0800bb53
 800bac8:	0800bbaf 	.word	0x0800bbaf
 800bacc:	0800bbaf 	.word	0x0800bbaf
 800bad0:	0800bb5b 	.word	0x0800bb5b
 800bad4:	0800bbaf 	.word	0x0800bbaf
 800bad8:	0800bbaf 	.word	0x0800bbaf
 800badc:	0800bbaf 	.word	0x0800bbaf
 800bae0:	0800bb6b 	.word	0x0800bb6b
 800bae4:	0800bbaf 	.word	0x0800bbaf
 800bae8:	0800bbaf 	.word	0x0800bbaf
 800baec:	0800bbaf 	.word	0x0800bbaf
 800baf0:	0800bbaf 	.word	0x0800bbaf
 800baf4:	0800bbaf 	.word	0x0800bbaf
 800baf8:	0800bbaf 	.word	0x0800bbaf
 800bafc:	0800bbaf 	.word	0x0800bbaf
 800bb00:	0800bb7b 	.word	0x0800bb7b
 800bb04:	0800bbaf 	.word	0x0800bbaf
 800bb08:	0800bbaf 	.word	0x0800bbaf
 800bb0c:	0800bbaf 	.word	0x0800bbaf
 800bb10:	0800bbaf 	.word	0x0800bbaf
 800bb14:	0800bbaf 	.word	0x0800bbaf
 800bb18:	0800bbaf 	.word	0x0800bbaf
 800bb1c:	0800bbaf 	.word	0x0800bbaf
 800bb20:	0800bbaf 	.word	0x0800bbaf
 800bb24:	0800bbaf 	.word	0x0800bbaf
 800bb28:	0800bbaf 	.word	0x0800bbaf
 800bb2c:	0800bbaf 	.word	0x0800bbaf
 800bb30:	0800bbaf 	.word	0x0800bbaf
 800bb34:	0800bbaf 	.word	0x0800bbaf
 800bb38:	0800bbaf 	.word	0x0800bbaf
 800bb3c:	0800bbaf 	.word	0x0800bbaf
 800bb40:	0800bba1 	.word	0x0800bba1
 800bb44:	2b40      	cmp	r3, #64	@ 0x40
 800bb46:	d02e      	beq.n	800bba6 <UART_SetConfig+0xab2>
 800bb48:	e031      	b.n	800bbae <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bb4a:	f7fb fba7 	bl	800729c <HAL_RCC_GetPCLK1Freq>
 800bb4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb50:	e033      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bb52:	f7fb fbb9 	bl	80072c8 <HAL_RCC_GetPCLK2Freq>
 800bb56:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bb58:	e02f      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f7fc fd7e 	bl	8008660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bb64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb68:	e027      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb6a:	f107 0318 	add.w	r3, r7, #24
 800bb6e:	4618      	mov	r0, r3
 800bb70:	f7fc feca 	bl	8008908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bb74:	69fb      	ldr	r3, [r7, #28]
 800bb76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb78:	e01f      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bb7a:	4b69      	ldr	r3, [pc, #420]	@ (800bd20 <UART_SetConfig+0xc2c>)
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	f003 0320 	and.w	r3, r3, #32
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d009      	beq.n	800bb9a <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bb86:	4b66      	ldr	r3, [pc, #408]	@ (800bd20 <UART_SetConfig+0xc2c>)
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	08db      	lsrs	r3, r3, #3
 800bb8c:	f003 0303 	and.w	r3, r3, #3
 800bb90:	4a64      	ldr	r2, [pc, #400]	@ (800bd24 <UART_SetConfig+0xc30>)
 800bb92:	fa22 f303 	lsr.w	r3, r2, r3
 800bb96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bb98:	e00f      	b.n	800bbba <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800bb9a:	4b62      	ldr	r3, [pc, #392]	@ (800bd24 <UART_SetConfig+0xc30>)
 800bb9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb9e:	e00c      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bba0:	4b61      	ldr	r3, [pc, #388]	@ (800bd28 <UART_SetConfig+0xc34>)
 800bba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bba4:	e009      	b.n	800bbba <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bbaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbac:	e005      	b.n	800bbba <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bbb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bbba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	f000 80ea 	beq.w	800bd96 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bbc2:	697b      	ldr	r3, [r7, #20]
 800bbc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbc6:	4a55      	ldr	r2, [pc, #340]	@ (800bd1c <UART_SetConfig+0xc28>)
 800bbc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800bbd4:	005a      	lsls	r2, r3, #1
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	085b      	lsrs	r3, r3, #1
 800bbdc:	441a      	add	r2, r3
 800bbde:	697b      	ldr	r3, [r7, #20]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbe6:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bbe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbea:	2b0f      	cmp	r3, #15
 800bbec:	d916      	bls.n	800bc1c <UART_SetConfig+0xb28>
 800bbee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbf4:	d212      	bcs.n	800bc1c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bbf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf8:	b29b      	uxth	r3, r3
 800bbfa:	f023 030f 	bic.w	r3, r3, #15
 800bbfe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bc00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc02:	085b      	lsrs	r3, r3, #1
 800bc04:	b29b      	uxth	r3, r3
 800bc06:	f003 0307 	and.w	r3, r3, #7
 800bc0a:	b29a      	uxth	r2, r3
 800bc0c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc0e:	4313      	orrs	r3, r2
 800bc10:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bc18:	60da      	str	r2, [r3, #12]
 800bc1a:	e0bc      	b.n	800bd96 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bc22:	e0b8      	b.n	800bd96 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bc24:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bc28:	2b20      	cmp	r3, #32
 800bc2a:	dc4b      	bgt.n	800bcc4 <UART_SetConfig+0xbd0>
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	f2c0 8087 	blt.w	800bd40 <UART_SetConfig+0xc4c>
 800bc32:	2b20      	cmp	r3, #32
 800bc34:	f200 8084 	bhi.w	800bd40 <UART_SetConfig+0xc4c>
 800bc38:	a201      	add	r2, pc, #4	@ (adr r2, 800bc40 <UART_SetConfig+0xb4c>)
 800bc3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc3e:	bf00      	nop
 800bc40:	0800bccb 	.word	0x0800bccb
 800bc44:	0800bcd3 	.word	0x0800bcd3
 800bc48:	0800bd41 	.word	0x0800bd41
 800bc4c:	0800bd41 	.word	0x0800bd41
 800bc50:	0800bcdb 	.word	0x0800bcdb
 800bc54:	0800bd41 	.word	0x0800bd41
 800bc58:	0800bd41 	.word	0x0800bd41
 800bc5c:	0800bd41 	.word	0x0800bd41
 800bc60:	0800bceb 	.word	0x0800bceb
 800bc64:	0800bd41 	.word	0x0800bd41
 800bc68:	0800bd41 	.word	0x0800bd41
 800bc6c:	0800bd41 	.word	0x0800bd41
 800bc70:	0800bd41 	.word	0x0800bd41
 800bc74:	0800bd41 	.word	0x0800bd41
 800bc78:	0800bd41 	.word	0x0800bd41
 800bc7c:	0800bd41 	.word	0x0800bd41
 800bc80:	0800bcfb 	.word	0x0800bcfb
 800bc84:	0800bd41 	.word	0x0800bd41
 800bc88:	0800bd41 	.word	0x0800bd41
 800bc8c:	0800bd41 	.word	0x0800bd41
 800bc90:	0800bd41 	.word	0x0800bd41
 800bc94:	0800bd41 	.word	0x0800bd41
 800bc98:	0800bd41 	.word	0x0800bd41
 800bc9c:	0800bd41 	.word	0x0800bd41
 800bca0:	0800bd41 	.word	0x0800bd41
 800bca4:	0800bd41 	.word	0x0800bd41
 800bca8:	0800bd41 	.word	0x0800bd41
 800bcac:	0800bd41 	.word	0x0800bd41
 800bcb0:	0800bd41 	.word	0x0800bd41
 800bcb4:	0800bd41 	.word	0x0800bd41
 800bcb8:	0800bd41 	.word	0x0800bd41
 800bcbc:	0800bd41 	.word	0x0800bd41
 800bcc0:	0800bd33 	.word	0x0800bd33
 800bcc4:	2b40      	cmp	r3, #64	@ 0x40
 800bcc6:	d037      	beq.n	800bd38 <UART_SetConfig+0xc44>
 800bcc8:	e03a      	b.n	800bd40 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bcca:	f7fb fae7 	bl	800729c <HAL_RCC_GetPCLK1Freq>
 800bcce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcd0:	e03c      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bcd2:	f7fb faf9 	bl	80072c8 <HAL_RCC_GetPCLK2Freq>
 800bcd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bcd8:	e038      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7fc fcbe 	bl	8008660 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bce8:	e030      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcea:	f107 0318 	add.w	r3, r7, #24
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fc fe0a 	bl	8008908 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bcf4:	69fb      	ldr	r3, [r7, #28]
 800bcf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcf8:	e028      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bcfa:	4b09      	ldr	r3, [pc, #36]	@ (800bd20 <UART_SetConfig+0xc2c>)
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	f003 0320 	and.w	r3, r3, #32
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d012      	beq.n	800bd2c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bd06:	4b06      	ldr	r3, [pc, #24]	@ (800bd20 <UART_SetConfig+0xc2c>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	08db      	lsrs	r3, r3, #3
 800bd0c:	f003 0303 	and.w	r3, r3, #3
 800bd10:	4a04      	ldr	r2, [pc, #16]	@ (800bd24 <UART_SetConfig+0xc30>)
 800bd12:	fa22 f303 	lsr.w	r3, r2, r3
 800bd16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bd18:	e018      	b.n	800bd4c <UART_SetConfig+0xc58>
 800bd1a:	bf00      	nop
 800bd1c:	0800f154 	.word	0x0800f154
 800bd20:	58024400 	.word	0x58024400
 800bd24:	03d09000 	.word	0x03d09000
 800bd28:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800bd2c:	4b24      	ldr	r3, [pc, #144]	@ (800bdc0 <UART_SetConfig+0xccc>)
 800bd2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd30:	e00c      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bd32:	4b24      	ldr	r3, [pc, #144]	@ (800bdc4 <UART_SetConfig+0xcd0>)
 800bd34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd36:	e009      	b.n	800bd4c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd3e:	e005      	b.n	800bd4c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800bd40:	2300      	movs	r3, #0
 800bd42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bd44:	2301      	movs	r3, #1
 800bd46:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bd4a:	bf00      	nop
    }

    if (pclk != 0U)
 800bd4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d021      	beq.n	800bd96 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd52:	697b      	ldr	r3, [r7, #20]
 800bd54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd56:	4a1c      	ldr	r2, [pc, #112]	@ (800bdc8 <UART_SetConfig+0xcd4>)
 800bd58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd5c:	461a      	mov	r2, r3
 800bd5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd60:	fbb3 f2f2 	udiv	r2, r3, r2
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	685b      	ldr	r3, [r3, #4]
 800bd68:	085b      	lsrs	r3, r3, #1
 800bd6a:	441a      	add	r2, r3
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	685b      	ldr	r3, [r3, #4]
 800bd70:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd74:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bd76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd78:	2b0f      	cmp	r3, #15
 800bd7a:	d909      	bls.n	800bd90 <UART_SetConfig+0xc9c>
 800bd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd82:	d205      	bcs.n	800bd90 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bd84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd86:	b29a      	uxth	r2, r3
 800bd88:	697b      	ldr	r3, [r7, #20]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	60da      	str	r2, [r3, #12]
 800bd8e:	e002      	b.n	800bd96 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bd90:	2301      	movs	r3, #1
 800bd92:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bd96:	697b      	ldr	r3, [r7, #20]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bd9e:	697b      	ldr	r3, [r7, #20]
 800bda0:	2201      	movs	r2, #1
 800bda2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	2200      	movs	r2, #0
 800bdb0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bdb2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	3748      	adds	r7, #72	@ 0x48
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bdc0:	03d09000 	.word	0x03d09000
 800bdc4:	003d0900 	.word	0x003d0900
 800bdc8:	0800f154 	.word	0x0800f154

0800bdcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b083      	sub	sp, #12
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdd8:	f003 0308 	and.w	r3, r3, #8
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00a      	beq.n	800bdf6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	685b      	ldr	r3, [r3, #4]
 800bde6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	430a      	orrs	r2, r1
 800bdf4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bdfa:	f003 0301 	and.w	r3, r3, #1
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d00a      	beq.n	800be18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	685b      	ldr	r3, [r3, #4]
 800be08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	430a      	orrs	r2, r1
 800be16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be1c:	f003 0302 	and.w	r3, r3, #2
 800be20:	2b00      	cmp	r3, #0
 800be22:	d00a      	beq.n	800be3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	685b      	ldr	r3, [r3, #4]
 800be2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	430a      	orrs	r2, r1
 800be38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be3e:	f003 0304 	and.w	r3, r3, #4
 800be42:	2b00      	cmp	r3, #0
 800be44:	d00a      	beq.n	800be5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	685b      	ldr	r3, [r3, #4]
 800be4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	430a      	orrs	r2, r1
 800be5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be60:	f003 0310 	and.w	r3, r3, #16
 800be64:	2b00      	cmp	r3, #0
 800be66:	d00a      	beq.n	800be7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	430a      	orrs	r2, r1
 800be7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be82:	f003 0320 	and.w	r3, r3, #32
 800be86:	2b00      	cmp	r3, #0
 800be88:	d00a      	beq.n	800bea0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	689b      	ldr	r3, [r3, #8]
 800be90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	430a      	orrs	r2, r1
 800be9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d01a      	beq.n	800bee2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	685b      	ldr	r3, [r3, #4]
 800beb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	430a      	orrs	r2, r1
 800bec0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bec6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800beca:	d10a      	bne.n	800bee2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	685b      	ldr	r3, [r3, #4]
 800bed2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	430a      	orrs	r2, r1
 800bee0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800beea:	2b00      	cmp	r3, #0
 800beec:	d00a      	beq.n	800bf04 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	685b      	ldr	r3, [r3, #4]
 800bef4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	430a      	orrs	r2, r1
 800bf02:	605a      	str	r2, [r3, #4]
  }
}
 800bf04:	bf00      	nop
 800bf06:	370c      	adds	r7, #12
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0e:	4770      	bx	lr

0800bf10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b098      	sub	sp, #96	@ 0x60
 800bf14:	af02      	add	r7, sp, #8
 800bf16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bf20:	f7f6 fb40 	bl	80025a4 <HAL_GetTick>
 800bf24:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f003 0308 	and.w	r3, r3, #8
 800bf30:	2b08      	cmp	r3, #8
 800bf32:	d12f      	bne.n	800bf94 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bf34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bf38:	9300      	str	r3, [sp, #0]
 800bf3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800bf42:	6878      	ldr	r0, [r7, #4]
 800bf44:	f000 f88e 	bl	800c064 <UART_WaitOnFlagUntilTimeout>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d022      	beq.n	800bf94 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf56:	e853 3f00 	ldrex	r3, [r3]
 800bf5a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bf5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800bf62:	653b      	str	r3, [r7, #80]	@ 0x50
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	461a      	mov	r2, r3
 800bf6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf6c:	647b      	str	r3, [r7, #68]	@ 0x44
 800bf6e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bf74:	e841 2300 	strex	r3, r2, [r1]
 800bf78:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bf7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d1e6      	bne.n	800bf4e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	2220      	movs	r2, #32
 800bf84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bf90:	2303      	movs	r3, #3
 800bf92:	e063      	b.n	800c05c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	f003 0304 	and.w	r3, r3, #4
 800bf9e:	2b04      	cmp	r3, #4
 800bfa0:	d149      	bne.n	800c036 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bfa2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bfa6:	9300      	str	r3, [sp, #0]
 800bfa8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bfaa:	2200      	movs	r2, #0
 800bfac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800bfb0:	6878      	ldr	r0, [r7, #4]
 800bfb2:	f000 f857 	bl	800c064 <UART_WaitOnFlagUntilTimeout>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d03c      	beq.n	800c036 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfc4:	e853 3f00 	ldrex	r3, [r3]
 800bfc8:	623b      	str	r3, [r7, #32]
   return(result);
 800bfca:	6a3b      	ldr	r3, [r7, #32]
 800bfcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bfd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfda:	633b      	str	r3, [r7, #48]	@ 0x30
 800bfdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bfe0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bfe2:	e841 2300 	strex	r3, r2, [r1]
 800bfe6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bfe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1e6      	bne.n	800bfbc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	3308      	adds	r3, #8
 800bff4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	e853 3f00 	ldrex	r3, [r3]
 800bffc:	60fb      	str	r3, [r7, #12]
   return(result);
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	f023 0301 	bic.w	r3, r3, #1
 800c004:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	3308      	adds	r3, #8
 800c00c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c00e:	61fa      	str	r2, [r7, #28]
 800c010:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c012:	69b9      	ldr	r1, [r7, #24]
 800c014:	69fa      	ldr	r2, [r7, #28]
 800c016:	e841 2300 	strex	r3, r2, [r1]
 800c01a:	617b      	str	r3, [r7, #20]
   return(result);
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d1e5      	bne.n	800bfee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	2220      	movs	r2, #32
 800c026:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	2200      	movs	r2, #0
 800c02e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c032:	2303      	movs	r3, #3
 800c034:	e012      	b.n	800c05c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2220      	movs	r2, #32
 800c03a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2220      	movs	r2, #32
 800c042:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	2200      	movs	r2, #0
 800c04a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2200      	movs	r2, #0
 800c056:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c05a:	2300      	movs	r3, #0
}
 800c05c:	4618      	mov	r0, r3
 800c05e:	3758      	adds	r7, #88	@ 0x58
 800c060:	46bd      	mov	sp, r7
 800c062:	bd80      	pop	{r7, pc}

0800c064 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b084      	sub	sp, #16
 800c068:	af00      	add	r7, sp, #0
 800c06a:	60f8      	str	r0, [r7, #12]
 800c06c:	60b9      	str	r1, [r7, #8]
 800c06e:	603b      	str	r3, [r7, #0]
 800c070:	4613      	mov	r3, r2
 800c072:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c074:	e04f      	b.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c076:	69bb      	ldr	r3, [r7, #24]
 800c078:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c07c:	d04b      	beq.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c07e:	f7f6 fa91 	bl	80025a4 <HAL_GetTick>
 800c082:	4602      	mov	r2, r0
 800c084:	683b      	ldr	r3, [r7, #0]
 800c086:	1ad3      	subs	r3, r2, r3
 800c088:	69ba      	ldr	r2, [r7, #24]
 800c08a:	429a      	cmp	r2, r3
 800c08c:	d302      	bcc.n	800c094 <UART_WaitOnFlagUntilTimeout+0x30>
 800c08e:	69bb      	ldr	r3, [r7, #24]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d101      	bne.n	800c098 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c094:	2303      	movs	r3, #3
 800c096:	e04e      	b.n	800c136 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f003 0304 	and.w	r3, r3, #4
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d037      	beq.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	2b80      	cmp	r3, #128	@ 0x80
 800c0aa:	d034      	beq.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	2b40      	cmp	r3, #64	@ 0x40
 800c0b0:	d031      	beq.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	69db      	ldr	r3, [r3, #28]
 800c0b8:	f003 0308 	and.w	r3, r3, #8
 800c0bc:	2b08      	cmp	r3, #8
 800c0be:	d110      	bne.n	800c0e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	2208      	movs	r2, #8
 800c0c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c0c8:	68f8      	ldr	r0, [r7, #12]
 800c0ca:	f000 f839 	bl	800c140 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2208      	movs	r2, #8
 800c0d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e029      	b.n	800c136 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	69db      	ldr	r3, [r3, #28]
 800c0e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c0ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c0f0:	d111      	bne.n	800c116 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c0fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c0fc:	68f8      	ldr	r0, [r7, #12]
 800c0fe:	f000 f81f 	bl	800c140 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c102:	68fb      	ldr	r3, [r7, #12]
 800c104:	2220      	movs	r2, #32
 800c106:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	2200      	movs	r2, #0
 800c10e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c112:	2303      	movs	r3, #3
 800c114:	e00f      	b.n	800c136 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	69da      	ldr	r2, [r3, #28]
 800c11c:	68bb      	ldr	r3, [r7, #8]
 800c11e:	4013      	ands	r3, r2
 800c120:	68ba      	ldr	r2, [r7, #8]
 800c122:	429a      	cmp	r2, r3
 800c124:	bf0c      	ite	eq
 800c126:	2301      	moveq	r3, #1
 800c128:	2300      	movne	r3, #0
 800c12a:	b2db      	uxtb	r3, r3
 800c12c:	461a      	mov	r2, r3
 800c12e:	79fb      	ldrb	r3, [r7, #7]
 800c130:	429a      	cmp	r2, r3
 800c132:	d0a0      	beq.n	800c076 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c134:	2300      	movs	r3, #0
}
 800c136:	4618      	mov	r0, r3
 800c138:	3710      	adds	r7, #16
 800c13a:	46bd      	mov	sp, r7
 800c13c:	bd80      	pop	{r7, pc}
	...

0800c140 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c140:	b480      	push	{r7}
 800c142:	b095      	sub	sp, #84	@ 0x54
 800c144:	af00      	add	r7, sp, #0
 800c146:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c14e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c150:	e853 3f00 	ldrex	r3, [r3]
 800c154:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c15c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	461a      	mov	r2, r3
 800c164:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c166:	643b      	str	r3, [r7, #64]	@ 0x40
 800c168:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c16a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c16c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c16e:	e841 2300 	strex	r3, r2, [r1]
 800c172:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c176:	2b00      	cmp	r3, #0
 800c178:	d1e6      	bne.n	800c148 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	3308      	adds	r3, #8
 800c180:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c182:	6a3b      	ldr	r3, [r7, #32]
 800c184:	e853 3f00 	ldrex	r3, [r3]
 800c188:	61fb      	str	r3, [r7, #28]
   return(result);
 800c18a:	69fa      	ldr	r2, [r7, #28]
 800c18c:	4b1e      	ldr	r3, [pc, #120]	@ (800c208 <UART_EndRxTransfer+0xc8>)
 800c18e:	4013      	ands	r3, r2
 800c190:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	3308      	adds	r3, #8
 800c198:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c19a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c19c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c19e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c1a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1a2:	e841 2300 	strex	r3, r2, [r1]
 800c1a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d1e5      	bne.n	800c17a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1b2:	2b01      	cmp	r3, #1
 800c1b4:	d118      	bne.n	800c1e8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	e853 3f00 	ldrex	r3, [r3]
 800c1c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	f023 0310 	bic.w	r3, r3, #16
 800c1ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	461a      	mov	r2, r3
 800c1d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1d4:	61bb      	str	r3, [r7, #24]
 800c1d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1d8:	6979      	ldr	r1, [r7, #20]
 800c1da:	69ba      	ldr	r2, [r7, #24]
 800c1dc:	e841 2300 	strex	r3, r2, [r1]
 800c1e0:	613b      	str	r3, [r7, #16]
   return(result);
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d1e6      	bne.n	800c1b6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2220      	movs	r2, #32
 800c1ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c1fc:	bf00      	nop
 800c1fe:	3754      	adds	r7, #84	@ 0x54
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr
 800c208:	effffffe 	.word	0xeffffffe

0800c20c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c218:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	2200      	movs	r2, #0
 800c21e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c222:	68f8      	ldr	r0, [r7, #12]
 800c224:	f7fe ff50 	bl	800b0c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c228:	bf00      	nop
 800c22a:	3710      	adds	r7, #16
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}

0800c230 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b088      	sub	sp, #32
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23e:	68fb      	ldr	r3, [r7, #12]
 800c240:	e853 3f00 	ldrex	r3, [r3]
 800c244:	60bb      	str	r3, [r7, #8]
   return(result);
 800c246:	68bb      	ldr	r3, [r7, #8]
 800c248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c24c:	61fb      	str	r3, [r7, #28]
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	461a      	mov	r2, r3
 800c254:	69fb      	ldr	r3, [r7, #28]
 800c256:	61bb      	str	r3, [r7, #24]
 800c258:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c25a:	6979      	ldr	r1, [r7, #20]
 800c25c:	69ba      	ldr	r2, [r7, #24]
 800c25e:	e841 2300 	strex	r3, r2, [r1]
 800c262:	613b      	str	r3, [r7, #16]
   return(result);
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	2b00      	cmp	r3, #0
 800c268:	d1e6      	bne.n	800c238 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2220      	movs	r2, #32
 800c26e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	2200      	movs	r2, #0
 800c276:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c278:	6878      	ldr	r0, [r7, #4]
 800c27a:	f7fe ff1b 	bl	800b0b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c27e:	bf00      	nop
 800c280:	3720      	adds	r7, #32
 800c282:	46bd      	mov	sp, r7
 800c284:	bd80      	pop	{r7, pc}

0800c286 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c286:	b480      	push	{r7}
 800c288:	b083      	sub	sp, #12
 800c28a:	af00      	add	r7, sp, #0
 800c28c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c28e:	bf00      	nop
 800c290:	370c      	adds	r7, #12
 800c292:	46bd      	mov	sp, r7
 800c294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c298:	4770      	bx	lr

0800c29a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c29a:	b480      	push	{r7}
 800c29c:	b083      	sub	sp, #12
 800c29e:	af00      	add	r7, sp, #0
 800c2a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c2a2:	bf00      	nop
 800c2a4:	370c      	adds	r7, #12
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ac:	4770      	bx	lr

0800c2ae <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c2ae:	b480      	push	{r7}
 800c2b0:	b083      	sub	sp, #12
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c2b6:	bf00      	nop
 800c2b8:	370c      	adds	r7, #12
 800c2ba:	46bd      	mov	sp, r7
 800c2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c0:	4770      	bx	lr

0800c2c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c2c2:	b480      	push	{r7}
 800c2c4:	b085      	sub	sp, #20
 800c2c6:	af00      	add	r7, sp, #0
 800c2c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c2d0:	2b01      	cmp	r3, #1
 800c2d2:	d101      	bne.n	800c2d8 <HAL_UARTEx_DisableFifoMode+0x16>
 800c2d4:	2302      	movs	r3, #2
 800c2d6:	e027      	b.n	800c328 <HAL_UARTEx_DisableFifoMode+0x66>
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	2224      	movs	r2, #36	@ 0x24
 800c2e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	681a      	ldr	r2, [r3, #0]
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f022 0201 	bic.w	r2, r2, #1
 800c2fe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c306:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	68fa      	ldr	r2, [r7, #12]
 800c314:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2220      	movs	r2, #32
 800c31a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c326:	2300      	movs	r3, #0
}
 800c328:	4618      	mov	r0, r3
 800c32a:	3714      	adds	r7, #20
 800c32c:	46bd      	mov	sp, r7
 800c32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c332:	4770      	bx	lr

0800c334 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b084      	sub	sp, #16
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c344:	2b01      	cmp	r3, #1
 800c346:	d101      	bne.n	800c34c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c348:	2302      	movs	r3, #2
 800c34a:	e02d      	b.n	800c3a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2201      	movs	r2, #1
 800c350:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2224      	movs	r2, #36	@ 0x24
 800c358:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	681b      	ldr	r3, [r3, #0]
 800c368:	681a      	ldr	r2, [r3, #0]
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f022 0201 	bic.w	r2, r2, #1
 800c372:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	689b      	ldr	r3, [r3, #8]
 800c37a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	683a      	ldr	r2, [r7, #0]
 800c384:	430a      	orrs	r2, r1
 800c386:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f000 f84f 	bl	800c42c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c38e:	687b      	ldr	r3, [r7, #4]
 800c390:	681b      	ldr	r3, [r3, #0]
 800c392:	68fa      	ldr	r2, [r7, #12]
 800c394:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2220      	movs	r2, #32
 800c39a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c3a6:	2300      	movs	r3, #0
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3710      	adds	r7, #16
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c3c0:	2b01      	cmp	r3, #1
 800c3c2:	d101      	bne.n	800c3c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c3c4:	2302      	movs	r3, #2
 800c3c6:	e02d      	b.n	800c424 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2224      	movs	r2, #36	@ 0x24
 800c3d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f022 0201 	bic.w	r2, r2, #1
 800c3ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	689b      	ldr	r3, [r3, #8]
 800c3f6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	683a      	ldr	r2, [r7, #0]
 800c400:	430a      	orrs	r2, r1
 800c402:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 f811 	bl	800c42c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	68fa      	ldr	r2, [r7, #12]
 800c410:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2220      	movs	r2, #32
 800c416:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2200      	movs	r2, #0
 800c41e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c422:	2300      	movs	r3, #0
}
 800c424:	4618      	mov	r0, r3
 800c426:	3710      	adds	r7, #16
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c42c:	b480      	push	{r7}
 800c42e:	b085      	sub	sp, #20
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d108      	bne.n	800c44e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	2201      	movs	r2, #1
 800c440:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2201      	movs	r2, #1
 800c448:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c44c:	e031      	b.n	800c4b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c44e:	2310      	movs	r3, #16
 800c450:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c452:	2310      	movs	r3, #16
 800c454:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	689b      	ldr	r3, [r3, #8]
 800c45c:	0e5b      	lsrs	r3, r3, #25
 800c45e:	b2db      	uxtb	r3, r3
 800c460:	f003 0307 	and.w	r3, r3, #7
 800c464:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	689b      	ldr	r3, [r3, #8]
 800c46c:	0f5b      	lsrs	r3, r3, #29
 800c46e:	b2db      	uxtb	r3, r3
 800c470:	f003 0307 	and.w	r3, r3, #7
 800c474:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c476:	7bbb      	ldrb	r3, [r7, #14]
 800c478:	7b3a      	ldrb	r2, [r7, #12]
 800c47a:	4911      	ldr	r1, [pc, #68]	@ (800c4c0 <UARTEx_SetNbDataToProcess+0x94>)
 800c47c:	5c8a      	ldrb	r2, [r1, r2]
 800c47e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c482:	7b3a      	ldrb	r2, [r7, #12]
 800c484:	490f      	ldr	r1, [pc, #60]	@ (800c4c4 <UARTEx_SetNbDataToProcess+0x98>)
 800c486:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c488:	fb93 f3f2 	sdiv	r3, r3, r2
 800c48c:	b29a      	uxth	r2, r3
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c494:	7bfb      	ldrb	r3, [r7, #15]
 800c496:	7b7a      	ldrb	r2, [r7, #13]
 800c498:	4909      	ldr	r1, [pc, #36]	@ (800c4c0 <UARTEx_SetNbDataToProcess+0x94>)
 800c49a:	5c8a      	ldrb	r2, [r1, r2]
 800c49c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c4a0:	7b7a      	ldrb	r2, [r7, #13]
 800c4a2:	4908      	ldr	r1, [pc, #32]	@ (800c4c4 <UARTEx_SetNbDataToProcess+0x98>)
 800c4a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c4a6:	fb93 f3f2 	sdiv	r3, r3, r2
 800c4aa:	b29a      	uxth	r2, r3
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c4b2:	bf00      	nop
 800c4b4:	3714      	adds	r7, #20
 800c4b6:	46bd      	mov	sp, r7
 800c4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4bc:	4770      	bx	lr
 800c4be:	bf00      	nop
 800c4c0:	0800f16c 	.word	0x0800f16c
 800c4c4:	0800f174 	.word	0x0800f174

0800c4c8 <__cvt>:
 800c4c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4ca:	ed2d 8b02 	vpush	{d8}
 800c4ce:	eeb0 8b40 	vmov.f64	d8, d0
 800c4d2:	b085      	sub	sp, #20
 800c4d4:	4617      	mov	r7, r2
 800c4d6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800c4d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c4da:	ee18 2a90 	vmov	r2, s17
 800c4de:	f025 0520 	bic.w	r5, r5, #32
 800c4e2:	2a00      	cmp	r2, #0
 800c4e4:	bfb6      	itet	lt
 800c4e6:	222d      	movlt	r2, #45	@ 0x2d
 800c4e8:	2200      	movge	r2, #0
 800c4ea:	eeb1 8b40 	vneglt.f64	d8, d0
 800c4ee:	2d46      	cmp	r5, #70	@ 0x46
 800c4f0:	460c      	mov	r4, r1
 800c4f2:	701a      	strb	r2, [r3, #0]
 800c4f4:	d004      	beq.n	800c500 <__cvt+0x38>
 800c4f6:	2d45      	cmp	r5, #69	@ 0x45
 800c4f8:	d100      	bne.n	800c4fc <__cvt+0x34>
 800c4fa:	3401      	adds	r4, #1
 800c4fc:	2102      	movs	r1, #2
 800c4fe:	e000      	b.n	800c502 <__cvt+0x3a>
 800c500:	2103      	movs	r1, #3
 800c502:	ab03      	add	r3, sp, #12
 800c504:	9301      	str	r3, [sp, #4]
 800c506:	ab02      	add	r3, sp, #8
 800c508:	9300      	str	r3, [sp, #0]
 800c50a:	4622      	mov	r2, r4
 800c50c:	4633      	mov	r3, r6
 800c50e:	eeb0 0b48 	vmov.f64	d0, d8
 800c512:	f000 fe61 	bl	800d1d8 <_dtoa_r>
 800c516:	2d47      	cmp	r5, #71	@ 0x47
 800c518:	d114      	bne.n	800c544 <__cvt+0x7c>
 800c51a:	07fb      	lsls	r3, r7, #31
 800c51c:	d50a      	bpl.n	800c534 <__cvt+0x6c>
 800c51e:	1902      	adds	r2, r0, r4
 800c520:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c528:	bf08      	it	eq
 800c52a:	9203      	streq	r2, [sp, #12]
 800c52c:	2130      	movs	r1, #48	@ 0x30
 800c52e:	9b03      	ldr	r3, [sp, #12]
 800c530:	4293      	cmp	r3, r2
 800c532:	d319      	bcc.n	800c568 <__cvt+0xa0>
 800c534:	9b03      	ldr	r3, [sp, #12]
 800c536:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c538:	1a1b      	subs	r3, r3, r0
 800c53a:	6013      	str	r3, [r2, #0]
 800c53c:	b005      	add	sp, #20
 800c53e:	ecbd 8b02 	vpop	{d8}
 800c542:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c544:	2d46      	cmp	r5, #70	@ 0x46
 800c546:	eb00 0204 	add.w	r2, r0, r4
 800c54a:	d1e9      	bne.n	800c520 <__cvt+0x58>
 800c54c:	7803      	ldrb	r3, [r0, #0]
 800c54e:	2b30      	cmp	r3, #48	@ 0x30
 800c550:	d107      	bne.n	800c562 <__cvt+0x9a>
 800c552:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c55a:	bf1c      	itt	ne
 800c55c:	f1c4 0401 	rsbne	r4, r4, #1
 800c560:	6034      	strne	r4, [r6, #0]
 800c562:	6833      	ldr	r3, [r6, #0]
 800c564:	441a      	add	r2, r3
 800c566:	e7db      	b.n	800c520 <__cvt+0x58>
 800c568:	1c5c      	adds	r4, r3, #1
 800c56a:	9403      	str	r4, [sp, #12]
 800c56c:	7019      	strb	r1, [r3, #0]
 800c56e:	e7de      	b.n	800c52e <__cvt+0x66>

0800c570 <__exponent>:
 800c570:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c572:	2900      	cmp	r1, #0
 800c574:	bfba      	itte	lt
 800c576:	4249      	neglt	r1, r1
 800c578:	232d      	movlt	r3, #45	@ 0x2d
 800c57a:	232b      	movge	r3, #43	@ 0x2b
 800c57c:	2909      	cmp	r1, #9
 800c57e:	7002      	strb	r2, [r0, #0]
 800c580:	7043      	strb	r3, [r0, #1]
 800c582:	dd29      	ble.n	800c5d8 <__exponent+0x68>
 800c584:	f10d 0307 	add.w	r3, sp, #7
 800c588:	461d      	mov	r5, r3
 800c58a:	270a      	movs	r7, #10
 800c58c:	461a      	mov	r2, r3
 800c58e:	fbb1 f6f7 	udiv	r6, r1, r7
 800c592:	fb07 1416 	mls	r4, r7, r6, r1
 800c596:	3430      	adds	r4, #48	@ 0x30
 800c598:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c59c:	460c      	mov	r4, r1
 800c59e:	2c63      	cmp	r4, #99	@ 0x63
 800c5a0:	f103 33ff 	add.w	r3, r3, #4294967295
 800c5a4:	4631      	mov	r1, r6
 800c5a6:	dcf1      	bgt.n	800c58c <__exponent+0x1c>
 800c5a8:	3130      	adds	r1, #48	@ 0x30
 800c5aa:	1e94      	subs	r4, r2, #2
 800c5ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c5b0:	1c41      	adds	r1, r0, #1
 800c5b2:	4623      	mov	r3, r4
 800c5b4:	42ab      	cmp	r3, r5
 800c5b6:	d30a      	bcc.n	800c5ce <__exponent+0x5e>
 800c5b8:	f10d 0309 	add.w	r3, sp, #9
 800c5bc:	1a9b      	subs	r3, r3, r2
 800c5be:	42ac      	cmp	r4, r5
 800c5c0:	bf88      	it	hi
 800c5c2:	2300      	movhi	r3, #0
 800c5c4:	3302      	adds	r3, #2
 800c5c6:	4403      	add	r3, r0
 800c5c8:	1a18      	subs	r0, r3, r0
 800c5ca:	b003      	add	sp, #12
 800c5cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c5d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c5d6:	e7ed      	b.n	800c5b4 <__exponent+0x44>
 800c5d8:	2330      	movs	r3, #48	@ 0x30
 800c5da:	3130      	adds	r1, #48	@ 0x30
 800c5dc:	7083      	strb	r3, [r0, #2]
 800c5de:	70c1      	strb	r1, [r0, #3]
 800c5e0:	1d03      	adds	r3, r0, #4
 800c5e2:	e7f1      	b.n	800c5c8 <__exponent+0x58>
 800c5e4:	0000      	movs	r0, r0
	...

0800c5e8 <_printf_float>:
 800c5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ec:	b08d      	sub	sp, #52	@ 0x34
 800c5ee:	460c      	mov	r4, r1
 800c5f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c5f4:	4616      	mov	r6, r2
 800c5f6:	461f      	mov	r7, r3
 800c5f8:	4605      	mov	r5, r0
 800c5fa:	f000 fcdf 	bl	800cfbc <_localeconv_r>
 800c5fe:	f8d0 b000 	ldr.w	fp, [r0]
 800c602:	4658      	mov	r0, fp
 800c604:	f7f3 fed4 	bl	80003b0 <strlen>
 800c608:	2300      	movs	r3, #0
 800c60a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c60c:	f8d8 3000 	ldr.w	r3, [r8]
 800c610:	f894 9018 	ldrb.w	r9, [r4, #24]
 800c614:	6822      	ldr	r2, [r4, #0]
 800c616:	9005      	str	r0, [sp, #20]
 800c618:	3307      	adds	r3, #7
 800c61a:	f023 0307 	bic.w	r3, r3, #7
 800c61e:	f103 0108 	add.w	r1, r3, #8
 800c622:	f8c8 1000 	str.w	r1, [r8]
 800c626:	ed93 0b00 	vldr	d0, [r3]
 800c62a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800c888 <_printf_float+0x2a0>
 800c62e:	eeb0 7bc0 	vabs.f64	d7, d0
 800c632:	eeb4 7b46 	vcmp.f64	d7, d6
 800c636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c63a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800c63e:	dd24      	ble.n	800c68a <_printf_float+0xa2>
 800c640:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800c644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c648:	d502      	bpl.n	800c650 <_printf_float+0x68>
 800c64a:	232d      	movs	r3, #45	@ 0x2d
 800c64c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c650:	498f      	ldr	r1, [pc, #572]	@ (800c890 <_printf_float+0x2a8>)
 800c652:	4b90      	ldr	r3, [pc, #576]	@ (800c894 <_printf_float+0x2ac>)
 800c654:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800c658:	bf8c      	ite	hi
 800c65a:	4688      	movhi	r8, r1
 800c65c:	4698      	movls	r8, r3
 800c65e:	f022 0204 	bic.w	r2, r2, #4
 800c662:	2303      	movs	r3, #3
 800c664:	6123      	str	r3, [r4, #16]
 800c666:	6022      	str	r2, [r4, #0]
 800c668:	f04f 0a00 	mov.w	sl, #0
 800c66c:	9700      	str	r7, [sp, #0]
 800c66e:	4633      	mov	r3, r6
 800c670:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c672:	4621      	mov	r1, r4
 800c674:	4628      	mov	r0, r5
 800c676:	f000 f9d1 	bl	800ca1c <_printf_common>
 800c67a:	3001      	adds	r0, #1
 800c67c:	f040 8089 	bne.w	800c792 <_printf_float+0x1aa>
 800c680:	f04f 30ff 	mov.w	r0, #4294967295
 800c684:	b00d      	add	sp, #52	@ 0x34
 800c686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c68a:	eeb4 0b40 	vcmp.f64	d0, d0
 800c68e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c692:	d709      	bvc.n	800c6a8 <_printf_float+0xc0>
 800c694:	ee10 3a90 	vmov	r3, s1
 800c698:	2b00      	cmp	r3, #0
 800c69a:	bfbc      	itt	lt
 800c69c:	232d      	movlt	r3, #45	@ 0x2d
 800c69e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c6a2:	497d      	ldr	r1, [pc, #500]	@ (800c898 <_printf_float+0x2b0>)
 800c6a4:	4b7d      	ldr	r3, [pc, #500]	@ (800c89c <_printf_float+0x2b4>)
 800c6a6:	e7d5      	b.n	800c654 <_printf_float+0x6c>
 800c6a8:	6863      	ldr	r3, [r4, #4]
 800c6aa:	1c59      	adds	r1, r3, #1
 800c6ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800c6b0:	d139      	bne.n	800c726 <_printf_float+0x13e>
 800c6b2:	2306      	movs	r3, #6
 800c6b4:	6063      	str	r3, [r4, #4]
 800c6b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	6022      	str	r2, [r4, #0]
 800c6be:	9303      	str	r3, [sp, #12]
 800c6c0:	ab0a      	add	r3, sp, #40	@ 0x28
 800c6c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800c6c6:	ab09      	add	r3, sp, #36	@ 0x24
 800c6c8:	9300      	str	r3, [sp, #0]
 800c6ca:	6861      	ldr	r1, [r4, #4]
 800c6cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	f7ff fef9 	bl	800c4c8 <__cvt>
 800c6d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c6da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c6dc:	4680      	mov	r8, r0
 800c6de:	d129      	bne.n	800c734 <_printf_float+0x14c>
 800c6e0:	1cc8      	adds	r0, r1, #3
 800c6e2:	db02      	blt.n	800c6ea <_printf_float+0x102>
 800c6e4:	6863      	ldr	r3, [r4, #4]
 800c6e6:	4299      	cmp	r1, r3
 800c6e8:	dd41      	ble.n	800c76e <_printf_float+0x186>
 800c6ea:	f1a9 0902 	sub.w	r9, r9, #2
 800c6ee:	fa5f f989 	uxtb.w	r9, r9
 800c6f2:	3901      	subs	r1, #1
 800c6f4:	464a      	mov	r2, r9
 800c6f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c6fa:	9109      	str	r1, [sp, #36]	@ 0x24
 800c6fc:	f7ff ff38 	bl	800c570 <__exponent>
 800c700:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c702:	1813      	adds	r3, r2, r0
 800c704:	2a01      	cmp	r2, #1
 800c706:	4682      	mov	sl, r0
 800c708:	6123      	str	r3, [r4, #16]
 800c70a:	dc02      	bgt.n	800c712 <_printf_float+0x12a>
 800c70c:	6822      	ldr	r2, [r4, #0]
 800c70e:	07d2      	lsls	r2, r2, #31
 800c710:	d501      	bpl.n	800c716 <_printf_float+0x12e>
 800c712:	3301      	adds	r3, #1
 800c714:	6123      	str	r3, [r4, #16]
 800c716:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d0a6      	beq.n	800c66c <_printf_float+0x84>
 800c71e:	232d      	movs	r3, #45	@ 0x2d
 800c720:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c724:	e7a2      	b.n	800c66c <_printf_float+0x84>
 800c726:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c72a:	d1c4      	bne.n	800c6b6 <_printf_float+0xce>
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d1c2      	bne.n	800c6b6 <_printf_float+0xce>
 800c730:	2301      	movs	r3, #1
 800c732:	e7bf      	b.n	800c6b4 <_printf_float+0xcc>
 800c734:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c738:	d9db      	bls.n	800c6f2 <_printf_float+0x10a>
 800c73a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800c73e:	d118      	bne.n	800c772 <_printf_float+0x18a>
 800c740:	2900      	cmp	r1, #0
 800c742:	6863      	ldr	r3, [r4, #4]
 800c744:	dd0b      	ble.n	800c75e <_printf_float+0x176>
 800c746:	6121      	str	r1, [r4, #16]
 800c748:	b913      	cbnz	r3, 800c750 <_printf_float+0x168>
 800c74a:	6822      	ldr	r2, [r4, #0]
 800c74c:	07d0      	lsls	r0, r2, #31
 800c74e:	d502      	bpl.n	800c756 <_printf_float+0x16e>
 800c750:	3301      	adds	r3, #1
 800c752:	440b      	add	r3, r1
 800c754:	6123      	str	r3, [r4, #16]
 800c756:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c758:	f04f 0a00 	mov.w	sl, #0
 800c75c:	e7db      	b.n	800c716 <_printf_float+0x12e>
 800c75e:	b913      	cbnz	r3, 800c766 <_printf_float+0x17e>
 800c760:	6822      	ldr	r2, [r4, #0]
 800c762:	07d2      	lsls	r2, r2, #31
 800c764:	d501      	bpl.n	800c76a <_printf_float+0x182>
 800c766:	3302      	adds	r3, #2
 800c768:	e7f4      	b.n	800c754 <_printf_float+0x16c>
 800c76a:	2301      	movs	r3, #1
 800c76c:	e7f2      	b.n	800c754 <_printf_float+0x16c>
 800c76e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800c772:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c774:	4299      	cmp	r1, r3
 800c776:	db05      	blt.n	800c784 <_printf_float+0x19c>
 800c778:	6823      	ldr	r3, [r4, #0]
 800c77a:	6121      	str	r1, [r4, #16]
 800c77c:	07d8      	lsls	r0, r3, #31
 800c77e:	d5ea      	bpl.n	800c756 <_printf_float+0x16e>
 800c780:	1c4b      	adds	r3, r1, #1
 800c782:	e7e7      	b.n	800c754 <_printf_float+0x16c>
 800c784:	2900      	cmp	r1, #0
 800c786:	bfd4      	ite	le
 800c788:	f1c1 0202 	rsble	r2, r1, #2
 800c78c:	2201      	movgt	r2, #1
 800c78e:	4413      	add	r3, r2
 800c790:	e7e0      	b.n	800c754 <_printf_float+0x16c>
 800c792:	6823      	ldr	r3, [r4, #0]
 800c794:	055a      	lsls	r2, r3, #21
 800c796:	d407      	bmi.n	800c7a8 <_printf_float+0x1c0>
 800c798:	6923      	ldr	r3, [r4, #16]
 800c79a:	4642      	mov	r2, r8
 800c79c:	4631      	mov	r1, r6
 800c79e:	4628      	mov	r0, r5
 800c7a0:	47b8      	blx	r7
 800c7a2:	3001      	adds	r0, #1
 800c7a4:	d12a      	bne.n	800c7fc <_printf_float+0x214>
 800c7a6:	e76b      	b.n	800c680 <_printf_float+0x98>
 800c7a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800c7ac:	f240 80e0 	bls.w	800c970 <_printf_float+0x388>
 800c7b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c7b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c7b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7bc:	d133      	bne.n	800c826 <_printf_float+0x23e>
 800c7be:	4a38      	ldr	r2, [pc, #224]	@ (800c8a0 <_printf_float+0x2b8>)
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	4631      	mov	r1, r6
 800c7c4:	4628      	mov	r0, r5
 800c7c6:	47b8      	blx	r7
 800c7c8:	3001      	adds	r0, #1
 800c7ca:	f43f af59 	beq.w	800c680 <_printf_float+0x98>
 800c7ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c7d2:	4543      	cmp	r3, r8
 800c7d4:	db02      	blt.n	800c7dc <_printf_float+0x1f4>
 800c7d6:	6823      	ldr	r3, [r4, #0]
 800c7d8:	07d8      	lsls	r0, r3, #31
 800c7da:	d50f      	bpl.n	800c7fc <_printf_float+0x214>
 800c7dc:	9b05      	ldr	r3, [sp, #20]
 800c7de:	465a      	mov	r2, fp
 800c7e0:	4631      	mov	r1, r6
 800c7e2:	4628      	mov	r0, r5
 800c7e4:	47b8      	blx	r7
 800c7e6:	3001      	adds	r0, #1
 800c7e8:	f43f af4a 	beq.w	800c680 <_printf_float+0x98>
 800c7ec:	f04f 0900 	mov.w	r9, #0
 800c7f0:	f108 38ff 	add.w	r8, r8, #4294967295
 800c7f4:	f104 0a1a 	add.w	sl, r4, #26
 800c7f8:	45c8      	cmp	r8, r9
 800c7fa:	dc09      	bgt.n	800c810 <_printf_float+0x228>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	079b      	lsls	r3, r3, #30
 800c800:	f100 8107 	bmi.w	800ca12 <_printf_float+0x42a>
 800c804:	68e0      	ldr	r0, [r4, #12]
 800c806:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c808:	4298      	cmp	r0, r3
 800c80a:	bfb8      	it	lt
 800c80c:	4618      	movlt	r0, r3
 800c80e:	e739      	b.n	800c684 <_printf_float+0x9c>
 800c810:	2301      	movs	r3, #1
 800c812:	4652      	mov	r2, sl
 800c814:	4631      	mov	r1, r6
 800c816:	4628      	mov	r0, r5
 800c818:	47b8      	blx	r7
 800c81a:	3001      	adds	r0, #1
 800c81c:	f43f af30 	beq.w	800c680 <_printf_float+0x98>
 800c820:	f109 0901 	add.w	r9, r9, #1
 800c824:	e7e8      	b.n	800c7f8 <_printf_float+0x210>
 800c826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c828:	2b00      	cmp	r3, #0
 800c82a:	dc3b      	bgt.n	800c8a4 <_printf_float+0x2bc>
 800c82c:	4a1c      	ldr	r2, [pc, #112]	@ (800c8a0 <_printf_float+0x2b8>)
 800c82e:	2301      	movs	r3, #1
 800c830:	4631      	mov	r1, r6
 800c832:	4628      	mov	r0, r5
 800c834:	47b8      	blx	r7
 800c836:	3001      	adds	r0, #1
 800c838:	f43f af22 	beq.w	800c680 <_printf_float+0x98>
 800c83c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c840:	ea59 0303 	orrs.w	r3, r9, r3
 800c844:	d102      	bne.n	800c84c <_printf_float+0x264>
 800c846:	6823      	ldr	r3, [r4, #0]
 800c848:	07d9      	lsls	r1, r3, #31
 800c84a:	d5d7      	bpl.n	800c7fc <_printf_float+0x214>
 800c84c:	9b05      	ldr	r3, [sp, #20]
 800c84e:	465a      	mov	r2, fp
 800c850:	4631      	mov	r1, r6
 800c852:	4628      	mov	r0, r5
 800c854:	47b8      	blx	r7
 800c856:	3001      	adds	r0, #1
 800c858:	f43f af12 	beq.w	800c680 <_printf_float+0x98>
 800c85c:	f04f 0a00 	mov.w	sl, #0
 800c860:	f104 0b1a 	add.w	fp, r4, #26
 800c864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c866:	425b      	negs	r3, r3
 800c868:	4553      	cmp	r3, sl
 800c86a:	dc01      	bgt.n	800c870 <_printf_float+0x288>
 800c86c:	464b      	mov	r3, r9
 800c86e:	e794      	b.n	800c79a <_printf_float+0x1b2>
 800c870:	2301      	movs	r3, #1
 800c872:	465a      	mov	r2, fp
 800c874:	4631      	mov	r1, r6
 800c876:	4628      	mov	r0, r5
 800c878:	47b8      	blx	r7
 800c87a:	3001      	adds	r0, #1
 800c87c:	f43f af00 	beq.w	800c680 <_printf_float+0x98>
 800c880:	f10a 0a01 	add.w	sl, sl, #1
 800c884:	e7ee      	b.n	800c864 <_printf_float+0x27c>
 800c886:	bf00      	nop
 800c888:	ffffffff 	.word	0xffffffff
 800c88c:	7fefffff 	.word	0x7fefffff
 800c890:	0800f180 	.word	0x0800f180
 800c894:	0800f17c 	.word	0x0800f17c
 800c898:	0800f188 	.word	0x0800f188
 800c89c:	0800f184 	.word	0x0800f184
 800c8a0:	0800f18c 	.word	0x0800f18c
 800c8a4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c8a6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c8aa:	4553      	cmp	r3, sl
 800c8ac:	bfa8      	it	ge
 800c8ae:	4653      	movge	r3, sl
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	4699      	mov	r9, r3
 800c8b4:	dc37      	bgt.n	800c926 <_printf_float+0x33e>
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	9307      	str	r3, [sp, #28]
 800c8ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c8be:	f104 021a 	add.w	r2, r4, #26
 800c8c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c8c4:	9907      	ldr	r1, [sp, #28]
 800c8c6:	9306      	str	r3, [sp, #24]
 800c8c8:	eba3 0309 	sub.w	r3, r3, r9
 800c8cc:	428b      	cmp	r3, r1
 800c8ce:	dc31      	bgt.n	800c934 <_printf_float+0x34c>
 800c8d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8d2:	459a      	cmp	sl, r3
 800c8d4:	dc3b      	bgt.n	800c94e <_printf_float+0x366>
 800c8d6:	6823      	ldr	r3, [r4, #0]
 800c8d8:	07da      	lsls	r2, r3, #31
 800c8da:	d438      	bmi.n	800c94e <_printf_float+0x366>
 800c8dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8de:	ebaa 0903 	sub.w	r9, sl, r3
 800c8e2:	9b06      	ldr	r3, [sp, #24]
 800c8e4:	ebaa 0303 	sub.w	r3, sl, r3
 800c8e8:	4599      	cmp	r9, r3
 800c8ea:	bfa8      	it	ge
 800c8ec:	4699      	movge	r9, r3
 800c8ee:	f1b9 0f00 	cmp.w	r9, #0
 800c8f2:	dc34      	bgt.n	800c95e <_printf_float+0x376>
 800c8f4:	f04f 0800 	mov.w	r8, #0
 800c8f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c8fc:	f104 0b1a 	add.w	fp, r4, #26
 800c900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c902:	ebaa 0303 	sub.w	r3, sl, r3
 800c906:	eba3 0309 	sub.w	r3, r3, r9
 800c90a:	4543      	cmp	r3, r8
 800c90c:	f77f af76 	ble.w	800c7fc <_printf_float+0x214>
 800c910:	2301      	movs	r3, #1
 800c912:	465a      	mov	r2, fp
 800c914:	4631      	mov	r1, r6
 800c916:	4628      	mov	r0, r5
 800c918:	47b8      	blx	r7
 800c91a:	3001      	adds	r0, #1
 800c91c:	f43f aeb0 	beq.w	800c680 <_printf_float+0x98>
 800c920:	f108 0801 	add.w	r8, r8, #1
 800c924:	e7ec      	b.n	800c900 <_printf_float+0x318>
 800c926:	4642      	mov	r2, r8
 800c928:	4631      	mov	r1, r6
 800c92a:	4628      	mov	r0, r5
 800c92c:	47b8      	blx	r7
 800c92e:	3001      	adds	r0, #1
 800c930:	d1c1      	bne.n	800c8b6 <_printf_float+0x2ce>
 800c932:	e6a5      	b.n	800c680 <_printf_float+0x98>
 800c934:	2301      	movs	r3, #1
 800c936:	4631      	mov	r1, r6
 800c938:	4628      	mov	r0, r5
 800c93a:	9206      	str	r2, [sp, #24]
 800c93c:	47b8      	blx	r7
 800c93e:	3001      	adds	r0, #1
 800c940:	f43f ae9e 	beq.w	800c680 <_printf_float+0x98>
 800c944:	9b07      	ldr	r3, [sp, #28]
 800c946:	9a06      	ldr	r2, [sp, #24]
 800c948:	3301      	adds	r3, #1
 800c94a:	9307      	str	r3, [sp, #28]
 800c94c:	e7b9      	b.n	800c8c2 <_printf_float+0x2da>
 800c94e:	9b05      	ldr	r3, [sp, #20]
 800c950:	465a      	mov	r2, fp
 800c952:	4631      	mov	r1, r6
 800c954:	4628      	mov	r0, r5
 800c956:	47b8      	blx	r7
 800c958:	3001      	adds	r0, #1
 800c95a:	d1bf      	bne.n	800c8dc <_printf_float+0x2f4>
 800c95c:	e690      	b.n	800c680 <_printf_float+0x98>
 800c95e:	9a06      	ldr	r2, [sp, #24]
 800c960:	464b      	mov	r3, r9
 800c962:	4442      	add	r2, r8
 800c964:	4631      	mov	r1, r6
 800c966:	4628      	mov	r0, r5
 800c968:	47b8      	blx	r7
 800c96a:	3001      	adds	r0, #1
 800c96c:	d1c2      	bne.n	800c8f4 <_printf_float+0x30c>
 800c96e:	e687      	b.n	800c680 <_printf_float+0x98>
 800c970:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800c974:	f1b9 0f01 	cmp.w	r9, #1
 800c978:	dc01      	bgt.n	800c97e <_printf_float+0x396>
 800c97a:	07db      	lsls	r3, r3, #31
 800c97c:	d536      	bpl.n	800c9ec <_printf_float+0x404>
 800c97e:	2301      	movs	r3, #1
 800c980:	4642      	mov	r2, r8
 800c982:	4631      	mov	r1, r6
 800c984:	4628      	mov	r0, r5
 800c986:	47b8      	blx	r7
 800c988:	3001      	adds	r0, #1
 800c98a:	f43f ae79 	beq.w	800c680 <_printf_float+0x98>
 800c98e:	9b05      	ldr	r3, [sp, #20]
 800c990:	465a      	mov	r2, fp
 800c992:	4631      	mov	r1, r6
 800c994:	4628      	mov	r0, r5
 800c996:	47b8      	blx	r7
 800c998:	3001      	adds	r0, #1
 800c99a:	f43f ae71 	beq.w	800c680 <_printf_float+0x98>
 800c99e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800c9a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c9a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9aa:	f109 39ff 	add.w	r9, r9, #4294967295
 800c9ae:	d018      	beq.n	800c9e2 <_printf_float+0x3fa>
 800c9b0:	464b      	mov	r3, r9
 800c9b2:	f108 0201 	add.w	r2, r8, #1
 800c9b6:	4631      	mov	r1, r6
 800c9b8:	4628      	mov	r0, r5
 800c9ba:	47b8      	blx	r7
 800c9bc:	3001      	adds	r0, #1
 800c9be:	d10c      	bne.n	800c9da <_printf_float+0x3f2>
 800c9c0:	e65e      	b.n	800c680 <_printf_float+0x98>
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	465a      	mov	r2, fp
 800c9c6:	4631      	mov	r1, r6
 800c9c8:	4628      	mov	r0, r5
 800c9ca:	47b8      	blx	r7
 800c9cc:	3001      	adds	r0, #1
 800c9ce:	f43f ae57 	beq.w	800c680 <_printf_float+0x98>
 800c9d2:	f108 0801 	add.w	r8, r8, #1
 800c9d6:	45c8      	cmp	r8, r9
 800c9d8:	dbf3      	blt.n	800c9c2 <_printf_float+0x3da>
 800c9da:	4653      	mov	r3, sl
 800c9dc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c9e0:	e6dc      	b.n	800c79c <_printf_float+0x1b4>
 800c9e2:	f04f 0800 	mov.w	r8, #0
 800c9e6:	f104 0b1a 	add.w	fp, r4, #26
 800c9ea:	e7f4      	b.n	800c9d6 <_printf_float+0x3ee>
 800c9ec:	2301      	movs	r3, #1
 800c9ee:	4642      	mov	r2, r8
 800c9f0:	e7e1      	b.n	800c9b6 <_printf_float+0x3ce>
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	464a      	mov	r2, r9
 800c9f6:	4631      	mov	r1, r6
 800c9f8:	4628      	mov	r0, r5
 800c9fa:	47b8      	blx	r7
 800c9fc:	3001      	adds	r0, #1
 800c9fe:	f43f ae3f 	beq.w	800c680 <_printf_float+0x98>
 800ca02:	f108 0801 	add.w	r8, r8, #1
 800ca06:	68e3      	ldr	r3, [r4, #12]
 800ca08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ca0a:	1a5b      	subs	r3, r3, r1
 800ca0c:	4543      	cmp	r3, r8
 800ca0e:	dcf0      	bgt.n	800c9f2 <_printf_float+0x40a>
 800ca10:	e6f8      	b.n	800c804 <_printf_float+0x21c>
 800ca12:	f04f 0800 	mov.w	r8, #0
 800ca16:	f104 0919 	add.w	r9, r4, #25
 800ca1a:	e7f4      	b.n	800ca06 <_printf_float+0x41e>

0800ca1c <_printf_common>:
 800ca1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca20:	4616      	mov	r6, r2
 800ca22:	4698      	mov	r8, r3
 800ca24:	688a      	ldr	r2, [r1, #8]
 800ca26:	690b      	ldr	r3, [r1, #16]
 800ca28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ca2c:	4293      	cmp	r3, r2
 800ca2e:	bfb8      	it	lt
 800ca30:	4613      	movlt	r3, r2
 800ca32:	6033      	str	r3, [r6, #0]
 800ca34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ca38:	4607      	mov	r7, r0
 800ca3a:	460c      	mov	r4, r1
 800ca3c:	b10a      	cbz	r2, 800ca42 <_printf_common+0x26>
 800ca3e:	3301      	adds	r3, #1
 800ca40:	6033      	str	r3, [r6, #0]
 800ca42:	6823      	ldr	r3, [r4, #0]
 800ca44:	0699      	lsls	r1, r3, #26
 800ca46:	bf42      	ittt	mi
 800ca48:	6833      	ldrmi	r3, [r6, #0]
 800ca4a:	3302      	addmi	r3, #2
 800ca4c:	6033      	strmi	r3, [r6, #0]
 800ca4e:	6825      	ldr	r5, [r4, #0]
 800ca50:	f015 0506 	ands.w	r5, r5, #6
 800ca54:	d106      	bne.n	800ca64 <_printf_common+0x48>
 800ca56:	f104 0a19 	add.w	sl, r4, #25
 800ca5a:	68e3      	ldr	r3, [r4, #12]
 800ca5c:	6832      	ldr	r2, [r6, #0]
 800ca5e:	1a9b      	subs	r3, r3, r2
 800ca60:	42ab      	cmp	r3, r5
 800ca62:	dc26      	bgt.n	800cab2 <_printf_common+0x96>
 800ca64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ca68:	6822      	ldr	r2, [r4, #0]
 800ca6a:	3b00      	subs	r3, #0
 800ca6c:	bf18      	it	ne
 800ca6e:	2301      	movne	r3, #1
 800ca70:	0692      	lsls	r2, r2, #26
 800ca72:	d42b      	bmi.n	800cacc <_printf_common+0xb0>
 800ca74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ca78:	4641      	mov	r1, r8
 800ca7a:	4638      	mov	r0, r7
 800ca7c:	47c8      	blx	r9
 800ca7e:	3001      	adds	r0, #1
 800ca80:	d01e      	beq.n	800cac0 <_printf_common+0xa4>
 800ca82:	6823      	ldr	r3, [r4, #0]
 800ca84:	6922      	ldr	r2, [r4, #16]
 800ca86:	f003 0306 	and.w	r3, r3, #6
 800ca8a:	2b04      	cmp	r3, #4
 800ca8c:	bf02      	ittt	eq
 800ca8e:	68e5      	ldreq	r5, [r4, #12]
 800ca90:	6833      	ldreq	r3, [r6, #0]
 800ca92:	1aed      	subeq	r5, r5, r3
 800ca94:	68a3      	ldr	r3, [r4, #8]
 800ca96:	bf0c      	ite	eq
 800ca98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca9c:	2500      	movne	r5, #0
 800ca9e:	4293      	cmp	r3, r2
 800caa0:	bfc4      	itt	gt
 800caa2:	1a9b      	subgt	r3, r3, r2
 800caa4:	18ed      	addgt	r5, r5, r3
 800caa6:	2600      	movs	r6, #0
 800caa8:	341a      	adds	r4, #26
 800caaa:	42b5      	cmp	r5, r6
 800caac:	d11a      	bne.n	800cae4 <_printf_common+0xc8>
 800caae:	2000      	movs	r0, #0
 800cab0:	e008      	b.n	800cac4 <_printf_common+0xa8>
 800cab2:	2301      	movs	r3, #1
 800cab4:	4652      	mov	r2, sl
 800cab6:	4641      	mov	r1, r8
 800cab8:	4638      	mov	r0, r7
 800caba:	47c8      	blx	r9
 800cabc:	3001      	adds	r0, #1
 800cabe:	d103      	bne.n	800cac8 <_printf_common+0xac>
 800cac0:	f04f 30ff 	mov.w	r0, #4294967295
 800cac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cac8:	3501      	adds	r5, #1
 800caca:	e7c6      	b.n	800ca5a <_printf_common+0x3e>
 800cacc:	18e1      	adds	r1, r4, r3
 800cace:	1c5a      	adds	r2, r3, #1
 800cad0:	2030      	movs	r0, #48	@ 0x30
 800cad2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cad6:	4422      	add	r2, r4
 800cad8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cadc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cae0:	3302      	adds	r3, #2
 800cae2:	e7c7      	b.n	800ca74 <_printf_common+0x58>
 800cae4:	2301      	movs	r3, #1
 800cae6:	4622      	mov	r2, r4
 800cae8:	4641      	mov	r1, r8
 800caea:	4638      	mov	r0, r7
 800caec:	47c8      	blx	r9
 800caee:	3001      	adds	r0, #1
 800caf0:	d0e6      	beq.n	800cac0 <_printf_common+0xa4>
 800caf2:	3601      	adds	r6, #1
 800caf4:	e7d9      	b.n	800caaa <_printf_common+0x8e>
	...

0800caf8 <_printf_i>:
 800caf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cafc:	7e0f      	ldrb	r7, [r1, #24]
 800cafe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cb00:	2f78      	cmp	r7, #120	@ 0x78
 800cb02:	4691      	mov	r9, r2
 800cb04:	4680      	mov	r8, r0
 800cb06:	460c      	mov	r4, r1
 800cb08:	469a      	mov	sl, r3
 800cb0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cb0e:	d807      	bhi.n	800cb20 <_printf_i+0x28>
 800cb10:	2f62      	cmp	r7, #98	@ 0x62
 800cb12:	d80a      	bhi.n	800cb2a <_printf_i+0x32>
 800cb14:	2f00      	cmp	r7, #0
 800cb16:	f000 80d1 	beq.w	800ccbc <_printf_i+0x1c4>
 800cb1a:	2f58      	cmp	r7, #88	@ 0x58
 800cb1c:	f000 80b8 	beq.w	800cc90 <_printf_i+0x198>
 800cb20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cb28:	e03a      	b.n	800cba0 <_printf_i+0xa8>
 800cb2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cb2e:	2b15      	cmp	r3, #21
 800cb30:	d8f6      	bhi.n	800cb20 <_printf_i+0x28>
 800cb32:	a101      	add	r1, pc, #4	@ (adr r1, 800cb38 <_printf_i+0x40>)
 800cb34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cb38:	0800cb91 	.word	0x0800cb91
 800cb3c:	0800cba5 	.word	0x0800cba5
 800cb40:	0800cb21 	.word	0x0800cb21
 800cb44:	0800cb21 	.word	0x0800cb21
 800cb48:	0800cb21 	.word	0x0800cb21
 800cb4c:	0800cb21 	.word	0x0800cb21
 800cb50:	0800cba5 	.word	0x0800cba5
 800cb54:	0800cb21 	.word	0x0800cb21
 800cb58:	0800cb21 	.word	0x0800cb21
 800cb5c:	0800cb21 	.word	0x0800cb21
 800cb60:	0800cb21 	.word	0x0800cb21
 800cb64:	0800cca3 	.word	0x0800cca3
 800cb68:	0800cbcf 	.word	0x0800cbcf
 800cb6c:	0800cc5d 	.word	0x0800cc5d
 800cb70:	0800cb21 	.word	0x0800cb21
 800cb74:	0800cb21 	.word	0x0800cb21
 800cb78:	0800ccc5 	.word	0x0800ccc5
 800cb7c:	0800cb21 	.word	0x0800cb21
 800cb80:	0800cbcf 	.word	0x0800cbcf
 800cb84:	0800cb21 	.word	0x0800cb21
 800cb88:	0800cb21 	.word	0x0800cb21
 800cb8c:	0800cc65 	.word	0x0800cc65
 800cb90:	6833      	ldr	r3, [r6, #0]
 800cb92:	1d1a      	adds	r2, r3, #4
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	6032      	str	r2, [r6, #0]
 800cb98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cba0:	2301      	movs	r3, #1
 800cba2:	e09c      	b.n	800ccde <_printf_i+0x1e6>
 800cba4:	6833      	ldr	r3, [r6, #0]
 800cba6:	6820      	ldr	r0, [r4, #0]
 800cba8:	1d19      	adds	r1, r3, #4
 800cbaa:	6031      	str	r1, [r6, #0]
 800cbac:	0606      	lsls	r6, r0, #24
 800cbae:	d501      	bpl.n	800cbb4 <_printf_i+0xbc>
 800cbb0:	681d      	ldr	r5, [r3, #0]
 800cbb2:	e003      	b.n	800cbbc <_printf_i+0xc4>
 800cbb4:	0645      	lsls	r5, r0, #25
 800cbb6:	d5fb      	bpl.n	800cbb0 <_printf_i+0xb8>
 800cbb8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cbbc:	2d00      	cmp	r5, #0
 800cbbe:	da03      	bge.n	800cbc8 <_printf_i+0xd0>
 800cbc0:	232d      	movs	r3, #45	@ 0x2d
 800cbc2:	426d      	negs	r5, r5
 800cbc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbc8:	4858      	ldr	r0, [pc, #352]	@ (800cd2c <_printf_i+0x234>)
 800cbca:	230a      	movs	r3, #10
 800cbcc:	e011      	b.n	800cbf2 <_printf_i+0xfa>
 800cbce:	6821      	ldr	r1, [r4, #0]
 800cbd0:	6833      	ldr	r3, [r6, #0]
 800cbd2:	0608      	lsls	r0, r1, #24
 800cbd4:	f853 5b04 	ldr.w	r5, [r3], #4
 800cbd8:	d402      	bmi.n	800cbe0 <_printf_i+0xe8>
 800cbda:	0649      	lsls	r1, r1, #25
 800cbdc:	bf48      	it	mi
 800cbde:	b2ad      	uxthmi	r5, r5
 800cbe0:	2f6f      	cmp	r7, #111	@ 0x6f
 800cbe2:	4852      	ldr	r0, [pc, #328]	@ (800cd2c <_printf_i+0x234>)
 800cbe4:	6033      	str	r3, [r6, #0]
 800cbe6:	bf14      	ite	ne
 800cbe8:	230a      	movne	r3, #10
 800cbea:	2308      	moveq	r3, #8
 800cbec:	2100      	movs	r1, #0
 800cbee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cbf2:	6866      	ldr	r6, [r4, #4]
 800cbf4:	60a6      	str	r6, [r4, #8]
 800cbf6:	2e00      	cmp	r6, #0
 800cbf8:	db05      	blt.n	800cc06 <_printf_i+0x10e>
 800cbfa:	6821      	ldr	r1, [r4, #0]
 800cbfc:	432e      	orrs	r6, r5
 800cbfe:	f021 0104 	bic.w	r1, r1, #4
 800cc02:	6021      	str	r1, [r4, #0]
 800cc04:	d04b      	beq.n	800cc9e <_printf_i+0x1a6>
 800cc06:	4616      	mov	r6, r2
 800cc08:	fbb5 f1f3 	udiv	r1, r5, r3
 800cc0c:	fb03 5711 	mls	r7, r3, r1, r5
 800cc10:	5dc7      	ldrb	r7, [r0, r7]
 800cc12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cc16:	462f      	mov	r7, r5
 800cc18:	42bb      	cmp	r3, r7
 800cc1a:	460d      	mov	r5, r1
 800cc1c:	d9f4      	bls.n	800cc08 <_printf_i+0x110>
 800cc1e:	2b08      	cmp	r3, #8
 800cc20:	d10b      	bne.n	800cc3a <_printf_i+0x142>
 800cc22:	6823      	ldr	r3, [r4, #0]
 800cc24:	07df      	lsls	r7, r3, #31
 800cc26:	d508      	bpl.n	800cc3a <_printf_i+0x142>
 800cc28:	6923      	ldr	r3, [r4, #16]
 800cc2a:	6861      	ldr	r1, [r4, #4]
 800cc2c:	4299      	cmp	r1, r3
 800cc2e:	bfde      	ittt	le
 800cc30:	2330      	movle	r3, #48	@ 0x30
 800cc32:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cc36:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cc3a:	1b92      	subs	r2, r2, r6
 800cc3c:	6122      	str	r2, [r4, #16]
 800cc3e:	f8cd a000 	str.w	sl, [sp]
 800cc42:	464b      	mov	r3, r9
 800cc44:	aa03      	add	r2, sp, #12
 800cc46:	4621      	mov	r1, r4
 800cc48:	4640      	mov	r0, r8
 800cc4a:	f7ff fee7 	bl	800ca1c <_printf_common>
 800cc4e:	3001      	adds	r0, #1
 800cc50:	d14a      	bne.n	800cce8 <_printf_i+0x1f0>
 800cc52:	f04f 30ff 	mov.w	r0, #4294967295
 800cc56:	b004      	add	sp, #16
 800cc58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc5c:	6823      	ldr	r3, [r4, #0]
 800cc5e:	f043 0320 	orr.w	r3, r3, #32
 800cc62:	6023      	str	r3, [r4, #0]
 800cc64:	4832      	ldr	r0, [pc, #200]	@ (800cd30 <_printf_i+0x238>)
 800cc66:	2778      	movs	r7, #120	@ 0x78
 800cc68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cc6c:	6823      	ldr	r3, [r4, #0]
 800cc6e:	6831      	ldr	r1, [r6, #0]
 800cc70:	061f      	lsls	r7, r3, #24
 800cc72:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc76:	d402      	bmi.n	800cc7e <_printf_i+0x186>
 800cc78:	065f      	lsls	r7, r3, #25
 800cc7a:	bf48      	it	mi
 800cc7c:	b2ad      	uxthmi	r5, r5
 800cc7e:	6031      	str	r1, [r6, #0]
 800cc80:	07d9      	lsls	r1, r3, #31
 800cc82:	bf44      	itt	mi
 800cc84:	f043 0320 	orrmi.w	r3, r3, #32
 800cc88:	6023      	strmi	r3, [r4, #0]
 800cc8a:	b11d      	cbz	r5, 800cc94 <_printf_i+0x19c>
 800cc8c:	2310      	movs	r3, #16
 800cc8e:	e7ad      	b.n	800cbec <_printf_i+0xf4>
 800cc90:	4826      	ldr	r0, [pc, #152]	@ (800cd2c <_printf_i+0x234>)
 800cc92:	e7e9      	b.n	800cc68 <_printf_i+0x170>
 800cc94:	6823      	ldr	r3, [r4, #0]
 800cc96:	f023 0320 	bic.w	r3, r3, #32
 800cc9a:	6023      	str	r3, [r4, #0]
 800cc9c:	e7f6      	b.n	800cc8c <_printf_i+0x194>
 800cc9e:	4616      	mov	r6, r2
 800cca0:	e7bd      	b.n	800cc1e <_printf_i+0x126>
 800cca2:	6833      	ldr	r3, [r6, #0]
 800cca4:	6825      	ldr	r5, [r4, #0]
 800cca6:	6961      	ldr	r1, [r4, #20]
 800cca8:	1d18      	adds	r0, r3, #4
 800ccaa:	6030      	str	r0, [r6, #0]
 800ccac:	062e      	lsls	r6, r5, #24
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	d501      	bpl.n	800ccb6 <_printf_i+0x1be>
 800ccb2:	6019      	str	r1, [r3, #0]
 800ccb4:	e002      	b.n	800ccbc <_printf_i+0x1c4>
 800ccb6:	0668      	lsls	r0, r5, #25
 800ccb8:	d5fb      	bpl.n	800ccb2 <_printf_i+0x1ba>
 800ccba:	8019      	strh	r1, [r3, #0]
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	6123      	str	r3, [r4, #16]
 800ccc0:	4616      	mov	r6, r2
 800ccc2:	e7bc      	b.n	800cc3e <_printf_i+0x146>
 800ccc4:	6833      	ldr	r3, [r6, #0]
 800ccc6:	1d1a      	adds	r2, r3, #4
 800ccc8:	6032      	str	r2, [r6, #0]
 800ccca:	681e      	ldr	r6, [r3, #0]
 800cccc:	6862      	ldr	r2, [r4, #4]
 800ccce:	2100      	movs	r1, #0
 800ccd0:	4630      	mov	r0, r6
 800ccd2:	f7f3 fb1d 	bl	8000310 <memchr>
 800ccd6:	b108      	cbz	r0, 800ccdc <_printf_i+0x1e4>
 800ccd8:	1b80      	subs	r0, r0, r6
 800ccda:	6060      	str	r0, [r4, #4]
 800ccdc:	6863      	ldr	r3, [r4, #4]
 800ccde:	6123      	str	r3, [r4, #16]
 800cce0:	2300      	movs	r3, #0
 800cce2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cce6:	e7aa      	b.n	800cc3e <_printf_i+0x146>
 800cce8:	6923      	ldr	r3, [r4, #16]
 800ccea:	4632      	mov	r2, r6
 800ccec:	4649      	mov	r1, r9
 800ccee:	4640      	mov	r0, r8
 800ccf0:	47d0      	blx	sl
 800ccf2:	3001      	adds	r0, #1
 800ccf4:	d0ad      	beq.n	800cc52 <_printf_i+0x15a>
 800ccf6:	6823      	ldr	r3, [r4, #0]
 800ccf8:	079b      	lsls	r3, r3, #30
 800ccfa:	d413      	bmi.n	800cd24 <_printf_i+0x22c>
 800ccfc:	68e0      	ldr	r0, [r4, #12]
 800ccfe:	9b03      	ldr	r3, [sp, #12]
 800cd00:	4298      	cmp	r0, r3
 800cd02:	bfb8      	it	lt
 800cd04:	4618      	movlt	r0, r3
 800cd06:	e7a6      	b.n	800cc56 <_printf_i+0x15e>
 800cd08:	2301      	movs	r3, #1
 800cd0a:	4632      	mov	r2, r6
 800cd0c:	4649      	mov	r1, r9
 800cd0e:	4640      	mov	r0, r8
 800cd10:	47d0      	blx	sl
 800cd12:	3001      	adds	r0, #1
 800cd14:	d09d      	beq.n	800cc52 <_printf_i+0x15a>
 800cd16:	3501      	adds	r5, #1
 800cd18:	68e3      	ldr	r3, [r4, #12]
 800cd1a:	9903      	ldr	r1, [sp, #12]
 800cd1c:	1a5b      	subs	r3, r3, r1
 800cd1e:	42ab      	cmp	r3, r5
 800cd20:	dcf2      	bgt.n	800cd08 <_printf_i+0x210>
 800cd22:	e7eb      	b.n	800ccfc <_printf_i+0x204>
 800cd24:	2500      	movs	r5, #0
 800cd26:	f104 0619 	add.w	r6, r4, #25
 800cd2a:	e7f5      	b.n	800cd18 <_printf_i+0x220>
 800cd2c:	0800f18e 	.word	0x0800f18e
 800cd30:	0800f19f 	.word	0x0800f19f

0800cd34 <std>:
 800cd34:	2300      	movs	r3, #0
 800cd36:	b510      	push	{r4, lr}
 800cd38:	4604      	mov	r4, r0
 800cd3a:	e9c0 3300 	strd	r3, r3, [r0]
 800cd3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd42:	6083      	str	r3, [r0, #8]
 800cd44:	8181      	strh	r1, [r0, #12]
 800cd46:	6643      	str	r3, [r0, #100]	@ 0x64
 800cd48:	81c2      	strh	r2, [r0, #14]
 800cd4a:	6183      	str	r3, [r0, #24]
 800cd4c:	4619      	mov	r1, r3
 800cd4e:	2208      	movs	r2, #8
 800cd50:	305c      	adds	r0, #92	@ 0x5c
 800cd52:	f000 f92a 	bl	800cfaa <memset>
 800cd56:	4b0d      	ldr	r3, [pc, #52]	@ (800cd8c <std+0x58>)
 800cd58:	6263      	str	r3, [r4, #36]	@ 0x24
 800cd5a:	4b0d      	ldr	r3, [pc, #52]	@ (800cd90 <std+0x5c>)
 800cd5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cd5e:	4b0d      	ldr	r3, [pc, #52]	@ (800cd94 <std+0x60>)
 800cd60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cd62:	4b0d      	ldr	r3, [pc, #52]	@ (800cd98 <std+0x64>)
 800cd64:	6323      	str	r3, [r4, #48]	@ 0x30
 800cd66:	4b0d      	ldr	r3, [pc, #52]	@ (800cd9c <std+0x68>)
 800cd68:	6224      	str	r4, [r4, #32]
 800cd6a:	429c      	cmp	r4, r3
 800cd6c:	d006      	beq.n	800cd7c <std+0x48>
 800cd6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cd72:	4294      	cmp	r4, r2
 800cd74:	d002      	beq.n	800cd7c <std+0x48>
 800cd76:	33d0      	adds	r3, #208	@ 0xd0
 800cd78:	429c      	cmp	r4, r3
 800cd7a:	d105      	bne.n	800cd88 <std+0x54>
 800cd7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cd80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd84:	f000 b98e 	b.w	800d0a4 <__retarget_lock_init_recursive>
 800cd88:	bd10      	pop	{r4, pc}
 800cd8a:	bf00      	nop
 800cd8c:	0800cf25 	.word	0x0800cf25
 800cd90:	0800cf47 	.word	0x0800cf47
 800cd94:	0800cf7f 	.word	0x0800cf7f
 800cd98:	0800cfa3 	.word	0x0800cfa3
 800cd9c:	24000824 	.word	0x24000824

0800cda0 <stdio_exit_handler>:
 800cda0:	4a02      	ldr	r2, [pc, #8]	@ (800cdac <stdio_exit_handler+0xc>)
 800cda2:	4903      	ldr	r1, [pc, #12]	@ (800cdb0 <stdio_exit_handler+0x10>)
 800cda4:	4803      	ldr	r0, [pc, #12]	@ (800cdb4 <stdio_exit_handler+0x14>)
 800cda6:	f000 b869 	b.w	800ce7c <_fwalk_sglue>
 800cdaa:	bf00      	nop
 800cdac:	24000054 	.word	0x24000054
 800cdb0:	0800e941 	.word	0x0800e941
 800cdb4:	24000064 	.word	0x24000064

0800cdb8 <cleanup_stdio>:
 800cdb8:	6841      	ldr	r1, [r0, #4]
 800cdba:	4b0c      	ldr	r3, [pc, #48]	@ (800cdec <cleanup_stdio+0x34>)
 800cdbc:	4299      	cmp	r1, r3
 800cdbe:	b510      	push	{r4, lr}
 800cdc0:	4604      	mov	r4, r0
 800cdc2:	d001      	beq.n	800cdc8 <cleanup_stdio+0x10>
 800cdc4:	f001 fdbc 	bl	800e940 <_fflush_r>
 800cdc8:	68a1      	ldr	r1, [r4, #8]
 800cdca:	4b09      	ldr	r3, [pc, #36]	@ (800cdf0 <cleanup_stdio+0x38>)
 800cdcc:	4299      	cmp	r1, r3
 800cdce:	d002      	beq.n	800cdd6 <cleanup_stdio+0x1e>
 800cdd0:	4620      	mov	r0, r4
 800cdd2:	f001 fdb5 	bl	800e940 <_fflush_r>
 800cdd6:	68e1      	ldr	r1, [r4, #12]
 800cdd8:	4b06      	ldr	r3, [pc, #24]	@ (800cdf4 <cleanup_stdio+0x3c>)
 800cdda:	4299      	cmp	r1, r3
 800cddc:	d004      	beq.n	800cde8 <cleanup_stdio+0x30>
 800cdde:	4620      	mov	r0, r4
 800cde0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cde4:	f001 bdac 	b.w	800e940 <_fflush_r>
 800cde8:	bd10      	pop	{r4, pc}
 800cdea:	bf00      	nop
 800cdec:	24000824 	.word	0x24000824
 800cdf0:	2400088c 	.word	0x2400088c
 800cdf4:	240008f4 	.word	0x240008f4

0800cdf8 <global_stdio_init.part.0>:
 800cdf8:	b510      	push	{r4, lr}
 800cdfa:	4b0b      	ldr	r3, [pc, #44]	@ (800ce28 <global_stdio_init.part.0+0x30>)
 800cdfc:	4c0b      	ldr	r4, [pc, #44]	@ (800ce2c <global_stdio_init.part.0+0x34>)
 800cdfe:	4a0c      	ldr	r2, [pc, #48]	@ (800ce30 <global_stdio_init.part.0+0x38>)
 800ce00:	601a      	str	r2, [r3, #0]
 800ce02:	4620      	mov	r0, r4
 800ce04:	2200      	movs	r2, #0
 800ce06:	2104      	movs	r1, #4
 800ce08:	f7ff ff94 	bl	800cd34 <std>
 800ce0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ce10:	2201      	movs	r2, #1
 800ce12:	2109      	movs	r1, #9
 800ce14:	f7ff ff8e 	bl	800cd34 <std>
 800ce18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ce1c:	2202      	movs	r2, #2
 800ce1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce22:	2112      	movs	r1, #18
 800ce24:	f7ff bf86 	b.w	800cd34 <std>
 800ce28:	2400095c 	.word	0x2400095c
 800ce2c:	24000824 	.word	0x24000824
 800ce30:	0800cda1 	.word	0x0800cda1

0800ce34 <__sfp_lock_acquire>:
 800ce34:	4801      	ldr	r0, [pc, #4]	@ (800ce3c <__sfp_lock_acquire+0x8>)
 800ce36:	f000 b936 	b.w	800d0a6 <__retarget_lock_acquire_recursive>
 800ce3a:	bf00      	nop
 800ce3c:	24000965 	.word	0x24000965

0800ce40 <__sfp_lock_release>:
 800ce40:	4801      	ldr	r0, [pc, #4]	@ (800ce48 <__sfp_lock_release+0x8>)
 800ce42:	f000 b931 	b.w	800d0a8 <__retarget_lock_release_recursive>
 800ce46:	bf00      	nop
 800ce48:	24000965 	.word	0x24000965

0800ce4c <__sinit>:
 800ce4c:	b510      	push	{r4, lr}
 800ce4e:	4604      	mov	r4, r0
 800ce50:	f7ff fff0 	bl	800ce34 <__sfp_lock_acquire>
 800ce54:	6a23      	ldr	r3, [r4, #32]
 800ce56:	b11b      	cbz	r3, 800ce60 <__sinit+0x14>
 800ce58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce5c:	f7ff bff0 	b.w	800ce40 <__sfp_lock_release>
 800ce60:	4b04      	ldr	r3, [pc, #16]	@ (800ce74 <__sinit+0x28>)
 800ce62:	6223      	str	r3, [r4, #32]
 800ce64:	4b04      	ldr	r3, [pc, #16]	@ (800ce78 <__sinit+0x2c>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d1f5      	bne.n	800ce58 <__sinit+0xc>
 800ce6c:	f7ff ffc4 	bl	800cdf8 <global_stdio_init.part.0>
 800ce70:	e7f2      	b.n	800ce58 <__sinit+0xc>
 800ce72:	bf00      	nop
 800ce74:	0800cdb9 	.word	0x0800cdb9
 800ce78:	2400095c 	.word	0x2400095c

0800ce7c <_fwalk_sglue>:
 800ce7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce80:	4607      	mov	r7, r0
 800ce82:	4688      	mov	r8, r1
 800ce84:	4614      	mov	r4, r2
 800ce86:	2600      	movs	r6, #0
 800ce88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ce8c:	f1b9 0901 	subs.w	r9, r9, #1
 800ce90:	d505      	bpl.n	800ce9e <_fwalk_sglue+0x22>
 800ce92:	6824      	ldr	r4, [r4, #0]
 800ce94:	2c00      	cmp	r4, #0
 800ce96:	d1f7      	bne.n	800ce88 <_fwalk_sglue+0xc>
 800ce98:	4630      	mov	r0, r6
 800ce9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce9e:	89ab      	ldrh	r3, [r5, #12]
 800cea0:	2b01      	cmp	r3, #1
 800cea2:	d907      	bls.n	800ceb4 <_fwalk_sglue+0x38>
 800cea4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cea8:	3301      	adds	r3, #1
 800ceaa:	d003      	beq.n	800ceb4 <_fwalk_sglue+0x38>
 800ceac:	4629      	mov	r1, r5
 800ceae:	4638      	mov	r0, r7
 800ceb0:	47c0      	blx	r8
 800ceb2:	4306      	orrs	r6, r0
 800ceb4:	3568      	adds	r5, #104	@ 0x68
 800ceb6:	e7e9      	b.n	800ce8c <_fwalk_sglue+0x10>

0800ceb8 <sniprintf>:
 800ceb8:	b40c      	push	{r2, r3}
 800ceba:	b530      	push	{r4, r5, lr}
 800cebc:	4b18      	ldr	r3, [pc, #96]	@ (800cf20 <sniprintf+0x68>)
 800cebe:	1e0c      	subs	r4, r1, #0
 800cec0:	681d      	ldr	r5, [r3, #0]
 800cec2:	b09d      	sub	sp, #116	@ 0x74
 800cec4:	da08      	bge.n	800ced8 <sniprintf+0x20>
 800cec6:	238b      	movs	r3, #139	@ 0x8b
 800cec8:	602b      	str	r3, [r5, #0]
 800ceca:	f04f 30ff 	mov.w	r0, #4294967295
 800cece:	b01d      	add	sp, #116	@ 0x74
 800ced0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ced4:	b002      	add	sp, #8
 800ced6:	4770      	bx	lr
 800ced8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800cedc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cee0:	f04f 0300 	mov.w	r3, #0
 800cee4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cee6:	bf14      	ite	ne
 800cee8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ceec:	4623      	moveq	r3, r4
 800ceee:	9304      	str	r3, [sp, #16]
 800cef0:	9307      	str	r3, [sp, #28]
 800cef2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cef6:	9002      	str	r0, [sp, #8]
 800cef8:	9006      	str	r0, [sp, #24]
 800cefa:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cefe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cf00:	ab21      	add	r3, sp, #132	@ 0x84
 800cf02:	a902      	add	r1, sp, #8
 800cf04:	4628      	mov	r0, r5
 800cf06:	9301      	str	r3, [sp, #4]
 800cf08:	f001 fb9a 	bl	800e640 <_svfiprintf_r>
 800cf0c:	1c43      	adds	r3, r0, #1
 800cf0e:	bfbc      	itt	lt
 800cf10:	238b      	movlt	r3, #139	@ 0x8b
 800cf12:	602b      	strlt	r3, [r5, #0]
 800cf14:	2c00      	cmp	r4, #0
 800cf16:	d0da      	beq.n	800cece <sniprintf+0x16>
 800cf18:	9b02      	ldr	r3, [sp, #8]
 800cf1a:	2200      	movs	r2, #0
 800cf1c:	701a      	strb	r2, [r3, #0]
 800cf1e:	e7d6      	b.n	800cece <sniprintf+0x16>
 800cf20:	24000060 	.word	0x24000060

0800cf24 <__sread>:
 800cf24:	b510      	push	{r4, lr}
 800cf26:	460c      	mov	r4, r1
 800cf28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf2c:	f000 f86c 	bl	800d008 <_read_r>
 800cf30:	2800      	cmp	r0, #0
 800cf32:	bfab      	itete	ge
 800cf34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cf36:	89a3      	ldrhlt	r3, [r4, #12]
 800cf38:	181b      	addge	r3, r3, r0
 800cf3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cf3e:	bfac      	ite	ge
 800cf40:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cf42:	81a3      	strhlt	r3, [r4, #12]
 800cf44:	bd10      	pop	{r4, pc}

0800cf46 <__swrite>:
 800cf46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf4a:	461f      	mov	r7, r3
 800cf4c:	898b      	ldrh	r3, [r1, #12]
 800cf4e:	05db      	lsls	r3, r3, #23
 800cf50:	4605      	mov	r5, r0
 800cf52:	460c      	mov	r4, r1
 800cf54:	4616      	mov	r6, r2
 800cf56:	d505      	bpl.n	800cf64 <__swrite+0x1e>
 800cf58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf5c:	2302      	movs	r3, #2
 800cf5e:	2200      	movs	r2, #0
 800cf60:	f000 f840 	bl	800cfe4 <_lseek_r>
 800cf64:	89a3      	ldrh	r3, [r4, #12]
 800cf66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cf6a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cf6e:	81a3      	strh	r3, [r4, #12]
 800cf70:	4632      	mov	r2, r6
 800cf72:	463b      	mov	r3, r7
 800cf74:	4628      	mov	r0, r5
 800cf76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf7a:	f000 b857 	b.w	800d02c <_write_r>

0800cf7e <__sseek>:
 800cf7e:	b510      	push	{r4, lr}
 800cf80:	460c      	mov	r4, r1
 800cf82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf86:	f000 f82d 	bl	800cfe4 <_lseek_r>
 800cf8a:	1c43      	adds	r3, r0, #1
 800cf8c:	89a3      	ldrh	r3, [r4, #12]
 800cf8e:	bf15      	itete	ne
 800cf90:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cf92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cf96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cf9a:	81a3      	strheq	r3, [r4, #12]
 800cf9c:	bf18      	it	ne
 800cf9e:	81a3      	strhne	r3, [r4, #12]
 800cfa0:	bd10      	pop	{r4, pc}

0800cfa2 <__sclose>:
 800cfa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfa6:	f000 b80d 	b.w	800cfc4 <_close_r>

0800cfaa <memset>:
 800cfaa:	4402      	add	r2, r0
 800cfac:	4603      	mov	r3, r0
 800cfae:	4293      	cmp	r3, r2
 800cfb0:	d100      	bne.n	800cfb4 <memset+0xa>
 800cfb2:	4770      	bx	lr
 800cfb4:	f803 1b01 	strb.w	r1, [r3], #1
 800cfb8:	e7f9      	b.n	800cfae <memset+0x4>
	...

0800cfbc <_localeconv_r>:
 800cfbc:	4800      	ldr	r0, [pc, #0]	@ (800cfc0 <_localeconv_r+0x4>)
 800cfbe:	4770      	bx	lr
 800cfc0:	240001a0 	.word	0x240001a0

0800cfc4 <_close_r>:
 800cfc4:	b538      	push	{r3, r4, r5, lr}
 800cfc6:	4d06      	ldr	r5, [pc, #24]	@ (800cfe0 <_close_r+0x1c>)
 800cfc8:	2300      	movs	r3, #0
 800cfca:	4604      	mov	r4, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	602b      	str	r3, [r5, #0]
 800cfd0:	f7f4 ff42 	bl	8001e58 <_close>
 800cfd4:	1c43      	adds	r3, r0, #1
 800cfd6:	d102      	bne.n	800cfde <_close_r+0x1a>
 800cfd8:	682b      	ldr	r3, [r5, #0]
 800cfda:	b103      	cbz	r3, 800cfde <_close_r+0x1a>
 800cfdc:	6023      	str	r3, [r4, #0]
 800cfde:	bd38      	pop	{r3, r4, r5, pc}
 800cfe0:	24000960 	.word	0x24000960

0800cfe4 <_lseek_r>:
 800cfe4:	b538      	push	{r3, r4, r5, lr}
 800cfe6:	4d07      	ldr	r5, [pc, #28]	@ (800d004 <_lseek_r+0x20>)
 800cfe8:	4604      	mov	r4, r0
 800cfea:	4608      	mov	r0, r1
 800cfec:	4611      	mov	r1, r2
 800cfee:	2200      	movs	r2, #0
 800cff0:	602a      	str	r2, [r5, #0]
 800cff2:	461a      	mov	r2, r3
 800cff4:	f7f4 ff57 	bl	8001ea6 <_lseek>
 800cff8:	1c43      	adds	r3, r0, #1
 800cffa:	d102      	bne.n	800d002 <_lseek_r+0x1e>
 800cffc:	682b      	ldr	r3, [r5, #0]
 800cffe:	b103      	cbz	r3, 800d002 <_lseek_r+0x1e>
 800d000:	6023      	str	r3, [r4, #0]
 800d002:	bd38      	pop	{r3, r4, r5, pc}
 800d004:	24000960 	.word	0x24000960

0800d008 <_read_r>:
 800d008:	b538      	push	{r3, r4, r5, lr}
 800d00a:	4d07      	ldr	r5, [pc, #28]	@ (800d028 <_read_r+0x20>)
 800d00c:	4604      	mov	r4, r0
 800d00e:	4608      	mov	r0, r1
 800d010:	4611      	mov	r1, r2
 800d012:	2200      	movs	r2, #0
 800d014:	602a      	str	r2, [r5, #0]
 800d016:	461a      	mov	r2, r3
 800d018:	f7f4 fee5 	bl	8001de6 <_read>
 800d01c:	1c43      	adds	r3, r0, #1
 800d01e:	d102      	bne.n	800d026 <_read_r+0x1e>
 800d020:	682b      	ldr	r3, [r5, #0]
 800d022:	b103      	cbz	r3, 800d026 <_read_r+0x1e>
 800d024:	6023      	str	r3, [r4, #0]
 800d026:	bd38      	pop	{r3, r4, r5, pc}
 800d028:	24000960 	.word	0x24000960

0800d02c <_write_r>:
 800d02c:	b538      	push	{r3, r4, r5, lr}
 800d02e:	4d07      	ldr	r5, [pc, #28]	@ (800d04c <_write_r+0x20>)
 800d030:	4604      	mov	r4, r0
 800d032:	4608      	mov	r0, r1
 800d034:	4611      	mov	r1, r2
 800d036:	2200      	movs	r2, #0
 800d038:	602a      	str	r2, [r5, #0]
 800d03a:	461a      	mov	r2, r3
 800d03c:	f7f4 fef0 	bl	8001e20 <_write>
 800d040:	1c43      	adds	r3, r0, #1
 800d042:	d102      	bne.n	800d04a <_write_r+0x1e>
 800d044:	682b      	ldr	r3, [r5, #0]
 800d046:	b103      	cbz	r3, 800d04a <_write_r+0x1e>
 800d048:	6023      	str	r3, [r4, #0]
 800d04a:	bd38      	pop	{r3, r4, r5, pc}
 800d04c:	24000960 	.word	0x24000960

0800d050 <__errno>:
 800d050:	4b01      	ldr	r3, [pc, #4]	@ (800d058 <__errno+0x8>)
 800d052:	6818      	ldr	r0, [r3, #0]
 800d054:	4770      	bx	lr
 800d056:	bf00      	nop
 800d058:	24000060 	.word	0x24000060

0800d05c <__libc_init_array>:
 800d05c:	b570      	push	{r4, r5, r6, lr}
 800d05e:	4d0d      	ldr	r5, [pc, #52]	@ (800d094 <__libc_init_array+0x38>)
 800d060:	4c0d      	ldr	r4, [pc, #52]	@ (800d098 <__libc_init_array+0x3c>)
 800d062:	1b64      	subs	r4, r4, r5
 800d064:	10a4      	asrs	r4, r4, #2
 800d066:	2600      	movs	r6, #0
 800d068:	42a6      	cmp	r6, r4
 800d06a:	d109      	bne.n	800d080 <__libc_init_array+0x24>
 800d06c:	4d0b      	ldr	r5, [pc, #44]	@ (800d09c <__libc_init_array+0x40>)
 800d06e:	4c0c      	ldr	r4, [pc, #48]	@ (800d0a0 <__libc_init_array+0x44>)
 800d070:	f001 fff6 	bl	800f060 <_init>
 800d074:	1b64      	subs	r4, r4, r5
 800d076:	10a4      	asrs	r4, r4, #2
 800d078:	2600      	movs	r6, #0
 800d07a:	42a6      	cmp	r6, r4
 800d07c:	d105      	bne.n	800d08a <__libc_init_array+0x2e>
 800d07e:	bd70      	pop	{r4, r5, r6, pc}
 800d080:	f855 3b04 	ldr.w	r3, [r5], #4
 800d084:	4798      	blx	r3
 800d086:	3601      	adds	r6, #1
 800d088:	e7ee      	b.n	800d068 <__libc_init_array+0xc>
 800d08a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d08e:	4798      	blx	r3
 800d090:	3601      	adds	r6, #1
 800d092:	e7f2      	b.n	800d07a <__libc_init_array+0x1e>
 800d094:	0800f4fc 	.word	0x0800f4fc
 800d098:	0800f4fc 	.word	0x0800f4fc
 800d09c:	0800f4fc 	.word	0x0800f4fc
 800d0a0:	0800f500 	.word	0x0800f500

0800d0a4 <__retarget_lock_init_recursive>:
 800d0a4:	4770      	bx	lr

0800d0a6 <__retarget_lock_acquire_recursive>:
 800d0a6:	4770      	bx	lr

0800d0a8 <__retarget_lock_release_recursive>:
 800d0a8:	4770      	bx	lr

0800d0aa <memcpy>:
 800d0aa:	440a      	add	r2, r1
 800d0ac:	4291      	cmp	r1, r2
 800d0ae:	f100 33ff 	add.w	r3, r0, #4294967295
 800d0b2:	d100      	bne.n	800d0b6 <memcpy+0xc>
 800d0b4:	4770      	bx	lr
 800d0b6:	b510      	push	{r4, lr}
 800d0b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d0c0:	4291      	cmp	r1, r2
 800d0c2:	d1f9      	bne.n	800d0b8 <memcpy+0xe>
 800d0c4:	bd10      	pop	{r4, pc}

0800d0c6 <quorem>:
 800d0c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ca:	6903      	ldr	r3, [r0, #16]
 800d0cc:	690c      	ldr	r4, [r1, #16]
 800d0ce:	42a3      	cmp	r3, r4
 800d0d0:	4607      	mov	r7, r0
 800d0d2:	db7e      	blt.n	800d1d2 <quorem+0x10c>
 800d0d4:	3c01      	subs	r4, #1
 800d0d6:	f101 0814 	add.w	r8, r1, #20
 800d0da:	00a3      	lsls	r3, r4, #2
 800d0dc:	f100 0514 	add.w	r5, r0, #20
 800d0e0:	9300      	str	r3, [sp, #0]
 800d0e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d0e6:	9301      	str	r3, [sp, #4]
 800d0e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0f0:	3301      	adds	r3, #1
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d0f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800d0fc:	d32e      	bcc.n	800d15c <quorem+0x96>
 800d0fe:	f04f 0a00 	mov.w	sl, #0
 800d102:	46c4      	mov	ip, r8
 800d104:	46ae      	mov	lr, r5
 800d106:	46d3      	mov	fp, sl
 800d108:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d10c:	b298      	uxth	r0, r3
 800d10e:	fb06 a000 	mla	r0, r6, r0, sl
 800d112:	0c02      	lsrs	r2, r0, #16
 800d114:	0c1b      	lsrs	r3, r3, #16
 800d116:	fb06 2303 	mla	r3, r6, r3, r2
 800d11a:	f8de 2000 	ldr.w	r2, [lr]
 800d11e:	b280      	uxth	r0, r0
 800d120:	b292      	uxth	r2, r2
 800d122:	1a12      	subs	r2, r2, r0
 800d124:	445a      	add	r2, fp
 800d126:	f8de 0000 	ldr.w	r0, [lr]
 800d12a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d12e:	b29b      	uxth	r3, r3
 800d130:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d134:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d138:	b292      	uxth	r2, r2
 800d13a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d13e:	45e1      	cmp	r9, ip
 800d140:	f84e 2b04 	str.w	r2, [lr], #4
 800d144:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d148:	d2de      	bcs.n	800d108 <quorem+0x42>
 800d14a:	9b00      	ldr	r3, [sp, #0]
 800d14c:	58eb      	ldr	r3, [r5, r3]
 800d14e:	b92b      	cbnz	r3, 800d15c <quorem+0x96>
 800d150:	9b01      	ldr	r3, [sp, #4]
 800d152:	3b04      	subs	r3, #4
 800d154:	429d      	cmp	r5, r3
 800d156:	461a      	mov	r2, r3
 800d158:	d32f      	bcc.n	800d1ba <quorem+0xf4>
 800d15a:	613c      	str	r4, [r7, #16]
 800d15c:	4638      	mov	r0, r7
 800d15e:	f001 f90b 	bl	800e378 <__mcmp>
 800d162:	2800      	cmp	r0, #0
 800d164:	db25      	blt.n	800d1b2 <quorem+0xec>
 800d166:	4629      	mov	r1, r5
 800d168:	2000      	movs	r0, #0
 800d16a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d16e:	f8d1 c000 	ldr.w	ip, [r1]
 800d172:	fa1f fe82 	uxth.w	lr, r2
 800d176:	fa1f f38c 	uxth.w	r3, ip
 800d17a:	eba3 030e 	sub.w	r3, r3, lr
 800d17e:	4403      	add	r3, r0
 800d180:	0c12      	lsrs	r2, r2, #16
 800d182:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d186:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d18a:	b29b      	uxth	r3, r3
 800d18c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d190:	45c1      	cmp	r9, r8
 800d192:	f841 3b04 	str.w	r3, [r1], #4
 800d196:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d19a:	d2e6      	bcs.n	800d16a <quorem+0xa4>
 800d19c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1a4:	b922      	cbnz	r2, 800d1b0 <quorem+0xea>
 800d1a6:	3b04      	subs	r3, #4
 800d1a8:	429d      	cmp	r5, r3
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	d30b      	bcc.n	800d1c6 <quorem+0x100>
 800d1ae:	613c      	str	r4, [r7, #16]
 800d1b0:	3601      	adds	r6, #1
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	b003      	add	sp, #12
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	6812      	ldr	r2, [r2, #0]
 800d1bc:	3b04      	subs	r3, #4
 800d1be:	2a00      	cmp	r2, #0
 800d1c0:	d1cb      	bne.n	800d15a <quorem+0x94>
 800d1c2:	3c01      	subs	r4, #1
 800d1c4:	e7c6      	b.n	800d154 <quorem+0x8e>
 800d1c6:	6812      	ldr	r2, [r2, #0]
 800d1c8:	3b04      	subs	r3, #4
 800d1ca:	2a00      	cmp	r2, #0
 800d1cc:	d1ef      	bne.n	800d1ae <quorem+0xe8>
 800d1ce:	3c01      	subs	r4, #1
 800d1d0:	e7ea      	b.n	800d1a8 <quorem+0xe2>
 800d1d2:	2000      	movs	r0, #0
 800d1d4:	e7ee      	b.n	800d1b4 <quorem+0xee>
	...

0800d1d8 <_dtoa_r>:
 800d1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1dc:	ed2d 8b02 	vpush	{d8}
 800d1e0:	69c7      	ldr	r7, [r0, #28]
 800d1e2:	b091      	sub	sp, #68	@ 0x44
 800d1e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d1e8:	ec55 4b10 	vmov	r4, r5, d0
 800d1ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800d1ee:	9107      	str	r1, [sp, #28]
 800d1f0:	4681      	mov	r9, r0
 800d1f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1f4:	930d      	str	r3, [sp, #52]	@ 0x34
 800d1f6:	b97f      	cbnz	r7, 800d218 <_dtoa_r+0x40>
 800d1f8:	2010      	movs	r0, #16
 800d1fa:	f000 fd95 	bl	800dd28 <malloc>
 800d1fe:	4602      	mov	r2, r0
 800d200:	f8c9 001c 	str.w	r0, [r9, #28]
 800d204:	b920      	cbnz	r0, 800d210 <_dtoa_r+0x38>
 800d206:	4ba0      	ldr	r3, [pc, #640]	@ (800d488 <_dtoa_r+0x2b0>)
 800d208:	21ef      	movs	r1, #239	@ 0xef
 800d20a:	48a0      	ldr	r0, [pc, #640]	@ (800d48c <_dtoa_r+0x2b4>)
 800d20c:	f001 fbea 	bl	800e9e4 <__assert_func>
 800d210:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d214:	6007      	str	r7, [r0, #0]
 800d216:	60c7      	str	r7, [r0, #12]
 800d218:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d21c:	6819      	ldr	r1, [r3, #0]
 800d21e:	b159      	cbz	r1, 800d238 <_dtoa_r+0x60>
 800d220:	685a      	ldr	r2, [r3, #4]
 800d222:	604a      	str	r2, [r1, #4]
 800d224:	2301      	movs	r3, #1
 800d226:	4093      	lsls	r3, r2
 800d228:	608b      	str	r3, [r1, #8]
 800d22a:	4648      	mov	r0, r9
 800d22c:	f000 fe72 	bl	800df14 <_Bfree>
 800d230:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d234:	2200      	movs	r2, #0
 800d236:	601a      	str	r2, [r3, #0]
 800d238:	1e2b      	subs	r3, r5, #0
 800d23a:	bfbb      	ittet	lt
 800d23c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d240:	9303      	strlt	r3, [sp, #12]
 800d242:	2300      	movge	r3, #0
 800d244:	2201      	movlt	r2, #1
 800d246:	bfac      	ite	ge
 800d248:	6033      	strge	r3, [r6, #0]
 800d24a:	6032      	strlt	r2, [r6, #0]
 800d24c:	4b90      	ldr	r3, [pc, #576]	@ (800d490 <_dtoa_r+0x2b8>)
 800d24e:	9e03      	ldr	r6, [sp, #12]
 800d250:	43b3      	bics	r3, r6
 800d252:	d110      	bne.n	800d276 <_dtoa_r+0x9e>
 800d254:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d256:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d25a:	6013      	str	r3, [r2, #0]
 800d25c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800d260:	4323      	orrs	r3, r4
 800d262:	f000 84e6 	beq.w	800dc32 <_dtoa_r+0xa5a>
 800d266:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d268:	4f8a      	ldr	r7, [pc, #552]	@ (800d494 <_dtoa_r+0x2bc>)
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	f000 84e8 	beq.w	800dc40 <_dtoa_r+0xa68>
 800d270:	1cfb      	adds	r3, r7, #3
 800d272:	f000 bce3 	b.w	800dc3c <_dtoa_r+0xa64>
 800d276:	ed9d 8b02 	vldr	d8, [sp, #8]
 800d27a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800d27e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d282:	d10a      	bne.n	800d29a <_dtoa_r+0xc2>
 800d284:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d286:	2301      	movs	r3, #1
 800d288:	6013      	str	r3, [r2, #0]
 800d28a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d28c:	b113      	cbz	r3, 800d294 <_dtoa_r+0xbc>
 800d28e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800d290:	4b81      	ldr	r3, [pc, #516]	@ (800d498 <_dtoa_r+0x2c0>)
 800d292:	6013      	str	r3, [r2, #0]
 800d294:	4f81      	ldr	r7, [pc, #516]	@ (800d49c <_dtoa_r+0x2c4>)
 800d296:	f000 bcd3 	b.w	800dc40 <_dtoa_r+0xa68>
 800d29a:	aa0e      	add	r2, sp, #56	@ 0x38
 800d29c:	a90f      	add	r1, sp, #60	@ 0x3c
 800d29e:	4648      	mov	r0, r9
 800d2a0:	eeb0 0b48 	vmov.f64	d0, d8
 800d2a4:	f001 f918 	bl	800e4d8 <__d2b>
 800d2a8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800d2ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d2ae:	9001      	str	r0, [sp, #4]
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d045      	beq.n	800d340 <_dtoa_r+0x168>
 800d2b4:	eeb0 7b48 	vmov.f64	d7, d8
 800d2b8:	ee18 1a90 	vmov	r1, s17
 800d2bc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d2c0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800d2c4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800d2c8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d2cc:	2500      	movs	r5, #0
 800d2ce:	ee07 1a90 	vmov	s15, r1
 800d2d2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800d2d6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d470 <_dtoa_r+0x298>
 800d2da:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d2de:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800d478 <_dtoa_r+0x2a0>
 800d2e2:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d2e6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800d480 <_dtoa_r+0x2a8>
 800d2ea:	ee07 3a90 	vmov	s15, r3
 800d2ee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800d2f2:	eeb0 7b46 	vmov.f64	d7, d6
 800d2f6:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d2fa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800d2fe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d306:	ee16 8a90 	vmov	r8, s13
 800d30a:	d508      	bpl.n	800d31e <_dtoa_r+0x146>
 800d30c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800d310:	eeb4 6b47 	vcmp.f64	d6, d7
 800d314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d318:	bf18      	it	ne
 800d31a:	f108 38ff 	addne.w	r8, r8, #4294967295
 800d31e:	f1b8 0f16 	cmp.w	r8, #22
 800d322:	d82b      	bhi.n	800d37c <_dtoa_r+0x1a4>
 800d324:	495e      	ldr	r1, [pc, #376]	@ (800d4a0 <_dtoa_r+0x2c8>)
 800d326:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800d32a:	ed91 7b00 	vldr	d7, [r1]
 800d32e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800d332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d336:	d501      	bpl.n	800d33c <_dtoa_r+0x164>
 800d338:	f108 38ff 	add.w	r8, r8, #4294967295
 800d33c:	2100      	movs	r1, #0
 800d33e:	e01e      	b.n	800d37e <_dtoa_r+0x1a6>
 800d340:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d342:	4413      	add	r3, r2
 800d344:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800d348:	2920      	cmp	r1, #32
 800d34a:	bfc1      	itttt	gt
 800d34c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800d350:	408e      	lslgt	r6, r1
 800d352:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800d356:	fa24 f101 	lsrgt.w	r1, r4, r1
 800d35a:	bfd6      	itet	le
 800d35c:	f1c1 0120 	rsble	r1, r1, #32
 800d360:	4331      	orrgt	r1, r6
 800d362:	fa04 f101 	lslle.w	r1, r4, r1
 800d366:	ee07 1a90 	vmov	s15, r1
 800d36a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800d36e:	3b01      	subs	r3, #1
 800d370:	ee17 1a90 	vmov	r1, s15
 800d374:	2501      	movs	r5, #1
 800d376:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800d37a:	e7a8      	b.n	800d2ce <_dtoa_r+0xf6>
 800d37c:	2101      	movs	r1, #1
 800d37e:	1ad2      	subs	r2, r2, r3
 800d380:	1e53      	subs	r3, r2, #1
 800d382:	9306      	str	r3, [sp, #24]
 800d384:	bf45      	ittet	mi
 800d386:	f1c2 0301 	rsbmi	r3, r2, #1
 800d38a:	9304      	strmi	r3, [sp, #16]
 800d38c:	2300      	movpl	r3, #0
 800d38e:	2300      	movmi	r3, #0
 800d390:	bf4c      	ite	mi
 800d392:	9306      	strmi	r3, [sp, #24]
 800d394:	9304      	strpl	r3, [sp, #16]
 800d396:	f1b8 0f00 	cmp.w	r8, #0
 800d39a:	910c      	str	r1, [sp, #48]	@ 0x30
 800d39c:	db18      	blt.n	800d3d0 <_dtoa_r+0x1f8>
 800d39e:	9b06      	ldr	r3, [sp, #24]
 800d3a0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800d3a4:	4443      	add	r3, r8
 800d3a6:	9306      	str	r3, [sp, #24]
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	9a07      	ldr	r2, [sp, #28]
 800d3ac:	2a09      	cmp	r2, #9
 800d3ae:	d845      	bhi.n	800d43c <_dtoa_r+0x264>
 800d3b0:	2a05      	cmp	r2, #5
 800d3b2:	bfc4      	itt	gt
 800d3b4:	3a04      	subgt	r2, #4
 800d3b6:	9207      	strgt	r2, [sp, #28]
 800d3b8:	9a07      	ldr	r2, [sp, #28]
 800d3ba:	f1a2 0202 	sub.w	r2, r2, #2
 800d3be:	bfcc      	ite	gt
 800d3c0:	2400      	movgt	r4, #0
 800d3c2:	2401      	movle	r4, #1
 800d3c4:	2a03      	cmp	r2, #3
 800d3c6:	d844      	bhi.n	800d452 <_dtoa_r+0x27a>
 800d3c8:	e8df f002 	tbb	[pc, r2]
 800d3cc:	0b173634 	.word	0x0b173634
 800d3d0:	9b04      	ldr	r3, [sp, #16]
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	eba3 0308 	sub.w	r3, r3, r8
 800d3d8:	9304      	str	r3, [sp, #16]
 800d3da:	920a      	str	r2, [sp, #40]	@ 0x28
 800d3dc:	f1c8 0300 	rsb	r3, r8, #0
 800d3e0:	e7e3      	b.n	800d3aa <_dtoa_r+0x1d2>
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	9208      	str	r2, [sp, #32]
 800d3e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3e8:	eb08 0b02 	add.w	fp, r8, r2
 800d3ec:	f10b 0a01 	add.w	sl, fp, #1
 800d3f0:	4652      	mov	r2, sl
 800d3f2:	2a01      	cmp	r2, #1
 800d3f4:	bfb8      	it	lt
 800d3f6:	2201      	movlt	r2, #1
 800d3f8:	e006      	b.n	800d408 <_dtoa_r+0x230>
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	9208      	str	r2, [sp, #32]
 800d3fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d400:	2a00      	cmp	r2, #0
 800d402:	dd29      	ble.n	800d458 <_dtoa_r+0x280>
 800d404:	4693      	mov	fp, r2
 800d406:	4692      	mov	sl, r2
 800d408:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800d40c:	2100      	movs	r1, #0
 800d40e:	2004      	movs	r0, #4
 800d410:	f100 0614 	add.w	r6, r0, #20
 800d414:	4296      	cmp	r6, r2
 800d416:	d926      	bls.n	800d466 <_dtoa_r+0x28e>
 800d418:	6079      	str	r1, [r7, #4]
 800d41a:	4648      	mov	r0, r9
 800d41c:	9305      	str	r3, [sp, #20]
 800d41e:	f000 fd39 	bl	800de94 <_Balloc>
 800d422:	9b05      	ldr	r3, [sp, #20]
 800d424:	4607      	mov	r7, r0
 800d426:	2800      	cmp	r0, #0
 800d428:	d13e      	bne.n	800d4a8 <_dtoa_r+0x2d0>
 800d42a:	4b1e      	ldr	r3, [pc, #120]	@ (800d4a4 <_dtoa_r+0x2cc>)
 800d42c:	4602      	mov	r2, r0
 800d42e:	f240 11af 	movw	r1, #431	@ 0x1af
 800d432:	e6ea      	b.n	800d20a <_dtoa_r+0x32>
 800d434:	2200      	movs	r2, #0
 800d436:	e7e1      	b.n	800d3fc <_dtoa_r+0x224>
 800d438:	2200      	movs	r2, #0
 800d43a:	e7d3      	b.n	800d3e4 <_dtoa_r+0x20c>
 800d43c:	2401      	movs	r4, #1
 800d43e:	2200      	movs	r2, #0
 800d440:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800d444:	f04f 3bff 	mov.w	fp, #4294967295
 800d448:	2100      	movs	r1, #0
 800d44a:	46da      	mov	sl, fp
 800d44c:	2212      	movs	r2, #18
 800d44e:	9109      	str	r1, [sp, #36]	@ 0x24
 800d450:	e7da      	b.n	800d408 <_dtoa_r+0x230>
 800d452:	2201      	movs	r2, #1
 800d454:	9208      	str	r2, [sp, #32]
 800d456:	e7f5      	b.n	800d444 <_dtoa_r+0x26c>
 800d458:	f04f 0b01 	mov.w	fp, #1
 800d45c:	46da      	mov	sl, fp
 800d45e:	465a      	mov	r2, fp
 800d460:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800d464:	e7d0      	b.n	800d408 <_dtoa_r+0x230>
 800d466:	3101      	adds	r1, #1
 800d468:	0040      	lsls	r0, r0, #1
 800d46a:	e7d1      	b.n	800d410 <_dtoa_r+0x238>
 800d46c:	f3af 8000 	nop.w
 800d470:	636f4361 	.word	0x636f4361
 800d474:	3fd287a7 	.word	0x3fd287a7
 800d478:	8b60c8b3 	.word	0x8b60c8b3
 800d47c:	3fc68a28 	.word	0x3fc68a28
 800d480:	509f79fb 	.word	0x509f79fb
 800d484:	3fd34413 	.word	0x3fd34413
 800d488:	0800f1bd 	.word	0x0800f1bd
 800d48c:	0800f1d4 	.word	0x0800f1d4
 800d490:	7ff00000 	.word	0x7ff00000
 800d494:	0800f1b9 	.word	0x0800f1b9
 800d498:	0800f18d 	.word	0x0800f18d
 800d49c:	0800f18c 	.word	0x0800f18c
 800d4a0:	0800f328 	.word	0x0800f328
 800d4a4:	0800f22c 	.word	0x0800f22c
 800d4a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800d4ac:	f1ba 0f0e 	cmp.w	sl, #14
 800d4b0:	6010      	str	r0, [r2, #0]
 800d4b2:	d86e      	bhi.n	800d592 <_dtoa_r+0x3ba>
 800d4b4:	2c00      	cmp	r4, #0
 800d4b6:	d06c      	beq.n	800d592 <_dtoa_r+0x3ba>
 800d4b8:	f1b8 0f00 	cmp.w	r8, #0
 800d4bc:	f340 80b4 	ble.w	800d628 <_dtoa_r+0x450>
 800d4c0:	4ac8      	ldr	r2, [pc, #800]	@ (800d7e4 <_dtoa_r+0x60c>)
 800d4c2:	f008 010f 	and.w	r1, r8, #15
 800d4c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800d4ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800d4ce:	ed92 7b00 	vldr	d7, [r2]
 800d4d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 800d4d6:	f000 809b 	beq.w	800d610 <_dtoa_r+0x438>
 800d4da:	4ac3      	ldr	r2, [pc, #780]	@ (800d7e8 <_dtoa_r+0x610>)
 800d4dc:	ed92 6b08 	vldr	d6, [r2, #32]
 800d4e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800d4e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800d4e8:	f001 010f 	and.w	r1, r1, #15
 800d4ec:	2203      	movs	r2, #3
 800d4ee:	48be      	ldr	r0, [pc, #760]	@ (800d7e8 <_dtoa_r+0x610>)
 800d4f0:	2900      	cmp	r1, #0
 800d4f2:	f040 808f 	bne.w	800d614 <_dtoa_r+0x43c>
 800d4f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d4fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800d4fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d502:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d504:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d508:	2900      	cmp	r1, #0
 800d50a:	f000 80b3 	beq.w	800d674 <_dtoa_r+0x49c>
 800d50e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800d512:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d51a:	f140 80ab 	bpl.w	800d674 <_dtoa_r+0x49c>
 800d51e:	f1ba 0f00 	cmp.w	sl, #0
 800d522:	f000 80a7 	beq.w	800d674 <_dtoa_r+0x49c>
 800d526:	f1bb 0f00 	cmp.w	fp, #0
 800d52a:	dd30      	ble.n	800d58e <_dtoa_r+0x3b6>
 800d52c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800d530:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d534:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d538:	f108 31ff 	add.w	r1, r8, #4294967295
 800d53c:	9105      	str	r1, [sp, #20]
 800d53e:	3201      	adds	r2, #1
 800d540:	465c      	mov	r4, fp
 800d542:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d546:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800d54a:	ee07 2a90 	vmov	s15, r2
 800d54e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800d552:	eea7 5b06 	vfma.f64	d5, d7, d6
 800d556:	ee15 2a90 	vmov	r2, s11
 800d55a:	ec51 0b15 	vmov	r0, r1, d5
 800d55e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800d562:	2c00      	cmp	r4, #0
 800d564:	f040 808a 	bne.w	800d67c <_dtoa_r+0x4a4>
 800d568:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d56c:	ee36 6b47 	vsub.f64	d6, d6, d7
 800d570:	ec41 0b17 	vmov	d7, r0, r1
 800d574:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d57c:	f300 826a 	bgt.w	800da54 <_dtoa_r+0x87c>
 800d580:	eeb1 7b47 	vneg.f64	d7, d7
 800d584:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d58c:	d423      	bmi.n	800d5d6 <_dtoa_r+0x3fe>
 800d58e:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d592:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d594:	2a00      	cmp	r2, #0
 800d596:	f2c0 8129 	blt.w	800d7ec <_dtoa_r+0x614>
 800d59a:	f1b8 0f0e 	cmp.w	r8, #14
 800d59e:	f300 8125 	bgt.w	800d7ec <_dtoa_r+0x614>
 800d5a2:	4b90      	ldr	r3, [pc, #576]	@ (800d7e4 <_dtoa_r+0x60c>)
 800d5a4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d5a8:	ed93 6b00 	vldr	d6, [r3]
 800d5ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	f280 80c8 	bge.w	800d744 <_dtoa_r+0x56c>
 800d5b4:	f1ba 0f00 	cmp.w	sl, #0
 800d5b8:	f300 80c4 	bgt.w	800d744 <_dtoa_r+0x56c>
 800d5bc:	d10b      	bne.n	800d5d6 <_dtoa_r+0x3fe>
 800d5be:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800d5c2:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d5c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d5ca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5d2:	f2c0 823c 	blt.w	800da4e <_dtoa_r+0x876>
 800d5d6:	2400      	movs	r4, #0
 800d5d8:	4625      	mov	r5, r4
 800d5da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5dc:	43db      	mvns	r3, r3
 800d5de:	9305      	str	r3, [sp, #20]
 800d5e0:	463e      	mov	r6, r7
 800d5e2:	f04f 0800 	mov.w	r8, #0
 800d5e6:	4621      	mov	r1, r4
 800d5e8:	4648      	mov	r0, r9
 800d5ea:	f000 fc93 	bl	800df14 <_Bfree>
 800d5ee:	2d00      	cmp	r5, #0
 800d5f0:	f000 80a2 	beq.w	800d738 <_dtoa_r+0x560>
 800d5f4:	f1b8 0f00 	cmp.w	r8, #0
 800d5f8:	d005      	beq.n	800d606 <_dtoa_r+0x42e>
 800d5fa:	45a8      	cmp	r8, r5
 800d5fc:	d003      	beq.n	800d606 <_dtoa_r+0x42e>
 800d5fe:	4641      	mov	r1, r8
 800d600:	4648      	mov	r0, r9
 800d602:	f000 fc87 	bl	800df14 <_Bfree>
 800d606:	4629      	mov	r1, r5
 800d608:	4648      	mov	r0, r9
 800d60a:	f000 fc83 	bl	800df14 <_Bfree>
 800d60e:	e093      	b.n	800d738 <_dtoa_r+0x560>
 800d610:	2202      	movs	r2, #2
 800d612:	e76c      	b.n	800d4ee <_dtoa_r+0x316>
 800d614:	07cc      	lsls	r4, r1, #31
 800d616:	d504      	bpl.n	800d622 <_dtoa_r+0x44a>
 800d618:	ed90 6b00 	vldr	d6, [r0]
 800d61c:	3201      	adds	r2, #1
 800d61e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d622:	1049      	asrs	r1, r1, #1
 800d624:	3008      	adds	r0, #8
 800d626:	e763      	b.n	800d4f0 <_dtoa_r+0x318>
 800d628:	d022      	beq.n	800d670 <_dtoa_r+0x498>
 800d62a:	f1c8 0100 	rsb	r1, r8, #0
 800d62e:	4a6d      	ldr	r2, [pc, #436]	@ (800d7e4 <_dtoa_r+0x60c>)
 800d630:	f001 000f 	and.w	r0, r1, #15
 800d634:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800d638:	ed92 7b00 	vldr	d7, [r2]
 800d63c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800d640:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d644:	4868      	ldr	r0, [pc, #416]	@ (800d7e8 <_dtoa_r+0x610>)
 800d646:	1109      	asrs	r1, r1, #4
 800d648:	2400      	movs	r4, #0
 800d64a:	2202      	movs	r2, #2
 800d64c:	b929      	cbnz	r1, 800d65a <_dtoa_r+0x482>
 800d64e:	2c00      	cmp	r4, #0
 800d650:	f43f af57 	beq.w	800d502 <_dtoa_r+0x32a>
 800d654:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d658:	e753      	b.n	800d502 <_dtoa_r+0x32a>
 800d65a:	07ce      	lsls	r6, r1, #31
 800d65c:	d505      	bpl.n	800d66a <_dtoa_r+0x492>
 800d65e:	ed90 6b00 	vldr	d6, [r0]
 800d662:	3201      	adds	r2, #1
 800d664:	2401      	movs	r4, #1
 800d666:	ee27 7b06 	vmul.f64	d7, d7, d6
 800d66a:	1049      	asrs	r1, r1, #1
 800d66c:	3008      	adds	r0, #8
 800d66e:	e7ed      	b.n	800d64c <_dtoa_r+0x474>
 800d670:	2202      	movs	r2, #2
 800d672:	e746      	b.n	800d502 <_dtoa_r+0x32a>
 800d674:	f8cd 8014 	str.w	r8, [sp, #20]
 800d678:	4654      	mov	r4, sl
 800d67a:	e762      	b.n	800d542 <_dtoa_r+0x36a>
 800d67c:	4a59      	ldr	r2, [pc, #356]	@ (800d7e4 <_dtoa_r+0x60c>)
 800d67e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800d682:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d686:	9a08      	ldr	r2, [sp, #32]
 800d688:	ec41 0b17 	vmov	d7, r0, r1
 800d68c:	443c      	add	r4, r7
 800d68e:	b34a      	cbz	r2, 800d6e4 <_dtoa_r+0x50c>
 800d690:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d694:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d698:	463e      	mov	r6, r7
 800d69a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d69e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d6a2:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d6a6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d6aa:	ee14 2a90 	vmov	r2, s9
 800d6ae:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d6b2:	3230      	adds	r2, #48	@ 0x30
 800d6b4:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d6b8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d6bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6c0:	f806 2b01 	strb.w	r2, [r6], #1
 800d6c4:	d438      	bmi.n	800d738 <_dtoa_r+0x560>
 800d6c6:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d6ca:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d6ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d6d2:	d46e      	bmi.n	800d7b2 <_dtoa_r+0x5da>
 800d6d4:	42a6      	cmp	r6, r4
 800d6d6:	f43f af5a 	beq.w	800d58e <_dtoa_r+0x3b6>
 800d6da:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d6de:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d6e2:	e7e0      	b.n	800d6a6 <_dtoa_r+0x4ce>
 800d6e4:	4621      	mov	r1, r4
 800d6e6:	463e      	mov	r6, r7
 800d6e8:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d6ec:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d6f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d6f4:	ee14 2a90 	vmov	r2, s9
 800d6f8:	3230      	adds	r2, #48	@ 0x30
 800d6fa:	f806 2b01 	strb.w	r2, [r6], #1
 800d6fe:	42a6      	cmp	r6, r4
 800d700:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d704:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d708:	d119      	bne.n	800d73e <_dtoa_r+0x566>
 800d70a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d70e:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d712:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d71a:	dc4a      	bgt.n	800d7b2 <_dtoa_r+0x5da>
 800d71c:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d720:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d728:	f57f af31 	bpl.w	800d58e <_dtoa_r+0x3b6>
 800d72c:	460e      	mov	r6, r1
 800d72e:	3901      	subs	r1, #1
 800d730:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d734:	2b30      	cmp	r3, #48	@ 0x30
 800d736:	d0f9      	beq.n	800d72c <_dtoa_r+0x554>
 800d738:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d73c:	e027      	b.n	800d78e <_dtoa_r+0x5b6>
 800d73e:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d742:	e7d5      	b.n	800d6f0 <_dtoa_r+0x518>
 800d744:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d748:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d74c:	463e      	mov	r6, r7
 800d74e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d752:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d756:	ee15 3a10 	vmov	r3, s10
 800d75a:	3330      	adds	r3, #48	@ 0x30
 800d75c:	f806 3b01 	strb.w	r3, [r6], #1
 800d760:	1bf3      	subs	r3, r6, r7
 800d762:	459a      	cmp	sl, r3
 800d764:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d768:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d76c:	d132      	bne.n	800d7d4 <_dtoa_r+0x5fc>
 800d76e:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d772:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d77a:	dc18      	bgt.n	800d7ae <_dtoa_r+0x5d6>
 800d77c:	eeb4 7b46 	vcmp.f64	d7, d6
 800d780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d784:	d103      	bne.n	800d78e <_dtoa_r+0x5b6>
 800d786:	ee15 3a10 	vmov	r3, s10
 800d78a:	07db      	lsls	r3, r3, #31
 800d78c:	d40f      	bmi.n	800d7ae <_dtoa_r+0x5d6>
 800d78e:	9901      	ldr	r1, [sp, #4]
 800d790:	4648      	mov	r0, r9
 800d792:	f000 fbbf 	bl	800df14 <_Bfree>
 800d796:	2300      	movs	r3, #0
 800d798:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d79a:	7033      	strb	r3, [r6, #0]
 800d79c:	f108 0301 	add.w	r3, r8, #1
 800d7a0:	6013      	str	r3, [r2, #0]
 800d7a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	f000 824b 	beq.w	800dc40 <_dtoa_r+0xa68>
 800d7aa:	601e      	str	r6, [r3, #0]
 800d7ac:	e248      	b.n	800dc40 <_dtoa_r+0xa68>
 800d7ae:	f8cd 8014 	str.w	r8, [sp, #20]
 800d7b2:	4633      	mov	r3, r6
 800d7b4:	461e      	mov	r6, r3
 800d7b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7ba:	2a39      	cmp	r2, #57	@ 0x39
 800d7bc:	d106      	bne.n	800d7cc <_dtoa_r+0x5f4>
 800d7be:	429f      	cmp	r7, r3
 800d7c0:	d1f8      	bne.n	800d7b4 <_dtoa_r+0x5dc>
 800d7c2:	9a05      	ldr	r2, [sp, #20]
 800d7c4:	3201      	adds	r2, #1
 800d7c6:	9205      	str	r2, [sp, #20]
 800d7c8:	2230      	movs	r2, #48	@ 0x30
 800d7ca:	703a      	strb	r2, [r7, #0]
 800d7cc:	781a      	ldrb	r2, [r3, #0]
 800d7ce:	3201      	adds	r2, #1
 800d7d0:	701a      	strb	r2, [r3, #0]
 800d7d2:	e7b1      	b.n	800d738 <_dtoa_r+0x560>
 800d7d4:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d7d8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7e0:	d1b5      	bne.n	800d74e <_dtoa_r+0x576>
 800d7e2:	e7d4      	b.n	800d78e <_dtoa_r+0x5b6>
 800d7e4:	0800f328 	.word	0x0800f328
 800d7e8:	0800f300 	.word	0x0800f300
 800d7ec:	9908      	ldr	r1, [sp, #32]
 800d7ee:	2900      	cmp	r1, #0
 800d7f0:	f000 80e9 	beq.w	800d9c6 <_dtoa_r+0x7ee>
 800d7f4:	9907      	ldr	r1, [sp, #28]
 800d7f6:	2901      	cmp	r1, #1
 800d7f8:	f300 80cb 	bgt.w	800d992 <_dtoa_r+0x7ba>
 800d7fc:	2d00      	cmp	r5, #0
 800d7fe:	f000 80c4 	beq.w	800d98a <_dtoa_r+0x7b2>
 800d802:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d806:	9e04      	ldr	r6, [sp, #16]
 800d808:	461c      	mov	r4, r3
 800d80a:	9305      	str	r3, [sp, #20]
 800d80c:	9b04      	ldr	r3, [sp, #16]
 800d80e:	4413      	add	r3, r2
 800d810:	9304      	str	r3, [sp, #16]
 800d812:	9b06      	ldr	r3, [sp, #24]
 800d814:	2101      	movs	r1, #1
 800d816:	4413      	add	r3, r2
 800d818:	4648      	mov	r0, r9
 800d81a:	9306      	str	r3, [sp, #24]
 800d81c:	f000 fc2e 	bl	800e07c <__i2b>
 800d820:	9b05      	ldr	r3, [sp, #20]
 800d822:	4605      	mov	r5, r0
 800d824:	b166      	cbz	r6, 800d840 <_dtoa_r+0x668>
 800d826:	9a06      	ldr	r2, [sp, #24]
 800d828:	2a00      	cmp	r2, #0
 800d82a:	dd09      	ble.n	800d840 <_dtoa_r+0x668>
 800d82c:	42b2      	cmp	r2, r6
 800d82e:	9904      	ldr	r1, [sp, #16]
 800d830:	bfa8      	it	ge
 800d832:	4632      	movge	r2, r6
 800d834:	1a89      	subs	r1, r1, r2
 800d836:	9104      	str	r1, [sp, #16]
 800d838:	9906      	ldr	r1, [sp, #24]
 800d83a:	1ab6      	subs	r6, r6, r2
 800d83c:	1a8a      	subs	r2, r1, r2
 800d83e:	9206      	str	r2, [sp, #24]
 800d840:	b30b      	cbz	r3, 800d886 <_dtoa_r+0x6ae>
 800d842:	9a08      	ldr	r2, [sp, #32]
 800d844:	2a00      	cmp	r2, #0
 800d846:	f000 80c5 	beq.w	800d9d4 <_dtoa_r+0x7fc>
 800d84a:	2c00      	cmp	r4, #0
 800d84c:	f000 80bf 	beq.w	800d9ce <_dtoa_r+0x7f6>
 800d850:	4629      	mov	r1, r5
 800d852:	4622      	mov	r2, r4
 800d854:	4648      	mov	r0, r9
 800d856:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d858:	f000 fcc8 	bl	800e1ec <__pow5mult>
 800d85c:	9a01      	ldr	r2, [sp, #4]
 800d85e:	4601      	mov	r1, r0
 800d860:	4605      	mov	r5, r0
 800d862:	4648      	mov	r0, r9
 800d864:	f000 fc20 	bl	800e0a8 <__multiply>
 800d868:	9901      	ldr	r1, [sp, #4]
 800d86a:	9005      	str	r0, [sp, #20]
 800d86c:	4648      	mov	r0, r9
 800d86e:	f000 fb51 	bl	800df14 <_Bfree>
 800d872:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d874:	1b1b      	subs	r3, r3, r4
 800d876:	f000 80b0 	beq.w	800d9da <_dtoa_r+0x802>
 800d87a:	9905      	ldr	r1, [sp, #20]
 800d87c:	461a      	mov	r2, r3
 800d87e:	4648      	mov	r0, r9
 800d880:	f000 fcb4 	bl	800e1ec <__pow5mult>
 800d884:	9001      	str	r0, [sp, #4]
 800d886:	2101      	movs	r1, #1
 800d888:	4648      	mov	r0, r9
 800d88a:	f000 fbf7 	bl	800e07c <__i2b>
 800d88e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d890:	4604      	mov	r4, r0
 800d892:	2b00      	cmp	r3, #0
 800d894:	f000 81da 	beq.w	800dc4c <_dtoa_r+0xa74>
 800d898:	461a      	mov	r2, r3
 800d89a:	4601      	mov	r1, r0
 800d89c:	4648      	mov	r0, r9
 800d89e:	f000 fca5 	bl	800e1ec <__pow5mult>
 800d8a2:	9b07      	ldr	r3, [sp, #28]
 800d8a4:	2b01      	cmp	r3, #1
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	f300 80a0 	bgt.w	800d9ec <_dtoa_r+0x814>
 800d8ac:	9b02      	ldr	r3, [sp, #8]
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	f040 8096 	bne.w	800d9e0 <_dtoa_r+0x808>
 800d8b4:	9b03      	ldr	r3, [sp, #12]
 800d8b6:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d8ba:	2a00      	cmp	r2, #0
 800d8bc:	f040 8092 	bne.w	800d9e4 <_dtoa_r+0x80c>
 800d8c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d8c4:	0d12      	lsrs	r2, r2, #20
 800d8c6:	0512      	lsls	r2, r2, #20
 800d8c8:	2a00      	cmp	r2, #0
 800d8ca:	f000 808d 	beq.w	800d9e8 <_dtoa_r+0x810>
 800d8ce:	9b04      	ldr	r3, [sp, #16]
 800d8d0:	3301      	adds	r3, #1
 800d8d2:	9304      	str	r3, [sp, #16]
 800d8d4:	9b06      	ldr	r3, [sp, #24]
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	9306      	str	r3, [sp, #24]
 800d8da:	2301      	movs	r3, #1
 800d8dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d8de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	f000 81b9 	beq.w	800dc58 <_dtoa_r+0xa80>
 800d8e6:	6922      	ldr	r2, [r4, #16]
 800d8e8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d8ec:	6910      	ldr	r0, [r2, #16]
 800d8ee:	f000 fb79 	bl	800dfe4 <__hi0bits>
 800d8f2:	f1c0 0020 	rsb	r0, r0, #32
 800d8f6:	9b06      	ldr	r3, [sp, #24]
 800d8f8:	4418      	add	r0, r3
 800d8fa:	f010 001f 	ands.w	r0, r0, #31
 800d8fe:	f000 8081 	beq.w	800da04 <_dtoa_r+0x82c>
 800d902:	f1c0 0220 	rsb	r2, r0, #32
 800d906:	2a04      	cmp	r2, #4
 800d908:	dd73      	ble.n	800d9f2 <_dtoa_r+0x81a>
 800d90a:	9b04      	ldr	r3, [sp, #16]
 800d90c:	f1c0 001c 	rsb	r0, r0, #28
 800d910:	4403      	add	r3, r0
 800d912:	9304      	str	r3, [sp, #16]
 800d914:	9b06      	ldr	r3, [sp, #24]
 800d916:	4406      	add	r6, r0
 800d918:	4403      	add	r3, r0
 800d91a:	9306      	str	r3, [sp, #24]
 800d91c:	9b04      	ldr	r3, [sp, #16]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	dd05      	ble.n	800d92e <_dtoa_r+0x756>
 800d922:	9901      	ldr	r1, [sp, #4]
 800d924:	461a      	mov	r2, r3
 800d926:	4648      	mov	r0, r9
 800d928:	f000 fcba 	bl	800e2a0 <__lshift>
 800d92c:	9001      	str	r0, [sp, #4]
 800d92e:	9b06      	ldr	r3, [sp, #24]
 800d930:	2b00      	cmp	r3, #0
 800d932:	dd05      	ble.n	800d940 <_dtoa_r+0x768>
 800d934:	4621      	mov	r1, r4
 800d936:	461a      	mov	r2, r3
 800d938:	4648      	mov	r0, r9
 800d93a:	f000 fcb1 	bl	800e2a0 <__lshift>
 800d93e:	4604      	mov	r4, r0
 800d940:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d942:	2b00      	cmp	r3, #0
 800d944:	d060      	beq.n	800da08 <_dtoa_r+0x830>
 800d946:	9801      	ldr	r0, [sp, #4]
 800d948:	4621      	mov	r1, r4
 800d94a:	f000 fd15 	bl	800e378 <__mcmp>
 800d94e:	2800      	cmp	r0, #0
 800d950:	da5a      	bge.n	800da08 <_dtoa_r+0x830>
 800d952:	f108 33ff 	add.w	r3, r8, #4294967295
 800d956:	9305      	str	r3, [sp, #20]
 800d958:	9901      	ldr	r1, [sp, #4]
 800d95a:	2300      	movs	r3, #0
 800d95c:	220a      	movs	r2, #10
 800d95e:	4648      	mov	r0, r9
 800d960:	f000 fafa 	bl	800df58 <__multadd>
 800d964:	9b08      	ldr	r3, [sp, #32]
 800d966:	9001      	str	r0, [sp, #4]
 800d968:	2b00      	cmp	r3, #0
 800d96a:	f000 8177 	beq.w	800dc5c <_dtoa_r+0xa84>
 800d96e:	4629      	mov	r1, r5
 800d970:	2300      	movs	r3, #0
 800d972:	220a      	movs	r2, #10
 800d974:	4648      	mov	r0, r9
 800d976:	f000 faef 	bl	800df58 <__multadd>
 800d97a:	f1bb 0f00 	cmp.w	fp, #0
 800d97e:	4605      	mov	r5, r0
 800d980:	dc6e      	bgt.n	800da60 <_dtoa_r+0x888>
 800d982:	9b07      	ldr	r3, [sp, #28]
 800d984:	2b02      	cmp	r3, #2
 800d986:	dc48      	bgt.n	800da1a <_dtoa_r+0x842>
 800d988:	e06a      	b.n	800da60 <_dtoa_r+0x888>
 800d98a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d98c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d990:	e739      	b.n	800d806 <_dtoa_r+0x62e>
 800d992:	f10a 34ff 	add.w	r4, sl, #4294967295
 800d996:	42a3      	cmp	r3, r4
 800d998:	db07      	blt.n	800d9aa <_dtoa_r+0x7d2>
 800d99a:	f1ba 0f00 	cmp.w	sl, #0
 800d99e:	eba3 0404 	sub.w	r4, r3, r4
 800d9a2:	db0b      	blt.n	800d9bc <_dtoa_r+0x7e4>
 800d9a4:	9e04      	ldr	r6, [sp, #16]
 800d9a6:	4652      	mov	r2, sl
 800d9a8:	e72f      	b.n	800d80a <_dtoa_r+0x632>
 800d9aa:	1ae2      	subs	r2, r4, r3
 800d9ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9ae:	9e04      	ldr	r6, [sp, #16]
 800d9b0:	4413      	add	r3, r2
 800d9b2:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9b4:	4652      	mov	r2, sl
 800d9b6:	4623      	mov	r3, r4
 800d9b8:	2400      	movs	r4, #0
 800d9ba:	e726      	b.n	800d80a <_dtoa_r+0x632>
 800d9bc:	9a04      	ldr	r2, [sp, #16]
 800d9be:	eba2 060a 	sub.w	r6, r2, sl
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	e721      	b.n	800d80a <_dtoa_r+0x632>
 800d9c6:	9e04      	ldr	r6, [sp, #16]
 800d9c8:	9d08      	ldr	r5, [sp, #32]
 800d9ca:	461c      	mov	r4, r3
 800d9cc:	e72a      	b.n	800d824 <_dtoa_r+0x64c>
 800d9ce:	9a01      	ldr	r2, [sp, #4]
 800d9d0:	9205      	str	r2, [sp, #20]
 800d9d2:	e752      	b.n	800d87a <_dtoa_r+0x6a2>
 800d9d4:	9901      	ldr	r1, [sp, #4]
 800d9d6:	461a      	mov	r2, r3
 800d9d8:	e751      	b.n	800d87e <_dtoa_r+0x6a6>
 800d9da:	9b05      	ldr	r3, [sp, #20]
 800d9dc:	9301      	str	r3, [sp, #4]
 800d9de:	e752      	b.n	800d886 <_dtoa_r+0x6ae>
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	e77b      	b.n	800d8dc <_dtoa_r+0x704>
 800d9e4:	9b02      	ldr	r3, [sp, #8]
 800d9e6:	e779      	b.n	800d8dc <_dtoa_r+0x704>
 800d9e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d9ea:	e778      	b.n	800d8de <_dtoa_r+0x706>
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d9f0:	e779      	b.n	800d8e6 <_dtoa_r+0x70e>
 800d9f2:	d093      	beq.n	800d91c <_dtoa_r+0x744>
 800d9f4:	9b04      	ldr	r3, [sp, #16]
 800d9f6:	321c      	adds	r2, #28
 800d9f8:	4413      	add	r3, r2
 800d9fa:	9304      	str	r3, [sp, #16]
 800d9fc:	9b06      	ldr	r3, [sp, #24]
 800d9fe:	4416      	add	r6, r2
 800da00:	4413      	add	r3, r2
 800da02:	e78a      	b.n	800d91a <_dtoa_r+0x742>
 800da04:	4602      	mov	r2, r0
 800da06:	e7f5      	b.n	800d9f4 <_dtoa_r+0x81c>
 800da08:	f1ba 0f00 	cmp.w	sl, #0
 800da0c:	f8cd 8014 	str.w	r8, [sp, #20]
 800da10:	46d3      	mov	fp, sl
 800da12:	dc21      	bgt.n	800da58 <_dtoa_r+0x880>
 800da14:	9b07      	ldr	r3, [sp, #28]
 800da16:	2b02      	cmp	r3, #2
 800da18:	dd1e      	ble.n	800da58 <_dtoa_r+0x880>
 800da1a:	f1bb 0f00 	cmp.w	fp, #0
 800da1e:	f47f addc 	bne.w	800d5da <_dtoa_r+0x402>
 800da22:	4621      	mov	r1, r4
 800da24:	465b      	mov	r3, fp
 800da26:	2205      	movs	r2, #5
 800da28:	4648      	mov	r0, r9
 800da2a:	f000 fa95 	bl	800df58 <__multadd>
 800da2e:	4601      	mov	r1, r0
 800da30:	4604      	mov	r4, r0
 800da32:	9801      	ldr	r0, [sp, #4]
 800da34:	f000 fca0 	bl	800e378 <__mcmp>
 800da38:	2800      	cmp	r0, #0
 800da3a:	f77f adce 	ble.w	800d5da <_dtoa_r+0x402>
 800da3e:	463e      	mov	r6, r7
 800da40:	2331      	movs	r3, #49	@ 0x31
 800da42:	f806 3b01 	strb.w	r3, [r6], #1
 800da46:	9b05      	ldr	r3, [sp, #20]
 800da48:	3301      	adds	r3, #1
 800da4a:	9305      	str	r3, [sp, #20]
 800da4c:	e5c9      	b.n	800d5e2 <_dtoa_r+0x40a>
 800da4e:	f8cd 8014 	str.w	r8, [sp, #20]
 800da52:	4654      	mov	r4, sl
 800da54:	4625      	mov	r5, r4
 800da56:	e7f2      	b.n	800da3e <_dtoa_r+0x866>
 800da58:	9b08      	ldr	r3, [sp, #32]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	f000 8102 	beq.w	800dc64 <_dtoa_r+0xa8c>
 800da60:	2e00      	cmp	r6, #0
 800da62:	dd05      	ble.n	800da70 <_dtoa_r+0x898>
 800da64:	4629      	mov	r1, r5
 800da66:	4632      	mov	r2, r6
 800da68:	4648      	mov	r0, r9
 800da6a:	f000 fc19 	bl	800e2a0 <__lshift>
 800da6e:	4605      	mov	r5, r0
 800da70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da72:	2b00      	cmp	r3, #0
 800da74:	d058      	beq.n	800db28 <_dtoa_r+0x950>
 800da76:	6869      	ldr	r1, [r5, #4]
 800da78:	4648      	mov	r0, r9
 800da7a:	f000 fa0b 	bl	800de94 <_Balloc>
 800da7e:	4606      	mov	r6, r0
 800da80:	b928      	cbnz	r0, 800da8e <_dtoa_r+0x8b6>
 800da82:	4b82      	ldr	r3, [pc, #520]	@ (800dc8c <_dtoa_r+0xab4>)
 800da84:	4602      	mov	r2, r0
 800da86:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800da8a:	f7ff bbbe 	b.w	800d20a <_dtoa_r+0x32>
 800da8e:	692a      	ldr	r2, [r5, #16]
 800da90:	3202      	adds	r2, #2
 800da92:	0092      	lsls	r2, r2, #2
 800da94:	f105 010c 	add.w	r1, r5, #12
 800da98:	300c      	adds	r0, #12
 800da9a:	f7ff fb06 	bl	800d0aa <memcpy>
 800da9e:	2201      	movs	r2, #1
 800daa0:	4631      	mov	r1, r6
 800daa2:	4648      	mov	r0, r9
 800daa4:	f000 fbfc 	bl	800e2a0 <__lshift>
 800daa8:	1c7b      	adds	r3, r7, #1
 800daaa:	9304      	str	r3, [sp, #16]
 800daac:	eb07 030b 	add.w	r3, r7, fp
 800dab0:	9309      	str	r3, [sp, #36]	@ 0x24
 800dab2:	9b02      	ldr	r3, [sp, #8]
 800dab4:	f003 0301 	and.w	r3, r3, #1
 800dab8:	46a8      	mov	r8, r5
 800daba:	9308      	str	r3, [sp, #32]
 800dabc:	4605      	mov	r5, r0
 800dabe:	9b04      	ldr	r3, [sp, #16]
 800dac0:	9801      	ldr	r0, [sp, #4]
 800dac2:	4621      	mov	r1, r4
 800dac4:	f103 3bff 	add.w	fp, r3, #4294967295
 800dac8:	f7ff fafd 	bl	800d0c6 <quorem>
 800dacc:	4641      	mov	r1, r8
 800dace:	9002      	str	r0, [sp, #8]
 800dad0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dad4:	9801      	ldr	r0, [sp, #4]
 800dad6:	f000 fc4f 	bl	800e378 <__mcmp>
 800dada:	462a      	mov	r2, r5
 800dadc:	9006      	str	r0, [sp, #24]
 800dade:	4621      	mov	r1, r4
 800dae0:	4648      	mov	r0, r9
 800dae2:	f000 fc65 	bl	800e3b0 <__mdiff>
 800dae6:	68c2      	ldr	r2, [r0, #12]
 800dae8:	4606      	mov	r6, r0
 800daea:	b9fa      	cbnz	r2, 800db2c <_dtoa_r+0x954>
 800daec:	4601      	mov	r1, r0
 800daee:	9801      	ldr	r0, [sp, #4]
 800daf0:	f000 fc42 	bl	800e378 <__mcmp>
 800daf4:	4602      	mov	r2, r0
 800daf6:	4631      	mov	r1, r6
 800daf8:	4648      	mov	r0, r9
 800dafa:	920a      	str	r2, [sp, #40]	@ 0x28
 800dafc:	f000 fa0a 	bl	800df14 <_Bfree>
 800db00:	9b07      	ldr	r3, [sp, #28]
 800db02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db04:	9e04      	ldr	r6, [sp, #16]
 800db06:	ea42 0103 	orr.w	r1, r2, r3
 800db0a:	9b08      	ldr	r3, [sp, #32]
 800db0c:	4319      	orrs	r1, r3
 800db0e:	d10f      	bne.n	800db30 <_dtoa_r+0x958>
 800db10:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800db14:	d028      	beq.n	800db68 <_dtoa_r+0x990>
 800db16:	9b06      	ldr	r3, [sp, #24]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	dd02      	ble.n	800db22 <_dtoa_r+0x94a>
 800db1c:	9b02      	ldr	r3, [sp, #8]
 800db1e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800db22:	f88b a000 	strb.w	sl, [fp]
 800db26:	e55e      	b.n	800d5e6 <_dtoa_r+0x40e>
 800db28:	4628      	mov	r0, r5
 800db2a:	e7bd      	b.n	800daa8 <_dtoa_r+0x8d0>
 800db2c:	2201      	movs	r2, #1
 800db2e:	e7e2      	b.n	800daf6 <_dtoa_r+0x91e>
 800db30:	9b06      	ldr	r3, [sp, #24]
 800db32:	2b00      	cmp	r3, #0
 800db34:	db04      	blt.n	800db40 <_dtoa_r+0x968>
 800db36:	9907      	ldr	r1, [sp, #28]
 800db38:	430b      	orrs	r3, r1
 800db3a:	9908      	ldr	r1, [sp, #32]
 800db3c:	430b      	orrs	r3, r1
 800db3e:	d120      	bne.n	800db82 <_dtoa_r+0x9aa>
 800db40:	2a00      	cmp	r2, #0
 800db42:	ddee      	ble.n	800db22 <_dtoa_r+0x94a>
 800db44:	9901      	ldr	r1, [sp, #4]
 800db46:	2201      	movs	r2, #1
 800db48:	4648      	mov	r0, r9
 800db4a:	f000 fba9 	bl	800e2a0 <__lshift>
 800db4e:	4621      	mov	r1, r4
 800db50:	9001      	str	r0, [sp, #4]
 800db52:	f000 fc11 	bl	800e378 <__mcmp>
 800db56:	2800      	cmp	r0, #0
 800db58:	dc03      	bgt.n	800db62 <_dtoa_r+0x98a>
 800db5a:	d1e2      	bne.n	800db22 <_dtoa_r+0x94a>
 800db5c:	f01a 0f01 	tst.w	sl, #1
 800db60:	d0df      	beq.n	800db22 <_dtoa_r+0x94a>
 800db62:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800db66:	d1d9      	bne.n	800db1c <_dtoa_r+0x944>
 800db68:	2339      	movs	r3, #57	@ 0x39
 800db6a:	f88b 3000 	strb.w	r3, [fp]
 800db6e:	4633      	mov	r3, r6
 800db70:	461e      	mov	r6, r3
 800db72:	3b01      	subs	r3, #1
 800db74:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800db78:	2a39      	cmp	r2, #57	@ 0x39
 800db7a:	d052      	beq.n	800dc22 <_dtoa_r+0xa4a>
 800db7c:	3201      	adds	r2, #1
 800db7e:	701a      	strb	r2, [r3, #0]
 800db80:	e531      	b.n	800d5e6 <_dtoa_r+0x40e>
 800db82:	2a00      	cmp	r2, #0
 800db84:	dd07      	ble.n	800db96 <_dtoa_r+0x9be>
 800db86:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800db8a:	d0ed      	beq.n	800db68 <_dtoa_r+0x990>
 800db8c:	f10a 0301 	add.w	r3, sl, #1
 800db90:	f88b 3000 	strb.w	r3, [fp]
 800db94:	e527      	b.n	800d5e6 <_dtoa_r+0x40e>
 800db96:	9b04      	ldr	r3, [sp, #16]
 800db98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db9a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800db9e:	4293      	cmp	r3, r2
 800dba0:	d029      	beq.n	800dbf6 <_dtoa_r+0xa1e>
 800dba2:	9901      	ldr	r1, [sp, #4]
 800dba4:	2300      	movs	r3, #0
 800dba6:	220a      	movs	r2, #10
 800dba8:	4648      	mov	r0, r9
 800dbaa:	f000 f9d5 	bl	800df58 <__multadd>
 800dbae:	45a8      	cmp	r8, r5
 800dbb0:	9001      	str	r0, [sp, #4]
 800dbb2:	f04f 0300 	mov.w	r3, #0
 800dbb6:	f04f 020a 	mov.w	r2, #10
 800dbba:	4641      	mov	r1, r8
 800dbbc:	4648      	mov	r0, r9
 800dbbe:	d107      	bne.n	800dbd0 <_dtoa_r+0x9f8>
 800dbc0:	f000 f9ca 	bl	800df58 <__multadd>
 800dbc4:	4680      	mov	r8, r0
 800dbc6:	4605      	mov	r5, r0
 800dbc8:	9b04      	ldr	r3, [sp, #16]
 800dbca:	3301      	adds	r3, #1
 800dbcc:	9304      	str	r3, [sp, #16]
 800dbce:	e776      	b.n	800dabe <_dtoa_r+0x8e6>
 800dbd0:	f000 f9c2 	bl	800df58 <__multadd>
 800dbd4:	4629      	mov	r1, r5
 800dbd6:	4680      	mov	r8, r0
 800dbd8:	2300      	movs	r3, #0
 800dbda:	220a      	movs	r2, #10
 800dbdc:	4648      	mov	r0, r9
 800dbde:	f000 f9bb 	bl	800df58 <__multadd>
 800dbe2:	4605      	mov	r5, r0
 800dbe4:	e7f0      	b.n	800dbc8 <_dtoa_r+0x9f0>
 800dbe6:	f1bb 0f00 	cmp.w	fp, #0
 800dbea:	bfcc      	ite	gt
 800dbec:	465e      	movgt	r6, fp
 800dbee:	2601      	movle	r6, #1
 800dbf0:	443e      	add	r6, r7
 800dbf2:	f04f 0800 	mov.w	r8, #0
 800dbf6:	9901      	ldr	r1, [sp, #4]
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	4648      	mov	r0, r9
 800dbfc:	f000 fb50 	bl	800e2a0 <__lshift>
 800dc00:	4621      	mov	r1, r4
 800dc02:	9001      	str	r0, [sp, #4]
 800dc04:	f000 fbb8 	bl	800e378 <__mcmp>
 800dc08:	2800      	cmp	r0, #0
 800dc0a:	dcb0      	bgt.n	800db6e <_dtoa_r+0x996>
 800dc0c:	d102      	bne.n	800dc14 <_dtoa_r+0xa3c>
 800dc0e:	f01a 0f01 	tst.w	sl, #1
 800dc12:	d1ac      	bne.n	800db6e <_dtoa_r+0x996>
 800dc14:	4633      	mov	r3, r6
 800dc16:	461e      	mov	r6, r3
 800dc18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc1c:	2a30      	cmp	r2, #48	@ 0x30
 800dc1e:	d0fa      	beq.n	800dc16 <_dtoa_r+0xa3e>
 800dc20:	e4e1      	b.n	800d5e6 <_dtoa_r+0x40e>
 800dc22:	429f      	cmp	r7, r3
 800dc24:	d1a4      	bne.n	800db70 <_dtoa_r+0x998>
 800dc26:	9b05      	ldr	r3, [sp, #20]
 800dc28:	3301      	adds	r3, #1
 800dc2a:	9305      	str	r3, [sp, #20]
 800dc2c:	2331      	movs	r3, #49	@ 0x31
 800dc2e:	703b      	strb	r3, [r7, #0]
 800dc30:	e4d9      	b.n	800d5e6 <_dtoa_r+0x40e>
 800dc32:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dc34:	4f16      	ldr	r7, [pc, #88]	@ (800dc90 <_dtoa_r+0xab8>)
 800dc36:	b11b      	cbz	r3, 800dc40 <_dtoa_r+0xa68>
 800dc38:	f107 0308 	add.w	r3, r7, #8
 800dc3c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800dc3e:	6013      	str	r3, [r2, #0]
 800dc40:	4638      	mov	r0, r7
 800dc42:	b011      	add	sp, #68	@ 0x44
 800dc44:	ecbd 8b02 	vpop	{d8}
 800dc48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4c:	9b07      	ldr	r3, [sp, #28]
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	f77f ae2c 	ble.w	800d8ac <_dtoa_r+0x6d4>
 800dc54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dc56:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dc58:	2001      	movs	r0, #1
 800dc5a:	e64c      	b.n	800d8f6 <_dtoa_r+0x71e>
 800dc5c:	f1bb 0f00 	cmp.w	fp, #0
 800dc60:	f77f aed8 	ble.w	800da14 <_dtoa_r+0x83c>
 800dc64:	463e      	mov	r6, r7
 800dc66:	9801      	ldr	r0, [sp, #4]
 800dc68:	4621      	mov	r1, r4
 800dc6a:	f7ff fa2c 	bl	800d0c6 <quorem>
 800dc6e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800dc72:	f806 ab01 	strb.w	sl, [r6], #1
 800dc76:	1bf2      	subs	r2, r6, r7
 800dc78:	4593      	cmp	fp, r2
 800dc7a:	ddb4      	ble.n	800dbe6 <_dtoa_r+0xa0e>
 800dc7c:	9901      	ldr	r1, [sp, #4]
 800dc7e:	2300      	movs	r3, #0
 800dc80:	220a      	movs	r2, #10
 800dc82:	4648      	mov	r0, r9
 800dc84:	f000 f968 	bl	800df58 <__multadd>
 800dc88:	9001      	str	r0, [sp, #4]
 800dc8a:	e7ec      	b.n	800dc66 <_dtoa_r+0xa8e>
 800dc8c:	0800f22c 	.word	0x0800f22c
 800dc90:	0800f1b0 	.word	0x0800f1b0

0800dc94 <_free_r>:
 800dc94:	b538      	push	{r3, r4, r5, lr}
 800dc96:	4605      	mov	r5, r0
 800dc98:	2900      	cmp	r1, #0
 800dc9a:	d041      	beq.n	800dd20 <_free_r+0x8c>
 800dc9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dca0:	1f0c      	subs	r4, r1, #4
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	bfb8      	it	lt
 800dca6:	18e4      	addlt	r4, r4, r3
 800dca8:	f000 f8e8 	bl	800de7c <__malloc_lock>
 800dcac:	4a1d      	ldr	r2, [pc, #116]	@ (800dd24 <_free_r+0x90>)
 800dcae:	6813      	ldr	r3, [r2, #0]
 800dcb0:	b933      	cbnz	r3, 800dcc0 <_free_r+0x2c>
 800dcb2:	6063      	str	r3, [r4, #4]
 800dcb4:	6014      	str	r4, [r2, #0]
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dcbc:	f000 b8e4 	b.w	800de88 <__malloc_unlock>
 800dcc0:	42a3      	cmp	r3, r4
 800dcc2:	d908      	bls.n	800dcd6 <_free_r+0x42>
 800dcc4:	6820      	ldr	r0, [r4, #0]
 800dcc6:	1821      	adds	r1, r4, r0
 800dcc8:	428b      	cmp	r3, r1
 800dcca:	bf01      	itttt	eq
 800dccc:	6819      	ldreq	r1, [r3, #0]
 800dcce:	685b      	ldreq	r3, [r3, #4]
 800dcd0:	1809      	addeq	r1, r1, r0
 800dcd2:	6021      	streq	r1, [r4, #0]
 800dcd4:	e7ed      	b.n	800dcb2 <_free_r+0x1e>
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	685b      	ldr	r3, [r3, #4]
 800dcda:	b10b      	cbz	r3, 800dce0 <_free_r+0x4c>
 800dcdc:	42a3      	cmp	r3, r4
 800dcde:	d9fa      	bls.n	800dcd6 <_free_r+0x42>
 800dce0:	6811      	ldr	r1, [r2, #0]
 800dce2:	1850      	adds	r0, r2, r1
 800dce4:	42a0      	cmp	r0, r4
 800dce6:	d10b      	bne.n	800dd00 <_free_r+0x6c>
 800dce8:	6820      	ldr	r0, [r4, #0]
 800dcea:	4401      	add	r1, r0
 800dcec:	1850      	adds	r0, r2, r1
 800dcee:	4283      	cmp	r3, r0
 800dcf0:	6011      	str	r1, [r2, #0]
 800dcf2:	d1e0      	bne.n	800dcb6 <_free_r+0x22>
 800dcf4:	6818      	ldr	r0, [r3, #0]
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	6053      	str	r3, [r2, #4]
 800dcfa:	4408      	add	r0, r1
 800dcfc:	6010      	str	r0, [r2, #0]
 800dcfe:	e7da      	b.n	800dcb6 <_free_r+0x22>
 800dd00:	d902      	bls.n	800dd08 <_free_r+0x74>
 800dd02:	230c      	movs	r3, #12
 800dd04:	602b      	str	r3, [r5, #0]
 800dd06:	e7d6      	b.n	800dcb6 <_free_r+0x22>
 800dd08:	6820      	ldr	r0, [r4, #0]
 800dd0a:	1821      	adds	r1, r4, r0
 800dd0c:	428b      	cmp	r3, r1
 800dd0e:	bf04      	itt	eq
 800dd10:	6819      	ldreq	r1, [r3, #0]
 800dd12:	685b      	ldreq	r3, [r3, #4]
 800dd14:	6063      	str	r3, [r4, #4]
 800dd16:	bf04      	itt	eq
 800dd18:	1809      	addeq	r1, r1, r0
 800dd1a:	6021      	streq	r1, [r4, #0]
 800dd1c:	6054      	str	r4, [r2, #4]
 800dd1e:	e7ca      	b.n	800dcb6 <_free_r+0x22>
 800dd20:	bd38      	pop	{r3, r4, r5, pc}
 800dd22:	bf00      	nop
 800dd24:	2400096c 	.word	0x2400096c

0800dd28 <malloc>:
 800dd28:	4b02      	ldr	r3, [pc, #8]	@ (800dd34 <malloc+0xc>)
 800dd2a:	4601      	mov	r1, r0
 800dd2c:	6818      	ldr	r0, [r3, #0]
 800dd2e:	f000 b825 	b.w	800dd7c <_malloc_r>
 800dd32:	bf00      	nop
 800dd34:	24000060 	.word	0x24000060

0800dd38 <sbrk_aligned>:
 800dd38:	b570      	push	{r4, r5, r6, lr}
 800dd3a:	4e0f      	ldr	r6, [pc, #60]	@ (800dd78 <sbrk_aligned+0x40>)
 800dd3c:	460c      	mov	r4, r1
 800dd3e:	6831      	ldr	r1, [r6, #0]
 800dd40:	4605      	mov	r5, r0
 800dd42:	b911      	cbnz	r1, 800dd4a <sbrk_aligned+0x12>
 800dd44:	f000 fe3e 	bl	800e9c4 <_sbrk_r>
 800dd48:	6030      	str	r0, [r6, #0]
 800dd4a:	4621      	mov	r1, r4
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	f000 fe39 	bl	800e9c4 <_sbrk_r>
 800dd52:	1c43      	adds	r3, r0, #1
 800dd54:	d103      	bne.n	800dd5e <sbrk_aligned+0x26>
 800dd56:	f04f 34ff 	mov.w	r4, #4294967295
 800dd5a:	4620      	mov	r0, r4
 800dd5c:	bd70      	pop	{r4, r5, r6, pc}
 800dd5e:	1cc4      	adds	r4, r0, #3
 800dd60:	f024 0403 	bic.w	r4, r4, #3
 800dd64:	42a0      	cmp	r0, r4
 800dd66:	d0f8      	beq.n	800dd5a <sbrk_aligned+0x22>
 800dd68:	1a21      	subs	r1, r4, r0
 800dd6a:	4628      	mov	r0, r5
 800dd6c:	f000 fe2a 	bl	800e9c4 <_sbrk_r>
 800dd70:	3001      	adds	r0, #1
 800dd72:	d1f2      	bne.n	800dd5a <sbrk_aligned+0x22>
 800dd74:	e7ef      	b.n	800dd56 <sbrk_aligned+0x1e>
 800dd76:	bf00      	nop
 800dd78:	24000968 	.word	0x24000968

0800dd7c <_malloc_r>:
 800dd7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd80:	1ccd      	adds	r5, r1, #3
 800dd82:	f025 0503 	bic.w	r5, r5, #3
 800dd86:	3508      	adds	r5, #8
 800dd88:	2d0c      	cmp	r5, #12
 800dd8a:	bf38      	it	cc
 800dd8c:	250c      	movcc	r5, #12
 800dd8e:	2d00      	cmp	r5, #0
 800dd90:	4606      	mov	r6, r0
 800dd92:	db01      	blt.n	800dd98 <_malloc_r+0x1c>
 800dd94:	42a9      	cmp	r1, r5
 800dd96:	d904      	bls.n	800dda2 <_malloc_r+0x26>
 800dd98:	230c      	movs	r3, #12
 800dd9a:	6033      	str	r3, [r6, #0]
 800dd9c:	2000      	movs	r0, #0
 800dd9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dda2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800de78 <_malloc_r+0xfc>
 800dda6:	f000 f869 	bl	800de7c <__malloc_lock>
 800ddaa:	f8d8 3000 	ldr.w	r3, [r8]
 800ddae:	461c      	mov	r4, r3
 800ddb0:	bb44      	cbnz	r4, 800de04 <_malloc_r+0x88>
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f7ff ffbf 	bl	800dd38 <sbrk_aligned>
 800ddba:	1c43      	adds	r3, r0, #1
 800ddbc:	4604      	mov	r4, r0
 800ddbe:	d158      	bne.n	800de72 <_malloc_r+0xf6>
 800ddc0:	f8d8 4000 	ldr.w	r4, [r8]
 800ddc4:	4627      	mov	r7, r4
 800ddc6:	2f00      	cmp	r7, #0
 800ddc8:	d143      	bne.n	800de52 <_malloc_r+0xd6>
 800ddca:	2c00      	cmp	r4, #0
 800ddcc:	d04b      	beq.n	800de66 <_malloc_r+0xea>
 800ddce:	6823      	ldr	r3, [r4, #0]
 800ddd0:	4639      	mov	r1, r7
 800ddd2:	4630      	mov	r0, r6
 800ddd4:	eb04 0903 	add.w	r9, r4, r3
 800ddd8:	f000 fdf4 	bl	800e9c4 <_sbrk_r>
 800dddc:	4581      	cmp	r9, r0
 800ddde:	d142      	bne.n	800de66 <_malloc_r+0xea>
 800dde0:	6821      	ldr	r1, [r4, #0]
 800dde2:	1a6d      	subs	r5, r5, r1
 800dde4:	4629      	mov	r1, r5
 800dde6:	4630      	mov	r0, r6
 800dde8:	f7ff ffa6 	bl	800dd38 <sbrk_aligned>
 800ddec:	3001      	adds	r0, #1
 800ddee:	d03a      	beq.n	800de66 <_malloc_r+0xea>
 800ddf0:	6823      	ldr	r3, [r4, #0]
 800ddf2:	442b      	add	r3, r5
 800ddf4:	6023      	str	r3, [r4, #0]
 800ddf6:	f8d8 3000 	ldr.w	r3, [r8]
 800ddfa:	685a      	ldr	r2, [r3, #4]
 800ddfc:	bb62      	cbnz	r2, 800de58 <_malloc_r+0xdc>
 800ddfe:	f8c8 7000 	str.w	r7, [r8]
 800de02:	e00f      	b.n	800de24 <_malloc_r+0xa8>
 800de04:	6822      	ldr	r2, [r4, #0]
 800de06:	1b52      	subs	r2, r2, r5
 800de08:	d420      	bmi.n	800de4c <_malloc_r+0xd0>
 800de0a:	2a0b      	cmp	r2, #11
 800de0c:	d917      	bls.n	800de3e <_malloc_r+0xc2>
 800de0e:	1961      	adds	r1, r4, r5
 800de10:	42a3      	cmp	r3, r4
 800de12:	6025      	str	r5, [r4, #0]
 800de14:	bf18      	it	ne
 800de16:	6059      	strne	r1, [r3, #4]
 800de18:	6863      	ldr	r3, [r4, #4]
 800de1a:	bf08      	it	eq
 800de1c:	f8c8 1000 	streq.w	r1, [r8]
 800de20:	5162      	str	r2, [r4, r5]
 800de22:	604b      	str	r3, [r1, #4]
 800de24:	4630      	mov	r0, r6
 800de26:	f000 f82f 	bl	800de88 <__malloc_unlock>
 800de2a:	f104 000b 	add.w	r0, r4, #11
 800de2e:	1d23      	adds	r3, r4, #4
 800de30:	f020 0007 	bic.w	r0, r0, #7
 800de34:	1ac2      	subs	r2, r0, r3
 800de36:	bf1c      	itt	ne
 800de38:	1a1b      	subne	r3, r3, r0
 800de3a:	50a3      	strne	r3, [r4, r2]
 800de3c:	e7af      	b.n	800dd9e <_malloc_r+0x22>
 800de3e:	6862      	ldr	r2, [r4, #4]
 800de40:	42a3      	cmp	r3, r4
 800de42:	bf0c      	ite	eq
 800de44:	f8c8 2000 	streq.w	r2, [r8]
 800de48:	605a      	strne	r2, [r3, #4]
 800de4a:	e7eb      	b.n	800de24 <_malloc_r+0xa8>
 800de4c:	4623      	mov	r3, r4
 800de4e:	6864      	ldr	r4, [r4, #4]
 800de50:	e7ae      	b.n	800ddb0 <_malloc_r+0x34>
 800de52:	463c      	mov	r4, r7
 800de54:	687f      	ldr	r7, [r7, #4]
 800de56:	e7b6      	b.n	800ddc6 <_malloc_r+0x4a>
 800de58:	461a      	mov	r2, r3
 800de5a:	685b      	ldr	r3, [r3, #4]
 800de5c:	42a3      	cmp	r3, r4
 800de5e:	d1fb      	bne.n	800de58 <_malloc_r+0xdc>
 800de60:	2300      	movs	r3, #0
 800de62:	6053      	str	r3, [r2, #4]
 800de64:	e7de      	b.n	800de24 <_malloc_r+0xa8>
 800de66:	230c      	movs	r3, #12
 800de68:	6033      	str	r3, [r6, #0]
 800de6a:	4630      	mov	r0, r6
 800de6c:	f000 f80c 	bl	800de88 <__malloc_unlock>
 800de70:	e794      	b.n	800dd9c <_malloc_r+0x20>
 800de72:	6005      	str	r5, [r0, #0]
 800de74:	e7d6      	b.n	800de24 <_malloc_r+0xa8>
 800de76:	bf00      	nop
 800de78:	2400096c 	.word	0x2400096c

0800de7c <__malloc_lock>:
 800de7c:	4801      	ldr	r0, [pc, #4]	@ (800de84 <__malloc_lock+0x8>)
 800de7e:	f7ff b912 	b.w	800d0a6 <__retarget_lock_acquire_recursive>
 800de82:	bf00      	nop
 800de84:	24000964 	.word	0x24000964

0800de88 <__malloc_unlock>:
 800de88:	4801      	ldr	r0, [pc, #4]	@ (800de90 <__malloc_unlock+0x8>)
 800de8a:	f7ff b90d 	b.w	800d0a8 <__retarget_lock_release_recursive>
 800de8e:	bf00      	nop
 800de90:	24000964 	.word	0x24000964

0800de94 <_Balloc>:
 800de94:	b570      	push	{r4, r5, r6, lr}
 800de96:	69c6      	ldr	r6, [r0, #28]
 800de98:	4604      	mov	r4, r0
 800de9a:	460d      	mov	r5, r1
 800de9c:	b976      	cbnz	r6, 800debc <_Balloc+0x28>
 800de9e:	2010      	movs	r0, #16
 800dea0:	f7ff ff42 	bl	800dd28 <malloc>
 800dea4:	4602      	mov	r2, r0
 800dea6:	61e0      	str	r0, [r4, #28]
 800dea8:	b920      	cbnz	r0, 800deb4 <_Balloc+0x20>
 800deaa:	4b18      	ldr	r3, [pc, #96]	@ (800df0c <_Balloc+0x78>)
 800deac:	4818      	ldr	r0, [pc, #96]	@ (800df10 <_Balloc+0x7c>)
 800deae:	216b      	movs	r1, #107	@ 0x6b
 800deb0:	f000 fd98 	bl	800e9e4 <__assert_func>
 800deb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800deb8:	6006      	str	r6, [r0, #0]
 800deba:	60c6      	str	r6, [r0, #12]
 800debc:	69e6      	ldr	r6, [r4, #28]
 800debe:	68f3      	ldr	r3, [r6, #12]
 800dec0:	b183      	cbz	r3, 800dee4 <_Balloc+0x50>
 800dec2:	69e3      	ldr	r3, [r4, #28]
 800dec4:	68db      	ldr	r3, [r3, #12]
 800dec6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800deca:	b9b8      	cbnz	r0, 800defc <_Balloc+0x68>
 800decc:	2101      	movs	r1, #1
 800dece:	fa01 f605 	lsl.w	r6, r1, r5
 800ded2:	1d72      	adds	r2, r6, #5
 800ded4:	0092      	lsls	r2, r2, #2
 800ded6:	4620      	mov	r0, r4
 800ded8:	f000 fda2 	bl	800ea20 <_calloc_r>
 800dedc:	b160      	cbz	r0, 800def8 <_Balloc+0x64>
 800dede:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dee2:	e00e      	b.n	800df02 <_Balloc+0x6e>
 800dee4:	2221      	movs	r2, #33	@ 0x21
 800dee6:	2104      	movs	r1, #4
 800dee8:	4620      	mov	r0, r4
 800deea:	f000 fd99 	bl	800ea20 <_calloc_r>
 800deee:	69e3      	ldr	r3, [r4, #28]
 800def0:	60f0      	str	r0, [r6, #12]
 800def2:	68db      	ldr	r3, [r3, #12]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d1e4      	bne.n	800dec2 <_Balloc+0x2e>
 800def8:	2000      	movs	r0, #0
 800defa:	bd70      	pop	{r4, r5, r6, pc}
 800defc:	6802      	ldr	r2, [r0, #0]
 800defe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800df02:	2300      	movs	r3, #0
 800df04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800df08:	e7f7      	b.n	800defa <_Balloc+0x66>
 800df0a:	bf00      	nop
 800df0c:	0800f1bd 	.word	0x0800f1bd
 800df10:	0800f23d 	.word	0x0800f23d

0800df14 <_Bfree>:
 800df14:	b570      	push	{r4, r5, r6, lr}
 800df16:	69c6      	ldr	r6, [r0, #28]
 800df18:	4605      	mov	r5, r0
 800df1a:	460c      	mov	r4, r1
 800df1c:	b976      	cbnz	r6, 800df3c <_Bfree+0x28>
 800df1e:	2010      	movs	r0, #16
 800df20:	f7ff ff02 	bl	800dd28 <malloc>
 800df24:	4602      	mov	r2, r0
 800df26:	61e8      	str	r0, [r5, #28]
 800df28:	b920      	cbnz	r0, 800df34 <_Bfree+0x20>
 800df2a:	4b09      	ldr	r3, [pc, #36]	@ (800df50 <_Bfree+0x3c>)
 800df2c:	4809      	ldr	r0, [pc, #36]	@ (800df54 <_Bfree+0x40>)
 800df2e:	218f      	movs	r1, #143	@ 0x8f
 800df30:	f000 fd58 	bl	800e9e4 <__assert_func>
 800df34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df38:	6006      	str	r6, [r0, #0]
 800df3a:	60c6      	str	r6, [r0, #12]
 800df3c:	b13c      	cbz	r4, 800df4e <_Bfree+0x3a>
 800df3e:	69eb      	ldr	r3, [r5, #28]
 800df40:	6862      	ldr	r2, [r4, #4]
 800df42:	68db      	ldr	r3, [r3, #12]
 800df44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800df48:	6021      	str	r1, [r4, #0]
 800df4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800df4e:	bd70      	pop	{r4, r5, r6, pc}
 800df50:	0800f1bd 	.word	0x0800f1bd
 800df54:	0800f23d 	.word	0x0800f23d

0800df58 <__multadd>:
 800df58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df5c:	690d      	ldr	r5, [r1, #16]
 800df5e:	4607      	mov	r7, r0
 800df60:	460c      	mov	r4, r1
 800df62:	461e      	mov	r6, r3
 800df64:	f101 0c14 	add.w	ip, r1, #20
 800df68:	2000      	movs	r0, #0
 800df6a:	f8dc 3000 	ldr.w	r3, [ip]
 800df6e:	b299      	uxth	r1, r3
 800df70:	fb02 6101 	mla	r1, r2, r1, r6
 800df74:	0c1e      	lsrs	r6, r3, #16
 800df76:	0c0b      	lsrs	r3, r1, #16
 800df78:	fb02 3306 	mla	r3, r2, r6, r3
 800df7c:	b289      	uxth	r1, r1
 800df7e:	3001      	adds	r0, #1
 800df80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800df84:	4285      	cmp	r5, r0
 800df86:	f84c 1b04 	str.w	r1, [ip], #4
 800df8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800df8e:	dcec      	bgt.n	800df6a <__multadd+0x12>
 800df90:	b30e      	cbz	r6, 800dfd6 <__multadd+0x7e>
 800df92:	68a3      	ldr	r3, [r4, #8]
 800df94:	42ab      	cmp	r3, r5
 800df96:	dc19      	bgt.n	800dfcc <__multadd+0x74>
 800df98:	6861      	ldr	r1, [r4, #4]
 800df9a:	4638      	mov	r0, r7
 800df9c:	3101      	adds	r1, #1
 800df9e:	f7ff ff79 	bl	800de94 <_Balloc>
 800dfa2:	4680      	mov	r8, r0
 800dfa4:	b928      	cbnz	r0, 800dfb2 <__multadd+0x5a>
 800dfa6:	4602      	mov	r2, r0
 800dfa8:	4b0c      	ldr	r3, [pc, #48]	@ (800dfdc <__multadd+0x84>)
 800dfaa:	480d      	ldr	r0, [pc, #52]	@ (800dfe0 <__multadd+0x88>)
 800dfac:	21ba      	movs	r1, #186	@ 0xba
 800dfae:	f000 fd19 	bl	800e9e4 <__assert_func>
 800dfb2:	6922      	ldr	r2, [r4, #16]
 800dfb4:	3202      	adds	r2, #2
 800dfb6:	f104 010c 	add.w	r1, r4, #12
 800dfba:	0092      	lsls	r2, r2, #2
 800dfbc:	300c      	adds	r0, #12
 800dfbe:	f7ff f874 	bl	800d0aa <memcpy>
 800dfc2:	4621      	mov	r1, r4
 800dfc4:	4638      	mov	r0, r7
 800dfc6:	f7ff ffa5 	bl	800df14 <_Bfree>
 800dfca:	4644      	mov	r4, r8
 800dfcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dfd0:	3501      	adds	r5, #1
 800dfd2:	615e      	str	r6, [r3, #20]
 800dfd4:	6125      	str	r5, [r4, #16]
 800dfd6:	4620      	mov	r0, r4
 800dfd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfdc:	0800f22c 	.word	0x0800f22c
 800dfe0:	0800f23d 	.word	0x0800f23d

0800dfe4 <__hi0bits>:
 800dfe4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dfe8:	4603      	mov	r3, r0
 800dfea:	bf36      	itet	cc
 800dfec:	0403      	lslcc	r3, r0, #16
 800dfee:	2000      	movcs	r0, #0
 800dff0:	2010      	movcc	r0, #16
 800dff2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dff6:	bf3c      	itt	cc
 800dff8:	021b      	lslcc	r3, r3, #8
 800dffa:	3008      	addcc	r0, #8
 800dffc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e000:	bf3c      	itt	cc
 800e002:	011b      	lslcc	r3, r3, #4
 800e004:	3004      	addcc	r0, #4
 800e006:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e00a:	bf3c      	itt	cc
 800e00c:	009b      	lslcc	r3, r3, #2
 800e00e:	3002      	addcc	r0, #2
 800e010:	2b00      	cmp	r3, #0
 800e012:	db05      	blt.n	800e020 <__hi0bits+0x3c>
 800e014:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e018:	f100 0001 	add.w	r0, r0, #1
 800e01c:	bf08      	it	eq
 800e01e:	2020      	moveq	r0, #32
 800e020:	4770      	bx	lr

0800e022 <__lo0bits>:
 800e022:	6803      	ldr	r3, [r0, #0]
 800e024:	4602      	mov	r2, r0
 800e026:	f013 0007 	ands.w	r0, r3, #7
 800e02a:	d00b      	beq.n	800e044 <__lo0bits+0x22>
 800e02c:	07d9      	lsls	r1, r3, #31
 800e02e:	d421      	bmi.n	800e074 <__lo0bits+0x52>
 800e030:	0798      	lsls	r0, r3, #30
 800e032:	bf49      	itett	mi
 800e034:	085b      	lsrmi	r3, r3, #1
 800e036:	089b      	lsrpl	r3, r3, #2
 800e038:	2001      	movmi	r0, #1
 800e03a:	6013      	strmi	r3, [r2, #0]
 800e03c:	bf5c      	itt	pl
 800e03e:	6013      	strpl	r3, [r2, #0]
 800e040:	2002      	movpl	r0, #2
 800e042:	4770      	bx	lr
 800e044:	b299      	uxth	r1, r3
 800e046:	b909      	cbnz	r1, 800e04c <__lo0bits+0x2a>
 800e048:	0c1b      	lsrs	r3, r3, #16
 800e04a:	2010      	movs	r0, #16
 800e04c:	b2d9      	uxtb	r1, r3
 800e04e:	b909      	cbnz	r1, 800e054 <__lo0bits+0x32>
 800e050:	3008      	adds	r0, #8
 800e052:	0a1b      	lsrs	r3, r3, #8
 800e054:	0719      	lsls	r1, r3, #28
 800e056:	bf04      	itt	eq
 800e058:	091b      	lsreq	r3, r3, #4
 800e05a:	3004      	addeq	r0, #4
 800e05c:	0799      	lsls	r1, r3, #30
 800e05e:	bf04      	itt	eq
 800e060:	089b      	lsreq	r3, r3, #2
 800e062:	3002      	addeq	r0, #2
 800e064:	07d9      	lsls	r1, r3, #31
 800e066:	d403      	bmi.n	800e070 <__lo0bits+0x4e>
 800e068:	085b      	lsrs	r3, r3, #1
 800e06a:	f100 0001 	add.w	r0, r0, #1
 800e06e:	d003      	beq.n	800e078 <__lo0bits+0x56>
 800e070:	6013      	str	r3, [r2, #0]
 800e072:	4770      	bx	lr
 800e074:	2000      	movs	r0, #0
 800e076:	4770      	bx	lr
 800e078:	2020      	movs	r0, #32
 800e07a:	4770      	bx	lr

0800e07c <__i2b>:
 800e07c:	b510      	push	{r4, lr}
 800e07e:	460c      	mov	r4, r1
 800e080:	2101      	movs	r1, #1
 800e082:	f7ff ff07 	bl	800de94 <_Balloc>
 800e086:	4602      	mov	r2, r0
 800e088:	b928      	cbnz	r0, 800e096 <__i2b+0x1a>
 800e08a:	4b05      	ldr	r3, [pc, #20]	@ (800e0a0 <__i2b+0x24>)
 800e08c:	4805      	ldr	r0, [pc, #20]	@ (800e0a4 <__i2b+0x28>)
 800e08e:	f240 1145 	movw	r1, #325	@ 0x145
 800e092:	f000 fca7 	bl	800e9e4 <__assert_func>
 800e096:	2301      	movs	r3, #1
 800e098:	6144      	str	r4, [r0, #20]
 800e09a:	6103      	str	r3, [r0, #16]
 800e09c:	bd10      	pop	{r4, pc}
 800e09e:	bf00      	nop
 800e0a0:	0800f22c 	.word	0x0800f22c
 800e0a4:	0800f23d 	.word	0x0800f23d

0800e0a8 <__multiply>:
 800e0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0ac:	4617      	mov	r7, r2
 800e0ae:	690a      	ldr	r2, [r1, #16]
 800e0b0:	693b      	ldr	r3, [r7, #16]
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	bfa8      	it	ge
 800e0b6:	463b      	movge	r3, r7
 800e0b8:	4689      	mov	r9, r1
 800e0ba:	bfa4      	itt	ge
 800e0bc:	460f      	movge	r7, r1
 800e0be:	4699      	movge	r9, r3
 800e0c0:	693d      	ldr	r5, [r7, #16]
 800e0c2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e0c6:	68bb      	ldr	r3, [r7, #8]
 800e0c8:	6879      	ldr	r1, [r7, #4]
 800e0ca:	eb05 060a 	add.w	r6, r5, sl
 800e0ce:	42b3      	cmp	r3, r6
 800e0d0:	b085      	sub	sp, #20
 800e0d2:	bfb8      	it	lt
 800e0d4:	3101      	addlt	r1, #1
 800e0d6:	f7ff fedd 	bl	800de94 <_Balloc>
 800e0da:	b930      	cbnz	r0, 800e0ea <__multiply+0x42>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	4b41      	ldr	r3, [pc, #260]	@ (800e1e4 <__multiply+0x13c>)
 800e0e0:	4841      	ldr	r0, [pc, #260]	@ (800e1e8 <__multiply+0x140>)
 800e0e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e0e6:	f000 fc7d 	bl	800e9e4 <__assert_func>
 800e0ea:	f100 0414 	add.w	r4, r0, #20
 800e0ee:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e0f2:	4623      	mov	r3, r4
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	4573      	cmp	r3, lr
 800e0f8:	d320      	bcc.n	800e13c <__multiply+0x94>
 800e0fa:	f107 0814 	add.w	r8, r7, #20
 800e0fe:	f109 0114 	add.w	r1, r9, #20
 800e102:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e106:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e10a:	9302      	str	r3, [sp, #8]
 800e10c:	1beb      	subs	r3, r5, r7
 800e10e:	3b15      	subs	r3, #21
 800e110:	f023 0303 	bic.w	r3, r3, #3
 800e114:	3304      	adds	r3, #4
 800e116:	3715      	adds	r7, #21
 800e118:	42bd      	cmp	r5, r7
 800e11a:	bf38      	it	cc
 800e11c:	2304      	movcc	r3, #4
 800e11e:	9301      	str	r3, [sp, #4]
 800e120:	9b02      	ldr	r3, [sp, #8]
 800e122:	9103      	str	r1, [sp, #12]
 800e124:	428b      	cmp	r3, r1
 800e126:	d80c      	bhi.n	800e142 <__multiply+0x9a>
 800e128:	2e00      	cmp	r6, #0
 800e12a:	dd03      	ble.n	800e134 <__multiply+0x8c>
 800e12c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e130:	2b00      	cmp	r3, #0
 800e132:	d055      	beq.n	800e1e0 <__multiply+0x138>
 800e134:	6106      	str	r6, [r0, #16]
 800e136:	b005      	add	sp, #20
 800e138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e13c:	f843 2b04 	str.w	r2, [r3], #4
 800e140:	e7d9      	b.n	800e0f6 <__multiply+0x4e>
 800e142:	f8b1 a000 	ldrh.w	sl, [r1]
 800e146:	f1ba 0f00 	cmp.w	sl, #0
 800e14a:	d01f      	beq.n	800e18c <__multiply+0xe4>
 800e14c:	46c4      	mov	ip, r8
 800e14e:	46a1      	mov	r9, r4
 800e150:	2700      	movs	r7, #0
 800e152:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e156:	f8d9 3000 	ldr.w	r3, [r9]
 800e15a:	fa1f fb82 	uxth.w	fp, r2
 800e15e:	b29b      	uxth	r3, r3
 800e160:	fb0a 330b 	mla	r3, sl, fp, r3
 800e164:	443b      	add	r3, r7
 800e166:	f8d9 7000 	ldr.w	r7, [r9]
 800e16a:	0c12      	lsrs	r2, r2, #16
 800e16c:	0c3f      	lsrs	r7, r7, #16
 800e16e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e172:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e176:	b29b      	uxth	r3, r3
 800e178:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e17c:	4565      	cmp	r5, ip
 800e17e:	f849 3b04 	str.w	r3, [r9], #4
 800e182:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e186:	d8e4      	bhi.n	800e152 <__multiply+0xaa>
 800e188:	9b01      	ldr	r3, [sp, #4]
 800e18a:	50e7      	str	r7, [r4, r3]
 800e18c:	9b03      	ldr	r3, [sp, #12]
 800e18e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e192:	3104      	adds	r1, #4
 800e194:	f1b9 0f00 	cmp.w	r9, #0
 800e198:	d020      	beq.n	800e1dc <__multiply+0x134>
 800e19a:	6823      	ldr	r3, [r4, #0]
 800e19c:	4647      	mov	r7, r8
 800e19e:	46a4      	mov	ip, r4
 800e1a0:	f04f 0a00 	mov.w	sl, #0
 800e1a4:	f8b7 b000 	ldrh.w	fp, [r7]
 800e1a8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e1ac:	fb09 220b 	mla	r2, r9, fp, r2
 800e1b0:	4452      	add	r2, sl
 800e1b2:	b29b      	uxth	r3, r3
 800e1b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e1b8:	f84c 3b04 	str.w	r3, [ip], #4
 800e1bc:	f857 3b04 	ldr.w	r3, [r7], #4
 800e1c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1c4:	f8bc 3000 	ldrh.w	r3, [ip]
 800e1c8:	fb09 330a 	mla	r3, r9, sl, r3
 800e1cc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e1d0:	42bd      	cmp	r5, r7
 800e1d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e1d6:	d8e5      	bhi.n	800e1a4 <__multiply+0xfc>
 800e1d8:	9a01      	ldr	r2, [sp, #4]
 800e1da:	50a3      	str	r3, [r4, r2]
 800e1dc:	3404      	adds	r4, #4
 800e1de:	e79f      	b.n	800e120 <__multiply+0x78>
 800e1e0:	3e01      	subs	r6, #1
 800e1e2:	e7a1      	b.n	800e128 <__multiply+0x80>
 800e1e4:	0800f22c 	.word	0x0800f22c
 800e1e8:	0800f23d 	.word	0x0800f23d

0800e1ec <__pow5mult>:
 800e1ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1f0:	4615      	mov	r5, r2
 800e1f2:	f012 0203 	ands.w	r2, r2, #3
 800e1f6:	4607      	mov	r7, r0
 800e1f8:	460e      	mov	r6, r1
 800e1fa:	d007      	beq.n	800e20c <__pow5mult+0x20>
 800e1fc:	4c25      	ldr	r4, [pc, #148]	@ (800e294 <__pow5mult+0xa8>)
 800e1fe:	3a01      	subs	r2, #1
 800e200:	2300      	movs	r3, #0
 800e202:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e206:	f7ff fea7 	bl	800df58 <__multadd>
 800e20a:	4606      	mov	r6, r0
 800e20c:	10ad      	asrs	r5, r5, #2
 800e20e:	d03d      	beq.n	800e28c <__pow5mult+0xa0>
 800e210:	69fc      	ldr	r4, [r7, #28]
 800e212:	b97c      	cbnz	r4, 800e234 <__pow5mult+0x48>
 800e214:	2010      	movs	r0, #16
 800e216:	f7ff fd87 	bl	800dd28 <malloc>
 800e21a:	4602      	mov	r2, r0
 800e21c:	61f8      	str	r0, [r7, #28]
 800e21e:	b928      	cbnz	r0, 800e22c <__pow5mult+0x40>
 800e220:	4b1d      	ldr	r3, [pc, #116]	@ (800e298 <__pow5mult+0xac>)
 800e222:	481e      	ldr	r0, [pc, #120]	@ (800e29c <__pow5mult+0xb0>)
 800e224:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e228:	f000 fbdc 	bl	800e9e4 <__assert_func>
 800e22c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e230:	6004      	str	r4, [r0, #0]
 800e232:	60c4      	str	r4, [r0, #12]
 800e234:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e238:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e23c:	b94c      	cbnz	r4, 800e252 <__pow5mult+0x66>
 800e23e:	f240 2171 	movw	r1, #625	@ 0x271
 800e242:	4638      	mov	r0, r7
 800e244:	f7ff ff1a 	bl	800e07c <__i2b>
 800e248:	2300      	movs	r3, #0
 800e24a:	f8c8 0008 	str.w	r0, [r8, #8]
 800e24e:	4604      	mov	r4, r0
 800e250:	6003      	str	r3, [r0, #0]
 800e252:	f04f 0900 	mov.w	r9, #0
 800e256:	07eb      	lsls	r3, r5, #31
 800e258:	d50a      	bpl.n	800e270 <__pow5mult+0x84>
 800e25a:	4631      	mov	r1, r6
 800e25c:	4622      	mov	r2, r4
 800e25e:	4638      	mov	r0, r7
 800e260:	f7ff ff22 	bl	800e0a8 <__multiply>
 800e264:	4631      	mov	r1, r6
 800e266:	4680      	mov	r8, r0
 800e268:	4638      	mov	r0, r7
 800e26a:	f7ff fe53 	bl	800df14 <_Bfree>
 800e26e:	4646      	mov	r6, r8
 800e270:	106d      	asrs	r5, r5, #1
 800e272:	d00b      	beq.n	800e28c <__pow5mult+0xa0>
 800e274:	6820      	ldr	r0, [r4, #0]
 800e276:	b938      	cbnz	r0, 800e288 <__pow5mult+0x9c>
 800e278:	4622      	mov	r2, r4
 800e27a:	4621      	mov	r1, r4
 800e27c:	4638      	mov	r0, r7
 800e27e:	f7ff ff13 	bl	800e0a8 <__multiply>
 800e282:	6020      	str	r0, [r4, #0]
 800e284:	f8c0 9000 	str.w	r9, [r0]
 800e288:	4604      	mov	r4, r0
 800e28a:	e7e4      	b.n	800e256 <__pow5mult+0x6a>
 800e28c:	4630      	mov	r0, r6
 800e28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e292:	bf00      	nop
 800e294:	0800f2f0 	.word	0x0800f2f0
 800e298:	0800f1bd 	.word	0x0800f1bd
 800e29c:	0800f23d 	.word	0x0800f23d

0800e2a0 <__lshift>:
 800e2a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e2a4:	460c      	mov	r4, r1
 800e2a6:	6849      	ldr	r1, [r1, #4]
 800e2a8:	6923      	ldr	r3, [r4, #16]
 800e2aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e2ae:	68a3      	ldr	r3, [r4, #8]
 800e2b0:	4607      	mov	r7, r0
 800e2b2:	4691      	mov	r9, r2
 800e2b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e2b8:	f108 0601 	add.w	r6, r8, #1
 800e2bc:	42b3      	cmp	r3, r6
 800e2be:	db0b      	blt.n	800e2d8 <__lshift+0x38>
 800e2c0:	4638      	mov	r0, r7
 800e2c2:	f7ff fde7 	bl	800de94 <_Balloc>
 800e2c6:	4605      	mov	r5, r0
 800e2c8:	b948      	cbnz	r0, 800e2de <__lshift+0x3e>
 800e2ca:	4602      	mov	r2, r0
 800e2cc:	4b28      	ldr	r3, [pc, #160]	@ (800e370 <__lshift+0xd0>)
 800e2ce:	4829      	ldr	r0, [pc, #164]	@ (800e374 <__lshift+0xd4>)
 800e2d0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e2d4:	f000 fb86 	bl	800e9e4 <__assert_func>
 800e2d8:	3101      	adds	r1, #1
 800e2da:	005b      	lsls	r3, r3, #1
 800e2dc:	e7ee      	b.n	800e2bc <__lshift+0x1c>
 800e2de:	2300      	movs	r3, #0
 800e2e0:	f100 0114 	add.w	r1, r0, #20
 800e2e4:	f100 0210 	add.w	r2, r0, #16
 800e2e8:	4618      	mov	r0, r3
 800e2ea:	4553      	cmp	r3, sl
 800e2ec:	db33      	blt.n	800e356 <__lshift+0xb6>
 800e2ee:	6920      	ldr	r0, [r4, #16]
 800e2f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e2f4:	f104 0314 	add.w	r3, r4, #20
 800e2f8:	f019 091f 	ands.w	r9, r9, #31
 800e2fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e300:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e304:	d02b      	beq.n	800e35e <__lshift+0xbe>
 800e306:	f1c9 0e20 	rsb	lr, r9, #32
 800e30a:	468a      	mov	sl, r1
 800e30c:	2200      	movs	r2, #0
 800e30e:	6818      	ldr	r0, [r3, #0]
 800e310:	fa00 f009 	lsl.w	r0, r0, r9
 800e314:	4310      	orrs	r0, r2
 800e316:	f84a 0b04 	str.w	r0, [sl], #4
 800e31a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e31e:	459c      	cmp	ip, r3
 800e320:	fa22 f20e 	lsr.w	r2, r2, lr
 800e324:	d8f3      	bhi.n	800e30e <__lshift+0x6e>
 800e326:	ebac 0304 	sub.w	r3, ip, r4
 800e32a:	3b15      	subs	r3, #21
 800e32c:	f023 0303 	bic.w	r3, r3, #3
 800e330:	3304      	adds	r3, #4
 800e332:	f104 0015 	add.w	r0, r4, #21
 800e336:	4560      	cmp	r0, ip
 800e338:	bf88      	it	hi
 800e33a:	2304      	movhi	r3, #4
 800e33c:	50ca      	str	r2, [r1, r3]
 800e33e:	b10a      	cbz	r2, 800e344 <__lshift+0xa4>
 800e340:	f108 0602 	add.w	r6, r8, #2
 800e344:	3e01      	subs	r6, #1
 800e346:	4638      	mov	r0, r7
 800e348:	612e      	str	r6, [r5, #16]
 800e34a:	4621      	mov	r1, r4
 800e34c:	f7ff fde2 	bl	800df14 <_Bfree>
 800e350:	4628      	mov	r0, r5
 800e352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e356:	f842 0f04 	str.w	r0, [r2, #4]!
 800e35a:	3301      	adds	r3, #1
 800e35c:	e7c5      	b.n	800e2ea <__lshift+0x4a>
 800e35e:	3904      	subs	r1, #4
 800e360:	f853 2b04 	ldr.w	r2, [r3], #4
 800e364:	f841 2f04 	str.w	r2, [r1, #4]!
 800e368:	459c      	cmp	ip, r3
 800e36a:	d8f9      	bhi.n	800e360 <__lshift+0xc0>
 800e36c:	e7ea      	b.n	800e344 <__lshift+0xa4>
 800e36e:	bf00      	nop
 800e370:	0800f22c 	.word	0x0800f22c
 800e374:	0800f23d 	.word	0x0800f23d

0800e378 <__mcmp>:
 800e378:	690a      	ldr	r2, [r1, #16]
 800e37a:	4603      	mov	r3, r0
 800e37c:	6900      	ldr	r0, [r0, #16]
 800e37e:	1a80      	subs	r0, r0, r2
 800e380:	b530      	push	{r4, r5, lr}
 800e382:	d10e      	bne.n	800e3a2 <__mcmp+0x2a>
 800e384:	3314      	adds	r3, #20
 800e386:	3114      	adds	r1, #20
 800e388:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e38c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e390:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e394:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e398:	4295      	cmp	r5, r2
 800e39a:	d003      	beq.n	800e3a4 <__mcmp+0x2c>
 800e39c:	d205      	bcs.n	800e3aa <__mcmp+0x32>
 800e39e:	f04f 30ff 	mov.w	r0, #4294967295
 800e3a2:	bd30      	pop	{r4, r5, pc}
 800e3a4:	42a3      	cmp	r3, r4
 800e3a6:	d3f3      	bcc.n	800e390 <__mcmp+0x18>
 800e3a8:	e7fb      	b.n	800e3a2 <__mcmp+0x2a>
 800e3aa:	2001      	movs	r0, #1
 800e3ac:	e7f9      	b.n	800e3a2 <__mcmp+0x2a>
	...

0800e3b0 <__mdiff>:
 800e3b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3b4:	4689      	mov	r9, r1
 800e3b6:	4606      	mov	r6, r0
 800e3b8:	4611      	mov	r1, r2
 800e3ba:	4648      	mov	r0, r9
 800e3bc:	4614      	mov	r4, r2
 800e3be:	f7ff ffdb 	bl	800e378 <__mcmp>
 800e3c2:	1e05      	subs	r5, r0, #0
 800e3c4:	d112      	bne.n	800e3ec <__mdiff+0x3c>
 800e3c6:	4629      	mov	r1, r5
 800e3c8:	4630      	mov	r0, r6
 800e3ca:	f7ff fd63 	bl	800de94 <_Balloc>
 800e3ce:	4602      	mov	r2, r0
 800e3d0:	b928      	cbnz	r0, 800e3de <__mdiff+0x2e>
 800e3d2:	4b3f      	ldr	r3, [pc, #252]	@ (800e4d0 <__mdiff+0x120>)
 800e3d4:	f240 2137 	movw	r1, #567	@ 0x237
 800e3d8:	483e      	ldr	r0, [pc, #248]	@ (800e4d4 <__mdiff+0x124>)
 800e3da:	f000 fb03 	bl	800e9e4 <__assert_func>
 800e3de:	2301      	movs	r3, #1
 800e3e0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e3e4:	4610      	mov	r0, r2
 800e3e6:	b003      	add	sp, #12
 800e3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3ec:	bfbc      	itt	lt
 800e3ee:	464b      	movlt	r3, r9
 800e3f0:	46a1      	movlt	r9, r4
 800e3f2:	4630      	mov	r0, r6
 800e3f4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e3f8:	bfba      	itte	lt
 800e3fa:	461c      	movlt	r4, r3
 800e3fc:	2501      	movlt	r5, #1
 800e3fe:	2500      	movge	r5, #0
 800e400:	f7ff fd48 	bl	800de94 <_Balloc>
 800e404:	4602      	mov	r2, r0
 800e406:	b918      	cbnz	r0, 800e410 <__mdiff+0x60>
 800e408:	4b31      	ldr	r3, [pc, #196]	@ (800e4d0 <__mdiff+0x120>)
 800e40a:	f240 2145 	movw	r1, #581	@ 0x245
 800e40e:	e7e3      	b.n	800e3d8 <__mdiff+0x28>
 800e410:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e414:	6926      	ldr	r6, [r4, #16]
 800e416:	60c5      	str	r5, [r0, #12]
 800e418:	f109 0310 	add.w	r3, r9, #16
 800e41c:	f109 0514 	add.w	r5, r9, #20
 800e420:	f104 0e14 	add.w	lr, r4, #20
 800e424:	f100 0b14 	add.w	fp, r0, #20
 800e428:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e42c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e430:	9301      	str	r3, [sp, #4]
 800e432:	46d9      	mov	r9, fp
 800e434:	f04f 0c00 	mov.w	ip, #0
 800e438:	9b01      	ldr	r3, [sp, #4]
 800e43a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e43e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e442:	9301      	str	r3, [sp, #4]
 800e444:	fa1f f38a 	uxth.w	r3, sl
 800e448:	4619      	mov	r1, r3
 800e44a:	b283      	uxth	r3, r0
 800e44c:	1acb      	subs	r3, r1, r3
 800e44e:	0c00      	lsrs	r0, r0, #16
 800e450:	4463      	add	r3, ip
 800e452:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e456:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e45a:	b29b      	uxth	r3, r3
 800e45c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e460:	4576      	cmp	r6, lr
 800e462:	f849 3b04 	str.w	r3, [r9], #4
 800e466:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e46a:	d8e5      	bhi.n	800e438 <__mdiff+0x88>
 800e46c:	1b33      	subs	r3, r6, r4
 800e46e:	3b15      	subs	r3, #21
 800e470:	f023 0303 	bic.w	r3, r3, #3
 800e474:	3415      	adds	r4, #21
 800e476:	3304      	adds	r3, #4
 800e478:	42a6      	cmp	r6, r4
 800e47a:	bf38      	it	cc
 800e47c:	2304      	movcc	r3, #4
 800e47e:	441d      	add	r5, r3
 800e480:	445b      	add	r3, fp
 800e482:	461e      	mov	r6, r3
 800e484:	462c      	mov	r4, r5
 800e486:	4544      	cmp	r4, r8
 800e488:	d30e      	bcc.n	800e4a8 <__mdiff+0xf8>
 800e48a:	f108 0103 	add.w	r1, r8, #3
 800e48e:	1b49      	subs	r1, r1, r5
 800e490:	f021 0103 	bic.w	r1, r1, #3
 800e494:	3d03      	subs	r5, #3
 800e496:	45a8      	cmp	r8, r5
 800e498:	bf38      	it	cc
 800e49a:	2100      	movcc	r1, #0
 800e49c:	440b      	add	r3, r1
 800e49e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e4a2:	b191      	cbz	r1, 800e4ca <__mdiff+0x11a>
 800e4a4:	6117      	str	r7, [r2, #16]
 800e4a6:	e79d      	b.n	800e3e4 <__mdiff+0x34>
 800e4a8:	f854 1b04 	ldr.w	r1, [r4], #4
 800e4ac:	46e6      	mov	lr, ip
 800e4ae:	0c08      	lsrs	r0, r1, #16
 800e4b0:	fa1c fc81 	uxtah	ip, ip, r1
 800e4b4:	4471      	add	r1, lr
 800e4b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e4ba:	b289      	uxth	r1, r1
 800e4bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e4c0:	f846 1b04 	str.w	r1, [r6], #4
 800e4c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e4c8:	e7dd      	b.n	800e486 <__mdiff+0xd6>
 800e4ca:	3f01      	subs	r7, #1
 800e4cc:	e7e7      	b.n	800e49e <__mdiff+0xee>
 800e4ce:	bf00      	nop
 800e4d0:	0800f22c 	.word	0x0800f22c
 800e4d4:	0800f23d 	.word	0x0800f23d

0800e4d8 <__d2b>:
 800e4d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e4dc:	460f      	mov	r7, r1
 800e4de:	2101      	movs	r1, #1
 800e4e0:	ec59 8b10 	vmov	r8, r9, d0
 800e4e4:	4616      	mov	r6, r2
 800e4e6:	f7ff fcd5 	bl	800de94 <_Balloc>
 800e4ea:	4604      	mov	r4, r0
 800e4ec:	b930      	cbnz	r0, 800e4fc <__d2b+0x24>
 800e4ee:	4602      	mov	r2, r0
 800e4f0:	4b23      	ldr	r3, [pc, #140]	@ (800e580 <__d2b+0xa8>)
 800e4f2:	4824      	ldr	r0, [pc, #144]	@ (800e584 <__d2b+0xac>)
 800e4f4:	f240 310f 	movw	r1, #783	@ 0x30f
 800e4f8:	f000 fa74 	bl	800e9e4 <__assert_func>
 800e4fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e500:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e504:	b10d      	cbz	r5, 800e50a <__d2b+0x32>
 800e506:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e50a:	9301      	str	r3, [sp, #4]
 800e50c:	f1b8 0300 	subs.w	r3, r8, #0
 800e510:	d023      	beq.n	800e55a <__d2b+0x82>
 800e512:	4668      	mov	r0, sp
 800e514:	9300      	str	r3, [sp, #0]
 800e516:	f7ff fd84 	bl	800e022 <__lo0bits>
 800e51a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e51e:	b1d0      	cbz	r0, 800e556 <__d2b+0x7e>
 800e520:	f1c0 0320 	rsb	r3, r0, #32
 800e524:	fa02 f303 	lsl.w	r3, r2, r3
 800e528:	430b      	orrs	r3, r1
 800e52a:	40c2      	lsrs	r2, r0
 800e52c:	6163      	str	r3, [r4, #20]
 800e52e:	9201      	str	r2, [sp, #4]
 800e530:	9b01      	ldr	r3, [sp, #4]
 800e532:	61a3      	str	r3, [r4, #24]
 800e534:	2b00      	cmp	r3, #0
 800e536:	bf0c      	ite	eq
 800e538:	2201      	moveq	r2, #1
 800e53a:	2202      	movne	r2, #2
 800e53c:	6122      	str	r2, [r4, #16]
 800e53e:	b1a5      	cbz	r5, 800e56a <__d2b+0x92>
 800e540:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e544:	4405      	add	r5, r0
 800e546:	603d      	str	r5, [r7, #0]
 800e548:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e54c:	6030      	str	r0, [r6, #0]
 800e54e:	4620      	mov	r0, r4
 800e550:	b003      	add	sp, #12
 800e552:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e556:	6161      	str	r1, [r4, #20]
 800e558:	e7ea      	b.n	800e530 <__d2b+0x58>
 800e55a:	a801      	add	r0, sp, #4
 800e55c:	f7ff fd61 	bl	800e022 <__lo0bits>
 800e560:	9b01      	ldr	r3, [sp, #4]
 800e562:	6163      	str	r3, [r4, #20]
 800e564:	3020      	adds	r0, #32
 800e566:	2201      	movs	r2, #1
 800e568:	e7e8      	b.n	800e53c <__d2b+0x64>
 800e56a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e56e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e572:	6038      	str	r0, [r7, #0]
 800e574:	6918      	ldr	r0, [r3, #16]
 800e576:	f7ff fd35 	bl	800dfe4 <__hi0bits>
 800e57a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e57e:	e7e5      	b.n	800e54c <__d2b+0x74>
 800e580:	0800f22c 	.word	0x0800f22c
 800e584:	0800f23d 	.word	0x0800f23d

0800e588 <__ssputs_r>:
 800e588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e58c:	688e      	ldr	r6, [r1, #8]
 800e58e:	461f      	mov	r7, r3
 800e590:	42be      	cmp	r6, r7
 800e592:	680b      	ldr	r3, [r1, #0]
 800e594:	4682      	mov	sl, r0
 800e596:	460c      	mov	r4, r1
 800e598:	4690      	mov	r8, r2
 800e59a:	d82d      	bhi.n	800e5f8 <__ssputs_r+0x70>
 800e59c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e5a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e5a4:	d026      	beq.n	800e5f4 <__ssputs_r+0x6c>
 800e5a6:	6965      	ldr	r5, [r4, #20]
 800e5a8:	6909      	ldr	r1, [r1, #16]
 800e5aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e5ae:	eba3 0901 	sub.w	r9, r3, r1
 800e5b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e5b6:	1c7b      	adds	r3, r7, #1
 800e5b8:	444b      	add	r3, r9
 800e5ba:	106d      	asrs	r5, r5, #1
 800e5bc:	429d      	cmp	r5, r3
 800e5be:	bf38      	it	cc
 800e5c0:	461d      	movcc	r5, r3
 800e5c2:	0553      	lsls	r3, r2, #21
 800e5c4:	d527      	bpl.n	800e616 <__ssputs_r+0x8e>
 800e5c6:	4629      	mov	r1, r5
 800e5c8:	f7ff fbd8 	bl	800dd7c <_malloc_r>
 800e5cc:	4606      	mov	r6, r0
 800e5ce:	b360      	cbz	r0, 800e62a <__ssputs_r+0xa2>
 800e5d0:	6921      	ldr	r1, [r4, #16]
 800e5d2:	464a      	mov	r2, r9
 800e5d4:	f7fe fd69 	bl	800d0aa <memcpy>
 800e5d8:	89a3      	ldrh	r3, [r4, #12]
 800e5da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e5de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e5e2:	81a3      	strh	r3, [r4, #12]
 800e5e4:	6126      	str	r6, [r4, #16]
 800e5e6:	6165      	str	r5, [r4, #20]
 800e5e8:	444e      	add	r6, r9
 800e5ea:	eba5 0509 	sub.w	r5, r5, r9
 800e5ee:	6026      	str	r6, [r4, #0]
 800e5f0:	60a5      	str	r5, [r4, #8]
 800e5f2:	463e      	mov	r6, r7
 800e5f4:	42be      	cmp	r6, r7
 800e5f6:	d900      	bls.n	800e5fa <__ssputs_r+0x72>
 800e5f8:	463e      	mov	r6, r7
 800e5fa:	6820      	ldr	r0, [r4, #0]
 800e5fc:	4632      	mov	r2, r6
 800e5fe:	4641      	mov	r1, r8
 800e600:	f000 f9c6 	bl	800e990 <memmove>
 800e604:	68a3      	ldr	r3, [r4, #8]
 800e606:	1b9b      	subs	r3, r3, r6
 800e608:	60a3      	str	r3, [r4, #8]
 800e60a:	6823      	ldr	r3, [r4, #0]
 800e60c:	4433      	add	r3, r6
 800e60e:	6023      	str	r3, [r4, #0]
 800e610:	2000      	movs	r0, #0
 800e612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e616:	462a      	mov	r2, r5
 800e618:	f000 fa28 	bl	800ea6c <_realloc_r>
 800e61c:	4606      	mov	r6, r0
 800e61e:	2800      	cmp	r0, #0
 800e620:	d1e0      	bne.n	800e5e4 <__ssputs_r+0x5c>
 800e622:	6921      	ldr	r1, [r4, #16]
 800e624:	4650      	mov	r0, sl
 800e626:	f7ff fb35 	bl	800dc94 <_free_r>
 800e62a:	230c      	movs	r3, #12
 800e62c:	f8ca 3000 	str.w	r3, [sl]
 800e630:	89a3      	ldrh	r3, [r4, #12]
 800e632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e636:	81a3      	strh	r3, [r4, #12]
 800e638:	f04f 30ff 	mov.w	r0, #4294967295
 800e63c:	e7e9      	b.n	800e612 <__ssputs_r+0x8a>
	...

0800e640 <_svfiprintf_r>:
 800e640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e644:	4698      	mov	r8, r3
 800e646:	898b      	ldrh	r3, [r1, #12]
 800e648:	061b      	lsls	r3, r3, #24
 800e64a:	b09d      	sub	sp, #116	@ 0x74
 800e64c:	4607      	mov	r7, r0
 800e64e:	460d      	mov	r5, r1
 800e650:	4614      	mov	r4, r2
 800e652:	d510      	bpl.n	800e676 <_svfiprintf_r+0x36>
 800e654:	690b      	ldr	r3, [r1, #16]
 800e656:	b973      	cbnz	r3, 800e676 <_svfiprintf_r+0x36>
 800e658:	2140      	movs	r1, #64	@ 0x40
 800e65a:	f7ff fb8f 	bl	800dd7c <_malloc_r>
 800e65e:	6028      	str	r0, [r5, #0]
 800e660:	6128      	str	r0, [r5, #16]
 800e662:	b930      	cbnz	r0, 800e672 <_svfiprintf_r+0x32>
 800e664:	230c      	movs	r3, #12
 800e666:	603b      	str	r3, [r7, #0]
 800e668:	f04f 30ff 	mov.w	r0, #4294967295
 800e66c:	b01d      	add	sp, #116	@ 0x74
 800e66e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e672:	2340      	movs	r3, #64	@ 0x40
 800e674:	616b      	str	r3, [r5, #20]
 800e676:	2300      	movs	r3, #0
 800e678:	9309      	str	r3, [sp, #36]	@ 0x24
 800e67a:	2320      	movs	r3, #32
 800e67c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e680:	f8cd 800c 	str.w	r8, [sp, #12]
 800e684:	2330      	movs	r3, #48	@ 0x30
 800e686:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e824 <_svfiprintf_r+0x1e4>
 800e68a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e68e:	f04f 0901 	mov.w	r9, #1
 800e692:	4623      	mov	r3, r4
 800e694:	469a      	mov	sl, r3
 800e696:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e69a:	b10a      	cbz	r2, 800e6a0 <_svfiprintf_r+0x60>
 800e69c:	2a25      	cmp	r2, #37	@ 0x25
 800e69e:	d1f9      	bne.n	800e694 <_svfiprintf_r+0x54>
 800e6a0:	ebba 0b04 	subs.w	fp, sl, r4
 800e6a4:	d00b      	beq.n	800e6be <_svfiprintf_r+0x7e>
 800e6a6:	465b      	mov	r3, fp
 800e6a8:	4622      	mov	r2, r4
 800e6aa:	4629      	mov	r1, r5
 800e6ac:	4638      	mov	r0, r7
 800e6ae:	f7ff ff6b 	bl	800e588 <__ssputs_r>
 800e6b2:	3001      	adds	r0, #1
 800e6b4:	f000 80a7 	beq.w	800e806 <_svfiprintf_r+0x1c6>
 800e6b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6ba:	445a      	add	r2, fp
 800e6bc:	9209      	str	r2, [sp, #36]	@ 0x24
 800e6be:	f89a 3000 	ldrb.w	r3, [sl]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	f000 809f 	beq.w	800e806 <_svfiprintf_r+0x1c6>
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800e6ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6d2:	f10a 0a01 	add.w	sl, sl, #1
 800e6d6:	9304      	str	r3, [sp, #16]
 800e6d8:	9307      	str	r3, [sp, #28]
 800e6da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e6de:	931a      	str	r3, [sp, #104]	@ 0x68
 800e6e0:	4654      	mov	r4, sl
 800e6e2:	2205      	movs	r2, #5
 800e6e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6e8:	484e      	ldr	r0, [pc, #312]	@ (800e824 <_svfiprintf_r+0x1e4>)
 800e6ea:	f7f1 fe11 	bl	8000310 <memchr>
 800e6ee:	9a04      	ldr	r2, [sp, #16]
 800e6f0:	b9d8      	cbnz	r0, 800e72a <_svfiprintf_r+0xea>
 800e6f2:	06d0      	lsls	r0, r2, #27
 800e6f4:	bf44      	itt	mi
 800e6f6:	2320      	movmi	r3, #32
 800e6f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6fc:	0711      	lsls	r1, r2, #28
 800e6fe:	bf44      	itt	mi
 800e700:	232b      	movmi	r3, #43	@ 0x2b
 800e702:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e706:	f89a 3000 	ldrb.w	r3, [sl]
 800e70a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e70c:	d015      	beq.n	800e73a <_svfiprintf_r+0xfa>
 800e70e:	9a07      	ldr	r2, [sp, #28]
 800e710:	4654      	mov	r4, sl
 800e712:	2000      	movs	r0, #0
 800e714:	f04f 0c0a 	mov.w	ip, #10
 800e718:	4621      	mov	r1, r4
 800e71a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e71e:	3b30      	subs	r3, #48	@ 0x30
 800e720:	2b09      	cmp	r3, #9
 800e722:	d94b      	bls.n	800e7bc <_svfiprintf_r+0x17c>
 800e724:	b1b0      	cbz	r0, 800e754 <_svfiprintf_r+0x114>
 800e726:	9207      	str	r2, [sp, #28]
 800e728:	e014      	b.n	800e754 <_svfiprintf_r+0x114>
 800e72a:	eba0 0308 	sub.w	r3, r0, r8
 800e72e:	fa09 f303 	lsl.w	r3, r9, r3
 800e732:	4313      	orrs	r3, r2
 800e734:	9304      	str	r3, [sp, #16]
 800e736:	46a2      	mov	sl, r4
 800e738:	e7d2      	b.n	800e6e0 <_svfiprintf_r+0xa0>
 800e73a:	9b03      	ldr	r3, [sp, #12]
 800e73c:	1d19      	adds	r1, r3, #4
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	9103      	str	r1, [sp, #12]
 800e742:	2b00      	cmp	r3, #0
 800e744:	bfbb      	ittet	lt
 800e746:	425b      	neglt	r3, r3
 800e748:	f042 0202 	orrlt.w	r2, r2, #2
 800e74c:	9307      	strge	r3, [sp, #28]
 800e74e:	9307      	strlt	r3, [sp, #28]
 800e750:	bfb8      	it	lt
 800e752:	9204      	strlt	r2, [sp, #16]
 800e754:	7823      	ldrb	r3, [r4, #0]
 800e756:	2b2e      	cmp	r3, #46	@ 0x2e
 800e758:	d10a      	bne.n	800e770 <_svfiprintf_r+0x130>
 800e75a:	7863      	ldrb	r3, [r4, #1]
 800e75c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e75e:	d132      	bne.n	800e7c6 <_svfiprintf_r+0x186>
 800e760:	9b03      	ldr	r3, [sp, #12]
 800e762:	1d1a      	adds	r2, r3, #4
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	9203      	str	r2, [sp, #12]
 800e768:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e76c:	3402      	adds	r4, #2
 800e76e:	9305      	str	r3, [sp, #20]
 800e770:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e834 <_svfiprintf_r+0x1f4>
 800e774:	7821      	ldrb	r1, [r4, #0]
 800e776:	2203      	movs	r2, #3
 800e778:	4650      	mov	r0, sl
 800e77a:	f7f1 fdc9 	bl	8000310 <memchr>
 800e77e:	b138      	cbz	r0, 800e790 <_svfiprintf_r+0x150>
 800e780:	9b04      	ldr	r3, [sp, #16]
 800e782:	eba0 000a 	sub.w	r0, r0, sl
 800e786:	2240      	movs	r2, #64	@ 0x40
 800e788:	4082      	lsls	r2, r0
 800e78a:	4313      	orrs	r3, r2
 800e78c:	3401      	adds	r4, #1
 800e78e:	9304      	str	r3, [sp, #16]
 800e790:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e794:	4824      	ldr	r0, [pc, #144]	@ (800e828 <_svfiprintf_r+0x1e8>)
 800e796:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e79a:	2206      	movs	r2, #6
 800e79c:	f7f1 fdb8 	bl	8000310 <memchr>
 800e7a0:	2800      	cmp	r0, #0
 800e7a2:	d036      	beq.n	800e812 <_svfiprintf_r+0x1d2>
 800e7a4:	4b21      	ldr	r3, [pc, #132]	@ (800e82c <_svfiprintf_r+0x1ec>)
 800e7a6:	bb1b      	cbnz	r3, 800e7f0 <_svfiprintf_r+0x1b0>
 800e7a8:	9b03      	ldr	r3, [sp, #12]
 800e7aa:	3307      	adds	r3, #7
 800e7ac:	f023 0307 	bic.w	r3, r3, #7
 800e7b0:	3308      	adds	r3, #8
 800e7b2:	9303      	str	r3, [sp, #12]
 800e7b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7b6:	4433      	add	r3, r6
 800e7b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7ba:	e76a      	b.n	800e692 <_svfiprintf_r+0x52>
 800e7bc:	fb0c 3202 	mla	r2, ip, r2, r3
 800e7c0:	460c      	mov	r4, r1
 800e7c2:	2001      	movs	r0, #1
 800e7c4:	e7a8      	b.n	800e718 <_svfiprintf_r+0xd8>
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	3401      	adds	r4, #1
 800e7ca:	9305      	str	r3, [sp, #20]
 800e7cc:	4619      	mov	r1, r3
 800e7ce:	f04f 0c0a 	mov.w	ip, #10
 800e7d2:	4620      	mov	r0, r4
 800e7d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7d8:	3a30      	subs	r2, #48	@ 0x30
 800e7da:	2a09      	cmp	r2, #9
 800e7dc:	d903      	bls.n	800e7e6 <_svfiprintf_r+0x1a6>
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d0c6      	beq.n	800e770 <_svfiprintf_r+0x130>
 800e7e2:	9105      	str	r1, [sp, #20]
 800e7e4:	e7c4      	b.n	800e770 <_svfiprintf_r+0x130>
 800e7e6:	fb0c 2101 	mla	r1, ip, r1, r2
 800e7ea:	4604      	mov	r4, r0
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	e7f0      	b.n	800e7d2 <_svfiprintf_r+0x192>
 800e7f0:	ab03      	add	r3, sp, #12
 800e7f2:	9300      	str	r3, [sp, #0]
 800e7f4:	462a      	mov	r2, r5
 800e7f6:	4b0e      	ldr	r3, [pc, #56]	@ (800e830 <_svfiprintf_r+0x1f0>)
 800e7f8:	a904      	add	r1, sp, #16
 800e7fa:	4638      	mov	r0, r7
 800e7fc:	f7fd fef4 	bl	800c5e8 <_printf_float>
 800e800:	1c42      	adds	r2, r0, #1
 800e802:	4606      	mov	r6, r0
 800e804:	d1d6      	bne.n	800e7b4 <_svfiprintf_r+0x174>
 800e806:	89ab      	ldrh	r3, [r5, #12]
 800e808:	065b      	lsls	r3, r3, #25
 800e80a:	f53f af2d 	bmi.w	800e668 <_svfiprintf_r+0x28>
 800e80e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e810:	e72c      	b.n	800e66c <_svfiprintf_r+0x2c>
 800e812:	ab03      	add	r3, sp, #12
 800e814:	9300      	str	r3, [sp, #0]
 800e816:	462a      	mov	r2, r5
 800e818:	4b05      	ldr	r3, [pc, #20]	@ (800e830 <_svfiprintf_r+0x1f0>)
 800e81a:	a904      	add	r1, sp, #16
 800e81c:	4638      	mov	r0, r7
 800e81e:	f7fe f96b 	bl	800caf8 <_printf_i>
 800e822:	e7ed      	b.n	800e800 <_svfiprintf_r+0x1c0>
 800e824:	0800f296 	.word	0x0800f296
 800e828:	0800f2a0 	.word	0x0800f2a0
 800e82c:	0800c5e9 	.word	0x0800c5e9
 800e830:	0800e589 	.word	0x0800e589
 800e834:	0800f29c 	.word	0x0800f29c

0800e838 <__sflush_r>:
 800e838:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e83c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e840:	0716      	lsls	r6, r2, #28
 800e842:	4605      	mov	r5, r0
 800e844:	460c      	mov	r4, r1
 800e846:	d454      	bmi.n	800e8f2 <__sflush_r+0xba>
 800e848:	684b      	ldr	r3, [r1, #4]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	dc02      	bgt.n	800e854 <__sflush_r+0x1c>
 800e84e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e850:	2b00      	cmp	r3, #0
 800e852:	dd48      	ble.n	800e8e6 <__sflush_r+0xae>
 800e854:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e856:	2e00      	cmp	r6, #0
 800e858:	d045      	beq.n	800e8e6 <__sflush_r+0xae>
 800e85a:	2300      	movs	r3, #0
 800e85c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e860:	682f      	ldr	r7, [r5, #0]
 800e862:	6a21      	ldr	r1, [r4, #32]
 800e864:	602b      	str	r3, [r5, #0]
 800e866:	d030      	beq.n	800e8ca <__sflush_r+0x92>
 800e868:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e86a:	89a3      	ldrh	r3, [r4, #12]
 800e86c:	0759      	lsls	r1, r3, #29
 800e86e:	d505      	bpl.n	800e87c <__sflush_r+0x44>
 800e870:	6863      	ldr	r3, [r4, #4]
 800e872:	1ad2      	subs	r2, r2, r3
 800e874:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e876:	b10b      	cbz	r3, 800e87c <__sflush_r+0x44>
 800e878:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e87a:	1ad2      	subs	r2, r2, r3
 800e87c:	2300      	movs	r3, #0
 800e87e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e880:	6a21      	ldr	r1, [r4, #32]
 800e882:	4628      	mov	r0, r5
 800e884:	47b0      	blx	r6
 800e886:	1c43      	adds	r3, r0, #1
 800e888:	89a3      	ldrh	r3, [r4, #12]
 800e88a:	d106      	bne.n	800e89a <__sflush_r+0x62>
 800e88c:	6829      	ldr	r1, [r5, #0]
 800e88e:	291d      	cmp	r1, #29
 800e890:	d82b      	bhi.n	800e8ea <__sflush_r+0xb2>
 800e892:	4a2a      	ldr	r2, [pc, #168]	@ (800e93c <__sflush_r+0x104>)
 800e894:	40ca      	lsrs	r2, r1
 800e896:	07d6      	lsls	r6, r2, #31
 800e898:	d527      	bpl.n	800e8ea <__sflush_r+0xb2>
 800e89a:	2200      	movs	r2, #0
 800e89c:	6062      	str	r2, [r4, #4]
 800e89e:	04d9      	lsls	r1, r3, #19
 800e8a0:	6922      	ldr	r2, [r4, #16]
 800e8a2:	6022      	str	r2, [r4, #0]
 800e8a4:	d504      	bpl.n	800e8b0 <__sflush_r+0x78>
 800e8a6:	1c42      	adds	r2, r0, #1
 800e8a8:	d101      	bne.n	800e8ae <__sflush_r+0x76>
 800e8aa:	682b      	ldr	r3, [r5, #0]
 800e8ac:	b903      	cbnz	r3, 800e8b0 <__sflush_r+0x78>
 800e8ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800e8b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e8b2:	602f      	str	r7, [r5, #0]
 800e8b4:	b1b9      	cbz	r1, 800e8e6 <__sflush_r+0xae>
 800e8b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e8ba:	4299      	cmp	r1, r3
 800e8bc:	d002      	beq.n	800e8c4 <__sflush_r+0x8c>
 800e8be:	4628      	mov	r0, r5
 800e8c0:	f7ff f9e8 	bl	800dc94 <_free_r>
 800e8c4:	2300      	movs	r3, #0
 800e8c6:	6363      	str	r3, [r4, #52]	@ 0x34
 800e8c8:	e00d      	b.n	800e8e6 <__sflush_r+0xae>
 800e8ca:	2301      	movs	r3, #1
 800e8cc:	4628      	mov	r0, r5
 800e8ce:	47b0      	blx	r6
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	1c50      	adds	r0, r2, #1
 800e8d4:	d1c9      	bne.n	800e86a <__sflush_r+0x32>
 800e8d6:	682b      	ldr	r3, [r5, #0]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	d0c6      	beq.n	800e86a <__sflush_r+0x32>
 800e8dc:	2b1d      	cmp	r3, #29
 800e8de:	d001      	beq.n	800e8e4 <__sflush_r+0xac>
 800e8e0:	2b16      	cmp	r3, #22
 800e8e2:	d11e      	bne.n	800e922 <__sflush_r+0xea>
 800e8e4:	602f      	str	r7, [r5, #0]
 800e8e6:	2000      	movs	r0, #0
 800e8e8:	e022      	b.n	800e930 <__sflush_r+0xf8>
 800e8ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8ee:	b21b      	sxth	r3, r3
 800e8f0:	e01b      	b.n	800e92a <__sflush_r+0xf2>
 800e8f2:	690f      	ldr	r7, [r1, #16]
 800e8f4:	2f00      	cmp	r7, #0
 800e8f6:	d0f6      	beq.n	800e8e6 <__sflush_r+0xae>
 800e8f8:	0793      	lsls	r3, r2, #30
 800e8fa:	680e      	ldr	r6, [r1, #0]
 800e8fc:	bf08      	it	eq
 800e8fe:	694b      	ldreq	r3, [r1, #20]
 800e900:	600f      	str	r7, [r1, #0]
 800e902:	bf18      	it	ne
 800e904:	2300      	movne	r3, #0
 800e906:	eba6 0807 	sub.w	r8, r6, r7
 800e90a:	608b      	str	r3, [r1, #8]
 800e90c:	f1b8 0f00 	cmp.w	r8, #0
 800e910:	dde9      	ble.n	800e8e6 <__sflush_r+0xae>
 800e912:	6a21      	ldr	r1, [r4, #32]
 800e914:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e916:	4643      	mov	r3, r8
 800e918:	463a      	mov	r2, r7
 800e91a:	4628      	mov	r0, r5
 800e91c:	47b0      	blx	r6
 800e91e:	2800      	cmp	r0, #0
 800e920:	dc08      	bgt.n	800e934 <__sflush_r+0xfc>
 800e922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e92a:	81a3      	strh	r3, [r4, #12]
 800e92c:	f04f 30ff 	mov.w	r0, #4294967295
 800e930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e934:	4407      	add	r7, r0
 800e936:	eba8 0800 	sub.w	r8, r8, r0
 800e93a:	e7e7      	b.n	800e90c <__sflush_r+0xd4>
 800e93c:	20400001 	.word	0x20400001

0800e940 <_fflush_r>:
 800e940:	b538      	push	{r3, r4, r5, lr}
 800e942:	690b      	ldr	r3, [r1, #16]
 800e944:	4605      	mov	r5, r0
 800e946:	460c      	mov	r4, r1
 800e948:	b913      	cbnz	r3, 800e950 <_fflush_r+0x10>
 800e94a:	2500      	movs	r5, #0
 800e94c:	4628      	mov	r0, r5
 800e94e:	bd38      	pop	{r3, r4, r5, pc}
 800e950:	b118      	cbz	r0, 800e95a <_fflush_r+0x1a>
 800e952:	6a03      	ldr	r3, [r0, #32]
 800e954:	b90b      	cbnz	r3, 800e95a <_fflush_r+0x1a>
 800e956:	f7fe fa79 	bl	800ce4c <__sinit>
 800e95a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d0f3      	beq.n	800e94a <_fflush_r+0xa>
 800e962:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e964:	07d0      	lsls	r0, r2, #31
 800e966:	d404      	bmi.n	800e972 <_fflush_r+0x32>
 800e968:	0599      	lsls	r1, r3, #22
 800e96a:	d402      	bmi.n	800e972 <_fflush_r+0x32>
 800e96c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e96e:	f7fe fb9a 	bl	800d0a6 <__retarget_lock_acquire_recursive>
 800e972:	4628      	mov	r0, r5
 800e974:	4621      	mov	r1, r4
 800e976:	f7ff ff5f 	bl	800e838 <__sflush_r>
 800e97a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e97c:	07da      	lsls	r2, r3, #31
 800e97e:	4605      	mov	r5, r0
 800e980:	d4e4      	bmi.n	800e94c <_fflush_r+0xc>
 800e982:	89a3      	ldrh	r3, [r4, #12]
 800e984:	059b      	lsls	r3, r3, #22
 800e986:	d4e1      	bmi.n	800e94c <_fflush_r+0xc>
 800e988:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e98a:	f7fe fb8d 	bl	800d0a8 <__retarget_lock_release_recursive>
 800e98e:	e7dd      	b.n	800e94c <_fflush_r+0xc>

0800e990 <memmove>:
 800e990:	4288      	cmp	r0, r1
 800e992:	b510      	push	{r4, lr}
 800e994:	eb01 0402 	add.w	r4, r1, r2
 800e998:	d902      	bls.n	800e9a0 <memmove+0x10>
 800e99a:	4284      	cmp	r4, r0
 800e99c:	4623      	mov	r3, r4
 800e99e:	d807      	bhi.n	800e9b0 <memmove+0x20>
 800e9a0:	1e43      	subs	r3, r0, #1
 800e9a2:	42a1      	cmp	r1, r4
 800e9a4:	d008      	beq.n	800e9b8 <memmove+0x28>
 800e9a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e9aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e9ae:	e7f8      	b.n	800e9a2 <memmove+0x12>
 800e9b0:	4402      	add	r2, r0
 800e9b2:	4601      	mov	r1, r0
 800e9b4:	428a      	cmp	r2, r1
 800e9b6:	d100      	bne.n	800e9ba <memmove+0x2a>
 800e9b8:	bd10      	pop	{r4, pc}
 800e9ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e9be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e9c2:	e7f7      	b.n	800e9b4 <memmove+0x24>

0800e9c4 <_sbrk_r>:
 800e9c4:	b538      	push	{r3, r4, r5, lr}
 800e9c6:	4d06      	ldr	r5, [pc, #24]	@ (800e9e0 <_sbrk_r+0x1c>)
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	4604      	mov	r4, r0
 800e9cc:	4608      	mov	r0, r1
 800e9ce:	602b      	str	r3, [r5, #0]
 800e9d0:	f7f3 fa76 	bl	8001ec0 <_sbrk>
 800e9d4:	1c43      	adds	r3, r0, #1
 800e9d6:	d102      	bne.n	800e9de <_sbrk_r+0x1a>
 800e9d8:	682b      	ldr	r3, [r5, #0]
 800e9da:	b103      	cbz	r3, 800e9de <_sbrk_r+0x1a>
 800e9dc:	6023      	str	r3, [r4, #0]
 800e9de:	bd38      	pop	{r3, r4, r5, pc}
 800e9e0:	24000960 	.word	0x24000960

0800e9e4 <__assert_func>:
 800e9e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e9e6:	4614      	mov	r4, r2
 800e9e8:	461a      	mov	r2, r3
 800e9ea:	4b09      	ldr	r3, [pc, #36]	@ (800ea10 <__assert_func+0x2c>)
 800e9ec:	681b      	ldr	r3, [r3, #0]
 800e9ee:	4605      	mov	r5, r0
 800e9f0:	68d8      	ldr	r0, [r3, #12]
 800e9f2:	b14c      	cbz	r4, 800ea08 <__assert_func+0x24>
 800e9f4:	4b07      	ldr	r3, [pc, #28]	@ (800ea14 <__assert_func+0x30>)
 800e9f6:	9100      	str	r1, [sp, #0]
 800e9f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e9fc:	4906      	ldr	r1, [pc, #24]	@ (800ea18 <__assert_func+0x34>)
 800e9fe:	462b      	mov	r3, r5
 800ea00:	f000 f870 	bl	800eae4 <fiprintf>
 800ea04:	f000 f880 	bl	800eb08 <abort>
 800ea08:	4b04      	ldr	r3, [pc, #16]	@ (800ea1c <__assert_func+0x38>)
 800ea0a:	461c      	mov	r4, r3
 800ea0c:	e7f3      	b.n	800e9f6 <__assert_func+0x12>
 800ea0e:	bf00      	nop
 800ea10:	24000060 	.word	0x24000060
 800ea14:	0800f2b1 	.word	0x0800f2b1
 800ea18:	0800f2be 	.word	0x0800f2be
 800ea1c:	0800f2ec 	.word	0x0800f2ec

0800ea20 <_calloc_r>:
 800ea20:	b570      	push	{r4, r5, r6, lr}
 800ea22:	fba1 5402 	umull	r5, r4, r1, r2
 800ea26:	b934      	cbnz	r4, 800ea36 <_calloc_r+0x16>
 800ea28:	4629      	mov	r1, r5
 800ea2a:	f7ff f9a7 	bl	800dd7c <_malloc_r>
 800ea2e:	4606      	mov	r6, r0
 800ea30:	b928      	cbnz	r0, 800ea3e <_calloc_r+0x1e>
 800ea32:	4630      	mov	r0, r6
 800ea34:	bd70      	pop	{r4, r5, r6, pc}
 800ea36:	220c      	movs	r2, #12
 800ea38:	6002      	str	r2, [r0, #0]
 800ea3a:	2600      	movs	r6, #0
 800ea3c:	e7f9      	b.n	800ea32 <_calloc_r+0x12>
 800ea3e:	462a      	mov	r2, r5
 800ea40:	4621      	mov	r1, r4
 800ea42:	f7fe fab2 	bl	800cfaa <memset>
 800ea46:	e7f4      	b.n	800ea32 <_calloc_r+0x12>

0800ea48 <__ascii_mbtowc>:
 800ea48:	b082      	sub	sp, #8
 800ea4a:	b901      	cbnz	r1, 800ea4e <__ascii_mbtowc+0x6>
 800ea4c:	a901      	add	r1, sp, #4
 800ea4e:	b142      	cbz	r2, 800ea62 <__ascii_mbtowc+0x1a>
 800ea50:	b14b      	cbz	r3, 800ea66 <__ascii_mbtowc+0x1e>
 800ea52:	7813      	ldrb	r3, [r2, #0]
 800ea54:	600b      	str	r3, [r1, #0]
 800ea56:	7812      	ldrb	r2, [r2, #0]
 800ea58:	1e10      	subs	r0, r2, #0
 800ea5a:	bf18      	it	ne
 800ea5c:	2001      	movne	r0, #1
 800ea5e:	b002      	add	sp, #8
 800ea60:	4770      	bx	lr
 800ea62:	4610      	mov	r0, r2
 800ea64:	e7fb      	b.n	800ea5e <__ascii_mbtowc+0x16>
 800ea66:	f06f 0001 	mvn.w	r0, #1
 800ea6a:	e7f8      	b.n	800ea5e <__ascii_mbtowc+0x16>

0800ea6c <_realloc_r>:
 800ea6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea70:	4607      	mov	r7, r0
 800ea72:	4614      	mov	r4, r2
 800ea74:	460d      	mov	r5, r1
 800ea76:	b921      	cbnz	r1, 800ea82 <_realloc_r+0x16>
 800ea78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea7c:	4611      	mov	r1, r2
 800ea7e:	f7ff b97d 	b.w	800dd7c <_malloc_r>
 800ea82:	b92a      	cbnz	r2, 800ea90 <_realloc_r+0x24>
 800ea84:	f7ff f906 	bl	800dc94 <_free_r>
 800ea88:	4625      	mov	r5, r4
 800ea8a:	4628      	mov	r0, r5
 800ea8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea90:	f000 f841 	bl	800eb16 <_malloc_usable_size_r>
 800ea94:	4284      	cmp	r4, r0
 800ea96:	4606      	mov	r6, r0
 800ea98:	d802      	bhi.n	800eaa0 <_realloc_r+0x34>
 800ea9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ea9e:	d8f4      	bhi.n	800ea8a <_realloc_r+0x1e>
 800eaa0:	4621      	mov	r1, r4
 800eaa2:	4638      	mov	r0, r7
 800eaa4:	f7ff f96a 	bl	800dd7c <_malloc_r>
 800eaa8:	4680      	mov	r8, r0
 800eaaa:	b908      	cbnz	r0, 800eab0 <_realloc_r+0x44>
 800eaac:	4645      	mov	r5, r8
 800eaae:	e7ec      	b.n	800ea8a <_realloc_r+0x1e>
 800eab0:	42b4      	cmp	r4, r6
 800eab2:	4622      	mov	r2, r4
 800eab4:	4629      	mov	r1, r5
 800eab6:	bf28      	it	cs
 800eab8:	4632      	movcs	r2, r6
 800eaba:	f7fe faf6 	bl	800d0aa <memcpy>
 800eabe:	4629      	mov	r1, r5
 800eac0:	4638      	mov	r0, r7
 800eac2:	f7ff f8e7 	bl	800dc94 <_free_r>
 800eac6:	e7f1      	b.n	800eaac <_realloc_r+0x40>

0800eac8 <__ascii_wctomb>:
 800eac8:	4603      	mov	r3, r0
 800eaca:	4608      	mov	r0, r1
 800eacc:	b141      	cbz	r1, 800eae0 <__ascii_wctomb+0x18>
 800eace:	2aff      	cmp	r2, #255	@ 0xff
 800ead0:	d904      	bls.n	800eadc <__ascii_wctomb+0x14>
 800ead2:	228a      	movs	r2, #138	@ 0x8a
 800ead4:	601a      	str	r2, [r3, #0]
 800ead6:	f04f 30ff 	mov.w	r0, #4294967295
 800eada:	4770      	bx	lr
 800eadc:	700a      	strb	r2, [r1, #0]
 800eade:	2001      	movs	r0, #1
 800eae0:	4770      	bx	lr
	...

0800eae4 <fiprintf>:
 800eae4:	b40e      	push	{r1, r2, r3}
 800eae6:	b503      	push	{r0, r1, lr}
 800eae8:	4601      	mov	r1, r0
 800eaea:	ab03      	add	r3, sp, #12
 800eaec:	4805      	ldr	r0, [pc, #20]	@ (800eb04 <fiprintf+0x20>)
 800eaee:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaf2:	6800      	ldr	r0, [r0, #0]
 800eaf4:	9301      	str	r3, [sp, #4]
 800eaf6:	f000 f83f 	bl	800eb78 <_vfiprintf_r>
 800eafa:	b002      	add	sp, #8
 800eafc:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb00:	b003      	add	sp, #12
 800eb02:	4770      	bx	lr
 800eb04:	24000060 	.word	0x24000060

0800eb08 <abort>:
 800eb08:	b508      	push	{r3, lr}
 800eb0a:	2006      	movs	r0, #6
 800eb0c:	f000 fa08 	bl	800ef20 <raise>
 800eb10:	2001      	movs	r0, #1
 800eb12:	f7f3 f95d 	bl	8001dd0 <_exit>

0800eb16 <_malloc_usable_size_r>:
 800eb16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eb1a:	1f18      	subs	r0, r3, #4
 800eb1c:	2b00      	cmp	r3, #0
 800eb1e:	bfbc      	itt	lt
 800eb20:	580b      	ldrlt	r3, [r1, r0]
 800eb22:	18c0      	addlt	r0, r0, r3
 800eb24:	4770      	bx	lr

0800eb26 <__sfputc_r>:
 800eb26:	6893      	ldr	r3, [r2, #8]
 800eb28:	3b01      	subs	r3, #1
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	b410      	push	{r4}
 800eb2e:	6093      	str	r3, [r2, #8]
 800eb30:	da08      	bge.n	800eb44 <__sfputc_r+0x1e>
 800eb32:	6994      	ldr	r4, [r2, #24]
 800eb34:	42a3      	cmp	r3, r4
 800eb36:	db01      	blt.n	800eb3c <__sfputc_r+0x16>
 800eb38:	290a      	cmp	r1, #10
 800eb3a:	d103      	bne.n	800eb44 <__sfputc_r+0x1e>
 800eb3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb40:	f000 b932 	b.w	800eda8 <__swbuf_r>
 800eb44:	6813      	ldr	r3, [r2, #0]
 800eb46:	1c58      	adds	r0, r3, #1
 800eb48:	6010      	str	r0, [r2, #0]
 800eb4a:	7019      	strb	r1, [r3, #0]
 800eb4c:	4608      	mov	r0, r1
 800eb4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb52:	4770      	bx	lr

0800eb54 <__sfputs_r>:
 800eb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb56:	4606      	mov	r6, r0
 800eb58:	460f      	mov	r7, r1
 800eb5a:	4614      	mov	r4, r2
 800eb5c:	18d5      	adds	r5, r2, r3
 800eb5e:	42ac      	cmp	r4, r5
 800eb60:	d101      	bne.n	800eb66 <__sfputs_r+0x12>
 800eb62:	2000      	movs	r0, #0
 800eb64:	e007      	b.n	800eb76 <__sfputs_r+0x22>
 800eb66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb6a:	463a      	mov	r2, r7
 800eb6c:	4630      	mov	r0, r6
 800eb6e:	f7ff ffda 	bl	800eb26 <__sfputc_r>
 800eb72:	1c43      	adds	r3, r0, #1
 800eb74:	d1f3      	bne.n	800eb5e <__sfputs_r+0xa>
 800eb76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800eb78 <_vfiprintf_r>:
 800eb78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb7c:	460d      	mov	r5, r1
 800eb7e:	b09d      	sub	sp, #116	@ 0x74
 800eb80:	4614      	mov	r4, r2
 800eb82:	4698      	mov	r8, r3
 800eb84:	4606      	mov	r6, r0
 800eb86:	b118      	cbz	r0, 800eb90 <_vfiprintf_r+0x18>
 800eb88:	6a03      	ldr	r3, [r0, #32]
 800eb8a:	b90b      	cbnz	r3, 800eb90 <_vfiprintf_r+0x18>
 800eb8c:	f7fe f95e 	bl	800ce4c <__sinit>
 800eb90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eb92:	07d9      	lsls	r1, r3, #31
 800eb94:	d405      	bmi.n	800eba2 <_vfiprintf_r+0x2a>
 800eb96:	89ab      	ldrh	r3, [r5, #12]
 800eb98:	059a      	lsls	r2, r3, #22
 800eb9a:	d402      	bmi.n	800eba2 <_vfiprintf_r+0x2a>
 800eb9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eb9e:	f7fe fa82 	bl	800d0a6 <__retarget_lock_acquire_recursive>
 800eba2:	89ab      	ldrh	r3, [r5, #12]
 800eba4:	071b      	lsls	r3, r3, #28
 800eba6:	d501      	bpl.n	800ebac <_vfiprintf_r+0x34>
 800eba8:	692b      	ldr	r3, [r5, #16]
 800ebaa:	b99b      	cbnz	r3, 800ebd4 <_vfiprintf_r+0x5c>
 800ebac:	4629      	mov	r1, r5
 800ebae:	4630      	mov	r0, r6
 800ebb0:	f000 f938 	bl	800ee24 <__swsetup_r>
 800ebb4:	b170      	cbz	r0, 800ebd4 <_vfiprintf_r+0x5c>
 800ebb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ebb8:	07dc      	lsls	r4, r3, #31
 800ebba:	d504      	bpl.n	800ebc6 <_vfiprintf_r+0x4e>
 800ebbc:	f04f 30ff 	mov.w	r0, #4294967295
 800ebc0:	b01d      	add	sp, #116	@ 0x74
 800ebc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebc6:	89ab      	ldrh	r3, [r5, #12]
 800ebc8:	0598      	lsls	r0, r3, #22
 800ebca:	d4f7      	bmi.n	800ebbc <_vfiprintf_r+0x44>
 800ebcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ebce:	f7fe fa6b 	bl	800d0a8 <__retarget_lock_release_recursive>
 800ebd2:	e7f3      	b.n	800ebbc <_vfiprintf_r+0x44>
 800ebd4:	2300      	movs	r3, #0
 800ebd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebd8:	2320      	movs	r3, #32
 800ebda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ebde:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebe2:	2330      	movs	r3, #48	@ 0x30
 800ebe4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ed94 <_vfiprintf_r+0x21c>
 800ebe8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ebec:	f04f 0901 	mov.w	r9, #1
 800ebf0:	4623      	mov	r3, r4
 800ebf2:	469a      	mov	sl, r3
 800ebf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebf8:	b10a      	cbz	r2, 800ebfe <_vfiprintf_r+0x86>
 800ebfa:	2a25      	cmp	r2, #37	@ 0x25
 800ebfc:	d1f9      	bne.n	800ebf2 <_vfiprintf_r+0x7a>
 800ebfe:	ebba 0b04 	subs.w	fp, sl, r4
 800ec02:	d00b      	beq.n	800ec1c <_vfiprintf_r+0xa4>
 800ec04:	465b      	mov	r3, fp
 800ec06:	4622      	mov	r2, r4
 800ec08:	4629      	mov	r1, r5
 800ec0a:	4630      	mov	r0, r6
 800ec0c:	f7ff ffa2 	bl	800eb54 <__sfputs_r>
 800ec10:	3001      	adds	r0, #1
 800ec12:	f000 80a7 	beq.w	800ed64 <_vfiprintf_r+0x1ec>
 800ec16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec18:	445a      	add	r2, fp
 800ec1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	f000 809f 	beq.w	800ed64 <_vfiprintf_r+0x1ec>
 800ec26:	2300      	movs	r3, #0
 800ec28:	f04f 32ff 	mov.w	r2, #4294967295
 800ec2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec30:	f10a 0a01 	add.w	sl, sl, #1
 800ec34:	9304      	str	r3, [sp, #16]
 800ec36:	9307      	str	r3, [sp, #28]
 800ec38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec3e:	4654      	mov	r4, sl
 800ec40:	2205      	movs	r2, #5
 800ec42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec46:	4853      	ldr	r0, [pc, #332]	@ (800ed94 <_vfiprintf_r+0x21c>)
 800ec48:	f7f1 fb62 	bl	8000310 <memchr>
 800ec4c:	9a04      	ldr	r2, [sp, #16]
 800ec4e:	b9d8      	cbnz	r0, 800ec88 <_vfiprintf_r+0x110>
 800ec50:	06d1      	lsls	r1, r2, #27
 800ec52:	bf44      	itt	mi
 800ec54:	2320      	movmi	r3, #32
 800ec56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec5a:	0713      	lsls	r3, r2, #28
 800ec5c:	bf44      	itt	mi
 800ec5e:	232b      	movmi	r3, #43	@ 0x2b
 800ec60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec64:	f89a 3000 	ldrb.w	r3, [sl]
 800ec68:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec6a:	d015      	beq.n	800ec98 <_vfiprintf_r+0x120>
 800ec6c:	9a07      	ldr	r2, [sp, #28]
 800ec6e:	4654      	mov	r4, sl
 800ec70:	2000      	movs	r0, #0
 800ec72:	f04f 0c0a 	mov.w	ip, #10
 800ec76:	4621      	mov	r1, r4
 800ec78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec7c:	3b30      	subs	r3, #48	@ 0x30
 800ec7e:	2b09      	cmp	r3, #9
 800ec80:	d94b      	bls.n	800ed1a <_vfiprintf_r+0x1a2>
 800ec82:	b1b0      	cbz	r0, 800ecb2 <_vfiprintf_r+0x13a>
 800ec84:	9207      	str	r2, [sp, #28]
 800ec86:	e014      	b.n	800ecb2 <_vfiprintf_r+0x13a>
 800ec88:	eba0 0308 	sub.w	r3, r0, r8
 800ec8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ec90:	4313      	orrs	r3, r2
 800ec92:	9304      	str	r3, [sp, #16]
 800ec94:	46a2      	mov	sl, r4
 800ec96:	e7d2      	b.n	800ec3e <_vfiprintf_r+0xc6>
 800ec98:	9b03      	ldr	r3, [sp, #12]
 800ec9a:	1d19      	adds	r1, r3, #4
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	9103      	str	r1, [sp, #12]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	bfbb      	ittet	lt
 800eca4:	425b      	neglt	r3, r3
 800eca6:	f042 0202 	orrlt.w	r2, r2, #2
 800ecaa:	9307      	strge	r3, [sp, #28]
 800ecac:	9307      	strlt	r3, [sp, #28]
 800ecae:	bfb8      	it	lt
 800ecb0:	9204      	strlt	r2, [sp, #16]
 800ecb2:	7823      	ldrb	r3, [r4, #0]
 800ecb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ecb6:	d10a      	bne.n	800ecce <_vfiprintf_r+0x156>
 800ecb8:	7863      	ldrb	r3, [r4, #1]
 800ecba:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecbc:	d132      	bne.n	800ed24 <_vfiprintf_r+0x1ac>
 800ecbe:	9b03      	ldr	r3, [sp, #12]
 800ecc0:	1d1a      	adds	r2, r3, #4
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	9203      	str	r2, [sp, #12]
 800ecc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ecca:	3402      	adds	r4, #2
 800eccc:	9305      	str	r3, [sp, #20]
 800ecce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eda4 <_vfiprintf_r+0x22c>
 800ecd2:	7821      	ldrb	r1, [r4, #0]
 800ecd4:	2203      	movs	r2, #3
 800ecd6:	4650      	mov	r0, sl
 800ecd8:	f7f1 fb1a 	bl	8000310 <memchr>
 800ecdc:	b138      	cbz	r0, 800ecee <_vfiprintf_r+0x176>
 800ecde:	9b04      	ldr	r3, [sp, #16]
 800ece0:	eba0 000a 	sub.w	r0, r0, sl
 800ece4:	2240      	movs	r2, #64	@ 0x40
 800ece6:	4082      	lsls	r2, r0
 800ece8:	4313      	orrs	r3, r2
 800ecea:	3401      	adds	r4, #1
 800ecec:	9304      	str	r3, [sp, #16]
 800ecee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecf2:	4829      	ldr	r0, [pc, #164]	@ (800ed98 <_vfiprintf_r+0x220>)
 800ecf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ecf8:	2206      	movs	r2, #6
 800ecfa:	f7f1 fb09 	bl	8000310 <memchr>
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	d03f      	beq.n	800ed82 <_vfiprintf_r+0x20a>
 800ed02:	4b26      	ldr	r3, [pc, #152]	@ (800ed9c <_vfiprintf_r+0x224>)
 800ed04:	bb1b      	cbnz	r3, 800ed4e <_vfiprintf_r+0x1d6>
 800ed06:	9b03      	ldr	r3, [sp, #12]
 800ed08:	3307      	adds	r3, #7
 800ed0a:	f023 0307 	bic.w	r3, r3, #7
 800ed0e:	3308      	adds	r3, #8
 800ed10:	9303      	str	r3, [sp, #12]
 800ed12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed14:	443b      	add	r3, r7
 800ed16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed18:	e76a      	b.n	800ebf0 <_vfiprintf_r+0x78>
 800ed1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed1e:	460c      	mov	r4, r1
 800ed20:	2001      	movs	r0, #1
 800ed22:	e7a8      	b.n	800ec76 <_vfiprintf_r+0xfe>
 800ed24:	2300      	movs	r3, #0
 800ed26:	3401      	adds	r4, #1
 800ed28:	9305      	str	r3, [sp, #20]
 800ed2a:	4619      	mov	r1, r3
 800ed2c:	f04f 0c0a 	mov.w	ip, #10
 800ed30:	4620      	mov	r0, r4
 800ed32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed36:	3a30      	subs	r2, #48	@ 0x30
 800ed38:	2a09      	cmp	r2, #9
 800ed3a:	d903      	bls.n	800ed44 <_vfiprintf_r+0x1cc>
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d0c6      	beq.n	800ecce <_vfiprintf_r+0x156>
 800ed40:	9105      	str	r1, [sp, #20]
 800ed42:	e7c4      	b.n	800ecce <_vfiprintf_r+0x156>
 800ed44:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed48:	4604      	mov	r4, r0
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	e7f0      	b.n	800ed30 <_vfiprintf_r+0x1b8>
 800ed4e:	ab03      	add	r3, sp, #12
 800ed50:	9300      	str	r3, [sp, #0]
 800ed52:	462a      	mov	r2, r5
 800ed54:	4b12      	ldr	r3, [pc, #72]	@ (800eda0 <_vfiprintf_r+0x228>)
 800ed56:	a904      	add	r1, sp, #16
 800ed58:	4630      	mov	r0, r6
 800ed5a:	f7fd fc45 	bl	800c5e8 <_printf_float>
 800ed5e:	4607      	mov	r7, r0
 800ed60:	1c78      	adds	r0, r7, #1
 800ed62:	d1d6      	bne.n	800ed12 <_vfiprintf_r+0x19a>
 800ed64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ed66:	07d9      	lsls	r1, r3, #31
 800ed68:	d405      	bmi.n	800ed76 <_vfiprintf_r+0x1fe>
 800ed6a:	89ab      	ldrh	r3, [r5, #12]
 800ed6c:	059a      	lsls	r2, r3, #22
 800ed6e:	d402      	bmi.n	800ed76 <_vfiprintf_r+0x1fe>
 800ed70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed72:	f7fe f999 	bl	800d0a8 <__retarget_lock_release_recursive>
 800ed76:	89ab      	ldrh	r3, [r5, #12]
 800ed78:	065b      	lsls	r3, r3, #25
 800ed7a:	f53f af1f 	bmi.w	800ebbc <_vfiprintf_r+0x44>
 800ed7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ed80:	e71e      	b.n	800ebc0 <_vfiprintf_r+0x48>
 800ed82:	ab03      	add	r3, sp, #12
 800ed84:	9300      	str	r3, [sp, #0]
 800ed86:	462a      	mov	r2, r5
 800ed88:	4b05      	ldr	r3, [pc, #20]	@ (800eda0 <_vfiprintf_r+0x228>)
 800ed8a:	a904      	add	r1, sp, #16
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	f7fd feb3 	bl	800caf8 <_printf_i>
 800ed92:	e7e4      	b.n	800ed5e <_vfiprintf_r+0x1e6>
 800ed94:	0800f296 	.word	0x0800f296
 800ed98:	0800f2a0 	.word	0x0800f2a0
 800ed9c:	0800c5e9 	.word	0x0800c5e9
 800eda0:	0800eb55 	.word	0x0800eb55
 800eda4:	0800f29c 	.word	0x0800f29c

0800eda8 <__swbuf_r>:
 800eda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edaa:	460e      	mov	r6, r1
 800edac:	4614      	mov	r4, r2
 800edae:	4605      	mov	r5, r0
 800edb0:	b118      	cbz	r0, 800edba <__swbuf_r+0x12>
 800edb2:	6a03      	ldr	r3, [r0, #32]
 800edb4:	b90b      	cbnz	r3, 800edba <__swbuf_r+0x12>
 800edb6:	f7fe f849 	bl	800ce4c <__sinit>
 800edba:	69a3      	ldr	r3, [r4, #24]
 800edbc:	60a3      	str	r3, [r4, #8]
 800edbe:	89a3      	ldrh	r3, [r4, #12]
 800edc0:	071a      	lsls	r2, r3, #28
 800edc2:	d501      	bpl.n	800edc8 <__swbuf_r+0x20>
 800edc4:	6923      	ldr	r3, [r4, #16]
 800edc6:	b943      	cbnz	r3, 800edda <__swbuf_r+0x32>
 800edc8:	4621      	mov	r1, r4
 800edca:	4628      	mov	r0, r5
 800edcc:	f000 f82a 	bl	800ee24 <__swsetup_r>
 800edd0:	b118      	cbz	r0, 800edda <__swbuf_r+0x32>
 800edd2:	f04f 37ff 	mov.w	r7, #4294967295
 800edd6:	4638      	mov	r0, r7
 800edd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edda:	6823      	ldr	r3, [r4, #0]
 800eddc:	6922      	ldr	r2, [r4, #16]
 800edde:	1a98      	subs	r0, r3, r2
 800ede0:	6963      	ldr	r3, [r4, #20]
 800ede2:	b2f6      	uxtb	r6, r6
 800ede4:	4283      	cmp	r3, r0
 800ede6:	4637      	mov	r7, r6
 800ede8:	dc05      	bgt.n	800edf6 <__swbuf_r+0x4e>
 800edea:	4621      	mov	r1, r4
 800edec:	4628      	mov	r0, r5
 800edee:	f7ff fda7 	bl	800e940 <_fflush_r>
 800edf2:	2800      	cmp	r0, #0
 800edf4:	d1ed      	bne.n	800edd2 <__swbuf_r+0x2a>
 800edf6:	68a3      	ldr	r3, [r4, #8]
 800edf8:	3b01      	subs	r3, #1
 800edfa:	60a3      	str	r3, [r4, #8]
 800edfc:	6823      	ldr	r3, [r4, #0]
 800edfe:	1c5a      	adds	r2, r3, #1
 800ee00:	6022      	str	r2, [r4, #0]
 800ee02:	701e      	strb	r6, [r3, #0]
 800ee04:	6962      	ldr	r2, [r4, #20]
 800ee06:	1c43      	adds	r3, r0, #1
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d004      	beq.n	800ee16 <__swbuf_r+0x6e>
 800ee0c:	89a3      	ldrh	r3, [r4, #12]
 800ee0e:	07db      	lsls	r3, r3, #31
 800ee10:	d5e1      	bpl.n	800edd6 <__swbuf_r+0x2e>
 800ee12:	2e0a      	cmp	r6, #10
 800ee14:	d1df      	bne.n	800edd6 <__swbuf_r+0x2e>
 800ee16:	4621      	mov	r1, r4
 800ee18:	4628      	mov	r0, r5
 800ee1a:	f7ff fd91 	bl	800e940 <_fflush_r>
 800ee1e:	2800      	cmp	r0, #0
 800ee20:	d0d9      	beq.n	800edd6 <__swbuf_r+0x2e>
 800ee22:	e7d6      	b.n	800edd2 <__swbuf_r+0x2a>

0800ee24 <__swsetup_r>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	4b29      	ldr	r3, [pc, #164]	@ (800eecc <__swsetup_r+0xa8>)
 800ee28:	4605      	mov	r5, r0
 800ee2a:	6818      	ldr	r0, [r3, #0]
 800ee2c:	460c      	mov	r4, r1
 800ee2e:	b118      	cbz	r0, 800ee38 <__swsetup_r+0x14>
 800ee30:	6a03      	ldr	r3, [r0, #32]
 800ee32:	b90b      	cbnz	r3, 800ee38 <__swsetup_r+0x14>
 800ee34:	f7fe f80a 	bl	800ce4c <__sinit>
 800ee38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee3c:	0719      	lsls	r1, r3, #28
 800ee3e:	d422      	bmi.n	800ee86 <__swsetup_r+0x62>
 800ee40:	06da      	lsls	r2, r3, #27
 800ee42:	d407      	bmi.n	800ee54 <__swsetup_r+0x30>
 800ee44:	2209      	movs	r2, #9
 800ee46:	602a      	str	r2, [r5, #0]
 800ee48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee4c:	81a3      	strh	r3, [r4, #12]
 800ee4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ee52:	e033      	b.n	800eebc <__swsetup_r+0x98>
 800ee54:	0758      	lsls	r0, r3, #29
 800ee56:	d512      	bpl.n	800ee7e <__swsetup_r+0x5a>
 800ee58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ee5a:	b141      	cbz	r1, 800ee6e <__swsetup_r+0x4a>
 800ee5c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ee60:	4299      	cmp	r1, r3
 800ee62:	d002      	beq.n	800ee6a <__swsetup_r+0x46>
 800ee64:	4628      	mov	r0, r5
 800ee66:	f7fe ff15 	bl	800dc94 <_free_r>
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ee6e:	89a3      	ldrh	r3, [r4, #12]
 800ee70:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ee74:	81a3      	strh	r3, [r4, #12]
 800ee76:	2300      	movs	r3, #0
 800ee78:	6063      	str	r3, [r4, #4]
 800ee7a:	6923      	ldr	r3, [r4, #16]
 800ee7c:	6023      	str	r3, [r4, #0]
 800ee7e:	89a3      	ldrh	r3, [r4, #12]
 800ee80:	f043 0308 	orr.w	r3, r3, #8
 800ee84:	81a3      	strh	r3, [r4, #12]
 800ee86:	6923      	ldr	r3, [r4, #16]
 800ee88:	b94b      	cbnz	r3, 800ee9e <__swsetup_r+0x7a>
 800ee8a:	89a3      	ldrh	r3, [r4, #12]
 800ee8c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ee90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee94:	d003      	beq.n	800ee9e <__swsetup_r+0x7a>
 800ee96:	4621      	mov	r1, r4
 800ee98:	4628      	mov	r0, r5
 800ee9a:	f000 f883 	bl	800efa4 <__smakebuf_r>
 800ee9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eea2:	f013 0201 	ands.w	r2, r3, #1
 800eea6:	d00a      	beq.n	800eebe <__swsetup_r+0x9a>
 800eea8:	2200      	movs	r2, #0
 800eeaa:	60a2      	str	r2, [r4, #8]
 800eeac:	6962      	ldr	r2, [r4, #20]
 800eeae:	4252      	negs	r2, r2
 800eeb0:	61a2      	str	r2, [r4, #24]
 800eeb2:	6922      	ldr	r2, [r4, #16]
 800eeb4:	b942      	cbnz	r2, 800eec8 <__swsetup_r+0xa4>
 800eeb6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800eeba:	d1c5      	bne.n	800ee48 <__swsetup_r+0x24>
 800eebc:	bd38      	pop	{r3, r4, r5, pc}
 800eebe:	0799      	lsls	r1, r3, #30
 800eec0:	bf58      	it	pl
 800eec2:	6962      	ldrpl	r2, [r4, #20]
 800eec4:	60a2      	str	r2, [r4, #8]
 800eec6:	e7f4      	b.n	800eeb2 <__swsetup_r+0x8e>
 800eec8:	2000      	movs	r0, #0
 800eeca:	e7f7      	b.n	800eebc <__swsetup_r+0x98>
 800eecc:	24000060 	.word	0x24000060

0800eed0 <_raise_r>:
 800eed0:	291f      	cmp	r1, #31
 800eed2:	b538      	push	{r3, r4, r5, lr}
 800eed4:	4605      	mov	r5, r0
 800eed6:	460c      	mov	r4, r1
 800eed8:	d904      	bls.n	800eee4 <_raise_r+0x14>
 800eeda:	2316      	movs	r3, #22
 800eedc:	6003      	str	r3, [r0, #0]
 800eede:	f04f 30ff 	mov.w	r0, #4294967295
 800eee2:	bd38      	pop	{r3, r4, r5, pc}
 800eee4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800eee6:	b112      	cbz	r2, 800eeee <_raise_r+0x1e>
 800eee8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eeec:	b94b      	cbnz	r3, 800ef02 <_raise_r+0x32>
 800eeee:	4628      	mov	r0, r5
 800eef0:	f000 f830 	bl	800ef54 <_getpid_r>
 800eef4:	4622      	mov	r2, r4
 800eef6:	4601      	mov	r1, r0
 800eef8:	4628      	mov	r0, r5
 800eefa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eefe:	f000 b817 	b.w	800ef30 <_kill_r>
 800ef02:	2b01      	cmp	r3, #1
 800ef04:	d00a      	beq.n	800ef1c <_raise_r+0x4c>
 800ef06:	1c59      	adds	r1, r3, #1
 800ef08:	d103      	bne.n	800ef12 <_raise_r+0x42>
 800ef0a:	2316      	movs	r3, #22
 800ef0c:	6003      	str	r3, [r0, #0]
 800ef0e:	2001      	movs	r0, #1
 800ef10:	e7e7      	b.n	800eee2 <_raise_r+0x12>
 800ef12:	2100      	movs	r1, #0
 800ef14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ef18:	4620      	mov	r0, r4
 800ef1a:	4798      	blx	r3
 800ef1c:	2000      	movs	r0, #0
 800ef1e:	e7e0      	b.n	800eee2 <_raise_r+0x12>

0800ef20 <raise>:
 800ef20:	4b02      	ldr	r3, [pc, #8]	@ (800ef2c <raise+0xc>)
 800ef22:	4601      	mov	r1, r0
 800ef24:	6818      	ldr	r0, [r3, #0]
 800ef26:	f7ff bfd3 	b.w	800eed0 <_raise_r>
 800ef2a:	bf00      	nop
 800ef2c:	24000060 	.word	0x24000060

0800ef30 <_kill_r>:
 800ef30:	b538      	push	{r3, r4, r5, lr}
 800ef32:	4d07      	ldr	r5, [pc, #28]	@ (800ef50 <_kill_r+0x20>)
 800ef34:	2300      	movs	r3, #0
 800ef36:	4604      	mov	r4, r0
 800ef38:	4608      	mov	r0, r1
 800ef3a:	4611      	mov	r1, r2
 800ef3c:	602b      	str	r3, [r5, #0]
 800ef3e:	f7f2 ff37 	bl	8001db0 <_kill>
 800ef42:	1c43      	adds	r3, r0, #1
 800ef44:	d102      	bne.n	800ef4c <_kill_r+0x1c>
 800ef46:	682b      	ldr	r3, [r5, #0]
 800ef48:	b103      	cbz	r3, 800ef4c <_kill_r+0x1c>
 800ef4a:	6023      	str	r3, [r4, #0]
 800ef4c:	bd38      	pop	{r3, r4, r5, pc}
 800ef4e:	bf00      	nop
 800ef50:	24000960 	.word	0x24000960

0800ef54 <_getpid_r>:
 800ef54:	f7f2 bf24 	b.w	8001da0 <_getpid>

0800ef58 <__swhatbuf_r>:
 800ef58:	b570      	push	{r4, r5, r6, lr}
 800ef5a:	460c      	mov	r4, r1
 800ef5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef60:	2900      	cmp	r1, #0
 800ef62:	b096      	sub	sp, #88	@ 0x58
 800ef64:	4615      	mov	r5, r2
 800ef66:	461e      	mov	r6, r3
 800ef68:	da0d      	bge.n	800ef86 <__swhatbuf_r+0x2e>
 800ef6a:	89a3      	ldrh	r3, [r4, #12]
 800ef6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ef70:	f04f 0100 	mov.w	r1, #0
 800ef74:	bf14      	ite	ne
 800ef76:	2340      	movne	r3, #64	@ 0x40
 800ef78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ef7c:	2000      	movs	r0, #0
 800ef7e:	6031      	str	r1, [r6, #0]
 800ef80:	602b      	str	r3, [r5, #0]
 800ef82:	b016      	add	sp, #88	@ 0x58
 800ef84:	bd70      	pop	{r4, r5, r6, pc}
 800ef86:	466a      	mov	r2, sp
 800ef88:	f000 f848 	bl	800f01c <_fstat_r>
 800ef8c:	2800      	cmp	r0, #0
 800ef8e:	dbec      	blt.n	800ef6a <__swhatbuf_r+0x12>
 800ef90:	9901      	ldr	r1, [sp, #4]
 800ef92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ef96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ef9a:	4259      	negs	r1, r3
 800ef9c:	4159      	adcs	r1, r3
 800ef9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800efa2:	e7eb      	b.n	800ef7c <__swhatbuf_r+0x24>

0800efa4 <__smakebuf_r>:
 800efa4:	898b      	ldrh	r3, [r1, #12]
 800efa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800efa8:	079d      	lsls	r5, r3, #30
 800efaa:	4606      	mov	r6, r0
 800efac:	460c      	mov	r4, r1
 800efae:	d507      	bpl.n	800efc0 <__smakebuf_r+0x1c>
 800efb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800efb4:	6023      	str	r3, [r4, #0]
 800efb6:	6123      	str	r3, [r4, #16]
 800efb8:	2301      	movs	r3, #1
 800efba:	6163      	str	r3, [r4, #20]
 800efbc:	b003      	add	sp, #12
 800efbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efc0:	ab01      	add	r3, sp, #4
 800efc2:	466a      	mov	r2, sp
 800efc4:	f7ff ffc8 	bl	800ef58 <__swhatbuf_r>
 800efc8:	9f00      	ldr	r7, [sp, #0]
 800efca:	4605      	mov	r5, r0
 800efcc:	4639      	mov	r1, r7
 800efce:	4630      	mov	r0, r6
 800efd0:	f7fe fed4 	bl	800dd7c <_malloc_r>
 800efd4:	b948      	cbnz	r0, 800efea <__smakebuf_r+0x46>
 800efd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800efda:	059a      	lsls	r2, r3, #22
 800efdc:	d4ee      	bmi.n	800efbc <__smakebuf_r+0x18>
 800efde:	f023 0303 	bic.w	r3, r3, #3
 800efe2:	f043 0302 	orr.w	r3, r3, #2
 800efe6:	81a3      	strh	r3, [r4, #12]
 800efe8:	e7e2      	b.n	800efb0 <__smakebuf_r+0xc>
 800efea:	89a3      	ldrh	r3, [r4, #12]
 800efec:	6020      	str	r0, [r4, #0]
 800efee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eff2:	81a3      	strh	r3, [r4, #12]
 800eff4:	9b01      	ldr	r3, [sp, #4]
 800eff6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800effa:	b15b      	cbz	r3, 800f014 <__smakebuf_r+0x70>
 800effc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f000:	4630      	mov	r0, r6
 800f002:	f000 f81d 	bl	800f040 <_isatty_r>
 800f006:	b128      	cbz	r0, 800f014 <__smakebuf_r+0x70>
 800f008:	89a3      	ldrh	r3, [r4, #12]
 800f00a:	f023 0303 	bic.w	r3, r3, #3
 800f00e:	f043 0301 	orr.w	r3, r3, #1
 800f012:	81a3      	strh	r3, [r4, #12]
 800f014:	89a3      	ldrh	r3, [r4, #12]
 800f016:	431d      	orrs	r5, r3
 800f018:	81a5      	strh	r5, [r4, #12]
 800f01a:	e7cf      	b.n	800efbc <__smakebuf_r+0x18>

0800f01c <_fstat_r>:
 800f01c:	b538      	push	{r3, r4, r5, lr}
 800f01e:	4d07      	ldr	r5, [pc, #28]	@ (800f03c <_fstat_r+0x20>)
 800f020:	2300      	movs	r3, #0
 800f022:	4604      	mov	r4, r0
 800f024:	4608      	mov	r0, r1
 800f026:	4611      	mov	r1, r2
 800f028:	602b      	str	r3, [r5, #0]
 800f02a:	f7f2 ff21 	bl	8001e70 <_fstat>
 800f02e:	1c43      	adds	r3, r0, #1
 800f030:	d102      	bne.n	800f038 <_fstat_r+0x1c>
 800f032:	682b      	ldr	r3, [r5, #0]
 800f034:	b103      	cbz	r3, 800f038 <_fstat_r+0x1c>
 800f036:	6023      	str	r3, [r4, #0]
 800f038:	bd38      	pop	{r3, r4, r5, pc}
 800f03a:	bf00      	nop
 800f03c:	24000960 	.word	0x24000960

0800f040 <_isatty_r>:
 800f040:	b538      	push	{r3, r4, r5, lr}
 800f042:	4d06      	ldr	r5, [pc, #24]	@ (800f05c <_isatty_r+0x1c>)
 800f044:	2300      	movs	r3, #0
 800f046:	4604      	mov	r4, r0
 800f048:	4608      	mov	r0, r1
 800f04a:	602b      	str	r3, [r5, #0]
 800f04c:	f7f2 ff20 	bl	8001e90 <_isatty>
 800f050:	1c43      	adds	r3, r0, #1
 800f052:	d102      	bne.n	800f05a <_isatty_r+0x1a>
 800f054:	682b      	ldr	r3, [r5, #0]
 800f056:	b103      	cbz	r3, 800f05a <_isatty_r+0x1a>
 800f058:	6023      	str	r3, [r4, #0]
 800f05a:	bd38      	pop	{r3, r4, r5, pc}
 800f05c:	24000960 	.word	0x24000960

0800f060 <_init>:
 800f060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f062:	bf00      	nop
 800f064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f066:	bc08      	pop	{r3}
 800f068:	469e      	mov	lr, r3
 800f06a:	4770      	bx	lr

0800f06c <_fini>:
 800f06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f06e:	bf00      	nop
 800f070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f072:	bc08      	pop	{r3}
 800f074:	469e      	mov	lr, r3
 800f076:	4770      	bx	lr
