Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  1 22:14:20 2021
| Host         : LAPTOP-WOUTER-F4OMEN running 64-bit major release  (build 9200)
| Command      : report_drc -file block_diagram_HDMI_wrapper_drc_opted.rpt -pb block_diagram_HDMI_wrapper_drc_opted.pb -rpx block_diagram_HDMI_wrapper_drc_opted.rpx
| Design       : block_diagram_HDMI_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+---------+------------------+--------------------------+------------+
| Rule    | Severity         | Description              | Violations |
+---------+------------------+--------------------------+------------+
| BIVC-1  | Error            | Bank IO standard Vcc     | 1          |
| PLCK-87 | Error            | Clock Placer Checks      | 1          |
| NSTD-1  | Critical Warning | Unspecified I/O Standard | 1          |
| ZPS7-1  | Warning          | PS7 block required       | 1          |
+---------+------------------+--------------------------+------------+

2. REPORT DETAILS
-----------------
BIVC-1#1 Error
Bank IO standard Vcc  - IOBank:35
Conflicting Vcc voltages in bank 35. For example, the following two ports in this bank have conflicting VCCOs:  
TMDSp[0] (DIFF_HSTL_II_18, requiring VCCO=1.800) and clk_in1 (LVCMOS33, requiring VCCO=3.300)
Related violations: <none>

PLCK-87#1 Error
Clock Placer Checks  
IO/clock placer failed to collectively place all IOs and clock instances. This is likely due to design requirements or user constraints specified in the constraint file such as IO standards, bank/voltage/DCI/VREF specifications, together with the part and package being used for the implementation. Please check the above for any possible conflicts.

Related violations: <none>

NSTD-1#1 Critical Warning
Unspecified I/O Standard  
8 out of 9 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: TMDSn[2:0], TMDSp[2:0], TMDSp_clock, TMDSn_clock.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


