$date
	Thu Nov 21 09:37:44 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! clk $end
$scope module CLK $end
$var reg 1 ! out $end
$upscope $end
$scope module CPU $end
$var wire 1 " beq_hazard $end
$var wire 1 # beq_hazard1 $end
$var wire 1 ! clk $end
$var wire 1 $ forward_branch_a $end
$var wire 1 % forward_branch_b $end
$var wire 1 & lwbeq_hazard $end
$var wire 1 ' pcsrc $end
$var wire 1 ( stall_s1 $end
$var wire 1 ) zero_s4 $end
$var wire 1 * zero_s3 $end
$var wire 5 + wrreg_s5 [4:0] $end
$var wire 5 , wrreg_s4 [4:0] $end
$var wire 5 - wrreg [4:0] $end
$var wire 32 . wrdata_s5 [31:0] $end
$var wire 5 / shamt [4:0] $end
$var wire 32 0 seimm_sl2 [31:0] $end
$var wire 32 1 seimm_s3 [31:0] $end
$var wire 32 2 seimm [31:0] $end
$var wire 5 3 rt_s3 [4:0] $end
$var wire 5 4 rt [4:0] $end
$var wire 5 5 rs_s3 [4:0] $end
$var wire 5 6 rs [4:0] $end
$var wire 1 7 regwrite_s5 $end
$var wire 1 8 regwrite_s4 $end
$var wire 1 9 regwrite_s3 $end
$var wire 1 : regwrite $end
$var wire 1 ; regdst_s3 $end
$var wire 1 < regdst $end
$var wire 32 = rdata_s5 [31:0] $end
$var wire 32 > rdata [31:0] $end
$var wire 5 ? rd_s3 [4:0] $end
$var wire 5 @ rd [4:0] $end
$var wire 32 A pc4_s3 [31:0] $end
$var wire 32 B pc4_s2 [31:0] $end
$var wire 32 C pc4 [31:0] $end
$var wire 6 D opcode [5:0] $end
$var wire 32 E mxoutB [31:0] $end
$var wire 32 F mxoutA [31:0] $end
$var wire 1 G memwrite_s4 $end
$var wire 1 H memwrite_s3 $end
$var wire 1 I memwrite $end
$var wire 1 J memtoreg_s5 $end
$var wire 1 K memtoreg_s4 $end
$var wire 1 L memtoreg_s3 $end
$var wire 1 M memtoreg $end
$var wire 1 N memread_s4 $end
$var wire 1 O memread_s3 $end
$var wire 1 P memread $end
$var wire 1 Q jump_s4 $end
$var wire 1 R jump_s3 $end
$var wire 1 S jump_s2 $end
$var wire 32 T jaddr_s4 [31:0] $end
$var wire 32 U jaddr_s3 [31:0] $end
$var wire 32 V jaddr_s2 [31:0] $end
$var wire 32 W inst_s2 [31:0] $end
$var wire 32 X inst [31:0] $end
$var wire 16 Y imm [15:0] $end
$var wire 6 Z funct [5:0] $end
$var wire 6 [ func_s2 [5:0] $end
$var wire 32 \ data2_s4 [31:0] $end
$var wire 32 ] data2_s3 [31:0] $end
$var wire 32 ^ data2 [31:0] $end
$var wire 32 _ data1_s3 [31:0] $end
$var wire 32 ` data1 [31:0] $end
$var wire 1 a branch_ne_s4 $end
$var wire 1 b branch_ne_s3 $end
$var wire 1 c branch_ne_s2 $end
$var wire 1 d branch_eq_s4 $end
$var wire 1 e branch_eq_s3 $end
$var wire 1 f branch_eq_s2 $end
$var wire 32 g baddr_s4 [31:0] $end
$var wire 32 h baddr_s3 [31:0] $end
$var wire 32 i baddr_s2 [31:0] $end
$var wire 1 j alusrc_s3 $end
$var wire 32 k alusrc_data2 [31:0] $end
$var wire 1 l alusrc $end
$var wire 32 m alurslt_s5 [31:0] $end
$var wire 32 n alurslt_s4 [31:0] $end
$var wire 32 o alurslt [31:0] $end
$var wire 2 p aluop_s3 [1:0] $end
$var wire 2 q aluop [1:0] $end
$var wire 4 r aluctl [3:0] $end
$var reg 6 s clock_counter [5:0] $end
$var reg 1 t flush_s1 $end
$var reg 1 u flush_s2 $end
$var reg 1 v flush_s3 $end
$var reg 2 w forward_a [1:0] $end
$var reg 2 x forward_b [1:0] $end
$var reg 32 y fw_data1_s3 [31:0] $end
$var reg 32 z fw_data2_s3 [31:0] $end
$var reg 32 { pc [31:0] $end
$var reg 1 | stall_s1_s2 $end
$scope module alu1 $end
$var wire 32 } a [31:0] $end
$var wire 32 ~ b [31:0] $end
$var wire 1 * zero $end
$var wire 32 !" sub_ab [31:0] $end
$var wire 1 "" slt $end
$var wire 1 #" oflow_sub $end
$var wire 1 $" oflow_add $end
$var wire 1 %" oflow $end
$var wire 4 &" ctl [3:0] $end
$var wire 32 '" add_ab [31:0] $end
$var reg 32 (" out [31:0] $end
$upscope $end
$scope module alu_ctl1 $end
$var wire 2 )" aluop [1:0] $end
$var wire 6 *" funct [5:0] $end
$var reg 4 +" _funct [3:0] $end
$var reg 4 ," aluctl [3:0] $end
$upscope $end
$scope module baddr_s2_s3 $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 -" hold $end
$var wire 32 ." in [31:0] $end
$var reg 32 /" out [31:0] $end
$upscope $end
$scope module baddr_s3_s4 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 0" hold $end
$var wire 32 1" in [31:0] $end
$var reg 32 2" out [31:0] $end
$upscope $end
$scope module branch_s2_s3 $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 3" hold $end
$var wire 2 4" in [1:0] $end
$var reg 2 5" out [1:0] $end
$upscope $end
$scope module branch_s3_s4 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 6" hold $end
$var wire 2 7" in [1:0] $end
$var reg 2 8" out [1:0] $end
$upscope $end
$scope module ctl1 $end
$var wire 6 9" func [5:0] $end
$var wire 6 :" opcode [5:0] $end
$var reg 2 ;" aluop [1:0] $end
$var reg 1 l alusrc $end
$var reg 1 f branch_eq $end
$var reg 1 c branch_ne $end
$var reg 1 S jump $end
$var reg 1 P memread $end
$var reg 1 M memtoreg $end
$var reg 1 I memwrite $end
$var reg 1 < regdst $end
$var reg 1 : regwrite $end
$upscope $end
$scope module dm1 $end
$var wire 7 <" addr [6:0] $end
$var wire 1 ! clk $end
$var wire 1 N rd $end
$var wire 1 G wr $end
$var wire 32 =" wdata [31:0] $end
$var wire 32 >" rdata [31:0] $end
$upscope $end
$scope module im1 $end
$var wire 32 ?" addr [31:0] $end
$var wire 1 ! clk $end
$var wire 32 @" data [31:0] $end
$upscope $end
$scope module reg_alurslt $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 A" hold $end
$var wire 32 B" in [31:0] $end
$var reg 32 C" out [31:0] $end
$upscope $end
$scope module reg_alurslt_s4 $end
$var wire 1 D" clear $end
$var wire 1 ! clk $end
$var wire 1 E" hold $end
$var wire 32 F" in [31:0] $end
$var reg 32 G" out [31:0] $end
$upscope $end
$scope module reg_data2_s3 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 H" hold $end
$var wire 32 I" in [31:0] $end
$var reg 32 J" out [31:0] $end
$upscope $end
$scope module reg_jaddr_s3 $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 K" hold $end
$var wire 32 L" in [31:0] $end
$var reg 32 M" out [31:0] $end
$upscope $end
$scope module reg_jaddr_s4 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 N" hold $end
$var wire 32 O" in [31:0] $end
$var reg 32 P" out [31:0] $end
$upscope $end
$scope module reg_jump_s3 $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 Q" hold $end
$var wire 1 S in $end
$var reg 1 R out $end
$upscope $end
$scope module reg_jump_s4 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 R" hold $end
$var wire 1 R in $end
$var reg 1 Q out $end
$upscope $end
$scope module reg_pc4_s2 $end
$var wire 1 S" clear $end
$var wire 1 ! clk $end
$var wire 1 | hold $end
$var wire 32 T" in [31:0] $end
$var reg 32 U" out [31:0] $end
$upscope $end
$scope module reg_rdata_s4 $end
$var wire 1 V" clear $end
$var wire 1 ! clk $end
$var wire 1 W" hold $end
$var wire 32 X" in [31:0] $end
$var reg 32 Y" out [31:0] $end
$upscope $end
$scope module reg_regwrite_s4 $end
$var wire 1 Z" clear $end
$var wire 1 ! clk $end
$var wire 1 [" hold $end
$var wire 2 \" in [1:0] $end
$var reg 2 ]" out [1:0] $end
$upscope $end
$scope module reg_s2_control $end
$var wire 1 | clear $end
$var wire 1 ! clk $end
$var wire 1 ^" hold $end
$var wire 8 _" in [7:0] $end
$var reg 8 `" out [7:0] $end
$upscope $end
$scope module reg_s2_mem $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 | hold $end
$var wire 64 a" in [63:0] $end
$var reg 64 b" out [63:0] $end
$upscope $end
$scope module reg_s2_rt_rd $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 | hold $end
$var wire 10 c" in [9:0] $end
$var reg 10 d" out [9:0] $end
$upscope $end
$scope module reg_s2_seimm $end
$var wire 1 u clear $end
$var wire 1 ! clk $end
$var wire 1 | hold $end
$var wire 32 e" in [31:0] $end
$var reg 32 f" out [31:0] $end
$upscope $end
$scope module reg_s3 $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 g" hold $end
$var wire 4 h" in [3:0] $end
$var reg 4 i" out [3:0] $end
$upscope $end
$scope module reg_wrreg $end
$var wire 1 v clear $end
$var wire 1 ! clk $end
$var wire 1 j" hold $end
$var wire 5 k" in [4:0] $end
$var reg 5 l" out [4:0] $end
$upscope $end
$scope module reg_wrreg_s4 $end
$var wire 1 m" clear $end
$var wire 1 ! clk $end
$var wire 1 n" hold $end
$var wire 5 o" in [4:0] $end
$var reg 5 p" out [4:0] $end
$upscope $end
$scope module reg_zero_s3_s4 $end
$var wire 1 q" clear $end
$var wire 1 ! clk $end
$var wire 1 r" hold $end
$var wire 1 * in $end
$var reg 1 ) out $end
$upscope $end
$scope module regm1 $end
$var wire 1 ! clk $end
$var wire 32 s" data1 [31:0] $end
$var wire 32 t" data2 [31:0] $end
$var wire 5 u" read1 [4:0] $end
$var wire 5 v" read2 [4:0] $end
$var wire 1 7 regwrite $end
$var wire 32 w" wrdata [31:0] $end
$var wire 5 x" wrreg [4:0] $end
$var reg 32 y" _data1 [31:0] $end
$var reg 32 z" _data2 [31:0] $end
$upscope $end
$scope module regr_im_s2 $end
$var wire 1 t clear $end
$var wire 1 ! clk $end
$var wire 1 ( hold $end
$var wire 32 {" in [31:0] $end
$var reg 32 |" out [31:0] $end
$upscope $end
$scope module regr_pc4_s2 $end
$var wire 1 t clear $end
$var wire 1 ! clk $end
$var wire 1 ( hold $end
$var wire 32 }" in [31:0] $end
$var reg 32 ~" out [31:0] $end
$upscope $end
$scope module regr_s2_rs $end
$var wire 1 !# clear $end
$var wire 1 ! clk $end
$var wire 1 | hold $end
$var wire 5 "# in [4:0] $end
$var reg 5 ## out [4:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ##
bx "#
0!#
bx ~"
b100 }"
bx |"
b10001100000010110000000000001000 {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
0r"
0q"
bx p"
bx o"
0n"
0m"
bx l"
bx k"
0j"
bx i"
bx h"
0g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
0^"
bx ]"
bx \"
0["
0Z"
bx Y"
bx X"
0W"
0V"
bx U"
bx T"
0S"
0R"
0Q"
bx P"
bx O"
0N"
bx M"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 L"
0K"
bx J"
bx I"
0H"
bx G"
bx F"
0E"
0D"
bx C"
bx B"
0A"
b10001100000010110000000000001000 @"
b0 ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
06"
bx 5"
bx 4"
03"
bx 2"
bx 1"
00"
bx /"
bx ."
0-"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
x%"
x$"
x#"
x""
bx !"
bx ~
bx }
x|
b0 {
bx z
bx y
bx x
bx w
xv
xu
xt
b1 s
bx r
bx q
bx p
bx o
bx n
bx m
xl
bx k
xj
bx i
bx h
bx g
xf
xe
xd
xc
xb
xa
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
b10001100000010110000000000001000 X
bx W
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 V
bx U
bx T
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
bx F
bx E
bx D
b100 C
bx B
bx A
bx @
bx ?
bx >
bx =
x<
x;
x:
x9
x8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx00 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
x(
x'
x&
x%
x$
x#
x"
1!
$end
#1
0!
#2
0v
0u
0t
0'
0(
0"
0&
0#
0|
0S
1:
0<
0I
1M
1P
0c
b0 4"
0f
1l
b1010011 _"
b0 q
b0 ;"
b1000 [
b1000 9"
b100100 i
b100100 ."
b100000 0
b1011 ^
b1011 t"
b1011 z"
b1011 a"
b0 `
b0 s"
b0 y"
b1000 2
b1000 e"
b1011000000000000100000 V
b1011000000000000100000 L"
b0 /
b1000 Y
b0 @
b101100000 c"
b1011 4
b1011 v"
b0 6
b0 u"
b0 "#
b100011 D
b100011 :"
b100000000010010000000000000000 X
b100000000010010000000000000000 @"
b100000000010010000000000000000 {"
b100 B
b100 T"
b100 ~"
b10001100000010110000000000001000 W
b10001100000010110000000000001000 |"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 U
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 M"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 O"
b10 s
b1000 C
b1000 }"
b100 {
b100 ?"
1!
#3
0!
#4
0*
b1000 B"
b1000 o
b1000 ("
0<
0M
0P
1l
b11 _"
b0 q
b0 ;"
b0 x
b0 w
0%"
1""
0$"
1#"
b11111111111111111111111111111000 !"
b1000 '"
b1000 k
b1000 ~
b10 r
b10 &"
b10 ,"
b1011 -
b1011 k"
b0 +"
b1011 z
b1011 I"
b0 y
b0 }
b0 [
b0 9"
b0 0
b1001 a"
b1001 ^
b1001 t"
b1001 z"
b10001100000010100000000000000100 X
b10001100000010100000000000000100 @"
b10001100000010100000000000000100 {"
0b
b0 7"
0e
1j
19
b0 p
b0 )"
1L
0H
b1110 h"
1O
0;
b0 ?
b1011 3
b1000 Z
b1000 *"
b1011 ]
b0 _
b0 2
b0 e"
b1001000000000000000000 V
b1001000000000000000000 L"
b0 Y
b100100000 c"
b1001 4
b1001 v"
b1000 D
b1000 :"
b1100 C
b1100 }"
b1000 {
b1000 ?"
b11 s
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 T
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 P"
b1011000000000000100000 U
b1011000000000000100000 M"
b1011000000000000100000 O"
0R
b100100 h
b100100 /"
b100100 1"
b0 5"
b1010011 `"
b100 A
b100 U"
b101100000 d"
b1000 1
b1000 f"
b1011 b"
b0 5
b0 ##
b100000000010010000000000000000 W
b100000000010010000000000000000 |"
b1000 i
b1000 ."
b1000 B
b1000 T"
b1000 ~"
1!
#5
0!
#6
1M
1P
0<
1l
b1010011 _"
b0 q
b0 ;"
1*
b0 B"
b0 o
b0 ("
0""
0#"
b100 [
b100 9"
b10000 0
b1010 a"
b1010 ^
b1010 t"
b1010 z"
b10 +"
b1001 -
b1001 k"
b10 >
b10 >"
b10 X"
b10 <"
b1001 z
b1001 I"
b1010 E
b0 F
b100 2
b100 e"
b1010000000000000010000 V
b1010000000000000010000 L"
b100 Y
b101000000 c"
b1010 4
b1010 v"
b100011 D
b100011 :"
b1001 ]
b0 Z
b0 *"
b0 !"
b0 '"
b0 k
b0 ~
b1001 3
0L
b1000 h"
0O
0G
1N
1K
b11 \"
18
b1000 n
b1000 F"
0%
0$
0a
0d
b100001011010111111111111111111 X
b100001011010111111111111111111 @"
b100001011010111111111111111111 {"
b11100 i
b11100 ."
b1100 B
b1100 T"
b1100 ~"
b10001100000010100000000000000100 W
b10001100000010100000000000000100 |"
b1001 b"
b0 1
b0 f"
b100100000 d"
b1000 A
b1000 U"
b11 `"
b1000 h
b1000 /"
b1000 1"
b1001000000000000000000 U
b1001000000000000000000 M"
b1001000000000000000000 O"
b1110 i"
0)
b1000 C"
b1011 \
b1011 ="
b1011 J"
b1011 ,
b1011 l"
b1011 o"
b0 8"
b100100 g
b100100 2"
0Q
b1011000000000000100000 T
b1011000000000000100000 P"
b100 s
b10000 C
b10000 }"
b1100 {
b1100 ?"
1!
#7
0!
#8
0*
b100 B"
b100 o
b100 ("
0<
0M
0P
1l
b11 _"
b0 q
b0 ;"
1""
1#"
b0 >
b0 >"
b0 X"
b10 E
b10 F
b0 <"
b1010 -
b1010 k"
b0 +"
b1010 z
b1010 I"
b111111 [
b111111 9"
b11111111111111111111111111111100 0
b1001010100100100000100000 X
b1001010100100100000100000 @"
b1001010100100100000100000 {"
b10 ^
b10 t"
b10 z"
b1000000000000000000000000000000010 a"
b10 `
b10 s"
b10 y"
b10 .
b10 w"
1J
17
b0 n
b0 F"
0N
b10 \"
0K
1L
b1110 h"
1O
b1010 3
b100 Z
b100 *"
b11111111111111111111111111111100 !"
b100 '"
b100 k
b100 ~
b1010 ]
b11111111111111111111111111111111 2
b11111111111111111111111111111111 e"
b101101011111111111111111100 V
b101101011111111111111111100 L"
b11111 /
b1111111111111111 Y
b11111 @
b101111111 c"
b1011 4
b1011 v"
b1011 6
b1011 u"
b1011 "#
b1000 D
b1000 :"
b10100 C
b10100 }"
b10000 {
b10000 ?"
b101 s
b1011 +
b1011 p"
b1011 x"
b1000 m
b1000 G"
b10 =
b10 Y"
b11 ]"
b1001000000000000000000 T
b1001000000000000000000 P"
b1000 g
b1000 2"
b1001 ,
b1001 l"
b1001 o"
b1001 \
b1001 ="
b1001 J"
b0 C"
1)
b1000 i"
b1010000000000000010000 U
b1010000000000000010000 M"
b1010000000000000010000 O"
b11100 h
b11100 /"
b11100 1"
b1010011 `"
b1100 A
b1100 U"
b101000000 d"
b100 1
b100 f"
b1010 b"
b100001011010111111111111111111 W
b100001011010111111111111111111 |"
b1100 i
b1100 ."
b10000 B
b10000 T"
b10000 ~"
1!
#9
0!
#10
1<
0l
b10001010 _"
b10 q
b10 ;"
b1 B"
b1 o
b1 ("
b0 x
0""
0#"
b1 >
b1 >"
b1 X"
b100 E
b0 F
b100000 [
b100000 9"
b10010000010000000 0
1%
b1011 -
b1011 k"
b1 <"
b1010 ^
b1010 t"
b1010 z"
b1010 a"
b0 `
b0 s"
b0 y"
b10 y
b10 }
b10 z
b10 I"
b100100000100000 2
b100100000100000 e"
b100101010010010000010000000 V
b100101010010010000010000000 L"
b0 /
b100100000100000 Y
b1001 @
b101001001 c"
b1010 4
b1010 v"
b1001 6
b1001 u"
b1001 "#
b0 D
b0 :"
b10 ]
b10 _
b111111 Z
b111111 *"
b11 !"
b1 '"
b11111111111111111111111111111111 k
b11111111111111111111111111111111 ~
b11111 ?
b1011 3
0L
b1000 h"
0O
1N
b11 \"
1K
b100 n
b100 F"
0J
b0 .
b0 w"
b10001011000000000000000000001 X
b10001011000000000000000000001 @"
b10001011000000000000000000001 {"
b10010000010010100 i
b10010000010010100 ."
b10100 B
b10100 T"
b10100 ~"
b1001010100100100000100000 W
b1001010100100100000100000 |"
b1011 5
b1011 ##
b1000000000000000000000000000000010 b"
b11111111111111111111111111111111 1
b11111111111111111111111111111111 f"
b101111111 d"
b10000 A
b10000 U"
b11 `"
b1100 h
b1100 /"
b1100 1"
b101101011111111111111111100 U
b101101011111111111111111100 M"
b101101011111111111111111100 O"
b1110 i"
0)
b100 C"
b1010 \
b1010 ="
b1010 J"
b1010 ,
b1010 l"
b1010 o"
b11100 g
b11100 2"
b1010000000000000010000 T
b1010000000000000010000 P"
b10 ]"
b0 =
b0 Y"
b0 m
b0 G"
b1001 +
b1001 p"
b1001 x"
b110 s
b11000 C
b11000 }"
b10100 {
b10100 ?"
1!
#11
0!
#12
b1 B"
b1 o
b1 ("
0:
b10 4"
1f
b10000100 _"
b1 q
b1 ;"
b10 x
1""
1#"
b0 >
b0 >"
b0 X"
b0 <"
b0 E
b1001 -
b1001 k"
b10 +"
b1 z
b1 I"
b0 y
b0 }
b1 F
b1 [
b1 9"
b100 0
1$
b10000000000001111111111111100 X
b10000000000001111111111111100 @"
b10000000000001111111111111100 {"
b1 .
b1 w"
1J
0%
b1 n
b1 F"
0N
b10 \"
0K
0j
b10 p
b10 )"
1;
b1001 ?
b1010 3
b100000 Z
b100000 *"
b11111111111111111111111111111111 !"
b1 '"
b1 k
b1 ~
b1010 ]
b0 _
b0 ^
b0 t"
b0 z"
b1000000000000000000000000000000000 a"
b10 `
b10 s"
b10 y"
b1 2
b1 e"
b101100000000000000000000100 V
b101100000000000000000000100 L"
b1 Y
b0 @
b0 c"
b0 4
b0 v"
b1011 6
b1011 u"
b1011 "#
b100 D
b100 :"
b11100 C
b11100 }"
b11000 {
b11000 ?"
b111 s
b1010 +
b1010 p"
b1010 x"
b100 m
b100 G"
b1 =
b1 Y"
b11 ]"
b101101011111111111111111100 T
b101101011111111111111111100 P"
b1100 g
b1100 2"
b1011 ,
b1011 l"
b1011 o"
b10 \
b10 ="
b10 J"
b1 C"
b1000 i"
b100101010010010000010000000 U
b100101010010010000010000000 M"
b100101010010010000010000000 O"
b10010000010010100 h
b10010000010010100 /"
b10010000010010100 1"
b10001010 `"
b10100 A
b10100 U"
b101001001 d"
b100100000100000 1
b100100000100000 f"
b1010 b"
b1001 5
b1001 ##
b10001011000000000000000000001 W
b10001011000000000000000000001 |"
b11100 i
b11100 ."
b11000 B
b11000 T"
b11000 ~"
1!
#13
0!
#14
0*
1t
0:
b10 4"
1f
b10000100 _"
b1 q
b1 ;"
b1 B"
b1 o
b1 ("
b0 x
b10 w
0""
0#"
1'
0%"
b0 k
b0 ~
b111100 [
b111100 9"
b11111111111111111111111111110000 0
b0 +"
b0 -
b0 k"
b110 r
b110 &"
b110 ,"
b0 F
b1 !"
b1 '"
b1 y
b1 }
b0 z
b0 I"
b11111111111111111111111111111100 2
b11111111111111111111111111111100 e"
b111111111111110000 V
b111111111111110000 L"
b11111 /
b1111111111111100 Y
b11111 c"
b11111 @
b0 6
b0 u"
b0 "#
b0 ]
b10 _
b1 Z
b1 *"
b0 ?
b0 3
b0 h"
09
b1 p
b1 )"
b10 7"
1e
0$
0J
b1 .
b1 w"
b0 a"
b0 `
b0 s"
b0 y"
b10101100000010010000000000000000 X
b10101100000010010000000000000000 @"
b10101100000010010000000000000000 {"
b1100 i
b1100 ."
b11100 B
b11100 T"
b11100 ~"
b10000000000001111111111111100 W
b10000000000001111111111111100 |"
b1011 5
b1011 ##
b1000000000000000000000000000000000 b"
b1 1
b1 f"
b0 d"
b11000 A
b11000 U"
b10000100 `"
b10 5"
b11100 h
b11100 /"
b11100 1"
b101100000000000000000000100 U
b101100000000000000000000100 M"
b101100000000000000000000100 O"
b1 \
b1 ="
b1 J"
b1001 ,
b1001 l"
b1001 o"
b10010000010010100 g
b10010000010010100 2"
b100101010010010000010000000 T
b100101010010010000010000000 P"
b10 ]"
b0 =
b0 Y"
b1 m
b1 G"
b1011 +
b1011 p"
b1011 x"
b1000 s
b100000 C
b100000 }"
b11100 {
b11100 ?"
1!
#15
0!
#16
0t
1*
b0 B"
b0 o
b0 ("
0'
b0 !"
b0 '"
b0 y
b0 }
0:
b0 4"
0f
b10001000 _"
b10 q
b10 ;"
b0 x
b0 w
b11111 -
b11111 k"
b0 [
b0 9"
b0 0
b100001011010111111111111111111 X
b100001011010111111111111111111 @"
b100001011010111111111111111111 {"
1d
b0 \"
08
b11111 ?
b111100 Z
b111100 *"
b0 _
b0 2
b0 e"
b0 V
b0 L"
b0 /
b0 Y
b0 c"
b0 @
b0 D
b0 :"
b10000 C
b10000 }"
b1100 {
b1100 ?"
b1001 s
b1001 +
b1001 p"
b1001 x"
b101100000000000000000000100 T
b101100000000000000000000100 P"
b11100 g
b11100 2"
b10 8"
b0 ,
b0 l"
b0 o"
b0 \
b0 ="
b0 J"
b0 i"
b111111111111110000 U
b111111111111110000 M"
b111111111111110000 O"
b1100 h
b1100 /"
b1100 1"
b11100 A
b11100 U"
b11111 d"
b11111111111111111111111111111100 1
b11111111111111111111111111111100 f"
b0 b"
b0 5
b0 ##
b0 W
b0 |"
b0 i
b0 ."
b0 B
b0 T"
b0 ~"
1!
#17
0!
#18
1l
b0 q
b0 ;"
0<
b11 _"
1:
b0 x
b0 w
b1 E
b1 F
b111111 [
b111111 9"
b11111111111111111111111111111100 0
b10 +"
b0 -
b0 k"
b10 r
b10 &"
b10 ,"
b1 ^
b1 t"
b1 z"
b100000000000000000000000000000001 a"
b1 `
b1 s"
b1 y"
b11111111111111111111111111111111 2
b11111111111111111111111111111111 e"
b101101011111111111111111100 V
b101101011111111111111111100 L"
b11111 /
b1111111111111111 Y
b11111 @
b101111111 c"
b1011 4
b1011 v"
b1011 6
b1011 u"
b1011 "#
b1000 D
b1000 :"
b0 Z
b0 *"
b0 ?
b10 p
b10 )"
b0 7"
0e
b0 n
b0 F"
07
b1001010100100100000100000 X
b1001010100100100000100000 @"
b1001010100100100000100000 {"
b1100 i
b1100 ."
b10000 B
b10000 T"
b10000 ~"
b100001011010111111111111111111 W
b100001011010111111111111111111 |"
b0 1
b0 f"
b0 d"
b0 A
b0 U"
b10001000 `"
b0 5"
b0 h
b0 /"
b0 1"
b0 U
b0 M"
b0 O"
1)
b0 C"
b11111 ,
b11111 l"
b11111 o"
b1100 g
b1100 2"
b111111111111110000 T
b111111111111110000 P"
b0 ]"
b0 +
b0 p"
b0 x"
b1010 s
b10100 C
b10100 }"
b10000 {
b10000 ?"
1!
#19
0!
#20
1<
0l
b10001010 _"
b10 q
b10 ;"
b11111111111111111111111111111111 k
b11111111111111111111111111111111 ~
b1011 -
b1011 k"
b0 +"
b1 z
b1 I"
b10 !"
b0 '"
b1 y
b1 }
b100000 [
b100000 9"
b10010000010000000 0
b10001011000000000000000000001 X
b10001011000000000000000000001 @"
b10001011000000000000000000001 {"
b0 .
b0 w"
0d
1j
b1000 h"
19
b0 p
b0 )"
0;
b11111 ?
b1011 3
b111111 Z
b111111 *"
b1 ]
b1 _
b100100000100000 2
b100100000100000 e"
b100101010010010000010000000 V
b100101010010010000010000000 L"
b0 /
b100100000100000 Y
b1001 @
b101001001 c"
b1010 4
b1010 v"
b1001 6
b1001 u"
b1001 "#
b0 D
b0 :"
b11000 C
b11000 }"
b10100 {
b10100 ?"
b1011 s
b11111 +
b11111 p"
b11111 x"
b0 m
b0 G"
b0 T
b0 P"
b0 g
b0 2"
b0 8"
b0 ,
b0 l"
b0 o"
b101101011111111111111111100 U
b101101011111111111111111100 M"
b101101011111111111111111100 O"
b1100 h
b1100 /"
b1100 1"
b11 `"
b10000 A
b10000 U"
b101111111 d"
b11111111111111111111111111111111 1
b11111111111111111111111111111111 f"
b100000000000000000000000000000001 b"
b1011 5
b1011 ##
b1001010100100100000100000 W
b1001010100100100000100000 |"
b10010000010010100 i
b10010000010010100 ."
b10100 B
b10100 T"
b10100 ~"
1!
#21
0!
#22
1t
1'
0:
b10 4"
1f
b10000100 _"
b1 q
b1 ;"
0*
b10 B"
b10 o
b10 ("
b0 E
b0 F
b1 [
b1 9"
b100 0
b100000000000000000000000000000000 a"
b0 ^
b0 t"
b0 z"
b10 +"
b10 r
b10 &"
b10 ,"
b1001 -
b1001 k"
1$
b1 2
b1 e"
b101100000000000000000000100 V
b101100000000000000000000100 L"
b1 Y
b0 @
b0 c"
b0 4
b0 v"
b1011 6
b1011 u"
b1011 "#
b100 D
b100 :"
b100000 Z
b100000 *"
b0 !"
b10 '"
b1 k
b1 ~
b1001 ?
b1010 3
0j
b10 p
b10 )"
1;
b10 \"
18
b10000000000001111111111111100 X
b10000000000001111111111111100 @"
b10000000000001111111111111100 {"
b11100 i
b11100 ."
b11000 B
b11000 T"
b11000 ~"
b10001011000000000000000000001 W
b10001011000000000000000000001 |"
b1001 5
b1001 ##
b100100000100000 1
b100100000100000 f"
b101001001 d"
b10100 A
b10100 U"
b10001010 `"
b10010000010010100 h
b10010000010010100 /"
b10010000010010100 1"
b100101010010010000010000000 U
b100101010010010000010000000 M"
b100101010010010000010000000 O"
b1000 i"
b1 \
b1 ="
b1 J"
b1011 ,
b1011 l"
b1011 o"
b1100 g
b1100 2"
b101101011111111111111111100 T
b101101011111111111111111100 P"
b0 +
b0 p"
b0 x"
b1100 s
b11100 C
b11100 }"
b11000 {
b11000 ?"
1!
#23
0!
#24
0t
1*
0'
b0 y
b0 }
b0 B"
b0 o
b0 ("
b10 w
0:
b0 4"
0f
b10001000 _"
b10 q
b10 ;"
b0 !"
b0 '"
b0 k
b0 ~
b110 r
b110 &"
b110 ,"
b0 -
b0 k"
b0 +"
b0 z
b0 I"
b0 [
b0 9"
b0 0
b10101100000010010000000000000000 X
b10101100000010010000000000000000 @"
b10101100000010010000000000000000 {"
b0 a"
b0 `
b0 s"
b0 y"
17
0$
b10 n
b10 F"
b10 7"
1e
b0 h"
09
b1 p
b1 )"
b0 ?
b0 3
b1 Z
b1 *"
b0 ]
b0 2
b0 e"
b0 V
b0 L"
b0 Y
b0 6
b0 u"
b0 "#
b0 D
b0 :"
b100000 C
b100000 }"
b11100 {
b11100 ?"
b1101 s
b1011 +
b1011 p"
b1011 x"
b10 ]"
b100101010010010000010000000 T
b100101010010010000010000000 P"
b10010000010010100 g
b10010000010010100 2"
b1001 ,
b1001 l"
b1001 o"
b10 C"
0)
b101100000000000000000000100 U
b101100000000000000000000100 M"
b101100000000000000000000100 O"
b11100 h
b11100 /"
b11100 1"
b10 5"
b10000100 `"
b11000 A
b11000 U"
b0 d"
b1 1
b1 f"
b100000000000000000000000000000000 b"
b1011 5
b1011 ##
b0 W
b0 |"
b0 i
b0 ."
b0 B
b0 T"
b0 ~"
1!
#25
0!
#26
1*
b0 B"
b0 o
b0 ("
1l
b0 q
b0 ;"
1I
b10100001 _"
0:
b0 x
b0 w
b10 E
b10 +"
b10 r
b10 &"
b10 ,"
b10 a"
b10 ^
b10 t"
b10 z"
b0 !"
b0 '"
b0 y
b0 }
b1001000000000000000000 V
b1001000000000000000000 L"
b100100000 c"
b1001 4
b1001 v"
b101011 D
b101011 :"
b0 _
b0 Z
b0 *"
b10 p
b10 )"
b0 7"
0e
b0 \"
08
b0 n
b0 F"
0%
0$
1d
b10 .
b10 w"
bx X
bx @"
bx {"
b100000 i
b100000 ."
b100000 B
b100000 T"
b100000 ~"
b10101100000010010000000000000000 W
b10101100000010010000000000000000 |"
b0 5
b0 ##
b0 b"
b0 1
b0 f"
b0 A
b0 U"
b10001000 `"
b0 5"
b0 h
b0 /"
b0 1"
b0 U
b0 M"
b0 O"
b0 i"
1)
b0 C"
b0 \
b0 ="
b0 J"
b0 ,
b0 l"
b0 o"
b10 8"
b11100 g
b11100 2"
b101100000000000000000000100 T
b101100000000000000000000100 P"
b10 m
b10 G"
b1001 +
b1001 p"
b1001 x"
b1110 s
b100100 C
b100100 }"
b100000 {
b100000 ?"
1!
#27
0!
#28
1:
0I
0l
b10001010 _"
b10 q
b10 ;"
b10 z
b10 I"
bx E
bx F
bx [
bx 9"
bx00 0
b0 .
b0 w"
07
0d
1j
b0 p
b0 )"
b1 h"
1H
b1001 3
b10 ]
bx ^
bx t"
bx z"
bx a"
bx `
bx s"
bx y"
bx 2
bx e"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 V
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 L"
bx /
bx Y
bx @
bx c"
bx 4
bx v"
bx 6
bx u"
bx "#
bx D
bx :"
b101000 C
b101000 }"
b100100 {
b100100 ?"
b1111 s
b0 +
b0 p"
b0 x"
b0 m
b0 G"
b0 ]"
b0 T
b0 P"
b0 g
b0 2"
b0 8"
b1001000000000000000000 U
b1001000000000000000000 M"
b1001000000000000000000 O"
b100000 h
b100000 /"
b100000 1"
b10100001 `"
b100000 A
b100000 U"
b100100000 d"
b10 b"
bx W
bx |"
bx i
bx ."
b100100 B
b100100 T"
b100100 ~"
1!
#29
0!
#30
x*
bx B"
bx o
bx ("
x$"
x%"
x#"
x""
b0 r
b0 &"
b0 ,"
bx z
bx I"
bx y
bx }
b0 +"
bx -
bx k"
b10 >
b10 >"
b10 X"
bx ]
bx _
bx Z
bx *"
bx !"
bx '"
bx k
bx ~
bx ?
bx 3
0j
19
b10 p
b10 )"
b1000 h"
0H
1G
b101000 B
b101000 T"
b101000 ~"
bx 5
bx ##
bx b"
bx 1
bx f"
bx d"
b100100 A
b100100 U"
b10001010 `"
bx h
bx /"
bx 1"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 U
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 M"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 O"
b1 i"
b10 \
b10 ="
b10 J"
b100000 g
b100000 2"
b1001000000000000000000 T
b1001000000000000000000 P"
b10000 s
b101100 C
b101100 }"
b101000 {
b101000 ?"
1!
#31
0!
#32
bx >
bx >"
bx X"
bx <"
x%
x$
bx n
bx F"
0G
b10 \"
18
b110000 C
b110000 }"
b101100 {
b101100 ?"
b10001 s
b10 =
b10 Y"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 T
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 P"
bx g
bx 2"
bx ,
bx l"
bx o"
bx \
bx ="
bx J"
bx C"
x)
b1000 i"
b101000 A
b101000 U"
b101100 B
b101100 T"
b101100 ~"
1!
#33
0!
#34
17
bx .
bx w"
b110000 B
b110000 T"
b110000 ~"
b101100 A
b101100 U"
b10 ]"
bx =
bx Y"
bx m
bx G"
bx +
bx p"
bx x"
b10010 s
b110100 C
b110100 }"
b110000 {
b110000 ?"
1!
#35
0!
#36
b111000 C
b111000 }"
b110100 {
b110100 ?"
b10011 s
b110000 A
b110000 U"
b110100 B
b110100 T"
b110100 ~"
1!
#37
0!
#38
b111000 B
b111000 T"
b111000 ~"
b110100 A
b110100 U"
b10100 s
b111100 C
b111100 }"
b111000 {
b111000 ?"
1!
#39
0!
#40
b1000000 C
b1000000 }"
b111100 {
b111100 ?"
b10101 s
b111000 A
b111000 U"
b111100 B
b111100 T"
b111100 ~"
1!
#41
0!
#42
b1000000 B
b1000000 T"
b1000000 ~"
b111100 A
b111100 U"
b10110 s
b1000100 C
b1000100 }"
b1000000 {
b1000000 ?"
1!
#43
0!
#44
b1001000 C
b1001000 }"
b1000100 {
b1000100 ?"
b10111 s
b1000000 A
b1000000 U"
b1000100 B
b1000100 T"
b1000100 ~"
1!
#45
0!
#46
b1001000 B
b1001000 T"
b1001000 ~"
b1000100 A
b1000100 U"
b11000 s
b1001100 C
b1001100 }"
b1001000 {
b1001000 ?"
1!
#47
0!
#48
b1010000 C
b1010000 }"
b1001100 {
b1001100 ?"
b11001 s
b1001000 A
b1001000 U"
b1001100 B
b1001100 T"
b1001100 ~"
1!
#49
0!
#50
b1010000 B
b1010000 T"
b1010000 ~"
b1001100 A
b1001100 U"
b11010 s
b1010100 C
b1010100 }"
b1010000 {
b1010000 ?"
1!
#51
0!
#52
b1011000 C
b1011000 }"
b1010100 {
b1010100 ?"
b11011 s
b1010000 A
b1010000 U"
b1010100 B
b1010100 T"
b1010100 ~"
1!
#53
0!
#54
b1011000 B
b1011000 T"
b1011000 ~"
b1010100 A
b1010100 U"
b11100 s
b1011100 C
b1011100 }"
b1011000 {
b1011000 ?"
1!
#55
0!
#56
b1100000 C
b1100000 }"
b1011100 {
b1011100 ?"
b11101 s
b1011000 A
b1011000 U"
b1011100 B
b1011100 T"
b1011100 ~"
1!
#57
0!
#58
b1100000 B
b1100000 T"
b1100000 ~"
b1011100 A
b1011100 U"
b11110 s
b1100100 C
b1100100 }"
b1100000 {
b1100000 ?"
1!
#59
0!
#60
b1101000 C
b1101000 }"
b1100100 {
b1100100 ?"
b11111 s
b1100000 A
b1100000 U"
b1100100 B
b1100100 T"
b1100100 ~"
1!
#61
0!
#62
b1101000 B
b1101000 T"
b1101000 ~"
b1100100 A
b1100100 U"
b100000 s
b1101100 C
b1101100 }"
b1101000 {
b1101000 ?"
1!
#63
0!
#64
b1110000 C
b1110000 }"
b1101100 {
b1101100 ?"
b100001 s
b1101000 A
b1101000 U"
b1101100 B
b1101100 T"
b1101100 ~"
1!
#65
0!
#66
b1110000 B
b1110000 T"
b1110000 ~"
b1101100 A
b1101100 U"
b100010 s
b1110100 C
b1110100 }"
b1110000 {
b1110000 ?"
1!
#67
0!
#68
b1111000 C
b1111000 }"
b1110100 {
b1110100 ?"
b100011 s
b1110000 A
b1110000 U"
b1110100 B
b1110100 T"
b1110100 ~"
1!
#69
0!
#70
b1111000 B
b1111000 T"
b1111000 ~"
b1110100 A
b1110100 U"
b100100 s
b1111100 C
b1111100 }"
b1111000 {
b1111000 ?"
1!
