FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2007 Lemote Inc.
 * Author: Fuxin Zhang, zhangfx@lemote.com
 */

#include <linux/export.h>
#include <linux/init.h>
#include <linux/interrupt.h>

#include <asm/irq_cpu.h>
#include <asm/i8259.h>
#include <asm/mipsregs.h>

#include <loongson.h>
#include <machine.h>

#define LOONGSON_TIMER_IRQ	(MIPS_CPU_IRQ_BASE + 7) /* cpu timer */
/* bench 1971.0.0 baae543106eb */
/* bench 1971.0.1 8ccf44a40561 */
/* bench 1971.0.2 57a8d7ac22f2 */
/* bench 1971.0.3 c355b851a51e */
/* bench 1971.0.4 7ce35aa0d7cf */
/* bench 1971.0.5 de8270e02595 */
/* bench 1971.0.6 9428e2b53afb */
/* bench 1971.0.7 b4042d592118 */
/* bench 1971.0.8 ab9bd4df65d2 */
/* bench 1971.0.9 30edcc252406 */
/* bench 1971.0.10 e4884b00d73c */
/* bench 1971.0.11 94df73981383 */
/* bench 1971.0.12 5a2744f44c19 */
/* bench 1971.0.13 44a4419bf5e9 */
#define LOONGSON_SOUTH_BRIDGE_IRQ	(MIPS_CPU_IRQ_BASE + 2) /* i8259 */

#define LOONGSON_INT_BIT_INT0		(1 << 11)
#define LOONGSON_INT_BIT_INT1		(1 << 12)

/*
 * The generic i8259_irq() make the kernel hang on booting.  Since we cannot
 * get the irq via the IRR directly, we access the ISR instead.
 */
int mach_i8259_irq(void)
{
	int irq, isr;

	irq = -1;

/* bench 14506.1.0 aa3f11eb55cf */
/* bench 14506.1.1 8ea750b98d3c */
/* bench 14506.1.2 54306e97303e */
/* bench 14506.1.3 8f5144fc8275 */
/* bench 14506.1.4 464f0bc3d21e */
		raw_spin_lock(&i8259A_lock);
		isr = inb(PIC_MASTER_CMD) &
			~inb(PIC_MASTER_IMR) & ~(1 << PIC_CASCADE_IR);
		if (!isr)
			isr = (inb(PIC_SLAVE_CMD) & ~inb(PIC_SLAVE_IMR)) << 8;
		irq = ffs(isr) - 1;
		if (unlikely(irq == 7)) {
			/*
			 * This may be a spurious interrupt.
			 *
			 * Read the interrupt status register (ISR). If the most
			 * significant bit is not set then there is no valid
			 * interrupt.
			 */
			outb(0x0B, PIC_MASTER_ISR);	/* ISR register */
			if (~inb(PIC_MASTER_ISR) & 0x80)
				irq = -1;
		}
		raw_spin_unlock(&i8259A_lock);
	}

/* bench 6119.3.0 04bbc5baeb1f */
/* bench 6119.3.1 49736b53a5d1 */
/* bench 6119.3.2 5f940a27d561 */
/* bench 6119.3.3 e4be3fadd551 */
/* bench 6119.3.4 6b2a8954f146 */
/* bench 6119.3.5 b4f8ff7fa2bd */
/* bench 6119.3.6 565e3961b8f1 */
/* bench 6119.3.7 84c65e658c35 */
/* bench 6119.3.8 93ee10fc7f5a */
/* bench 6119.3.9 e3de8215fea4 */
EXPORT_SYMBOL(mach_i8259_irq);

static void i8259_irqdispatch(void)
{
	int irq;

	irq = mach_i8259_irq();
	if (irq >= 0)
		do_IRQ(irq);
	else
		spurious_interrupt();
}

void mach_irq_dispatch(unsigned int pending)
{
	if (pending & CAUSEF_IP7)
		do_IRQ(LOONGSON_TIMER_IRQ);
	else if (pending & CAUSEF_IP6) {	/* North Bridge, Perf counter */
		bonito_irqdispatch();
	} else if (pending & CAUSEF_IP3)	/* CPU UART */
		do_IRQ(LOONGSON_UART_IRQ);
	else if (pending & CAUSEF_IP2)	/* South Bridge */
		i8259_irqdispatch();
	else
		spurious_interrupt();
}

static irqreturn_t ip6_action(int cpl, void *dev_id)
{
	return IRQ_HANDLED;
}

void __init mach_init_irq(void)
{
	/* init all controller
	 *   0-15	  ------> i8259 interrupt
	 *   16-23	  ------> mips cpu interrupt
	 *   32-63	  ------> bonito irq
	 */

	/* setup cs5536 as high level trigger */
	LOONGSON_INTPOL = LOONGSON_INT_BIT_INT0 | LOONGSON_INT_BIT_INT1;
	LOONGSON_INTEDGE &= ~(LOONGSON_INT_BIT_INT0 | LOONGSON_INT_BIT_INT1);

	/* Sets the first-level interrupt dispatcher. */
	mips_cpu_irq_init();
	init_i8259_irqs();
	bonito_irq_init();

	/* setup north bridge irq (bonito) */
	if (request_irq(LOONGSON_NORTH_BRIDGE_IRQ, ip6_action,
			IRQF_SHARED | IRQF_NO_THREAD, "cascade", ip6_action))
		pr_err("Failed to register north bridge cascade interrupt\n");
	/* setup source bridge irq (i8259) */
	if (request_irq(LOONGSON_SOUTH_BRIDGE_IRQ, no_action,
			IRQF_NO_THREAD | IRQF_NO_SUSPEND, "cascade", NULL))
		pr_err("Failed to register south bridge cascade interrupt\n");
}
