{"vcs1":{"timestamp_begin":1684261028.923207276, "rt":1.26, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261030.267436392, "rt":1.22, "ut":0.46, "st":0.15}}
{"link":{"timestamp_begin":1684261031.554655277, "rt":0.43, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261028.272402142}
{"VCS_COMP_START_TIME": 1684261028.272402142}
{"VCS_COMP_END_TIME": 1684261033.568922835}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330364}}
{"stitch_vcselab": {"peak_mem": 211884}}
