SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx16
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022_mejora/ipcore_dir/
SET_PREFERENCE workingdirectory D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022_mejora/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022_mejora/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory D:/Practicas/3/VicAlb/SSEE/P1/Xilinx/ssee_prac1_rl_2022_mejora/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cont_8bits_ud
SET_PARAMETER Implementation Fabric
SET_PARAMETER Output_Width 8
SET_PARAMETER Increment_Value 1
SET_PARAMETER Restrict_Count false
SET_PARAMETER Final_Count_Value 1
SET_PARAMETER Count_Mode UPDOWN
SET_PARAMETER Sync_Threshold_Output false
SET_PARAMETER Threshold_Value 1
SET_PARAMETER CE true
SET_PARAMETER SCLR true
SET_PARAMETER SSET false
SET_PARAMETER SINIT false
SET_PARAMETER SINIT_Value 0
SET_PARAMETER SyncCtrlPriority Reset_Overrides_Set
SET_PARAMETER Sync_CE_Priority Sync_Overrides_CE
SET_PARAMETER AINIT_Value 0
SET_PARAMETER Load false
SET_PARAMETER Latency_Configuration Manual
SET_PARAMETER Latency 1
SET_PARAMETER Fb_Latency_Configuration Manual
SET_PARAMETER Fb_Latency 0
SET_PARAMETER Load_Sense Active_High
SET_CORE_NAME Binary Counter
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_counter_binary:11.0
SET_CORE_CLASS com.xilinx.ip.c_counter_binary_v11_0.c_counter_binary_v11_0
SET_CORE_PATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0
SET_CORE_GUIPATH C:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_counter_binary_v11_0/gui/c_counter_binary_v11_0.tcl
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_counter_binary_v11_0\doc\ds215_counter.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_counter_binary_v11_0\doc\c_counter_binary_v11_0_readme.txt><c_counter_binary_v11_0_readme.txt>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_counter_binary_v11_0\doc\c_counter_binary_v11_0_vinfo.html><c_counter_binary_v11_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_counter_binary_v11_0\doc\ds215_counter.pdf><ds215_counter.pdf>
