GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\uart_tx_core.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\uart_tx_string.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v'
WARN  (EX3628) : Redeclaration of ANSI port 'clkout0' is not allowed("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":29)
Undeclared symbol 'lock', assumed default net type 'wire'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":47)
ERROR (EX0302) : No valid top module found
GowinSynthesis finish
