{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669826736085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669826736085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 00:45:35 2022 " "Processing started: Thu Dec 01 00:45:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669826736085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826736085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Modified_ALU_Nbit -c Modified_ALU_Nbit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Modified_ALU_Nbit -c Modified_ALU_Nbit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826736085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669826736434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669826736434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modified_alu_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file modified_alu_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Modified_ALU_Nbit " "Found entity 1: Modified_ALU_Nbit" {  } { { "Modified_ALU_Nbit.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669826743859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "original_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file original_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Original_ALU " "Found entity 1: Original_ALU" {  } { { "Original_ALU.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669826743860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinational_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file combinational_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Combinational_Shifter " "Found entity 1: Combinational_Shifter" {  } { { "Combinational_Shifter.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Combinational_Shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669826743861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_Mode " "Found entity 1: Select_Mode" {  } { { "Select_Mode.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Select_Mode.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669826743862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_modified_alu_nbit.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_modified_alu_nbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Modified_ALU_Nbit " "Found entity 1: tb_Modified_ALU_Nbit" {  } { { "tb_Modified_ALU_Nbit.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/tb_Modified_ALU_Nbit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669826743864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Modified_ALU_Nbit " "Elaborating entity \"Modified_ALU_Nbit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669826743890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Original_ALU Original_ALU:A1 " "Elaborating entity \"Original_ALU\" for hierarchy \"Original_ALU:A1\"" {  } { { "Modified_ALU_Nbit.v" "A1" { Text "D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669826743891 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CB_out Original_ALU.v(17) " "Verilog HDL Always Construct warning at Original_ALU.v(17): inferring latch(es) for variable \"CB_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Original_ALU.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669826743892 "|Modified_ALU_Nbit|Original_ALU:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CB_out Original_ALU.v(19) " "Inferred latch for \"CB_out\" at Original_ALU.v(19)" {  } { { "Original_ALU.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743892 "|Modified_ALU_Nbit|Original_ALU:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Combinational_Shifter Combinational_Shifter:S1 " "Elaborating entity \"Combinational_Shifter\" for hierarchy \"Combinational_Shifter:S1\"" {  } { { "Modified_ALU_Nbit.v" "S1" { Text "D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669826743893 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CB_out Combinational_Shifter.v(17) " "Verilog HDL Always Construct warning at Combinational_Shifter.v(17): inferring latch(es) for variable \"CB_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Combinational_Shifter.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Combinational_Shifter.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669826743893 "|Modified_ALU_Nbit|Combinational_Shifter:S1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CB_out Combinational_Shifter.v(19) " "Inferred latch for \"CB_out\" at Combinational_Shifter.v(19)" {  } { { "Combinational_Shifter.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Combinational_Shifter.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826743893 "|Modified_ALU_Nbit|Combinational_Shifter:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_Mode Select_Mode:S2 " "Elaborating entity \"Select_Mode\" for hierarchy \"Select_Mode:S2\"" {  } { { "Modified_ALU_Nbit.v" "S2" { Text "D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669826743894 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669826744198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Original_ALU:A1\|CB_out " "Latch Original_ALU:A1\|CB_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Mode\[1\] " "Ports D and ENA on the latch are fed by the same signal Mode\[1\]" {  } { { "Modified_ALU_Nbit.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Modified_ALU_Nbit.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669826744203 ""}  } { { "Original_ALU.v" "" { Text "D:/QUARTUS/Modified_ALU_Nbit/Original_ALU.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669826744203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669826744288 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669826744985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669826744985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669826745009 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669826745009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669826745009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669826745009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669826745020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 00:45:45 2022 " "Processing ended: Thu Dec 01 00:45:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669826745020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669826745020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669826745020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669826745020 ""}
