{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 17:47:18 2017 " "Info: Processing started: Fri May 05 17:47:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.Decode register Registrador:pcReg\|Saida\[27\] 47.63 MHz 20.996 ns Internal " "Info: Clock \"clock\" has Internal fmax of 47.63 MHz between source register \"unidadeControle:unidadeControle\|state.Decode\" and destination register \"Registrador:pcReg\|Saida\[27\]\" (period= 20.996 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.771 ns + Longest register register " "Info: + Longest register to register delay is 20.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Decode 1 REG LCFF_X32_Y29_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.398 ns) 0.888 ns unidadeControle:unidadeControle\|WideOr31~1 2 COMB LCCOMB_X32_Y29_N24 81 " "Info: 2: + IC(0.490 ns) + CELL(0.398 ns) = 0.888 ns; Loc. = LCCOMB_X32_Y29_N24; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle\|WideOr31~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.420 ns) 2.247 ns MuxB:MuxB\|Mux31~0 3 COMB LCCOMB_X31_Y29_N30 3 " "Info: 3: + IC(0.939 ns) + CELL(0.420 ns) = 2.247 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.419 ns) 2.939 ns Ula32:Ula\|carry_temp\[0\]~28 4 COMB LCCOMB_X31_Y29_N16 2 " "Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.437 ns) 3.653 ns Ula32:Ula\|carry_temp\[1\]~30 5 COMB LCCOMB_X31_Y29_N10 3 " "Info: 5: + IC(0.277 ns) + CELL(0.437 ns) = 3.653 ns; Loc. = LCCOMB_X31_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.053 ns Ula32:Ula\|carry_temp\[3\]~31 6 COMB LCCOMB_X31_Y29_N2 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X31_Y29_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 4.932 ns Ula32:Ula\|carry_temp\[3\]~45 7 COMB LCCOMB_X32_Y31_N26 3 " "Info: 7: + IC(0.729 ns) + CELL(0.150 ns) = 4.932 ns; Loc. = LCCOMB_X32_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.341 ns Ula32:Ula\|carry_temp\[5\]~32 8 COMB LCCOMB_X32_Y31_N10 1 " "Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 5.341 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.743 ns Ula32:Ula\|carry_temp\[5\]~46 9 COMB LCCOMB_X32_Y31_N28 3 " "Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.743 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.154 ns Ula32:Ula\|carry_temp\[7\]~33 10 COMB LCCOMB_X32_Y31_N12 1 " "Info: 10: + IC(0.261 ns) + CELL(0.150 ns) = 6.154 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.554 ns Ula32:Ula\|carry_temp\[7\]~47 11 COMB LCCOMB_X32_Y31_N6 3 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.554 ns; Loc. = LCCOMB_X32_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.966 ns Ula32:Ula\|carry_temp\[9\]~34 12 COMB LCCOMB_X32_Y31_N30 1 " "Info: 12: + IC(0.262 ns) + CELL(0.150 ns) = 6.966 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 7.368 ns Ula32:Ula\|carry_temp\[9\]~48 13 COMB LCCOMB_X32_Y31_N0 3 " "Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 7.368 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.775 ns Ula32:Ula\|carry_temp\[11\]~35 14 COMB LCCOMB_X32_Y31_N24 1 " "Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y31_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 8.370 ns Ula32:Ula\|carry_temp\[11\]~49 15 COMB LCCOMB_X33_Y31_N26 3 " "Info: 15: + IC(0.445 ns) + CELL(0.150 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.770 ns Ula32:Ula\|carry_temp\[13\]~36 16 COMB LCCOMB_X33_Y31_N30 1 " "Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.770 ns; Loc. = LCCOMB_X33_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.163 ns Ula32:Ula\|carry_temp\[13\]~50 17 COMB LCCOMB_X33_Y31_N28 3 " "Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 9.163 ns; Loc. = LCCOMB_X33_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.150 ns) 9.746 ns Ula32:Ula\|carry_temp\[15\]~37 18 COMB LCCOMB_X34_Y31_N22 1 " "Info: 18: + IC(0.433 ns) + CELL(0.150 ns) = 9.746 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.143 ns Ula32:Ula\|carry_temp\[15\]~51 19 COMB LCCOMB_X34_Y31_N26 3 " "Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 10.143 ns; Loc. = LCCOMB_X34_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.552 ns Ula32:Ula\|carry_temp\[17\]~38 20 COMB LCCOMB_X34_Y31_N28 1 " "Info: 20: + IC(0.259 ns) + CELL(0.150 ns) = 10.552 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 10.953 ns Ula32:Ula\|carry_temp\[17\]~52 21 COMB LCCOMB_X34_Y31_N12 3 " "Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 10.953 ns; Loc. = LCCOMB_X34_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 11.367 ns Ula32:Ula\|carry_temp\[19\]~39 22 COMB LCCOMB_X34_Y31_N30 1 " "Info: 22: + IC(0.264 ns) + CELL(0.150 ns) = 11.367 ns; Loc. = LCCOMB_X34_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 11.769 ns Ula32:Ula\|carry_temp\[19\]~53 23 COMB LCCOMB_X34_Y31_N6 3 " "Info: 23: + IC(0.252 ns) + CELL(0.150 ns) = 11.769 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 12.182 ns Ula32:Ula\|carry_temp\[21\]~40 24 COMB LCCOMB_X34_Y31_N0 1 " "Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 12.182 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 12.780 ns Ula32:Ula\|carry_temp\[21\]~54 25 COMB LCCOMB_X34_Y32_N10 3 " "Info: 25: + IC(0.448 ns) + CELL(0.150 ns) = 12.780 ns; Loc. = LCCOMB_X34_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 13.189 ns Ula32:Ula\|carry_temp\[23\]~41 26 COMB LCCOMB_X34_Y32_N22 1 " "Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 13.189 ns; Loc. = LCCOMB_X34_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 13.587 ns Ula32:Ula\|carry_temp\[23\]~55 27 COMB LCCOMB_X34_Y32_N12 3 " "Info: 27: + IC(0.248 ns) + CELL(0.150 ns) = 13.587 ns; Loc. = LCCOMB_X34_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 13.999 ns Ula32:Ula\|carry_temp\[25\]~42 28 COMB LCCOMB_X34_Y32_N18 1 " "Info: 28: + IC(0.262 ns) + CELL(0.150 ns) = 13.999 ns; Loc. = LCCOMB_X34_Y32_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 14.398 ns Ula32:Ula\|carry_temp\[25\]~56 29 COMB LCCOMB_X34_Y32_N14 3 " "Info: 29: + IC(0.249 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X34_Y32_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.150 ns) 14.957 ns Ula32:Ula\|carry_temp\[27\]~43 30 COMB LCCOMB_X35_Y32_N6 1 " "Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 14.957 ns; Loc. = LCCOMB_X35_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 15.356 ns Ula32:Ula\|carry_temp\[27\]~57 31 COMB LCCOMB_X35_Y32_N22 3 " "Info: 31: + IC(0.249 ns) + CELL(0.150 ns) = 15.356 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 15.768 ns Ula32:Ula\|carry_temp\[29\]~44 32 COMB LCCOMB_X35_Y32_N8 1 " "Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 15.768 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 16.296 ns Ula32:Ula\|carry_temp\[29\]~58 33 COMB LCCOMB_X35_Y32_N16 2 " "Info: 33: + IC(0.253 ns) + CELL(0.275 ns) = 16.296 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 16.834 ns Ula32:Ula\|Mux1~0 34 COMB LCCOMB_X35_Y32_N2 1 " "Info: 34: + IC(0.263 ns) + CELL(0.275 ns) = 16.834 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 17.237 ns Ula32:Ula\|Mux1~1 35 COMB LCCOMB_X35_Y32_N26 4 " "Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X35_Y32_N26; Fanout = 4; COMB Node = 'Ula32:Ula\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 17.642 ns Ula32:Ula\|Equal0~13 36 COMB LCCOMB_X35_Y32_N10 1 " "Info: 36: + IC(0.255 ns) + CELL(0.150 ns) = 17.642 ns; Loc. = LCCOMB_X35_Y32_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|Equal0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { Ula32:Ula|Mux1~1 Ula32:Ula|Equal0~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.408 ns) 18.316 ns Ula32:Ula\|Equal0~10 37 COMB LCCOMB_X35_Y32_N0 1 " "Info: 37: + IC(0.266 ns) + CELL(0.408 ns) = 18.316 ns; Loc. = LCCOMB_X35_Y32_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Ula32:Ula|Equal0~13 Ula32:Ula|Equal0~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 18.722 ns MuxBranch:MuxBranch\|Result~0 38 COMB LCCOMB_X35_Y32_N18 2 " "Info: 38: + IC(0.256 ns) + CELL(0.150 ns) = 18.722 ns; Loc. = LCCOMB_X35_Y32_N18; Fanout = 2; COMB Node = 'MuxBranch:MuxBranch\|Result~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:Ula|Equal0~10 MuxBranch:MuxBranch|Result~0 } "NODE_NAME" } } { "Nossos Componentes/MuxBranch.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxBranch.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 19.128 ns wOrPCControl 39 COMB LCCOMB_X35_Y32_N20 28 " "Info: 39: + IC(0.256 ns) + CELL(0.150 ns) = 19.128 ns; Loc. = LCCOMB_X35_Y32_N20; Fanout = 28; COMB Node = 'wOrPCControl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { MuxBranch:MuxBranch|Result~0 wOrPCControl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.660 ns) 20.771 ns Registrador:pcReg\|Saida\[27\] 40 REG LCFF_X31_Y31_N17 3 " "Info: 40: + IC(0.983 ns) + CELL(0.660 ns) = 20.771 ns; Loc. = LCFF_X31_Y31_N17; Fanout = 3; REG Node = 'Registrador:pcReg\|Saida\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { wOrPCControl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.942 ns ( 38.24 % ) " "Info: Total cell delay = 7.942 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.829 ns ( 61.76 % ) " "Info: Total interconnect delay = 12.829 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.771 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 Ula32:Ula|Equal0~13 Ula32:Ula|Equal0~10 MuxBranch:MuxBranch|Result~0 wOrPCControl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.771 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr31~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~28 {} Ula32:Ula|carry_temp[1]~30 {} Ula32:Ula|carry_temp[3]~31 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~32 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~33 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~34 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~35 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~36 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~37 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~38 {} Ula32:Ula|carry_temp[17]~52 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[19]~53 {} Ula32:Ula|carry_temp[21]~40 {} Ula32:Ula|carry_temp[21]~54 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[23]~55 {} Ula32:Ula|carry_temp[25]~42 {} Ula32:Ula|carry_temp[25]~56 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[27]~57 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~58 {} Ula32:Ula|Mux1~0 {} Ula32:Ula|Mux1~1 {} Ula32:Ula|Equal0~13 {} Ula32:Ula|Equal0~10 {} MuxBranch:MuxBranch|Result~0 {} wOrPCControl {} Registrador:pcReg|Saida[27] {} } { 0.000ns 0.490ns 0.939ns 0.273ns 0.277ns 0.250ns 0.729ns 0.259ns 0.252ns 0.261ns 0.250ns 0.262ns 0.252ns 0.257ns 0.445ns 0.250ns 0.243ns 0.433ns 0.247ns 0.259ns 0.251ns 0.264ns 0.252ns 0.263ns 0.448ns 0.259ns 0.248ns 0.262ns 0.249ns 0.409ns 0.249ns 0.262ns 0.253ns 0.263ns 0.253ns 0.255ns 0.266ns 0.256ns 0.256ns 0.983ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.408ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.865 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1372 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 2.865 ns Registrador:pcReg\|Saida\[27\] 3 REG LCFF_X31_Y31_N17 3 " "Info: 3: + IC(1.225 ns) + CELL(0.537 ns) = 2.865 ns; Loc. = LCFF_X31_Y31_N17; Fanout = 3; REG Node = 'Registrador:pcReg\|Saida\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { clock~clkctrl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.26 % ) " "Info: Total cell delay = 1.526 ns ( 53.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 46.74 % ) " "Info: Total interconnect delay = 1.339 ns ( 46.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[27] {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.876 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1372 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 2.876 ns unidadeControle:unidadeControle\|state.Decode 3 REG LCFF_X32_Y29_N31 7 " "Info: 3: + IC(1.236 ns) + CELL(0.537 ns) = 2.876 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.06 % ) " "Info: Total cell delay = 1.526 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.350 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.350 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.236ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[27] {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.236ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.771 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 Ula32:Ula|Equal0~13 Ula32:Ula|Equal0~10 MuxBranch:MuxBranch|Result~0 wOrPCControl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.771 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr31~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~28 {} Ula32:Ula|carry_temp[1]~30 {} Ula32:Ula|carry_temp[3]~31 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~32 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~33 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~34 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~35 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~36 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~37 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~38 {} Ula32:Ula|carry_temp[17]~52 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[19]~53 {} Ula32:Ula|carry_temp[21]~40 {} Ula32:Ula|carry_temp[21]~54 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[23]~55 {} Ula32:Ula|carry_temp[25]~42 {} Ula32:Ula|carry_temp[25]~56 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[27]~57 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~58 {} Ula32:Ula|Mux1~0 {} Ula32:Ula|Mux1~1 {} Ula32:Ula|Equal0~13 {} Ula32:Ula|Equal0~10 {} MuxBranch:MuxBranch|Result~0 {} wOrPCControl {} Registrador:pcReg|Saida[27] {} } { 0.000ns 0.490ns 0.939ns 0.273ns 0.277ns 0.250ns 0.729ns 0.259ns 0.252ns 0.261ns 0.250ns 0.262ns 0.252ns 0.257ns 0.445ns 0.250ns 0.243ns 0.433ns 0.247ns 0.259ns 0.251ns 0.264ns 0.252ns 0.263ns 0.448ns 0.259ns 0.248ns 0.262ns 0.249ns 0.409ns 0.249ns 0.262ns 0.253ns 0.263ns 0.253ns 0.255ns 0.266ns 0.256ns 0.256ns 0.983ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.150ns 0.408ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clock clock~clkctrl Registrador:pcReg|Saida[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[27] {} } { 0.000ns 0.000ns 0.114ns 1.225ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.236ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[30\] unidadeControle:unidadeControle\|state.Decode 27.820 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[30\]\" through register \"unidadeControle:unidadeControle\|state.Decode\" is 27.820 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.876 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1372 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1372; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.537 ns) 2.876 ns unidadeControle:unidadeControle\|state.Decode 3 REG LCFF_X32_Y29_N31 7 " "Info: 3: + IC(1.236 ns) + CELL(0.537 ns) = 2.876 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.06 % ) " "Info: Total cell delay = 1.526 ns ( 53.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.350 ns ( 46.94 % ) " "Info: Total interconnect delay = 1.350 ns ( 46.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.236ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.694 ns + Longest register pin " "Info: + Longest register to pin delay is 24.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.Decode 1 REG LCFF_X32_Y29_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y29_N31; Fanout = 7; REG Node = 'unidadeControle:unidadeControle\|state.Decode'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.398 ns) 0.888 ns unidadeControle:unidadeControle\|WideOr31~1 2 COMB LCCOMB_X32_Y29_N24 81 " "Info: 2: + IC(0.490 ns) + CELL(0.398 ns) = 0.888 ns; Loc. = LCCOMB_X32_Y29_N24; Fanout = 81; COMB Node = 'unidadeControle:unidadeControle\|WideOr31~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.420 ns) 2.247 ns MuxB:MuxB\|Mux31~0 3 COMB LCCOMB_X31_Y29_N30 3 " "Info: 3: + IC(0.939 ns) + CELL(0.420 ns) = 2.247 ns; Loc. = LCCOMB_X31_Y29_N30; Fanout = 3; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.419 ns) 2.939 ns Ula32:Ula\|carry_temp\[0\]~28 4 COMB LCCOMB_X31_Y29_N16 2 " "Info: 4: + IC(0.273 ns) + CELL(0.419 ns) = 2.939 ns; Loc. = LCCOMB_X31_Y29_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.437 ns) 3.653 ns Ula32:Ula\|carry_temp\[1\]~30 5 COMB LCCOMB_X31_Y29_N10 3 " "Info: 5: + IC(0.277 ns) + CELL(0.437 ns) = 3.653 ns; Loc. = LCCOMB_X31_Y29_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 4.053 ns Ula32:Ula\|carry_temp\[3\]~31 6 COMB LCCOMB_X31_Y29_N2 1 " "Info: 6: + IC(0.250 ns) + CELL(0.150 ns) = 4.053 ns; Loc. = LCCOMB_X31_Y29_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.150 ns) 4.932 ns Ula32:Ula\|carry_temp\[3\]~45 7 COMB LCCOMB_X32_Y31_N26 3 " "Info: 7: + IC(0.729 ns) + CELL(0.150 ns) = 4.932 ns; Loc. = LCCOMB_X32_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 5.341 ns Ula32:Ula\|carry_temp\[5\]~32 8 COMB LCCOMB_X32_Y31_N10 1 " "Info: 8: + IC(0.259 ns) + CELL(0.150 ns) = 5.341 ns; Loc. = LCCOMB_X32_Y31_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 5.743 ns Ula32:Ula\|carry_temp\[5\]~46 9 COMB LCCOMB_X32_Y31_N28 3 " "Info: 9: + IC(0.252 ns) + CELL(0.150 ns) = 5.743 ns; Loc. = LCCOMB_X32_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 6.154 ns Ula32:Ula\|carry_temp\[7\]~33 10 COMB LCCOMB_X32_Y31_N12 1 " "Info: 10: + IC(0.261 ns) + CELL(0.150 ns) = 6.154 ns; Loc. = LCCOMB_X32_Y31_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 6.554 ns Ula32:Ula\|carry_temp\[7\]~47 11 COMB LCCOMB_X32_Y31_N6 3 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 6.554 ns; Loc. = LCCOMB_X32_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.966 ns Ula32:Ula\|carry_temp\[9\]~34 12 COMB LCCOMB_X32_Y31_N30 1 " "Info: 12: + IC(0.262 ns) + CELL(0.150 ns) = 6.966 ns; Loc. = LCCOMB_X32_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 7.368 ns Ula32:Ula\|carry_temp\[9\]~48 13 COMB LCCOMB_X32_Y31_N0 3 " "Info: 13: + IC(0.252 ns) + CELL(0.150 ns) = 7.368 ns; Loc. = LCCOMB_X32_Y31_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 7.775 ns Ula32:Ula\|carry_temp\[11\]~35 14 COMB LCCOMB_X32_Y31_N24 1 " "Info: 14: + IC(0.257 ns) + CELL(0.150 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y31_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.150 ns) 8.370 ns Ula32:Ula\|carry_temp\[11\]~49 15 COMB LCCOMB_X33_Y31_N26 3 " "Info: 15: + IC(0.445 ns) + CELL(0.150 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.770 ns Ula32:Ula\|carry_temp\[13\]~36 16 COMB LCCOMB_X33_Y31_N30 1 " "Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.770 ns; Loc. = LCCOMB_X33_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 9.163 ns Ula32:Ula\|carry_temp\[13\]~50 17 COMB LCCOMB_X33_Y31_N28 3 " "Info: 17: + IC(0.243 ns) + CELL(0.150 ns) = 9.163 ns; Loc. = LCCOMB_X33_Y31_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.150 ns) 9.746 ns Ula32:Ula\|carry_temp\[15\]~37 18 COMB LCCOMB_X34_Y31_N22 1 " "Info: 18: + IC(0.433 ns) + CELL(0.150 ns) = 9.746 ns; Loc. = LCCOMB_X34_Y31_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 10.143 ns Ula32:Ula\|carry_temp\[15\]~51 19 COMB LCCOMB_X34_Y31_N26 3 " "Info: 19: + IC(0.247 ns) + CELL(0.150 ns) = 10.143 ns; Loc. = LCCOMB_X34_Y31_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 10.552 ns Ula32:Ula\|carry_temp\[17\]~38 20 COMB LCCOMB_X34_Y31_N28 1 " "Info: 20: + IC(0.259 ns) + CELL(0.150 ns) = 10.552 ns; Loc. = LCCOMB_X34_Y31_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 10.953 ns Ula32:Ula\|carry_temp\[17\]~52 21 COMB LCCOMB_X34_Y31_N12 3 " "Info: 21: + IC(0.251 ns) + CELL(0.150 ns) = 10.953 ns; Loc. = LCCOMB_X34_Y31_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 11.367 ns Ula32:Ula\|carry_temp\[19\]~39 22 COMB LCCOMB_X34_Y31_N30 1 " "Info: 22: + IC(0.264 ns) + CELL(0.150 ns) = 11.367 ns; Loc. = LCCOMB_X34_Y31_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 11.769 ns Ula32:Ula\|carry_temp\[19\]~53 23 COMB LCCOMB_X34_Y31_N6 3 " "Info: 23: + IC(0.252 ns) + CELL(0.150 ns) = 11.769 ns; Loc. = LCCOMB_X34_Y31_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 12.182 ns Ula32:Ula\|carry_temp\[21\]~40 24 COMB LCCOMB_X34_Y31_N0 1 " "Info: 24: + IC(0.263 ns) + CELL(0.150 ns) = 12.182 ns; Loc. = LCCOMB_X34_Y31_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.150 ns) 12.780 ns Ula32:Ula\|carry_temp\[21\]~54 25 COMB LCCOMB_X34_Y32_N10 3 " "Info: 25: + IC(0.448 ns) + CELL(0.150 ns) = 12.780 ns; Loc. = LCCOMB_X34_Y32_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.598 ns" { Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 13.189 ns Ula32:Ula\|carry_temp\[23\]~41 26 COMB LCCOMB_X34_Y32_N22 1 " "Info: 26: + IC(0.259 ns) + CELL(0.150 ns) = 13.189 ns; Loc. = LCCOMB_X34_Y32_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 13.587 ns Ula32:Ula\|carry_temp\[23\]~55 27 COMB LCCOMB_X34_Y32_N12 3 " "Info: 27: + IC(0.248 ns) + CELL(0.150 ns) = 13.587 ns; Loc. = LCCOMB_X34_Y32_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 13.999 ns Ula32:Ula\|carry_temp\[25\]~42 28 COMB LCCOMB_X34_Y32_N18 1 " "Info: 28: + IC(0.262 ns) + CELL(0.150 ns) = 13.999 ns; Loc. = LCCOMB_X34_Y32_N18; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 14.398 ns Ula32:Ula\|carry_temp\[25\]~56 29 COMB LCCOMB_X34_Y32_N14 3 " "Info: 29: + IC(0.249 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X34_Y32_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.150 ns) 14.957 ns Ula32:Ula\|carry_temp\[27\]~43 30 COMB LCCOMB_X35_Y32_N6 1 " "Info: 30: + IC(0.409 ns) + CELL(0.150 ns) = 14.957 ns; Loc. = LCCOMB_X35_Y32_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 15.356 ns Ula32:Ula\|carry_temp\[27\]~57 31 COMB LCCOMB_X35_Y32_N22 3 " "Info: 31: + IC(0.249 ns) + CELL(0.150 ns) = 15.356 ns; Loc. = LCCOMB_X35_Y32_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 15.768 ns Ula32:Ula\|carry_temp\[29\]~44 32 COMB LCCOMB_X35_Y32_N8 1 " "Info: 32: + IC(0.262 ns) + CELL(0.150 ns) = 15.768 ns; Loc. = LCCOMB_X35_Y32_N8; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 16.296 ns Ula32:Ula\|carry_temp\[29\]~58 33 COMB LCCOMB_X35_Y32_N16 2 " "Info: 33: + IC(0.253 ns) + CELL(0.275 ns) = 16.296 ns; Loc. = LCCOMB_X35_Y32_N16; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[29\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 16.834 ns Ula32:Ula\|Mux1~0 34 COMB LCCOMB_X35_Y32_N2 1 " "Info: 34: + IC(0.263 ns) + CELL(0.275 ns) = 16.834 ns; Loc. = LCCOMB_X35_Y32_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 17.237 ns Ula32:Ula\|Mux1~1 35 COMB LCCOMB_X35_Y32_N26 4 " "Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X35_Y32_N26; Fanout = 4; COMB Node = 'Ula32:Ula\|Mux1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.649 ns) + CELL(2.808 ns) 24.694 ns Alu\[30\] 36 PIN PIN_A22 0 " "Info: 36: + IC(4.649 ns) + CELL(2.808 ns) = 24.694 ns; Loc. = PIN_A22; Fanout = 0; PIN Node = 'Alu\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.457 ns" { Ula32:Ula|Mux1~1 Alu[30] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.232 ns ( 37.39 % ) " "Info: Total cell delay = 9.232 ns ( 37.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.462 ns ( 62.61 % ) " "Info: Total interconnect delay = 15.462 ns ( 62.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.694 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 Alu[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.694 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr31~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~28 {} Ula32:Ula|carry_temp[1]~30 {} Ula32:Ula|carry_temp[3]~31 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~32 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~33 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~34 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~35 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~36 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~37 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~38 {} Ula32:Ula|carry_temp[17]~52 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[19]~53 {} Ula32:Ula|carry_temp[21]~40 {} Ula32:Ula|carry_temp[21]~54 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[23]~55 {} Ula32:Ula|carry_temp[25]~42 {} Ula32:Ula|carry_temp[25]~56 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[27]~57 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~58 {} Ula32:Ula|Mux1~0 {} Ula32:Ula|Mux1~1 {} Alu[30] {} } { 0.000ns 0.490ns 0.939ns 0.273ns 0.277ns 0.250ns 0.729ns 0.259ns 0.252ns 0.261ns 0.250ns 0.262ns 0.252ns 0.257ns 0.445ns 0.250ns 0.243ns 0.433ns 0.247ns 0.259ns 0.251ns 0.264ns 0.252ns 0.263ns 0.448ns 0.259ns 0.248ns 0.262ns 0.249ns 0.409ns 0.249ns 0.262ns 0.253ns 0.263ns 0.253ns 4.649ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.Decode } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.Decode {} } { 0.000ns 0.000ns 0.114ns 1.236ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.694 ns" { unidadeControle:unidadeControle|state.Decode unidadeControle:unidadeControle|WideOr31~1 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~28 Ula32:Ula|carry_temp[1]~30 Ula32:Ula|carry_temp[3]~31 Ula32:Ula|carry_temp[3]~45 Ula32:Ula|carry_temp[5]~32 Ula32:Ula|carry_temp[5]~46 Ula32:Ula|carry_temp[7]~33 Ula32:Ula|carry_temp[7]~47 Ula32:Ula|carry_temp[9]~34 Ula32:Ula|carry_temp[9]~48 Ula32:Ula|carry_temp[11]~35 Ula32:Ula|carry_temp[11]~49 Ula32:Ula|carry_temp[13]~36 Ula32:Ula|carry_temp[13]~50 Ula32:Ula|carry_temp[15]~37 Ula32:Ula|carry_temp[15]~51 Ula32:Ula|carry_temp[17]~38 Ula32:Ula|carry_temp[17]~52 Ula32:Ula|carry_temp[19]~39 Ula32:Ula|carry_temp[19]~53 Ula32:Ula|carry_temp[21]~40 Ula32:Ula|carry_temp[21]~54 Ula32:Ula|carry_temp[23]~41 Ula32:Ula|carry_temp[23]~55 Ula32:Ula|carry_temp[25]~42 Ula32:Ula|carry_temp[25]~56 Ula32:Ula|carry_temp[27]~43 Ula32:Ula|carry_temp[27]~57 Ula32:Ula|carry_temp[29]~44 Ula32:Ula|carry_temp[29]~58 Ula32:Ula|Mux1~0 Ula32:Ula|Mux1~1 Alu[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.694 ns" { unidadeControle:unidadeControle|state.Decode {} unidadeControle:unidadeControle|WideOr31~1 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~28 {} Ula32:Ula|carry_temp[1]~30 {} Ula32:Ula|carry_temp[3]~31 {} Ula32:Ula|carry_temp[3]~45 {} Ula32:Ula|carry_temp[5]~32 {} Ula32:Ula|carry_temp[5]~46 {} Ula32:Ula|carry_temp[7]~33 {} Ula32:Ula|carry_temp[7]~47 {} Ula32:Ula|carry_temp[9]~34 {} Ula32:Ula|carry_temp[9]~48 {} Ula32:Ula|carry_temp[11]~35 {} Ula32:Ula|carry_temp[11]~49 {} Ula32:Ula|carry_temp[13]~36 {} Ula32:Ula|carry_temp[13]~50 {} Ula32:Ula|carry_temp[15]~37 {} Ula32:Ula|carry_temp[15]~51 {} Ula32:Ula|carry_temp[17]~38 {} Ula32:Ula|carry_temp[17]~52 {} Ula32:Ula|carry_temp[19]~39 {} Ula32:Ula|carry_temp[19]~53 {} Ula32:Ula|carry_temp[21]~40 {} Ula32:Ula|carry_temp[21]~54 {} Ula32:Ula|carry_temp[23]~41 {} Ula32:Ula|carry_temp[23]~55 {} Ula32:Ula|carry_temp[25]~42 {} Ula32:Ula|carry_temp[25]~56 {} Ula32:Ula|carry_temp[27]~43 {} Ula32:Ula|carry_temp[27]~57 {} Ula32:Ula|carry_temp[29]~44 {} Ula32:Ula|carry_temp[29]~58 {} Ula32:Ula|Mux1~0 {} Ula32:Ula|Mux1~1 {} Alu[30] {} } { 0.000ns 0.490ns 0.939ns 0.273ns 0.277ns 0.250ns 0.729ns 0.259ns 0.252ns 0.261ns 0.250ns 0.262ns 0.252ns 0.257ns 0.445ns 0.250ns 0.243ns 0.433ns 0.247ns 0.259ns 0.251ns 0.264ns 0.252ns 0.263ns 0.448ns 0.259ns 0.248ns 0.262ns 0.249ns 0.409ns 0.249ns 0.262ns 0.253ns 0.263ns 0.253ns 4.649ns } { 0.000ns 0.398ns 0.420ns 0.419ns 0.437ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 17:47:18 2017 " "Info: Processing ended: Fri May 05 17:47:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
