var nodenames = {
// Ports
gnd: 3,
vdd: 5,
adr_clk_n: 955,
adr_clk: 6,
phi_clk: 1047,
phi_clk_n: 727,
t4_clk_n: 30,
t4_clk: 31,
main_clk_n: 4,
main_clk: 12,
buke: 951,
unor: 29,
syro: 709,
tutu: 710,
umut: 720,
zacw_q: 17,
irq_head_d_y: 1017,
a0: 1033,
a1: 1153,
a2: 1271,
a3: 1389,
a4: 1507,
a5: 1627,
a6: 1746,
a7: 1865,
a8: 1145,
a9: 1263,
a10: 1381,
a11: 1498,
a12: 1618,
a13: 1744,
a14: 1863,
a15: 1969,
sync_reset: 11,
async_reset: 10,
int0: 1148,
int1: 1266,
int2: 1384,
int3: 1501,
int4: 1621,
int5: 1739,
int6: 1858,
int7: 1976,
inta0: 1056,
inta1: 1175,
inta2: 1293,
inta3: 1410,
inta4: 1528,
inta5: 1648,
inta6: 1767,
inta7: 1884,
nmi: 487,
m1: 52,
prefix_cb: 0,
rd: 616,
wr: 728,
mreq: 119,
d0: 43,
d1: 44,
d2: 45,
d3: 46,
d4: 47,
d5: 48,
d6: 49,
d7: 50,
db0: 80,
db1: 81,
db2: 82,
db3: 83,
db4: 84,
db5: 85,
db6: 86,
db7: 87,
halt_n: 1,
stop_n: 8,
osc_stable: 9,
wake: 128,
// Registers
reg_a0: 1050,
reg_a1: 1169,
reg_a2: 1287,
reg_a3: 1405,
reg_a4: 1522,
reg_a5: 1642,
reg_a6: 1761,
reg_a7: 1879,
reg_b0: 1039,
reg_b1: 1161,
reg_b2: 1279,
reg_b3: 1397,
reg_b4: 1513,
reg_b5: 1634,
reg_b6: 1753,
reg_b7: 1871,
reg_c0: 1040,
reg_c1: 1162,
reg_c2: 1280,
reg_c3: 1398,
reg_c4: 1514,
reg_c5: 1635,
reg_c6: 1754,
reg_c7: 1872,
reg_d0: 1041,
reg_d1: 1163,
reg_d2: 1281,
reg_d3: 1399,
reg_d4: 1515,
reg_d5: 1636,
reg_d6: 1755,
reg_d7: 1873,
reg_e0: 1042,
reg_e1: 1164,
reg_e2: 1282,
reg_e3: 1400,
reg_e4: 1516,
reg_e5: 1637,
reg_e6: 1756,
reg_e7: 1874,
reg_h0: 1043,
reg_h1: 1165,
reg_h2: 1283,
reg_h3: 1401,
reg_h4: 1517,
reg_h5: 1638,
reg_h6: 1757,
reg_h7: 1875,
reg_l0: 1044,
reg_l1: 1166,
reg_l2: 1284,
reg_l3: 1402,
reg_l4: 1518,
reg_l5: 1639,
reg_l6: 1758,
reg_l7: 1876,
reg_w0: 1045,
reg_w1: 1158,
reg_w2: 1276,
reg_w3: 1395,
reg_w4: 1519,
reg_w5: 1632,
reg_w6: 1751,
reg_w7: 1870,
reg_z0: 1046,
reg_z1: 1159,
reg_z2: 1277,
reg_z3: 1396,
reg_z4: 764,
reg_z5: 759,
reg_z6: 782,
reg_z7: 789,
reg_pch0: 1057,
reg_pch1: 1176,
reg_pch2: 1295,
reg_pch3: 1413,
reg_pch4: 1529,
reg_pch5: 1649,
reg_pch6: 1769,
reg_pch7: 1886,
reg_pch_n0: 1034,
reg_pch_n1: 1154,
reg_pch_n2: 1272,
reg_pch_n3: 1391,
reg_pch_n4: 1508,
reg_pch_n5: 1628,
reg_pch_n6: 1747,
reg_pch_n7: 1866,
reg_pcl0: 1058,
reg_pcl1: 1177,
reg_pcl2: 1296,
reg_pcl3: 1414,
reg_pcl4: 1530,
reg_pcl5: 1650,
reg_pcl6: 1770,
reg_pcl7: 1887,
reg_pcl_n0: 1035,
reg_pcl_n1: 1155,
reg_pcl_n2: 1273,
reg_pcl_n3: 1392,
reg_pcl_n4: 1509,
reg_pcl_n5: 1629,
reg_pcl_n6: 1748,
reg_pcl_n7: 1867,
reg_sph0: 1059,
reg_sph1: 1178,
reg_sph2: 1297,
reg_sph3: 1415,
reg_sph4: 1531,
reg_sph5: 1651,
reg_sph6: 1771,
reg_sph7: 1888,
reg_sph_n0: 1036,
reg_sph_n1: 1156,
reg_sph_n2: 1274,
reg_sph_n3: 1393,
reg_sph_n4: 1510,
reg_sph_n5: 1630,
reg_sph_n6: 1749,
reg_sph_n7: 1868,
reg_spl0: 1060,
reg_spl1: 1179,
reg_spl2: 1298,
reg_spl3: 1416,
reg_spl4: 1532,
reg_spl5: 1652,
reg_spl6: 1772,
reg_spl7: 1889,
reg_spl_n0: 1037,
reg_spl_n1: 1157,
reg_spl_n2: 1275,
reg_spl_n3: 1394,
reg_spl_n4: 1511,
reg_spl_n5: 1631,
reg_spl_n6: 1750,
reg_spl_n7: 1869,
// Control
mcyc0: 458,
mcyc1: 453,
mcyc2: 404,
mcyc_n0: 130,
mcyc_n1: 122,
mcyc_n2: 117,
mcyc_buf0: 131,
mcyc_buf1: 125,
mcyc_buf2: 121,
opcode0: 115,
opcode1: 111,
opcode2: 108,
opcode3: 796,
opcode4: 804,
opcode5: 807,
opcode6: 34,
opcode7: 26,
opcode_n_buf1_0: 113,
opcode_n_buf1_1: 109,
opcode_n_buf1_2: 106,
opcode_n_buf1_3: 77,
opcode_n_buf1_4: 38,
opcode_n_buf1_5: 36,
opcode_n_buf1_6: 32,
opcode_n_buf1_7: 24,
opcode_n_buf2_0: 745,
opcode_n_buf2_1: 748,
opcode_n_buf2_2: 751,
opcode_n_buf2_3: 794,
opcode_n_buf2_4: 805,
opcode_n_buf2_5: 808,
table_cb_n: 27,
table_cb: 23,
table_cb_buf_n: 20,
in_intr_n: 13,
in_intr: 18,
in_intr_buf_n: 16,
// ALU
flag_h: 767,
flag_c: 777,
flag_n: 790,
flag_z: 820,
// Decoder
}
