GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v'
Analyzing Verilog file 'D:\fpga\proj\fpga_project\src\gowin_pllvr\gowin_pllvr.v'
Analyzing Verilog file 'D:\fpga\proj\fpga_project\src\top.v'
WARN  (EX3628) : Redeclaration of ANSI port 'uart0txd' is not allowed("D:\fpga\proj\fpga_project\src\top.v":58)
WARN  (EX3136) : Invalid size of integer constant literal("D:\fpga\proj\fpga_project\src\top.v":63)
WARN  (EX3136) : Invalid size of integer constant literal("D:\fpga\proj\fpga_project\src\top.v":68)
WARN  (EX3073) : Port 'master_hclk' remains unconnected for this instance("D:\fpga\proj\fpga_project\src\top.v":142)
Compiling module 'top_hdl'("D:\fpga\proj\fpga_project\src\top.v":14)
Compiling module 'Gowin_PLLVR'("D:\fpga\proj\fpga_project\src\gowin_pllvr\gowin_pllvr.v":9)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
Compiling module '**'("D:\fpga\proj\fpga_project\src\gowin_empu\gowin_empu.v":0)
WARN  (EX2565) : Input 'master_hrdata[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hrdata[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hreadyout' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hresp' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hexresp' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hruser[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hruser[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
WARN  (EX2565) : Input 'master_hruser[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\fpga\proj\fpga_project\src\top.v":142)
NOTE  (EX0101) : Current top module is "top_hdl"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input adcSdo1 is unused("D:\fpga\proj\fpga_project\src\top.v":23)
WARN  (CV0016) : Input adcRvs is unused("D:\fpga\proj\fpga_project\src\top.v":24)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\fpga\proj\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "D:\fpga\proj\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
