# TCL File Generated by Component Editor 18.1
# Sun Nov 18 22:07:37 CET 2018
# DO NOT MODIFY


# 
# uart_interface "UART interface" v1.0
# Nicolas Peslerbe 2018.11.18.22:07:37
# Homade uart interface by Nicolas Peslerbe
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module uart_interface
# 
set_module_property DESCRIPTION "Homade uart interface by Nicolas Peslerbe"
set_module_property NAME uart_interface
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR "Nicolas Peslerbe"
set_module_property DISPLAY_NAME "UART interface"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL uart
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file uart.vhd VHDL PATH ../hdl/uart.vhd
add_fileset_file read.vhd VHDL PATH ../hdl/read.vhd
add_fileset_file read_buffer.vhd VHDL PATH ../hdl/read_buffer.vhd
add_fileset_file setup.vhd VHDL PATH ../hdl/setup.vhd
add_fileset_file write.vhd VHDL PATH ../hdl/write.vhd
add_fileset_file write_buffer.vhd VHDL PATH ../hdl/write_buffer.vhd
add_fileset_file flags.vhd VHDL PATH ../hdl/flags.vhd

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL uart
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file uart.vhd VHDL PATH ../hdl/uart.vhd
add_fileset_file read.vhd VHDL PATH ../hdl/read.vhd
add_fileset_file read_buffer.vhd VHDL PATH ../hdl/read_buffer.vhd
add_fileset_file setup.vhd VHDL PATH ../hdl/setup.vhd
add_fileset_file write.vhd VHDL PATH ../hdl/write.vhd
add_fileset_file write_buffer.vhd VHDL PATH ../hdl/write_buffer.vhd
add_fileset_file flags.vhd VHDL PATH ../hdl/flags.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL uart
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file uart.vhd VHDL PATH ../hdl/uart.vhd
add_fileset_file read.vhd VHDL PATH ../hdl/read.vhd
add_fileset_file read_buffer.vhd VHDL PATH ../hdl/read_buffer.vhd
add_fileset_file setup.vhd VHDL PATH ../hdl/setup.vhd
add_fileset_file write.vhd VHDL PATH ../hdl/write.vhd
add_fileset_file write_buffer.vhd VHDL PATH ../hdl/write_buffer.vhd
add_fileset_file flags.vhd VHDL PATH ../hdl/flags.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clock
set_interface_property avalon_slave_0 associatedReset reset
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 avs_address address Input 2
add_interface_port avalon_slave_0 avs_read read Input 1
add_interface_port avalon_slave_0 avs_readdata readdata Output 32
add_interface_port avalon_slave_0 avs_write write Input 1
add_interface_port avalon_slave_0 avs_writedata writedata Input 32
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset_n Input 1


# 
# connection point external_connections
# 
add_interface external_connections conduit end
set_interface_property external_connections associatedClock clock
set_interface_property external_connections associatedReset ""
set_interface_property external_connections ENABLED true
set_interface_property external_connections EXPORT_OF ""
set_interface_property external_connections PORT_NAME_MAP ""
set_interface_property external_connections CMSIS_SVD_VARIABLES ""
set_interface_property external_connections SVD_ADDRESS_GROUP ""

add_interface_port external_connections tx tx Output 1
add_interface_port external_connections rx rx Input 1

