Title,AuthorIDs,AuthorNames,Cited_url
[BOOK];[B]; ;Parallel processing for jet engine control,,,"/scholar?cites=9039832938546640298&as_sdt=2005&sciodt=0,5&hl=en"
Token ring reliability models,,,"/scholar?cites=4049118361729903516&as_sdt=2005&sciodt=0,5&hl=en"
[CITATION];[C]; ;VLSI implementation of fault-tolerant systolic arrays,,,"/scholar?cites=16083201761955640068&as_sdt=2005&sciodt=0,5&hl=en"
Bounds on performance of VLSI processor arrays,ttUIYysAAAAJ;A9jJPF8AAAAJ,A Nayak;N Santoro,"/scholar?cites=5949826315672279887&as_sdt=2005&sciodt=0,5&hl=en"
[PDF];[PDF]; ;Geometric characterizations of fault patterns in linear systolic arrays.,,,"/scholar?cites=4568120526177311462&as_sdt=2005&sciodt=0,5&hl=en"
On reliability analysis of chordal rings,ttUIYysAAAAJ;A9jJPF8AAAAJ,A Nayak;N Santoro,"/scholar?cites=6638258903626636446&as_sdt=2005&sciodt=0,5&hl=en"
[CITATION];[C]; ;The twisted double helix: a minimum distance architecture for 5th generation computing,,,"/scholar?cites=13224167785712854362&as_sdt=2005&sciodt=0,5&hl=en"
Self-diagnosis of regular arrays of processors,,,"/scholar?cites=9558222719220892638&as_sdt=2005&sciodt=0,5&hl=en"
[CITATION];[C]; ;Parallel Network Topologies For Factory Environments,,,
[PDF];[PDF]; ;Bounds on Performance of VLSI Processor Arrays (Preliminary Version),ttUIYysAAAAJ;A9jJPF8AAAAJ,A Nayak;N Santoro,
Local‚Äêarea network reliability models,,,
[CITATION];[C]; ;Limits to Reconfigurability of Loop Topologies',bCUlt0oAAAAJ;wKWFazoAAAAJ,S Tzafestas;P Borne,
On reliability analysis of forward loop forward hop networks,Ebd9BNMAAAAJ,S Ramsundar,
[CITATION];[C]; ;RMCNET: A LOCAL AREA NETWORK OF MULTIPLE CONNECTIVITY,,,
