Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot VPPL_TB_behav xil_defaultlib.VPPL_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'last_movement' [C:/Users/sjasi3/ECE385_FP/tetris_logic1/tetris_logic1.srcs/sim_1/new/VPPL_TB.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FPL_sv_1514274765
Compiling module xil_defaultlib.FPL
Compiling module xil_defaultlib.VPPL
Compiling module xil_defaultlib.VPPL_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot VPPL_TB_behav
