Analysis & Synthesis report for Lab1Demo
Tue May 21 01:44:12 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP_Schematic|Invader_move:mv1|prt_st
 11. State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3|cur_st
 12. State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|cur_st
 13. State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state
 14. State Machine - |TOP_Schematic|controller:inst46|prt_st
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for TOP_MSS_DEMO:inst9|audio_codec_controller:inst2
 21. Source assignments for sld_signaltap:auto_signaltap_0
 22. Parameter Settings for User Entity Instance: objects_mux:MUX
 23. Parameter Settings for User Entity Instance: controller:inst46
 24. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3
 25. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|right:inst5|lpm_constant:LPM_CONSTANT_component
 26. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|left:inst9|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|space:inst3|lpm_constant:LPM_CONSTANT_component
 28. Parameter Settings for User Entity Instance: one_sec_counter:sec2
 29. Parameter Settings for User Entity Instance: one_sec_counter:sec
 30. Parameter Settings for User Entity Instance: square_object:inst7
 31. Parameter Settings for User Entity Instance: Player_move:mv2
 32. Parameter Settings for User Entity Instance: square_object:inst6
 33. Parameter Settings for User Entity Instance: Invader_move:mv1
 34. Parameter Settings for User Entity Instance: square_object:inst29
 35. Parameter Settings for User Entity Instance: Lrrr_move:inst32
 36. Parameter Settings for User Entity Instance: square_object:inst38
 37. Parameter Settings for User Entity Instance: screenmiddlex:inst39|lpm_constant:LPM_CONSTANT_component
 38. Parameter Settings for User Entity Instance: square_object:inst44
 39. Parameter Settings for User Entity Instance: screenmiddlex:inst42|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for User Entity Instance: square_object:inst21
 41. Parameter Settings for User Entity Instance: Bolt_move:inst35
 42. Parameter Settings for User Entity Instance: square_object:inst23
 43. Parameter Settings for User Entity Instance: Bolt_move:inst37
 44. Parameter Settings for User Entity Instance: square_object:inst25
 45. Parameter Settings for User Entity Instance: Bolt_move:inst45
 46. Parameter Settings for User Entity Instance: square_object:inst27
 47. Parameter Settings for User Entity Instance: Bolt_move:inst47
 48. Parameter Settings for User Entity Instance: square_object:inst17
 49. Parameter Settings for User Entity Instance: Bolt_move:inst
 50. Parameter Settings for User Entity Instance: square_object:inst19
 51. Parameter Settings for User Entity Instance: Bolt_move:inst2
 52. Parameter Settings for User Entity Instance: square_object:inst20
 53. Parameter Settings for User Entity Instance: Bolt_move:inst5
 54. Parameter Settings for User Entity Instance: square_object:inst18
 55. Parameter Settings for User Entity Instance: Bolt_move:inst1
 56. Parameter Settings for User Entity Instance: random:inst4
 57. Parameter Settings for User Entity Instance: NumbersBitMap:inst33
 58. Parameter Settings for User Entity Instance: square_object:inst49
 59. Parameter Settings for User Entity Instance: yZero:inst48|lpm_constant:LPM_CONSTANT_component
 60. Parameter Settings for User Entity Instance: square_object:inst40
 61. Parameter Settings for User Entity Instance: scoreX:inst43|lpm_constant:LPM_CONSTANT_component
 62. Parameter Settings for User Entity Instance: yZero:inst28|lpm_constant:LPM_CONSTANT_component
 63. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|sintable:inst1
 64. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|addr_counter:inst9
 65. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 66. Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Div1
 67. Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Mod0
 68. Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Div0
 69. Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Mod1
 70. SignalTap II Logic Analyzer Settings
 71. Post-Synthesis Netlist Statistics for Top Partition
 72. Elapsed Time Per Partition
 73. Connections to In-System Debugging Instance "auto_signaltap_0"
 74. Analysis & Synthesis Messages
 75. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 21 01:44:11 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_Schematic                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 3804                                            ;
; Total pins                      ; 100                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 86,144                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; TOP_Schematic      ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; RTL/VGA/NumberConverter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv                                         ;             ;
; RTL/VGA/EndBitMap.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/EndBitMap.sv                                               ;             ;
; RTL/VGA/NumbersBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv                                           ;             ;
; RTL/VGA/StartBitMap.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/StartBitMap.sv                                             ;             ;
; RTL/VGA/MonsterBitMap.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/MonsterBitMap.sv                                           ;             ;
; RTL/VGA/BossBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/BossBitMap.sv                                              ;             ;
; RTL/VGA/PlayerBitMap.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv                                            ;             ;
; RTL/Control/random.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/random.sv                                              ;             ;
; RTL/Control/one_sec_counter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/one_sec_counter.sv                                     ;             ;
; RTL/KEYBOARD/lpf.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/lpf.sv                                                ;             ;
; RTL/KEYBOARD/keyToggle_decoderIn.sv                                ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyToggle_decoderIn.sv                                ;             ;
; RTL/KEYBOARD/KBDINTF.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/KBDINTF.bdf                                           ;             ;
; RTL/KEYBOARD/byterec.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv                                            ;             ;
; RTL/KEYBOARD/bitrec.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/bitrec.sv                                             ;             ;
; RTL/VGA/square_object.sv                                           ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/square_object.sv                                           ;             ;
; RTL/VGA/objects_mux.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/objects_mux.sv                                             ;             ;
; RTL/VGA/VGA_Controller.sv                                          ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/VGA_Controller.sv                                          ;             ;
; RTL/VGA/back_ground_draw.sv                                        ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/back_ground_draw.sv                                        ;             ;
; RTL/MSS/ToneDecoder.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/ToneDecoder.sv                                             ;             ;
; RTL/MSS/TOP_MSS_DEMO.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/TOP_MSS_DEMO.bdf                                           ;             ;
; RTL/MSS/SinTable.sv                                                ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/SinTable.sv                                                ;             ;
; RTL/MSS/prescaler.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/prescaler.sv                                               ;             ;
; RTL/MSS/addr_counter.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/addr_counter.sv                                            ;             ;
; RTL/audio_codec_controller/audio_codec_controller.qxp              ; yes             ; User File                                    ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp              ;             ;
; RTL/Seg7/SEG7.SV                                                   ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Seg7/SEG7.SV                                                   ;             ;
; RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ; yes             ; User Block Diagram/Schematic File            ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf                                   ;             ;
; RTL/KEYBOARD/keyPad_decoder.sv                                     ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyPad_decoder.sv                                     ;             ;
; RTL/TOP_Schematic.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/TOP_Schematic.bdf                                              ;             ;
; RTL/VGA/Invader_move.sv                                            ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv                                            ;             ;
; RTL/VGA/Player_move.sv                                             ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv                                             ;             ;
; RTL/VGA/Bolt_move.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv                                               ;             ;
; space.v                                                            ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/space.v                                                            ;             ;
; right.v                                                            ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/right.v                                                            ;             ;
; left.v                                                             ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/left.v                                                             ;             ;
; RTL/VGA/Lrrr_move.sv                                               ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv                                               ;             ;
; RTL/VGA/controller.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv                                              ;             ;
; screenmiddlex.v                                                    ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddlex.v                                                    ;             ;
; scoreX.v                                                           ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/scoreX.v                                                           ;             ;
; RTL/VGA/LifeBitMap.sv                                              ; yes             ; User SystemVerilog HDL File                  ; Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/LifeBitMap.sv                                              ;             ;
; yZero.v                                                            ; yes             ; User Wizard-Generated File                   ; Z:/EELabProject/Project/SpaceInvaders_restored/yZero.v                                                            ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                  ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_ah84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/altsyncram_ah84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_b9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_b9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                  ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                                 ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                             ;             ;
; db/lpm_divide_ebm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_ebm.tdf                                              ;             ;
; db/sign_div_unsign_klh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/sign_div_unsign_klh.tdf                                         ;             ;
; db/alt_u_div_eve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/alt_u_div_eve.tdf                                               ;             ;
; db/lpm_divide_h3m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_h3m.tdf                                              ;             ;
; db/lpm_divide_hbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_hbm.tdf                                              ;             ;
; db/sign_div_unsign_nlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/sign_div_unsign_nlh.tdf                                         ;             ;
; db/alt_u_div_kve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/EELabProject/Project/SpaceInvaders_restored/db/alt_u_div_kve.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3665           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 5167           ;
;     -- 7 input functions                    ; 156            ;
;     -- 6 input functions                    ; 1564           ;
;     -- 5 input functions                    ; 890            ;
;     -- 4 input functions                    ; 500            ;
;     -- <=3 input functions                  ; 2057           ;
;                                             ;                ;
; Dedicated logic registers                   ; 3804           ;
;                                             ;                ;
; I/O pins                                    ; 100            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 86144          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2368           ;
; Total fan-out                               ; 37024          ;
; Average fan-out                             ; 3.99           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP_Schematic                                                                                                                          ; 5167 (5)            ; 3804 (0)                  ; 86144             ; 0          ; 100  ; 0            ; |TOP_Schematic                                                                                                                                                                                                                                                                                                                                            ; TOP_Schematic                     ; work         ;
;    |Bolt_move:inst1|                                                                                                                    ; 15 (15)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst1                                                                                                                                                                                                                                                                                                                            ; Bolt_move                         ; work         ;
;    |Bolt_move:inst2|                                                                                                                    ; 15 (15)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst2                                                                                                                                                                                                                                                                                                                            ; Bolt_move                         ; work         ;
;    |Bolt_move:inst35|                                                                                                                   ; 31 (31)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst35                                                                                                                                                                                                                                                                                                                           ; Bolt_move                         ; work         ;
;    |Bolt_move:inst37|                                                                                                                   ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst37                                                                                                                                                                                                                                                                                                                           ; Bolt_move                         ; work         ;
;    |Bolt_move:inst45|                                                                                                                   ; 23 (23)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst45                                                                                                                                                                                                                                                                                                                           ; Bolt_move                         ; work         ;
;    |Bolt_move:inst47|                                                                                                                   ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst47                                                                                                                                                                                                                                                                                                                           ; Bolt_move                         ; work         ;
;    |Bolt_move:inst5|                                                                                                                    ; 15 (15)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst5                                                                                                                                                                                                                                                                                                                            ; Bolt_move                         ; work         ;
;    |Bolt_move:inst|                                                                                                                     ; 24 (24)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Bolt_move:inst                                                                                                                                                                                                                                                                                                                             ; Bolt_move                         ; work         ;
;    |BossBitMap:inst36|                                                                                                                  ; 572 (572)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|BossBitMap:inst36                                                                                                                                                                                                                                                                                                                          ; BossBitMap                        ; work         ;
;    |EndBitBitMap:inst30|                                                                                                                ; 16 (16)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|EndBitBitMap:inst30                                                                                                                                                                                                                                                                                                                        ; EndBitBitMap                      ; work         ;
;    |Invader_move:mv1|                                                                                                                   ; 175 (175)           ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Invader_move:mv1                                                                                                                                                                                                                                                                                                                           ; Invader_move                      ; work         ;
;    |LifeBitMap:inst26|                                                                                                                  ; 218 (218)           ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|LifeBitMap:inst26                                                                                                                                                                                                                                                                                                                          ; LifeBitMap                        ; work         ;
;    |Lrrr_move:inst32|                                                                                                                   ; 232 (232)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Lrrr_move:inst32                                                                                                                                                                                                                                                                                                                           ; Lrrr_move                         ; work         ;
;    |MonsterBitMap:inst34|                                                                                                               ; 207 (207)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|MonsterBitMap:inst34                                                                                                                                                                                                                                                                                                                       ; MonsterBitMap                     ; work         ;
;    |NumbersBitMap:inst33|                                                                                                               ; 429 (168)           ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33                                                                                                                                                                                                                                                                                                                       ; NumbersBitMap                     ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_hbm:auto_generated|                                                                                                ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div0|lpm_divide_hbm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hbm                    ; work         ;
;             |sign_div_unsign_nlh:divider|                                                                                               ; 59 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_nlh               ; work         ;
;                |alt_u_div_kve:divider|                                                                                                  ; 59 (59)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div0|lpm_divide_hbm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_kve:divider                                                                                                                                                                                                                       ; alt_u_div_kve                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div1                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_ebm:auto_generated|                                                                                                ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div1|lpm_divide_ebm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_ebm                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_eve:divider|                                                                                                  ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Div1|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                       ; alt_u_div_eve                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                                                ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_h3m                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_eve:divider|                                                                                                  ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                       ; alt_u_div_eve                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;          |lpm_divide_h3m:auto_generated|                                                                                                ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod1|lpm_divide_h3m:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_h3m                    ; work         ;
;             |sign_div_unsign_klh:divider|                                                                                               ; 73 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_klh               ; work         ;
;                |alt_u_div_eve:divider|                                                                                                  ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|NumbersBitMap:inst33|lpm_divide:Mod1|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                                                                                                                                                                                                                       ; alt_u_div_eve                     ; work         ;
;    |PlayerBitMap:inst31|                                                                                                                ; 503 (503)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|PlayerBitMap:inst31                                                                                                                                                                                                                                                                                                                        ; PlayerBitMap                      ; work         ;
;    |Player_move:mv2|                                                                                                                    ; 77 (77)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|Player_move:mv2                                                                                                                                                                                                                                                                                                                            ; Player_move                       ; work         ;
;    |SEG7:inst10|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|SEG7:inst10                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work         ;
;    |SEG7:inst11|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|SEG7:inst11                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work         ;
;    |SEG7:inst14|                                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|SEG7:inst14                                                                                                                                                                                                                                                                                                                                ; SEG7                              ; work         ;
;    |TOP_KBD_DEMOALL:inst8|                                                                                                              ; 61 (0)              ; 55 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8                                                                                                                                                                                                                                                                                                                      ; TOP_KBD_DEMOALL                   ; work         ;
;       |KBDINTF:inst|                                                                                                                    ; 41 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst                                                                                                                                                                                                                                                                                                         ; KBDINTF                           ; work         ;
;          |bitrec:inst2|                                                                                                                 ; 14 (14)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2                                                                                                                                                                                                                                                                                            ; bitrec                            ; work         ;
;          |byterec:inst1|                                                                                                                ; 22 (22)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1                                                                                                                                                                                                                                                                                           ; byterec                           ; work         ;
;          |lpf:inst3|                                                                                                                    ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3                                                                                                                                                                                                                                                                                               ; lpf                               ; work         ;
;       |keyPad_decoder:inst2|                                                                                                            ; 14 (14)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|keyPad_decoder:inst2                                                                                                                                                                                                                                                                                                 ; keyPad_decoder                    ; work         ;
;       |keyToggle_decoderIn:inst4|                                                                                                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4                                                                                                                                                                                                                                                                                            ; keyToggle_decoderIn               ; work         ;
;       |keyToggle_decoderIn:inst6|                                                                                                       ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst6                                                                                                                                                                                                                                                                                            ; keyToggle_decoderIn               ; work         ;
;       |keyToggle_decoderIn:inst7|                                                                                                       ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst7                                                                                                                                                                                                                                                                                            ; keyToggle_decoderIn               ; work         ;
;    |TOP_MSS_DEMO:inst9|                                                                                                                 ; 529 (0)             ; 601 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9                                                                                                                                                                                                                                                                                                                         ; TOP_MSS_DEMO                      ; work         ;
;       |addr_counter:inst9|                                                                                                              ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|addr_counter:inst9                                                                                                                                                                                                                                                                                                      ; addr_counter                      ; work         ;
;       |audio_codec_controller:inst2|                                                                                                    ; 432 (1)             ; 552 (0)                   ; 128               ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2                                                                                                                                                                                                                                                                                            ; audio_codec_controller            ; work         ;
;          |CLOCK_500:CLOCK_500_inst|                                                                                                     ; 33 (33)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_500:CLOCK_500_inst                                                                                                                                                                                                                                                                   ; CLOCK_500                         ; work         ;
;          |DeBounce:DeBounce_inst|                                                                                                       ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|DeBounce:DeBounce_inst                                                                                                                                                                                                                                                                     ; DeBounce                          ; work         ;
;          |adc2parallel:adc2parallel_left_inst|                                                                                          ; 89 (42)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst                                                                                                                                                                                                                                                        ; adc2parallel                      ; work         ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                         ; synch_fifo                        ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                 ; dcfifo                            ; work         ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                      ; dcfifo_8il1                       ; work         ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                              ; a_fefifo_2dc                      ; work         ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                             ; a_fefifo_b9c                      ; work         ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                      ; a_gray2bin_c9b                    ; work         ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                      ; a_gray2bin_c9b                    ; work         ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                            ; a_graycounter_bu6                 ; work         ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                            ; a_graycounter_g56                 ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                   ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                             ; dffpipe_gd9                       ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                   ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                             ; dffpipe_gd9                       ; work         ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                     ; altdpram                          ; work         ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                 ; lpm_decode                        ; work         ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                       ; decode_mpf                        ; work         ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                     ; cntr_u1b                          ; work         ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                     ; cntr_u1b                          ; work         ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                            ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                          ; dffpipe_cd9                       ; work         ;
;          |adc2parallel:adc2parallel_right_inst|                                                                                         ; 90 (43)             ; 140 (34)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst                                                                                                                                                                                                                                                       ; adc2parallel                      ; work         ;
;             |synch_fifo:adc_synch_fifo_inst|                                                                                            ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst                                                                                                                                                                                                                        ; synch_fifo                        ; work         ;
;                |dcfifo:dcfifo_component|                                                                                                ; 47 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                ; dcfifo                            ; work         ;
;                   |dcfifo_8il1:auto_generated|                                                                                          ; 47 (12)             ; 106 (10)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated                                                                                                                                                                     ; dcfifo_8il1                       ; work         ;
;                      |a_fefifo_2dc:read_state|                                                                                          ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_2dc:read_state                                                                                                                                             ; a_fefifo_2dc                      ; work         ;
;                      |a_fefifo_b9c:write_state|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_fefifo_b9c:write_state                                                                                                                                            ; a_fefifo_b9c                      ; work         ;
;                      |a_gray2bin_c9b:gray2bin_rs_nbwp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_rs_nbwp                                                                                                                                     ; a_gray2bin_c9b                    ; work         ;
;                      |a_gray2bin_c9b:gray2bin_ws_nbrp|                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_gray2bin_c9b:gray2bin_ws_nbrp                                                                                                                                     ; a_gray2bin_c9b                    ; work         ;
;                      |a_graycounter_bu6:rdptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g                                                                                                                                           ; a_graycounter_bu6                 ; work         ;
;                      |a_graycounter_g56:wrptr_g|                                                                                        ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g                                                                                                                                           ; a_graycounter_g56                 ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_rs_dgwp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp                                                                                                                                  ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_rs_dgwp|dffpipe_gd9:dffpipe10                                                                                                            ; dffpipe_gd9                       ; work         ;
;                      |alt_synch_pipe_mc8:dffpipe_ws_dgrp|                                                                               ; 0 (0)               ; 25 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp                                                                                                                                  ; alt_synch_pipe_mc8                ; work         ;
;                         |dffpipe_gd9:dffpipe10|                                                                                         ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|alt_synch_pipe_mc8:dffpipe_ws_dgrp|dffpipe_gd9:dffpipe10                                                                                                            ; dffpipe_gd9                       ; work         ;
;                      |altdpram:fiforam|                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam                                                                                                                                                    ; altdpram                          ; work         ;
;                         |lpm_decode:wdecoder|                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder                                                                                                                                ; lpm_decode                        ; work         ;
;                            |decode_mpf:auto_generated|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated                                                                                                      ; decode_mpf                        ; work         ;
;                      |cntr_u1b:rdptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:rdptr_b                                                                                                                                                    ; cntr_u1b                          ; work         ;
;                      |cntr_u1b:wrptr_b|                                                                                                 ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|cntr_u1b:wrptr_b                                                                                                                                                    ; cntr_u1b                          ; work         ;
;                      |dffpipe_cd9:dffpipe_rdbuw|                                                                                        ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rdbuw                                                                                                                                           ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_rs_dbwp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_rs_dbwp                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_wr_dbuw|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_wr_dbuw                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;                      |dffpipe_cd9:dffpipe_ws_nbrp|                                                                                      ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|dffpipe_cd9:dffpipe_ws_nbrp                                                                                                                                         ; dffpipe_cd9                       ; work         ;
;          |dac2serial:dac2serial_left_inst|                                                                                              ; 81 (53)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst                                                                                                                                                                                                                                                            ; dac2serial                        ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                     ; dac_synchronizer                  ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                   ; dcfifo_mixed_widths               ; work         ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                        ; dcfifo_p9m1                       ; work         ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                            ; a_graycounter_3ub                 ; work         ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                            ; a_graycounter_6g6                 ; work         ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                             ; alt_synch_pipe_b9l                ; work         ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                       ; dffpipe_su8                       ; work         ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                             ; alt_synch_pipe_c9l                ; work         ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                       ; dffpipe_tu8                       ; work         ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                               ; altsyncram_q471                   ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                        ; cntr_ded                          ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                          ; mux_5r7                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                          ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                         ; mux_5r7                           ; work         ;
;          |dac2serial:dac2serial_right_inst|                                                                                             ; 82 (54)             ; 107 (70)                  ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst                                                                                                                                                                                                                                                           ; dac2serial                        ; work         ;
;             |dac_synchronizer:dac_synchronizer_inst|                                                                                    ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst                                                                                                                                                                                                                    ; dac_synchronizer                  ; work         ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                      ; 28 (0)              ; 37 (0)                    ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                  ; dcfifo_mixed_widths               ; work         ;
;                   |dcfifo_p9m1:auto_generated|                                                                                          ; 28 (6)              ; 37 (13)                   ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated                                                                                                                                       ; dcfifo_p9m1                       ; work         ;
;                      |a_graycounter_3ub:wrptr_g1p|                                                                                      ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p                                                                                                           ; a_graycounter_3ub                 ; work         ;
;                      |a_graycounter_6g6:rdptr_g1p|                                                                                      ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p                                                                                                           ; a_graycounter_6g6                 ; work         ;
;                      |alt_synch_pipe_b9l:rs_dgwp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp                                                                                                            ; alt_synch_pipe_b9l                ; work         ;
;                         |dffpipe_su8:dffpipe10|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_b9l:rs_dgwp|dffpipe_su8:dffpipe10                                                                                      ; dffpipe_su8                       ; work         ;
;                      |alt_synch_pipe_c9l:ws_dgrp|                                                                                       ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp                                                                                                            ; alt_synch_pipe_c9l                ; work         ;
;                         |dffpipe_tu8:dffpipe13|                                                                                         ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|alt_synch_pipe_c9l:ws_dgrp|dffpipe_tu8:dffpipe13                                                                                      ; dffpipe_tu8                       ; work         ;
;                      |altsyncram_q471:fifo_ram|                                                                                         ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram                                                                                                              ; altsyncram_q471                   ; work         ;
;                      |cntr_ded:cntr_b|                                                                                                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b                                                                                                                       ; cntr_ded                          ; work         ;
;                      |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                         ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                        ; mux_5r7                           ; work         ;
;                      |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                        ; mux_5r7                           ; work         ;
;          |i2c:i2c_inst|                                                                                                                 ; 31 (31)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|i2c:i2c_inst                                                                                                                                                                                                                                                                               ; i2c                               ; work         ;
;       |prescaler:inst3|                                                                                                                 ; 46 (46)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|prescaler:inst3                                                                                                                                                                                                                                                                                                         ; prescaler                         ; work         ;
;       |sintable:inst1|                                                                                                                  ; 40 (40)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|TOP_MSS_DEMO:inst9|sintable:inst1                                                                                                                                                                                                                                                                                                          ; sintable                          ; work         ;
;    |ToneDecoder:inst3|                                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|ToneDecoder:inst3                                                                                                                                                                                                                                                                                                                          ; ToneDecoder                       ; work         ;
;    |VGA_Controller:VGA|                                                                                                                 ; 76 (76)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|VGA_Controller:VGA                                                                                                                                                                                                                                                                                                                         ; VGA_Controller                    ; work         ;
;    |back_ground_draw:inst16|                                                                                                            ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|back_ground_draw:inst16                                                                                                                                                                                                                                                                                                                    ; back_ground_draw                  ; work         ;
;    |controller:inst46|                                                                                                                  ; 556 (556)           ; 338 (338)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|controller:inst46                                                                                                                                                                                                                                                                                                                          ; controller                        ; work         ;
;    |objects_mux:MUX|                                                                                                                    ; 27 (27)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|objects_mux:MUX                                                                                                                                                                                                                                                                                                                            ; objects_mux                       ; work         ;
;    |one_sec_counter:sec2|                                                                                                               ; 32 (32)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|one_sec_counter:sec2                                                                                                                                                                                                                                                                                                                       ; one_sec_counter                   ; work         ;
;    |one_sec_counter:sec|                                                                                                                ; 32 (32)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|one_sec_counter:sec                                                                                                                                                                                                                                                                                                                        ; one_sec_counter                   ; work         ;
;    |random:inst4|                                                                                                                       ; 8 (8)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|random:inst4                                                                                                                                                                                                                                                                                                                               ; random                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 558 (2)             ; 2021 (168)                ; 86016             ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 556 (0)             ; 1853 (0)                  ; 86016             ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 556 (68)            ; 1853 (417)                ; 86016             ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 4 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ah84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 86016             ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ah84:auto_generated                                                                                                                                                 ; altsyncram_ah84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 310 (1)             ; 1111 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 252 (0)             ; 1092 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 756 (756)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 84 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:1:trigger_match|                                                                      ; 84 (0)              ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:1:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:2:trigger_match|                                                                      ; 84 (0)              ; 168 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 57 (57)             ; 14 (4)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 51 (13)             ; 154 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_b9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b9i:auto_generated                                                             ; cntr_b9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 14 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 14 (14)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |square_object:inst17|                                                                                                               ; 46 (46)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst17                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst18|                                                                                                               ; 47 (47)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst18                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst19|                                                                                                               ; 46 (46)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst19                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst20|                                                                                                               ; 46 (46)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst20                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst21|                                                                                                               ; 48 (48)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst21                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst23|                                                                                                               ; 49 (49)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst23                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst25|                                                                                                               ; 48 (48)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst25                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst27|                                                                                                               ; 48 (48)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst27                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst29|                                                                                                               ; 51 (51)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst29                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst40|                                                                                                               ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst40                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst44|                                                                                                               ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst44                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst49|                                                                                                               ; 1 (1)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst49                                                                                                                                                                                                                                                                                                                       ; square_object                     ; work         ;
;    |square_object:inst6|                                                                                                                ; 57 (57)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst6                                                                                                                                                                                                                                                                                                                        ; square_object                     ; work         ;
;    |square_object:inst7|                                                                                                                ; 46 (46)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP_Schematic|square_object:inst7                                                                                                                                                                                                                                                                                                                        ; square_object                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64    ; None ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ah84:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 1024         ; 84           ; 1024         ; 84           ; 86016 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_Schematic|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|space:inst3                                                                                                                                                                                                                                   ; space.v         ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|right:inst5                                                                                                                                                                                                                                   ; right.v         ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|left:inst9                                                                                                                                                                                                                                    ; left.v          ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|yZero:inst28                                                                                                                                                                                                                                                        ; yZero.v         ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|screenmiddlex:inst39                                                                                                                                                                                                                                                ; screenmiddlex.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|screenmiddlex:inst42                                                                                                                                                                                                                                                ; screenmiddlex.v ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|scoreX:inst43                                                                                                                                                                                                                                                       ; scoreX.v        ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_Schematic|yZero:inst48                                                                                                                                                                                                                                                        ; yZero.v         ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TOP_Schematic|Invader_move:mv1|prt_st                                      ;
+---------------+---------------+---------------+---------------+-------------+---------------+
; Name          ; prt_st.movLFT ; prt_st.movDTL ; prt_st.movRGT ; prt_st.idle ; prt_st.movDTR ;
+---------------+---------------+---------------+---------------+-------------+---------------+
; prt_st.idle   ; 0             ; 0             ; 0             ; 0           ; 0             ;
; prt_st.movRGT ; 0             ; 0             ; 1             ; 1           ; 0             ;
; prt_st.movDTL ; 0             ; 1             ; 0             ; 1           ; 0             ;
; prt_st.movLFT ; 1             ; 0             ; 0             ; 1           ; 0             ;
; prt_st.movDTR ; 0             ; 0             ; 0             ; 1           ; 1             ;
+---------------+---------------+---------------+---------------+-------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3|cur_st ;
+-------------+----------------------------------------------------------------------+
; Name        ; cur_st.ONE                                                           ;
+-------------+----------------------------------------------------------------------+
; cur_st.ZERO ; 0                                                                    ;
; cur_st.ONE  ; 1                                                                    ;
+-------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|cur_st                                ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; Name               ; cur_st.CHK_DATA_ST ; cur_st.HI_CLK_ST ; cur_st.LOW_CLK_ST ; cur_st.IDLE_ST ; cur_st.NEW_DATA_ST ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+
; cur_st.IDLE_ST     ; 0                  ; 0                ; 0                 ; 0              ; 0                  ;
; cur_st.LOW_CLK_ST  ; 0                  ; 0                ; 1                 ; 1              ; 0                  ;
; cur_st.HI_CLK_ST   ; 0                  ; 1                ; 0                 ; 1              ; 0                  ;
; cur_st.CHK_DATA_ST ; 1                  ; 0                ; 0                 ; 1              ; 0                  ;
; cur_st.NEW_DATA_ST ; 0                  ; 0                ; 0                 ; 1              ; 1                  ;
+--------------------+--------------------+------------------+-------------------+----------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state                                                                                                                                                                                                                                        ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; Name                            ; present_state.sample_ext_rel_ST ; present_state.wait_ext_rel_ST ; present_state.sample_ext_ST ; present_state.wait_ext_ST ; present_state.new_break_ST ; present_state.sample_rel_ST ; present_state.wait_rel_ST ; present_state.new_make_ST ; present_state.sample_nor_ST ; present_state.idle_ST ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+
; present_state.idle_ST           ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 0                     ;
; present_state.sample_nor_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 1                           ; 1                     ;
; present_state.new_make_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 1                         ; 0                           ; 1                     ;
; present_state.wait_rel_ST       ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 1                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_rel_ST     ; 0                               ; 0                             ; 0                           ; 0                         ; 0                          ; 1                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.new_break_ST      ; 0                               ; 0                             ; 0                           ; 0                         ; 1                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_ST       ; 0                               ; 0                             ; 0                           ; 1                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_ST     ; 0                               ; 0                             ; 1                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.wait_ext_rel_ST   ; 0                               ; 1                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
; present_state.sample_ext_rel_ST ; 1                               ; 0                             ; 0                           ; 0                         ; 0                          ; 0                           ; 0                         ; 0                         ; 0                           ; 1                     ;
+---------------------------------+---------------------------------+-------------------------------+-----------------------------+---------------------------+----------------------------+-----------------------------+---------------------------+---------------------------+-----------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |TOP_Schematic|controller:inst46|prt_st                                       ;
+--------------------+----------------+--------------------+-----------------+------------------+
; Name               ; prt_st.EndGame ; prt_st.RegularGame ; prt_st.InitGame ; prt_st.StartGame ;
+--------------------+----------------+--------------------+-----------------+------------------+
; prt_st.StartGame   ; 0              ; 0                  ; 0               ; 0                ;
; prt_st.InitGame    ; 0              ; 0                  ; 1               ; 1                ;
; prt_st.RegularGame ; 0              ; 1                  ; 0               ; 1                ;
; prt_st.EndGame     ; 1              ; 0                  ; 0               ; 1                ;
+--------------------+----------------+--------------------+-----------------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                               ;
+------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                    ; Reason for Removal                            ;
+------------------------------------------------------------------+-----------------------------------------------+
; back_ground_draw:inst16|BG_RGB[1]                                ; Stuck at VCC due to stuck port data_in        ;
; Player_move:mv2|Xspeed[0]                                        ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|pixX[11..31]                                   ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|pixY[11..31]                                   ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|invX[6..31]                                    ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|invY[6..31]                                    ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|invI[3..26]                                    ; Stuck at GND due to stuck port data_in        ;
; controller:inst46|invJ[4..26]                                    ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst1|topLeftX_tmp[18..21,23..30]                      ; Lost fanout                                   ;
; Bolt_move:inst5|topLeftX_tmp[18..29]                             ; Lost fanout                                   ;
; Bolt_move:inst2|topLeftX_tmp[18..30]                             ; Lost fanout                                   ;
; Bolt_move:inst|topLeftX_tmp[18..29]                              ; Lost fanout                                   ;
; Bolt_move:inst47|topLeftX_tmp[18..30]                            ; Lost fanout                                   ;
; Bolt_move:inst45|topLeftX_tmp[18..30]                            ; Lost fanout                                   ;
; Bolt_move:inst37|topLeftX_tmp[18..30]                            ; Lost fanout                                   ;
; Bolt_move:inst35|topLeftX_tmp[18..28,30]                         ; Lost fanout                                   ;
; controller:inst46|btpExsT[1]                                     ; Merged with Bolt_move:inst1|prvSht            ;
; Bolt_move:inst1|topLeftX_tmp[22]                                 ; Merged with Bolt_move:inst1|topLeftX_tmp[31]  ;
; Bolt_move:inst1|topLeftX_tmp[1,2]                                ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftY_tmp[0,1]                                ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftX_tmp[0]                                  ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftY_tmp[2]                                  ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftX_tmp[4]                                  ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftY_tmp[4,5]                                ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftX_tmp[3]                                  ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; Bolt_move:inst1|topLeftY_tmp[3]                                  ; Merged with Bolt_move:inst1|topLeftX_tmp[5]   ;
; square_object:inst18|RGBout[2,3,5]                               ; Merged with square_object:inst18|RGBout[7]    ;
; controller:inst46|btpExsT[3]                                     ; Merged with Bolt_move:inst5|prvSht            ;
; Bolt_move:inst5|topLeftX_tmp[30]                                 ; Merged with Bolt_move:inst5|topLeftX_tmp[31]  ;
; Bolt_move:inst5|topLeftY_tmp[0,1]                                ; Merged with Bolt_move:inst5|topLeftX_tmp[5]   ;
; Bolt_move:inst5|topLeftX_tmp[0..4]                               ; Merged with Bolt_move:inst5|topLeftX_tmp[5]   ;
; Bolt_move:inst5|topLeftY_tmp[2..5]                               ; Merged with Bolt_move:inst5|topLeftX_tmp[5]   ;
; controller:inst46|btpExsT[2]                                     ; Merged with Bolt_move:inst2|prvSht            ;
; Bolt_move:inst2|topLeftX_tmp[0..4]                               ; Merged with Bolt_move:inst2|topLeftX_tmp[5]   ;
; Bolt_move:inst2|topLeftY_tmp[0..5]                               ; Merged with Bolt_move:inst2|topLeftX_tmp[5]   ;
; controller:inst46|btpExsT[0]                                     ; Merged with Bolt_move:inst|prvSht             ;
; Bolt_move:inst|topLeftX_tmp[30]                                  ; Merged with Bolt_move:inst|topLeftX_tmp[31]   ;
; Bolt_move:inst|topLeftY_tmp[0,1]                                 ; Merged with Bolt_move:inst|topLeftX_tmp[5]    ;
; Bolt_move:inst|topLeftX_tmp[0,2..4]                              ; Merged with Bolt_move:inst|topLeftX_tmp[5]    ;
; Bolt_move:inst|topLeftY_tmp[4,5]                                 ; Merged with Bolt_move:inst|topLeftX_tmp[5]    ;
; Bolt_move:inst|topLeftX_tmp[1]                                   ; Merged with Bolt_move:inst|topLeftX_tmp[5]    ;
; Bolt_move:inst|topLeftY_tmp[2,3]                                 ; Merged with Bolt_move:inst|topLeftX_tmp[5]    ;
; controller:inst46|btiExsT[3]                                     ; Merged with Bolt_move:inst47|prvSht           ;
; Bolt_move:inst47|topLeftX_tmp[0..4]                              ; Merged with Bolt_move:inst47|topLeftX_tmp[5]  ;
; Bolt_move:inst47|topLeftY_tmp[0..5]                              ; Merged with Bolt_move:inst47|topLeftX_tmp[5]  ;
; controller:inst46|btiExsT[2]                                     ; Merged with Bolt_move:inst45|prvSht           ;
; Bolt_move:inst45|topLeftX_tmp[0..4]                              ; Merged with Bolt_move:inst45|topLeftX_tmp[5]  ;
; Bolt_move:inst45|topLeftY_tmp[0..5]                              ; Merged with Bolt_move:inst45|topLeftX_tmp[5]  ;
; controller:inst46|btiExsT[1]                                     ; Merged with Bolt_move:inst37|prvSht           ;
; Bolt_move:inst37|topLeftX_tmp[0..4]                              ; Merged with Bolt_move:inst37|topLeftX_tmp[5]  ;
; Bolt_move:inst37|topLeftY_tmp[0..5]                              ; Merged with Bolt_move:inst37|topLeftX_tmp[5]  ;
; square_object:inst23|RGBout[0..2]                                ; Merged with square_object:inst23|RGBout[3]    ;
; controller:inst46|btiExsT[0]                                     ; Merged with Bolt_move:inst35|prvSht           ;
; Bolt_move:inst35|topLeftX_tmp[29]                                ; Merged with Bolt_move:inst35|topLeftX_tmp[31] ;
; Bolt_move:inst35|topLeftY_tmp[0,1]                               ; Merged with Bolt_move:inst35|topLeftX_tmp[5]  ;
; Bolt_move:inst35|topLeftX_tmp[0..4]                              ; Merged with Bolt_move:inst35|topLeftX_tmp[5]  ;
; Bolt_move:inst35|topLeftY_tmp[2..5]                              ; Merged with Bolt_move:inst35|topLeftX_tmp[5]  ;
; EndBitBitMap:inst30|RGBout[1..6]                                 ; Merged with EndBitBitMap:inst30|RGBout[7]     ;
; Invader_move:mv1|topLeftY_tmp[0]                                 ; Merged with Invader_move:mv1|topLeftY_tmp[1]  ;
; Player_move:mv2|Xspeed[2,8..30]                                  ; Merged with Player_move:mv2|Xspeed[31]        ;
; Player_move:mv2|Xspeed[3..6]                                     ; Merged with Player_move:mv2|Xspeed[7]         ;
; Bolt_move:inst1|topLeftX_tmp[17]                                 ; Lost fanout                                   ;
; Bolt_move:inst5|topLeftX_tmp[17]                                 ; Lost fanout                                   ;
; Bolt_move:inst2|topLeftX_tmp[17]                                 ; Lost fanout                                   ;
; Bolt_move:inst|topLeftX_tmp[17]                                  ; Lost fanout                                   ;
; Bolt_move:inst47|topLeftX_tmp[17]                                ; Lost fanout                                   ;
; Bolt_move:inst45|topLeftX_tmp[17]                                ; Lost fanout                                   ;
; Bolt_move:inst37|topLeftX_tmp[17]                                ; Lost fanout                                   ;
; Bolt_move:inst35|topLeftX_tmp[17]                                ; Lost fanout                                   ;
; square_object:inst18|RGBout[1,4,6]                               ; Merged with square_object:inst18|RGBout[0]    ;
; square_object:inst23|RGBout[4..7]                                ; Merged with square_object:inst18|RGBout[0]    ;
; back_ground_draw:inst16|BG_RGB[3]                                ; Merged with back_ground_draw:inst16|BG_RGB[2] ;
; Bolt_move:inst1|topLeftX_tmp[5]                                  ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst5|topLeftX_tmp[5]                                  ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst2|topLeftX_tmp[5]                                  ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst|topLeftX_tmp[5]                                   ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst47|topLeftX_tmp[5]                                 ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst45|topLeftX_tmp[5]                                 ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst37|topLeftX_tmp[5]                                 ; Stuck at GND due to stuck port data_in        ;
; Bolt_move:inst35|topLeftX_tmp[5]                                 ; Stuck at GND due to stuck port data_in        ;
; Invader_move:mv1|topLeftY_tmp[1]                                 ; Stuck at GND due to stuck port data_in        ;
; Player_move:mv2|topLeftX_tmp[0]                                  ; Stuck at GND due to stuck port data_in        ;
; Invader_move:mv1|prt_st~4                                        ; Lost fanout                                   ;
; Invader_move:mv1|prt_st~5                                        ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|cur_st~4         ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|cur_st~5         ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state~4 ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state~5 ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state~6 ; Lost fanout                                   ;
; TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|present_state~7 ; Lost fanout                                   ;
; controller:inst46|prt_st~4                                       ; Lost fanout                                   ;
; controller:inst46|prt_st~5                                       ; Lost fanout                                   ;
; controller:inst46|prt_st~6                                       ; Lost fanout                                   ;
; Bolt_move:inst|topLeftX_tmp[31]                                  ; Lost fanout                                   ;
; Bolt_move:inst1|topLeftX_tmp[31]                                 ; Lost fanout                                   ;
; Bolt_move:inst2|topLeftX_tmp[31]                                 ; Lost fanout                                   ;
; Bolt_move:inst5|topLeftX_tmp[31]                                 ; Lost fanout                                   ;
; controller:inst46|pScore[10..31]                                 ; Lost fanout                                   ;
; Bolt_move:inst35|topLeftX_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst35|topLeftY_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst37|topLeftX_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst37|topLeftY_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst45|topLeftX_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst45|topLeftY_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst47|topLeftX_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst47|topLeftY_tmp[31]                                ; Lost fanout                                   ;
; Bolt_move:inst35|topLeftY_tmp[17..30]                            ; Lost fanout                                   ;
; Bolt_move:inst37|topLeftY_tmp[17..30]                            ; Lost fanout                                   ;
; Bolt_move:inst45|topLeftY_tmp[17..30]                            ; Lost fanout                                   ;
; Bolt_move:inst47|topLeftY_tmp[17..30]                            ; Lost fanout                                   ;
; Bolt_move:inst5|topLeftY_tmp[17..31]                             ; Lost fanout                                   ;
; Bolt_move:inst2|topLeftY_tmp[17..31]                             ; Lost fanout                                   ;
; Bolt_move:inst1|topLeftY_tmp[17..31]                             ; Lost fanout                                   ;
; Bolt_move:inst|topLeftY_tmp[17..31]                              ; Lost fanout                                   ;
; Total Number of Removed Registers = 571                          ;                                               ;
+------------------------------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register                                ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+
; controller:inst46|invI[3]         ; Stuck at GND              ; Bolt_move:inst37|topLeftX_tmp[5], Bolt_move:inst37|topLeftY_tmp[31],  ;
;                                   ; due to stuck port data_in ; Bolt_move:inst37|topLeftY_tmp[30], Bolt_move:inst37|topLeftY_tmp[29], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[28], Bolt_move:inst37|topLeftY_tmp[27], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[26], Bolt_move:inst37|topLeftY_tmp[25], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[24], Bolt_move:inst37|topLeftY_tmp[23], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[22], Bolt_move:inst37|topLeftY_tmp[21], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[20], Bolt_move:inst37|topLeftY_tmp[19], ;
;                                   ;                           ; Bolt_move:inst37|topLeftY_tmp[18], Bolt_move:inst37|topLeftY_tmp[17]  ;
; Bolt_move:inst1|topLeftX_tmp[5]   ; Stuck at GND              ; Bolt_move:inst1|topLeftX_tmp[31], Bolt_move:inst1|topLeftY_tmp[31],   ;
;                                   ; due to stuck port data_in ; Bolt_move:inst1|topLeftY_tmp[30], Bolt_move:inst1|topLeftY_tmp[29],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[28], Bolt_move:inst1|topLeftY_tmp[27],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[26], Bolt_move:inst1|topLeftY_tmp[25],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[24], Bolt_move:inst1|topLeftY_tmp[23],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[22], Bolt_move:inst1|topLeftY_tmp[21],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[20], Bolt_move:inst1|topLeftY_tmp[19],   ;
;                                   ;                           ; Bolt_move:inst1|topLeftY_tmp[18], Bolt_move:inst1|topLeftY_tmp[17]    ;
; Bolt_move:inst5|topLeftX_tmp[5]   ; Stuck at GND              ; Bolt_move:inst5|topLeftX_tmp[31], Bolt_move:inst5|topLeftY_tmp[31],   ;
;                                   ; due to stuck port data_in ; Bolt_move:inst5|topLeftY_tmp[30], Bolt_move:inst5|topLeftY_tmp[29],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[28], Bolt_move:inst5|topLeftY_tmp[27],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[26], Bolt_move:inst5|topLeftY_tmp[25],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[24], Bolt_move:inst5|topLeftY_tmp[23],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[22], Bolt_move:inst5|topLeftY_tmp[21],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[20], Bolt_move:inst5|topLeftY_tmp[19],   ;
;                                   ;                           ; Bolt_move:inst5|topLeftY_tmp[18], Bolt_move:inst5|topLeftY_tmp[17]    ;
; Bolt_move:inst|topLeftX_tmp[5]    ; Stuck at GND              ; Bolt_move:inst|topLeftX_tmp[31], Bolt_move:inst|topLeftY_tmp[31],     ;
;                                   ; due to stuck port data_in ; Bolt_move:inst|topLeftY_tmp[30], Bolt_move:inst|topLeftY_tmp[29],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[28], Bolt_move:inst|topLeftY_tmp[27],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[26], Bolt_move:inst|topLeftY_tmp[25],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[24], Bolt_move:inst|topLeftY_tmp[23],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[22], Bolt_move:inst|topLeftY_tmp[21],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[20], Bolt_move:inst|topLeftY_tmp[19],     ;
;                                   ;                           ; Bolt_move:inst|topLeftY_tmp[18], Bolt_move:inst|topLeftY_tmp[17]      ;
; Bolt_move:inst35|topLeftX_tmp[5]  ; Stuck at GND              ; Bolt_move:inst35|topLeftX_tmp[31], Bolt_move:inst35|topLeftY_tmp[31], ;
;                                   ; due to stuck port data_in ; Bolt_move:inst35|topLeftY_tmp[30], Bolt_move:inst35|topLeftY_tmp[29], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[28], Bolt_move:inst35|topLeftY_tmp[27], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[26], Bolt_move:inst35|topLeftY_tmp[25], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[24], Bolt_move:inst35|topLeftY_tmp[23], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[22], Bolt_move:inst35|topLeftY_tmp[21], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[20], Bolt_move:inst35|topLeftY_tmp[19], ;
;                                   ;                           ; Bolt_move:inst35|topLeftY_tmp[18], Bolt_move:inst35|topLeftY_tmp[17]  ;
; Bolt_move:inst2|topLeftX_tmp[5]   ; Stuck at GND              ; Bolt_move:inst2|topLeftY_tmp[31], Bolt_move:inst2|topLeftY_tmp[30],   ;
;                                   ; due to stuck port data_in ; Bolt_move:inst2|topLeftY_tmp[29], Bolt_move:inst2|topLeftY_tmp[28],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[27], Bolt_move:inst2|topLeftY_tmp[26],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[25], Bolt_move:inst2|topLeftY_tmp[24],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[23], Bolt_move:inst2|topLeftY_tmp[22],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[21], Bolt_move:inst2|topLeftY_tmp[20],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[19], Bolt_move:inst2|topLeftY_tmp[18],   ;
;                                   ;                           ; Bolt_move:inst2|topLeftY_tmp[17]                                      ;
; Bolt_move:inst47|topLeftX_tmp[5]  ; Stuck at GND              ; Bolt_move:inst47|topLeftY_tmp[31], Bolt_move:inst47|topLeftY_tmp[30], ;
;                                   ; due to stuck port data_in ; Bolt_move:inst47|topLeftY_tmp[29], Bolt_move:inst47|topLeftY_tmp[28], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[27], Bolt_move:inst47|topLeftY_tmp[26], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[25], Bolt_move:inst47|topLeftY_tmp[24], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[23], Bolt_move:inst47|topLeftY_tmp[22], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[21], Bolt_move:inst47|topLeftY_tmp[20], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[19], Bolt_move:inst47|topLeftY_tmp[18], ;
;                                   ;                           ; Bolt_move:inst47|topLeftY_tmp[17]                                     ;
; Bolt_move:inst45|topLeftX_tmp[5]  ; Stuck at GND              ; Bolt_move:inst45|topLeftY_tmp[31], Bolt_move:inst45|topLeftY_tmp[30], ;
;                                   ; due to stuck port data_in ; Bolt_move:inst45|topLeftY_tmp[29], Bolt_move:inst45|topLeftY_tmp[28], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[27], Bolt_move:inst45|topLeftY_tmp[26], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[25], Bolt_move:inst45|topLeftY_tmp[24], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[23], Bolt_move:inst45|topLeftY_tmp[22], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[21], Bolt_move:inst45|topLeftY_tmp[20], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[19], Bolt_move:inst45|topLeftY_tmp[18], ;
;                                   ;                           ; Bolt_move:inst45|topLeftY_tmp[17]                                     ;
; Bolt_move:inst2|topLeftX_tmp[30]  ; Lost Fanouts              ; Bolt_move:inst2|topLeftX_tmp[31]                                      ;
; Bolt_move:inst47|topLeftX_tmp[30] ; Lost Fanouts              ; Bolt_move:inst47|topLeftX_tmp[31]                                     ;
; Bolt_move:inst45|topLeftX_tmp[30] ; Lost Fanouts              ; Bolt_move:inst45|topLeftX_tmp[31]                                     ;
; Bolt_move:inst37|topLeftX_tmp[30] ; Lost Fanouts              ; Bolt_move:inst37|topLeftX_tmp[31]                                     ;
+-----------------------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3804  ;
; Number of registers using Synchronous Clear  ; 560   ;
; Number of registers using Synchronous Load   ; 478   ;
; Number of registers using Asynchronous Clear ; 2192  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1984  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; back_ground_draw:inst16|BG_RGB[4]                                                                                                                                                                                                                                                                                               ; 1       ;
; VGA_Controller:VGA|oVGA_VS                                                                                                                                                                                                                                                                                                      ; 74      ;
; VGA_Controller:VGA|oVGA_HS                                                                                                                                                                                                                                                                                                      ; 14      ;
; controller:inst46|plrLiv[1]                                                                                                                                                                                                                                                                                                     ; 3       ;
; controller:inst46|plrLiv[0]                                                                                                                                                                                                                                                                                                     ; 5       ;
; controller:inst46|invLiv[7]                                                                                                                                                                                                                                                                                                     ; 2       ;
; controller:inst46|lrrLiv[4]                                                                                                                                                                                                                                                                                                     ; 2       ;
; controller:inst46|lrrLiv[2]                                                                                                                                                                                                                                                                                                     ; 2       ;
; back_ground_draw:inst16|BG_RGB[0]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst16|BG_RGB[2]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst16|BG_RGB[7]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst16|BG_RGB[6]                                                                                                                                                                                                                                                                                               ; 1       ;
; back_ground_draw:inst16|BG_RGB[5]                                                                                                                                                                                                                                                                                               ; 1       ;
; Player_move:mv2|topLeftX_tmp[11]                                                                                                                                                                                                                                                                                                ; 5       ;
; Player_move:mv2|topLeftX_tmp[14]                                                                                                                                                                                                                                                                                                ; 4       ;
; Invader_move:mv1|topLeftX_tmp[10]                                                                                                                                                                                                                                                                                               ; 2       ;
; Invader_move:mv1|topLeftX_tmp[8]                                                                                                                                                                                                                                                                                                ; 2       ;
; Invader_move:mv1|topLeftY_tmp[10]                                                                                                                                                                                                                                                                                               ; 2       ;
; Invader_move:mv1|topLeftY_tmp[8]                                                                                                                                                                                                                                                                                                ; 2       ;
; Lrrr_move:inst32|topLeftY_tmp[10]                                                                                                                                                                                                                                                                                               ; 4       ;
; Lrrr_move:inst32|topLeftY_tmp[8]                                                                                                                                                                                                                                                                                                ; 4       ;
; Lrrr_move:inst32|topLeftX_tmp[9]                                                                                                                                                                                                                                                                                                ; 3       ;
; Lrrr_move:inst32|topLeftX_tmp[7]                                                                                                                                                                                                                                                                                                ; 4       ;
; Invader_move:mv1|crxSpd[1]                                                                                                                                                                                                                                                                                                      ; 3       ;
; Invader_move:mv1|crxSpd[2]                                                                                                                                                                                                                                                                                                      ; 3       ;
; Invader_move:mv1|crxSpd[3]                                                                                                                                                                                                                                                                                                      ; 3       ;
; Invader_move:mv1|crxSpd[4]                                                                                                                                                                                                                                                                                                      ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_0                                                                                                                                                                                                                                                          ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|i2c:i2c_inst|I2C_clk_en                                                                                                                                                                                                                                                         ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                       ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                       ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                            ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[1]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[0]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[3]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt_del[2]                                                                                                                                                                                                                             ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                      ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                      ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|cntr_ded:cntr_b|counter_reg_bit0                                                                                           ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[1]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[0]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[3]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt_del[2]                                                                                                                                                                                                                            ; 1       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|i2c:i2c_inst|SDO                                                                                                                                                                                                                                                                ; 2       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy                                                                                                                                                                                                                                  ; 7       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy                                                                                                                                                                                                                                 ; 7       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                      ; 6       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[3]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[2]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[1]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|parallel_cnt[0]                                                                                                                                                                                                                                 ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                         ; 4       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_3ub:wrptr_g1p|counter7a0                                                                                     ; 6       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[3]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[2]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[1]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|parallel_cnt[0]                                                                                                                                                                                                                                ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|a_graycounter_6g6:rdptr_g1p|parity5                                                                                        ; 4       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_cnt[4]                                                                                                                                                                                                                               ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_cnt[4]                                                                                                                                                                                                                              ; 3       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                      ; 7       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_bu6:rdptr_g|counter5a0                                                                                                                     ; 7       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                         ; 5       ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|a_graycounter_g56:wrptr_g|parity7                                                                                                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 77                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst6|keyIsPressed ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst35|topLeftX_tmp[12]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst37|topLeftX_tmp[16]                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst45|topLeftY_tmp[6]                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst47|topLeftX_tmp[9]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst|topLeftX_tmp[15]                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst1|topLeftX_tmp[12]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst2|topLeftX_tmp[6]                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst5|topLeftX_tmp[16]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |TOP_Schematic|Lrrr_move:inst32|Yspeed[13]                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst35|topLeftY_tmp[23]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst35|topLeftY_tmp[14]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst37|topLeftY_tmp[25]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst37|topLeftY_tmp[7]                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst45|topLeftY_tmp[25]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst45|topLeftY_tmp[13]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |TOP_Schematic|Bolt_move:inst47|topLeftY_tmp[27]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst47|topLeftY_tmp[7]                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst|topLeftY_tmp[24]                              ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst1|topLeftY_tmp[12]                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst2|topLeftY_tmp[26]                             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|Bolt_move:inst5|topLeftY_tmp[17]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP_Schematic|Lrrr_move:inst32|Xspeed[17]                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_Schematic|objects_mux:MUX|tmpRGB[2]                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP_Schematic|objects_mux:MUX|tmpRGB[4]                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|MonsterBitMap:inst34|RGBout[4]                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|objects_mux:MUX|tmpRGB[5]                                    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |TOP_Schematic|LifeBitMap:inst26|RGBout[4]                                  ;
; 32:1               ; 5 bits    ; 105 LEs       ; 105 LEs              ; 0 LEs                  ; Yes        ; |TOP_Schematic|LifeBitMap:inst26|RGBout[2]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP_Schematic|back_ground_draw:inst16|BG_RGB[2]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |TOP_Schematic|MonsterBitMap:inst34|Mux161                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |TOP_Schematic|Lrrr_move:inst32|Add1                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP_Schematic|controller:inst46|sndOut                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|Selector7    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |TOP_Schematic|controller:inst46|Selector5                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2|Selector8    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1|Selector6   ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TOP_Schematic|Invader_move:mv1|Selector0                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |TOP_Schematic|Invader_move:mv1|Selector1                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_MSS_DEMO:inst9|audio_codec_controller:inst2                                                                      ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_W20                ;      ; IRDA_RXD                   ;
; LOCATION                                                                       ; PIN_W21                ;      ; IRDA_TXD                   ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AB30               ;      ; SW[0]                      ;
; LOCATION                                                                       ; PIN_Y27                ;      ; SW[1]                      ;
; LOCATION                                                                       ; PIN_AB28               ;      ; SW[2]                      ;
; LOCATION                                                                       ; PIN_AC30               ;      ; SW[3]                      ;
; LOCATION                                                                       ; PIN_W25                ;      ; SW[4]                      ;
; LOCATION                                                                       ; PIN_V25                ;      ; SW[5]                      ;
; LOCATION                                                                       ; PIN_AC28               ;      ; SW[6]                      ;
; LOCATION                                                                       ; PIN_AD30               ;      ; SW[7]                      ;
; LOCATION                                                                       ; PIN_AC29               ;      ; SW[8]                      ;
; LOCATION                                                                       ; PIN_AA30               ;      ; SW[9]                      ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; ball_toggle                ;
; LOCATION                                                                       ; PIN_AF25               ;      ; ir_key[0]                  ;
; LOCATION                                                                       ; PIN_AE24               ;      ; ir_key[1]                  ;
; LOCATION                                                                       ; PIN_AF24               ;      ; ir_key[2]                  ;
; LOCATION                                                                       ; PIN_AB22               ;      ; ir_key[3]                  ;
; LOCATION                                                                       ; PIN_AB23               ;      ; ir_write                   ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; LOCATION                                                                       ; PIN_AC23               ;      ; sound_on                   ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity7                    ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left_valid         ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right_valid        ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left_ack           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right_ack          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdptrrg                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: objects_mux:MUX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BOLT_MAX       ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:inst46 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; BOLT_MAX       ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|right:inst5|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                       ;
+--------------------+------------------+----------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                             ;
; LPM_CVALUE         ; 116              ; Signed Integer                                                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_mh6 ; Untyped                                                                    ;
+--------------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|left:inst9|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                      ;
+--------------------+------------------+---------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                            ;
; LPM_CVALUE         ; 107              ; Signed Integer                                                            ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                   ;
; CBXI_PARAMETER     ; lpm_constant_3j6 ; Untyped                                                                   ;
+--------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst8|space:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                       ;
+--------------------+------------------+----------------------------------------------------------------------------+
; LPM_WIDTH          ; 9                ; Signed Integer                                                             ;
; LPM_CVALUE         ; 41               ; Signed Integer                                                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_nh6 ; Untyped                                                                    ;
+--------------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_sec_counter:sec2 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; Time           ; 50000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: one_sec_counter:sec ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; Time           ; 10102354 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst7 ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                      ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                      ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Player_move:mv2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; INITIAL_X      ; 288   ; Signed Integer                      ;
; INITIAL_Y      ; 425   ; Signed Integer                      ;
; X_SPEED        ; 250   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst6 ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; OBJECT_WIDTH_X  ; 512      ; Signed Integer                      ;
; OBJECT_HEIGHT_Y ; 256      ; Signed Integer                      ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Invader_move:mv1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_X         ; 20    ; Signed Integer                       ;
; INIT_Y         ; 20    ; Signed Integer                       ;
; INIT_X_S       ; 30    ; Signed Integer                       ;
; INIT_Y_S       ; 20    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst29 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 64       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 64       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011100 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lrrr_move:inst32 ;
+-----------------+-------+-------------------------------------+
; Parameter Name  ; Value ; Type                                ;
+-----------------+-------+-------------------------------------+
; INITIAL_X       ; 10    ; Signed Integer                      ;
; INITIAL_Y       ; 20    ; Signed Integer                      ;
; INITIAL_X_SPEED ; 50    ; Signed Integer                      ;
; INITIAL_Y_SPEED ; 0     ; Signed Integer                      ;
; Y_ACCEL         ; -1    ; Signed Integer                      ;
+-----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst38 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 400      ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 320      ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011100 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screenmiddlex:inst39|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                ;
; LPM_CVALUE         ; 100              ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_ui6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst44 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 400      ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 320      ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011100 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screenmiddlex:inst42|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                ;
; LPM_CVALUE         ; 100              ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_ui6 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst21 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 11110000 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst35 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DIRECTION      ; 1     ; Signed Integer                       ;
; OFFSET_X       ; 16    ; Signed Integer                       ;
; OFFSET_Y       ; 0     ; Signed Integer                       ;
; SPEED_Y        ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst23 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 11110000 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst37 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DIRECTION      ; 1     ; Signed Integer                       ;
; OFFSET_X       ; 16    ; Signed Integer                       ;
; OFFSET_Y       ; 0     ; Signed Integer                       ;
; SPEED_Y        ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst25 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 00111111 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst45 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DIRECTION      ; 1     ; Signed Integer                       ;
; OFFSET_X       ; 16    ; Signed Integer                       ;
; OFFSET_Y       ; 0     ; Signed Integer                       ;
; SPEED_Y        ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst27 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 11110000 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst47 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DIRECTION      ; 1     ; Signed Integer                       ;
; OFFSET_X       ; 16    ; Signed Integer                       ;
; OFFSET_Y       ; 0     ; Signed Integer                       ;
; SPEED_Y        ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst17 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 11001101 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; DIRECTION      ; -1    ; Signed Integer                     ;
; OFFSET_X       ; 20    ; Signed Integer                     ;
; OFFSET_Y       ; 0     ; Signed Integer                     ;
; SPEED_Y        ; 10    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst19 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 11111001 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DIRECTION      ; -1    ; Signed Integer                      ;
; OFFSET_X       ; 20    ; Signed Integer                      ;
; OFFSET_Y       ; 0     ; Signed Integer                      ;
; SPEED_Y        ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst20 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011111 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst5 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DIRECTION      ; -1    ; Signed Integer                      ;
; OFFSET_X       ; 20    ; Signed Integer                      ;
; OFFSET_Y       ; 0     ; Signed Integer                      ;
; SPEED_Y        ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst18 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 4        ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 16       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01010011 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bolt_move:inst1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DIRECTION      ; -1    ; Signed Integer                      ;
; OFFSET_X       ; 20    ; Signed Integer                      ;
; OFFSET_Y       ; 0     ; Signed Integer                      ;
; SPEED_Y        ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst4 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; SIZE_BITS      ; 7     ; Signed Integer                   ;
; MIN_VAL        ; 0     ; Signed Integer                   ;
; MAX_VAL        ; 127   ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NumbersBitMap:inst33 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst49 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 48       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011100 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yZero:inst48|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                        ;
; LPM_CVALUE         ; 0                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_ki6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst40 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 96       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011100 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scoreX:inst43|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+--------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                   ;
+--------------------+------------------+--------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                         ;
; LPM_CVALUE         ; 500              ; Signed Integer                                         ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                ;
; CBXI_PARAMETER     ; lpm_constant_fk6 ; Untyped                                                ;
+--------------------+------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yZero:inst28|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                  ;
+--------------------+------------------+-------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                        ;
; LPM_CVALUE         ; 0                ; Signed Integer                                        ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                               ;
; CBXI_PARAMETER     ; lpm_constant_ki6 ; Untyped                                               ;
+--------------------+------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|sintable:inst1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 780                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 84                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_hbm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NumbersBitMap:inst33|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 84                  ; 84               ; 1024         ; 1        ; continuous             ; sequential           ; 3                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------------------------+---------------+
; Type                                ; Count         ;
+-------------------------------------+---------------+
; arriav_ff                           ; 1140          ;
;     CLR                             ; 145           ;
;     CLR SCLR                        ; 108           ;
;     CLR SLD                         ; 128           ;
;     ENA                             ; 54            ;
;     ENA CLR                         ; 370           ;
;     ENA CLR SCLR                    ; 72            ;
;     ENA CLR SLD                     ; 132           ;
;     ENA SCLR                        ; 99            ;
;     SCLR                            ; 32            ;
; arriav_lcell_comb                   ; 4093          ;
;     arith                           ; 1103          ;
;         0 data inputs               ; 72            ;
;         1 data inputs               ; 703           ;
;         2 data inputs               ; 118           ;
;         3 data inputs               ; 66            ;
;         4 data inputs               ; 73            ;
;         5 data inputs               ; 71            ;
;     extend                          ; 152           ;
;         7 data inputs               ; 152           ;
;     normal                          ; 2833          ;
;         0 data inputs               ; 2             ;
;         1 data inputs               ; 39            ;
;         2 data inputs               ; 221           ;
;         3 data inputs               ; 405           ;
;         4 data inputs               ; 328           ;
;         5 data inputs               ; 457           ;
;         6 data inputs               ; 1381          ;
;     shared                          ; 5             ;
;         0 data inputs               ; 3             ;
;         1 data inputs               ; 2             ;
; blackbox                            ; 1             ;
;         udio_codec_controller:inst2 ; 1             ;
; boundary_port                       ; 182           ;
;                                     ;               ;
; Max LUT depth                       ; 18.10         ;
; Average LUT depth                   ; 5.40          ;
+-------------------------------------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                     ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst35|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst35|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst37|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst37|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst45|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst45|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst47|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst47|prvSht                                      ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[1]~6                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[1]~6                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[2]~9                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[2]~9                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[3]~12                               ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[3]~12                               ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst25|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst25|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst27|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst27|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~1                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~1                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst|prvSht                                        ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst|prvSht                                        ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst1|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst1|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst2|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst2|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst5|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Bolt_move:inst5|prvSht                                       ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~2                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[1]~6                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[1]~6                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[2]~9                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[2]~9                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[3]~13                               ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[3]~13                               ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst18|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst18|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst19|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst19|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst20|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst20|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[10]                                   ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[10]                                   ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[4]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[4]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[5]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[5]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[6]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[6]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[7]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[7]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[8]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[8]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[9]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixY[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|pixY[9]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[0]~0                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[0]~0                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[10]~1                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[10]~1                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[1]~2                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[1]~2                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[2]~3                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[2]~3                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[3]~4                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[3]~4                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[4]~5                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[4]~5                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[5]~6                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[5]~6                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[6]~7                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[6]~7                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[7]~8                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[7]~8                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[8]~9                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[8]~9                               ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[9]~10                              ; N/A                                                                                                                                                            ;
; controller:inst46|pixelY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|PixelY[9]~10                              ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|scrMsg             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrMsg             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrReq             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|scrReq             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; fstSec                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; fstSec                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue May 21 01:43:05 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at NumberConverter.sv(19): truncated literal to match 4 bits File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numberconverter.sv
    Info (12023): Found entity 1: NumberConverter File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/endbitmap.sv
    Info (12023): Found entity 1: EndBitBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/EndBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/startbitmap.sv
    Info (12023): Found entity 1: StartBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/StartBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/monsterbitmap.sv
    Info (12023): Found entity 1: MonsterBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/MonsterBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bossbitmap.sv
    Info (12023): Found entity 1: BossBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/BossBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/redlaserbitmap.sv
    Info (12023): Found entity 1: RedLaserBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/RedLaserBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/playerbitmap.sv
    Info (12023): Found entity 1: PlayerBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/PlayerBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bluelaserbitmap.sv
    Info (12023): Found entity 1: BLueLaserBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/BlueLaserBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control/random.sv
    Info (12023): Found entity 1: random File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/one_sec_counter.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoderin.sv
    Info (12023): Found entity 1: keyToggle_decoderIn File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyToggle_decoderIn.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbd_interface.sv
    Info (12023): Found entity 1: kbd_interface File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/kbd_interface.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/objects_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/back_ground_draw.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_schematic.bdf
    Info (12023): Found entity 1: TOP_Schematic
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/invader_move.sv
    Info (12023): Found entity 1: Invader_move File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/player_move.sv
    Info (12023): Found entity 1: Player_move File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bolt_move.sv
    Info (12023): Found entity 1: Bolt_move File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file space.v
    Info (12023): Found entity 1: space File: Z:/EELabProject/Project/SpaceInvaders_restored/space.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file right.v
    Info (12023): Found entity 1: right File: Z:/EELabProject/Project/SpaceInvaders_restored/right.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file left.v
    Info (12023): Found entity 1: left File: Z:/EELabProject/Project/SpaceInvaders_restored/left.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lrrr_move.sv
    Info (12023): Found entity 1: Lrrr_move File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/controller.sv
    Info (12023): Found entity 1: controller File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/boltbitmap.sv
    Info (12023): Found entity 1: boltBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/boltBitMap.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file screenmiddlex.v
    Info (12023): Found entity 1: screenmiddlex File: Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddlex.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file screenmiddley.v
    Info (12023): Found entity 1: screenmiddley File: Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddley.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file scorex.v
    Info (12023): Found entity 1: scoreX File: Z:/EELabProject/Project/SpaceInvaders_restored/scoreX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file scorey.v
    Info (12023): Found entity 1: scoreY File: Z:/EELabProject/Project/SpaceInvaders_restored/scoreY.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file digit_tmp.v
    Info (12023): Found entity 1: digit_tmp File: Z:/EELabProject/Project/SpaceInvaders_restored/digit_tmp.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/lifebitmap.sv
    Info (12023): Found entity 1: LifeBitMap File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/LifeBitMap.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file yzero.v
    Info (12023): Found entity 1: yZero File: Z:/EELabProject/Project/SpaceInvaders_restored/yZero.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file seconddigit.v
    Info (12023): Found entity 1: seconddigit File: Z:/EELabProject/Project/SpaceInvaders_restored/seconddigit.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file thirddigit.v
    Info (12023): Found entity 1: thirddigit File: Z:/EELabProject/Project/SpaceInvaders_restored/thirddigit.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/byterec.sv Line: 37
Info (12127): Elaborating entity "TOP_Schematic" for the top level hierarchy
Warning (275089): Not all bits in bus "LEDR[9..0]" are used
Warning (275080): Converted elements in bus name "LEDR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDR[0]" to "LEDR0"
    Warning (275081): Converted element name(s) from "LEDR[9]" to "LEDR9"
    Warning (275081): Converted element name(s) from "LEDR[8]" to "LEDR8"
Warning (275009): Pin "KEY" not connected
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:VGA"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/VGA_Controller.sv Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/VGA_Controller.sv Line: 59
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:MUX"
Info (12128): Elaborating entity "controller" for hierarchy "controller:inst46"
Warning (10036): Verilog HDL or VHDL warning at controller.sv(85): object "L_BORDER" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 85
Warning (10230): Verilog HDL assignment warning at controller.sv(207): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 207
Warning (10230): Verilog HDL assignment warning at controller.sv(208): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 208
Warning (10230): Verilog HDL assignment warning at controller.sv(241): truncated value with size 12 to match size of target (10) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 241
Warning (10230): Verilog HDL assignment warning at controller.sv(285): truncated value with size 32 to match size of target (10) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 285
Warning (10230): Verilog HDL assignment warning at controller.sv(286): truncated value with size 32 to match size of target (2) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 286
Warning (10230): Verilog HDL assignment warning at controller.sv(413): truncated value with size 32 to match size of target (10) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 413
Info (10041): Inferred latch for "blkHit[0][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[0][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[1][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[2][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkHit[3][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[0][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[1][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[2][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][0]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][1]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][2]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][3]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][4]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][5]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][6]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][7]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][8]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][9]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][10]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][11]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][12]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][13]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][14]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][15]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][16]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][17]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][18]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][19]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][20]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][21]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][22]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][23]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][24]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][25]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][26]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][27]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][28]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][29]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][30]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (10041): Inferred latch for "blkExs[3][31]" at controller.sv(131) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/controller.sv Line: 131
Info (12128): Elaborating entity "TOP_KBD_DEMOALL" for hierarchy "TOP_KBD_DEMOALL:inst8"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "TOP_KBD_DEMOALL:inst8|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/KEYBOARD/keyPad_decoder.sv Line: 39
Info (12128): Elaborating entity "KBDINTF" for hierarchy "TOP_KBD_DEMOALL:inst8|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMOALL:inst8|KBDINTF:inst|bitrec:inst2"
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMOALL:inst8|KBDINTF:inst|lpf:inst3"
Info (12128): Elaborating entity "keyToggle_decoderIn" for hierarchy "TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst6"
Info (12128): Elaborating entity "right" for hierarchy "TOP_KBD_DEMOALL:inst8|right:inst5"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:inst8|right:inst5|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/right.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:inst8|right:inst5|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/right.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:inst8|right:inst5|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/right.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "116"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12128): Elaborating entity "left" for hierarchy "TOP_KBD_DEMOALL:inst8|left:inst9"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:inst8|left:inst9|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/left.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:inst8|left:inst9|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/left.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:inst8|left:inst9|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/left.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "107"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12128): Elaborating entity "space" for hierarchy "TOP_KBD_DEMOALL:inst8|space:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "TOP_KBD_DEMOALL:inst8|space:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/space.v Line: 49
Info (12130): Elaborated megafunction instantiation "TOP_KBD_DEMOALL:inst8|space:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/space.v Line: 49
Info (12133): Instantiated megafunction "TOP_KBD_DEMOALL:inst8|space:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/space.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "9"
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "one_sec_counter:sec2"
Warning (10230): Verilog HDL assignment warning at one_sec_counter.sv(19): truncated value with size 32 to match size of target (26) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/one_sec_counter.sv Line: 19
Info (12128): Elaborating entity "one_sec_counter" for hierarchy "one_sec_counter:sec"
Warning (10230): Verilog HDL assignment warning at one_sec_counter.sv(19): truncated value with size 32 to match size of target (26) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/one_sec_counter.sv Line: 19
Info (12128): Elaborating entity "PlayerBitMap" for hierarchy "PlayerBitMap:inst31"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst7"
Info (12128): Elaborating entity "Player_move" for hierarchy "Player_move:mv2"
Warning (10036): Verilog HDL or VHDL warning at Player_move.sv(27): object "y_FRAME_SIZE" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 27
Warning (10240): Verilog HDL Always Construct warning at Player_move.sv(53): inferring latch(es) for variable "topLeftY_tmp", which holds its previous value in one or more paths through the always construct File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Warning (10230): Verilog HDL assignment warning at Player_move.sv(69): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 69
Warning (10230): Verilog HDL assignment warning at Player_move.sv(70): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 70
Info (10041): Inferred latch for "topLeftY_tmp[0]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[1]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[2]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[3]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[4]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[5]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[6]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[7]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[8]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[9]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[10]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[11]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[12]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[13]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[14]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[15]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[16]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[17]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[18]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[19]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[20]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[21]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[22]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[23]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[24]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[25]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[26]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[27]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[28]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[29]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[30]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (10041): Inferred latch for "topLeftY_tmp[31]" at Player_move.sv(53) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Player_move.sv Line: 53
Info (12128): Elaborating entity "MonsterBitMap" for hierarchy "MonsterBitMap:inst34"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst6"
Info (12128): Elaborating entity "Invader_move" for hierarchy "Invader_move:mv1"
Warning (10036): Verilog HDL or VHDL warning at Invader_move.sv(25): object "x_FRAME_SIZE" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 25
Warning (10036): Verilog HDL or VHDL warning at Invader_move.sv(26): object "y_FRAME_SIZE" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 26
Warning (10240): Verilog HDL Always Construct warning at Invader_move.sv(103): inferring latch(es) for variable "crySpd", which holds its previous value in one or more paths through the always construct File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Warning (10230): Verilog HDL assignment warning at Invader_move.sv(126): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 126
Warning (10230): Verilog HDL assignment warning at Invader_move.sv(127): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 127
Info (10041): Inferred latch for "crySpd[0]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[1]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[2]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[3]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[4]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[5]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[6]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[7]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[8]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[9]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[10]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[11]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[12]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[13]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[14]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[15]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[16]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[17]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[18]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[19]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[20]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[21]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[22]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[23]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[24]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[25]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[26]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[27]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[28]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[29]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[30]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (10041): Inferred latch for "crySpd[31]" at Invader_move.sv(103) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Invader_move.sv Line: 103
Info (12128): Elaborating entity "BossBitMap" for hierarchy "BossBitMap:inst36"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst29"
Info (12128): Elaborating entity "Lrrr_move" for hierarchy "Lrrr_move:inst32"
Warning (10230): Verilog HDL assignment warning at Lrrr_move.sv(143): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv Line: 143
Warning (10230): Verilog HDL assignment warning at Lrrr_move.sv(144): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Lrrr_move.sv Line: 144
Info (12128): Elaborating entity "StartBitMap" for hierarchy "StartBitMap:inst41"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst38"
Info (12128): Elaborating entity "screenmiddlex" for hierarchy "screenmiddlex:inst39"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "screenmiddlex:inst39|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddlex.v Line: 49
Info (12130): Elaborated megafunction instantiation "screenmiddlex:inst39|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddlex.v Line: 49
Info (12133): Instantiated megafunction "screenmiddlex:inst39|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/screenmiddlex.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "100"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "EndBitBitMap" for hierarchy "EndBitBitMap:inst30"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst21"
Info (12128): Elaborating entity "Bolt_move" for hierarchy "Bolt_move:inst35"
Warning (10230): Verilog HDL assignment warning at Bolt_move.sv(63): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv Line: 63
Warning (10230): Verilog HDL assignment warning at Bolt_move.sv(64): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv Line: 64
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst25"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst17"
Info (12128): Elaborating entity "Bolt_move" for hierarchy "Bolt_move:inst"
Warning (10230): Verilog HDL assignment warning at Bolt_move.sv(63): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv Line: 63
Warning (10230): Verilog HDL assignment warning at Bolt_move.sv(64): truncated value with size 32 to match size of target (11) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/Bolt_move.sv Line: 64
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst19"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst20"
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst18"
Info (12128): Elaborating entity "random" for hierarchy "random:inst4"
Warning (10230): Verilog HDL assignment warning at random.sv(22): truncated value with size 32 to match size of target (7) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/random.sv Line: 22
Warning (10230): Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (7) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/random.sv Line: 27
Warning (10230): Verilog HDL assignment warning at random.sv(29): truncated value with size 32 to match size of target (7) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/Control/random.sv Line: 29
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "NumbersBitMap:inst33"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst49"
Info (12128): Elaborating entity "yZero" for hierarchy "yZero:inst48"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "yZero:inst48|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/yZero.v Line: 49
Info (12130): Elaborated megafunction instantiation "yZero:inst48|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/yZero.v Line: 49
Info (12133): Instantiated megafunction "yZero:inst48|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/yZero.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "LifeBitMap" for hierarchy "LifeBitMap:inst26"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst40"
Info (12128): Elaborating entity "scoreX" for hierarchy "scoreX:inst43"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "scoreX:inst43|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/scoreX.v Line: 49
Info (12130): Elaborated megafunction instantiation "scoreX:inst43|lpm_constant:LPM_CONSTANT_component" File: Z:/EELabProject/Project/SpaceInvaders_restored/scoreX.v Line: 49
Info (12133): Instantiated megafunction "scoreX:inst43|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/scoreX.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "500"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst16"
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(13): object "xFrameSize" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/back_ground_draw.sv Line: 13
Warning (10036): Verilog HDL or VHDL warning at back_ground_draw.sv(15): object "bracketOffset" assigned a value but never read File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/back_ground_draw.sv Line: 15
Info (12128): Elaborating entity "TOP_MSS_DEMO" for hierarchy "TOP_MSS_DEMO:inst9"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "TOP_MSS_DEMO:inst9|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "TOP_MSS_DEMO:inst9|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/MSS/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "TOP_MSS_DEMO:inst9|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "ToneDecoder:inst3"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (12128): Elaborating entity "NumberConverter" for hierarchy "NumberConverter:inst50"
Warning (10230): Verilog HDL assignment warning at NumberConverter.sv(19): truncated value with size 10 to match size of target (4) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv Line: 19
Warning (10230): Verilog HDL assignment warning at NumberConverter.sv(20): truncated value with size 10 to match size of target (4) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv Line: 20
Warning (10230): Verilog HDL assignment warning at NumberConverter.sv(21): truncated value with size 10 to match size of target (4) File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumberConverter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ah84.tdf
    Info (12023): Found entity 1: altsyncram_ah84 File: Z:/EELabProject/Project/SpaceInvaders_restored/db/altsyncram_ah84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: Z:/EELabProject/Project/SpaceInvaders_restored/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/EELabProject/Project/SpaceInvaders_restored/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b9i.tdf
    Info (12023): Found entity 1: cntr_b9i File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_b9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/EELabProject/Project/SpaceInvaders_restored/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.21.01:43:36 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/EELabProject/Project/SpaceInvaders_restored/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "NumbersBitMap:inst33|Div1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "NumbersBitMap:inst33|Mod0" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "NumbersBitMap:inst33|Div0" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 573
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "NumbersBitMap:inst33|Mod1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 577
Info (12130): Elaborated megafunction instantiation "NumbersBitMap:inst33|lpm_divide:Div1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
Info (12133): Instantiated megafunction "NumbersBitMap:inst33|lpm_divide:Div1" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_ebm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: Z:/EELabProject/Project/SpaceInvaders_restored/db/sign_div_unsign_klh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: Z:/EELabProject/Project/SpaceInvaders_restored/db/alt_u_div_eve.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "NumbersBitMap:inst33|lpm_divide:Mod0" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
Info (12133): Instantiated megafunction "NumbersBitMap:inst33|lpm_divide:Mod0" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 575
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_h3m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "NumbersBitMap:inst33|lpm_divide:Div0" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 573
Info (12133): Instantiated megafunction "NumbersBitMap:inst33|lpm_divide:Div0" with the following parameter: File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/VGA/NumbersBitMap.sv Line: 573
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf
    Info (12023): Found entity 1: lpm_divide_hbm File: Z:/EELabProject/Project/SpaceInvaders_restored/db/lpm_divide_hbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: Z:/EELabProject/Project/SpaceInvaders_restored/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf
    Info (12023): Found entity 1: alt_u_div_kve File: Z:/EELabProject/Project/SpaceInvaders_restored/db/alt_u_div_kve.tdf Line: 23
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 269 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file Z:/EELabProject/Project/SpaceInvaders_restored/output_files/Lab1Demo.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 197 of its 201 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (35026): Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 269 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
Info (21057): Implemented 7518 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 79 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 7327 logic cells
    Info (21064): Implemented 86 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 874 megabytes
    Info: Processing ended: Tue May 21 01:44:12 2019
    Info: Elapsed time: 00:01:07
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/EELabProject/Project/SpaceInvaders_restored/output_files/Lab1Demo.map.smsg.


