Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 21 00:11:05 2019
| Host         : DESKTOP-NTANC38 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 329 register/latch pins with no clock driven by root clock pin: design_1_i/initializer_0/inst/clk_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 739 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.931        0.000                      0                  430        0.171        0.000                      0                  430        3.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 15.625}     31.250          32.000          
  clk_out3_design_1_clk_wiz_0_0  {0.000 12.500}     25.000          40.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out2_design_1_clk_wiz_0_0       26.468        0.000                      0                   65        0.211        0.000                      0                   65       15.125        0.000                       0                    37  
  clk_out3_design_1_clk_wiz_0_0       20.931        0.000                      0                  365        0.171        0.000                      0                  365       12.000        0.000                       0                   132  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.259ns (30.866%)  route 2.820ns (69.134%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.751     2.270    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.298     2.568 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.588     3.156    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_R)       -0.524    29.624    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 26.468    

Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.259ns (30.866%)  route 2.820ns (69.134%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.751     2.270    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.298     2.568 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.588     3.156    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_R)       -0.524    29.624    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 26.468    

Slack (MET) :             26.468ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 1.259ns (30.866%)  route 2.820ns (69.134%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.751     2.270    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.298     2.568 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.588     3.156    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[6]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_R)       -0.524    29.624    design_1_i/initializer_0/inst/port_0_o_reg[6]
  -------------------------------------------------------------------
                         required time                         29.624    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 26.468    

Slack (MET) :             26.662ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.259ns (31.620%)  route 2.723ns (68.380%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.751     2.270    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.298     2.568 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.059    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.429    29.727    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.578    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X13Y67         FDRE (Setup_fdre_C_R)       -0.429    29.721    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.721    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 26.662    

Slack (MET) :             26.662ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.259ns (31.620%)  route 2.723ns (68.380%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.751     2.270    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I3_O)        0.298     2.568 r  design_1_i/initializer_0/inst/port_0_o[6]_i_1/O
                         net (fo=5, routed)           0.491     3.059    design_1_i/initializer_0/inst/port_0_o[6]_i_1_n_0
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.429    29.727    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.578    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X13Y67         FDRE (Setup_fdre_C_R)       -0.429    29.721    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.721    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                 26.662    

Slack (MET) :             26.829ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.259ns (31.175%)  route 2.780ns (68.825%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.768     2.287    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.298     2.585 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.531     3.116    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.429    29.727    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[4]/C
                         clock pessimism              0.578    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.205    29.945    design_1_i/initializer_0/inst/port_0_o_reg[4]
  -------------------------------------------------------------------
                         required time                         29.945    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 26.829    

Slack (MET) :             26.829ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.259ns (31.175%)  route 2.780ns (68.825%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 29.727 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.768     2.287    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.298     2.585 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.531     3.116    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.429    29.727    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y67         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[5]/C
                         clock pessimism              0.578    30.305    
                         clock uncertainty           -0.155    30.150    
    SLICE_X13Y67         FDRE (Setup_fdre_C_CE)      -0.205    29.945    design_1_i/initializer_0/inst/port_0_o_reg[5]
  -------------------------------------------------------------------
                         required time                         29.945    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                 26.829    

Slack (MET) :             26.885ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.252ns  (logic 1.189ns (27.963%)  route 3.063ns (72.037%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 29.726 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[9]/Q
                         net (fo=16, routed)          1.091     0.587    design_1_i/initializer_0/inst/clk_i_counter[9]
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.318     0.905 r  design_1_i/initializer_0/inst/port_0_o[6]_i_7/O
                         net (fo=4, routed)           1.233     2.137    design_1_i/initializer_0/inst/port_0_o[6]_i_7_n_0
    SLICE_X12Y68         LUT6 (Prop_lut6_I5_O)        0.328     2.465 r  design_1_i/initializer_0/inst/port_0_o[2]_i_2/O
                         net (fo=1, routed)           0.740     3.205    design_1_i/initializer_0/inst/port_0_o[2]_i_2_n_0
    SLICE_X10Y68         LUT5 (Prop_lut5_I0_O)        0.124     3.329 r  design_1_i/initializer_0/inst/port_0_o[2]_i_1/O
                         net (fo=1, routed)           0.000     3.329    design_1_i/initializer_0/inst/port_0_o[2]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.428    29.726    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.564    30.290    
                         clock uncertainty           -0.155    30.135    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.079    30.214    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                         30.214    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                 26.885    

Slack (MET) :             27.003ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.259ns (32.293%)  route 2.640ns (67.707%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.768     2.287    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.298     2.585 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.391     2.976    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_CE)      -0.169    29.979    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                         29.979    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 27.003    

Slack (MET) :             27.003ns  (required time - arrival time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out2_design_1_clk_wiz_0_0 rise@31.250ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.259ns (32.293%)  route 2.640ns (67.707%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 29.725 - 31.250 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.544    -0.923    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y68         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y68         FDSE (Prop_fdse_C_Q)         0.419    -0.504 r  design_1_i/initializer_0/inst/clk_i_counter_reg[6]/Q
                         net (fo=26, routed)          1.481     0.977    design_1_i/initializer_0/inst/clk_i_counter[6]
    SLICE_X11Y69         LUT6 (Prop_lut6_I3_O)        0.297     1.274 r  design_1_i/initializer_0/inst/port_0_o[6]_i_9/O
                         net (fo=1, routed)           0.000     1.274    design_1_i/initializer_0/inst/port_0_o[6]_i_9_n_0
    SLICE_X11Y69         MUXF7 (Prop_muxf7_I1_O)      0.245     1.519 r  design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5/O
                         net (fo=3, routed)           0.768     2.287    design_1_i/initializer_0/inst/port_0_o_reg[6]_i_5_n_0
    SLICE_X12Y68         LUT5 (Prop_lut5_I2_O)        0.298     2.585 r  design_1_i/initializer_0/inst/port_0_o[6]_i_2/O
                         net (fo=5, routed)           0.391     2.976    design_1_i/initializer_0/inst/port_0_o[6]_i_2_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk (IN)
                         net (fo=0)                   0.000    31.250    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.830    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    26.626 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    28.207    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.298 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.427    29.725    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.578    30.303    
                         clock uncertainty           -0.155    30.148    
    SLICE_X12Y68         FDRE (Setup_fdre_C_CE)      -0.169    29.979    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                         29.979    
                         arrival time                          -2.976    
  -------------------------------------------------------------------
                         slack                                 27.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.293%)  route 0.166ns (46.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.556    -0.591    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y67         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=32, routed)          0.166    -0.284    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X12Y68         LUT5 (Prop_lut5_I1_O)        0.048    -0.236 r  design_1_i/initializer_0/inst/port_0_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/initializer_0/inst/port_0_o[3]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[3]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.131    -0.447    design_1_i/initializer_0/inst/port_0_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.894%)  route 0.166ns (47.106%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.556    -0.591    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y67         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDSE (Prop_fdse_C_Q)         0.141    -0.450 f  design_1_i/initializer_0/inst/clk_i_counter_reg[2]/Q
                         net (fo=32, routed)          0.166    -0.284    design_1_i/initializer_0/inst/clk_i_counter[2]
    SLICE_X12Y68         LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/initializer_0/inst/port_0_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/initializer_0/inst/port_0_o[0]_i_1_n_0
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[0]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X12Y68         FDRE (Hold_fdre_C_D)         0.120    -0.458    design_1_i/initializer_0/inst/port_0_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.064%)  route 0.181ns (48.936%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.181    -0.272    design_1_i/initializer_0/inst/init_num
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.048    -0.224 r  design_1_i/initializer_0/inst/clk_i_counter[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    design_1_i/initializer_0/inst/clk_i_counter[15]_i_1_n_0
    SLICE_X15Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X15Y70         FDSE (Hold_fdse_C_D)         0.107    -0.473    design_1_i/initializer_0/inst/clk_i_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/wr_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/wr_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.557    -0.590    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  design_1_i/initializer_0/inst/wr_o_reg/Q
                         net (fo=4, routed)           0.164    -0.263    design_1_i/initializer_0/inst/wr_o
    SLICE_X12Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.218 r  design_1_i/initializer_0/inst/wr_o_i_1/O
                         net (fo=1, routed)           0.000    -0.218    design_1_i/initializer_0/inst/wr_o_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.825    -0.830    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/wr_o_reg/C
                         clock pessimism              0.240    -0.590    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.121    -0.469    design_1_i/initializer_0/inst/wr_o_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.664%)  route 0.181ns (49.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.181    -0.272    design_1_i/initializer_0/inst/init_num
    SLICE_X15Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.227 r  design_1_i/initializer_0/inst/clk_i_counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    design_1_i/initializer_0/inst/clk_i_counter[11]_i_1_n_0
    SLICE_X15Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X15Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X15Y70         FDSE (Hold_fdse_C_D)         0.091    -0.489    design_1_i/initializer_0/inst/clk_i_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.554    -0.593    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/initializer_0/inst/port_0_o_reg[7]/Q
                         net (fo=2, routed)           0.175    -0.254    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[7]
    SLICE_X10Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  design_1_i/initializer_0/inst/port_0_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    design_1_i/initializer_0/inst/port_0_o[7]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.833    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y69         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[7]/C
                         clock pessimism              0.240    -0.593    
    SLICE_X10Y69         FDRE (Hold_fdre_C_D)         0.120    -0.473    design_1_i/initializer_0/inst/port_0_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/cs_can_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/cs_can_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.557    -0.590    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  design_1_i/initializer_0/inst/cs_can_o_reg/Q
                         net (fo=3, routed)           0.187    -0.239    design_1_i/initializer_0/inst/cs_can_o
    SLICE_X12Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.194 r  design_1_i/initializer_0/inst/cs_can_o_i_1/O
                         net (fo=1, routed)           0.000    -0.194    design_1_i/initializer_0/inst/cs_can_o_i_1_n_0
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.825    -0.830    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y66         FDRE                                         r  design_1_i/initializer_0/inst/cs_can_o_reg/C
                         clock pessimism              0.240    -0.590    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.120    -0.470    design_1_i/initializer_0/inst/cs_can_o_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/initializer_0/inst/port_0_en_reg/Q
                         net (fo=9, routed)           0.197    -0.231    design_1_i/initializer_0/inst/port_0_en_reg_n_0
    SLICE_X10Y68         LUT4 (Prop_lut4_I3_O)        0.045    -0.186 r  design_1_i/initializer_0/inst/port_0_en_i_1/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/initializer_0/inst/port_0_en_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_en_reg/C
                         clock pessimism              0.240    -0.592    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.120    -0.472    design_1_i/initializer_0/inst/port_0_en_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/init_num_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.815%)  route 0.259ns (58.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.553    -0.594    design_1_i/initializer_0/inst/clk_i
    SLICE_X13Y70         FDRE                                         r  design_1_i/initializer_0/inst/init_num_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/initializer_0/inst/init_num_reg/Q
                         net (fo=23, routed)          0.259    -0.194    design_1_i/initializer_0/inst/init_num
    SLICE_X12Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  design_1_i/initializer_0/inst/clk_i_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    design_1_i/initializer_0/inst/clk_i_counter[0]_i_1_n_0
    SLICE_X12Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.821    -0.834    design_1_i/initializer_0/inst/clk_i
    SLICE_X12Y70         FDSE                                         r  design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X12Y70         FDSE (Hold_fdse_C_D)         0.120    -0.461    design_1_i/initializer_0/inst/clk_i_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            design_1_i/initializer_0/inst/port_0_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.555    -0.592    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  design_1_i/initializer_0/inst/port_0_o_reg[2]/Q
                         net (fo=2, routed)           0.232    -0.196    design_1_i/initializer_0/inst/port_0_o_reg_n_0_[2]
    SLICE_X10Y68         LUT5 (Prop_lut5_I4_O)        0.045    -0.151 r  design_1_i/initializer_0/inst/port_0_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    design_1_i/initializer_0/inst/port_0_o[2]_i_1_n_0
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.822    -0.832    design_1_i/initializer_0/inst/clk_i
    SLICE_X10Y68         FDRE                                         r  design_1_i/initializer_0/inst/port_0_o_reg[2]/C
                         clock pessimism              0.240    -0.592    
    SLICE_X10Y68         FDRE (Hold_fdre_C_D)         0.121    -0.471    design_1_i/initializer_0/inst/port_0_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         31.250      30.001     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X12Y66     design_1_i/initializer_0/inst/cs_can_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X13Y70     design_1_i/initializer_0/inst/init_num_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X10Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X12Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y68     design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y69     design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         31.250      30.250     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       31.250      182.110    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y69     design_1_i/initializer_0/inst/clk_i_counter_reg[12]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y69     design_1_i/initializer_0/inst/clk_i_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y71     design_1_i/initializer_0/inst/ale_o_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[17]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[18]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y69     design_1_i/initializer_0/inst/clk_i_counter_reg[19]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y67     design_1_i/initializer_0/inst/clk_i_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y67     design_1_i/initializer_0/inst/clk_i_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X12Y66     design_1_i/initializer_0/inst/cs_can_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y70     design_1_i/initializer_0/inst/init_num_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X10Y68     design_1_i/initializer_0/inst/port_0_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X12Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y68     design_1_i/initializer_0/inst/clk_i_counter_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y71     design_1_i/initializer_0/inst/clk_i_counter_reg[14]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         15.625      15.125     SLICE_X15Y70     design_1_i/initializer_0/inst/clk_i_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X13Y71     design_1_i/initializer_0/inst/ale_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.931ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 2.076ns (52.324%)  route 1.892ns (47.676%))
  Logic Levels:           9  (CARRY4=7 LUT3=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.610    -0.857    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y81          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.419    -0.438 f  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[28]/Q
                         net (fo=2, routed)           1.260     0.822    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[29]
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.299     1.121 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/ATTACK_STATE1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.121    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_0[1]
    SLICE_X5Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.671 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.671    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__1_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.785 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.785    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__2_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.899 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.899    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__3_n_0
    SLICE_X5Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.013 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.013    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__4_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.127 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.127    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__5_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.241 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.241    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__6_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.355 r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/ATTACK_STATE1_carry__7/CO[3]
                         net (fo=1, routed)           0.632     2.987    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CO[0]
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.124     3.111 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/TRIGER_i_2/O
                         net (fo=1, routed)           0.000     3.111    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg_0
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg/C
                         clock pessimism              0.564    24.114    
                         clock uncertainty           -0.149    23.965    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)        0.077    24.042    design_1_i/MODULE_CONTROLLER_0/inst/msg_filter/TRIGER_reg
  -------------------------------------------------------------------
                         required time                         24.042    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                 20.931    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.779%)  route 2.094ns (73.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.654     1.269    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     1.393 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.014    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.503    23.551    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]/C
                         clock pessimism              0.603    24.154    
                         clock uncertainty           -0.149    24.005    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    23.481    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.779%)  route 2.094ns (73.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.654     1.269    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     1.393 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.014    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.503    23.551    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                         clock pessimism              0.603    24.154    
                         clock uncertainty           -0.149    24.005    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    23.481    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.779%)  route 2.094ns (73.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.654     1.269    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     1.393 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.014    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.503    23.551    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]/C
                         clock pessimism              0.603    24.154    
                         clock uncertainty           -0.149    24.005    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    23.481    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.779%)  route 2.094ns (73.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.654     1.269    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     1.393 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.014    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.503    23.551    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]/C
                         clock pessimism              0.603    24.154    
                         clock uncertainty           -0.149    24.005    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    23.481    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.466ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.766ns (26.779%)  route 2.094ns (73.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 23.551 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.654     1.269    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y88          LUT3 (Prop_lut3_I2_O)        0.124     1.393 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1/O
                         net (fo=5, routed)           0.622     2.014    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_1_n_0
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.503    23.551    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]/C
                         clock pessimism              0.603    24.154    
                         clock uncertainty           -0.149    24.005    
    SLICE_X2Y88          FDSE (Setup_fdse_C_S)       -0.524    23.481    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                          -2.014    
  -------------------------------------------------------------------
                         slack                                 21.466    

Slack (MET) :             21.784ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.794ns (28.484%)  route 1.993ns (71.516%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.621    -0.846    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y88          FDSE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDSE (Prop_fdse_C_Q)         0.518    -0.328 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer_reg[1]/Q
                         net (fo=2, routed)           0.819     0.491    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/p_0_in__0[2]
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     0.615 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3/O
                         net (fo=4, routed)           0.839     1.454    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/buffer[4]_i_3_n_0
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.152     1.606 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_i_1/O
                         net (fo=1, routed)           0.336     1.942    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                         clock pessimism              0.578    24.128    
                         clock uncertainty           -0.149    23.979    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)       -0.253    23.726    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg
  -------------------------------------------------------------------
                         required time                         23.726    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 21.784    

Slack (MET) :             21.845ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.766ns (25.937%)  route 2.187ns (74.063%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 23.550 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.617    -0.850    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.332 f  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/Q
                         net (fo=2, routed)           0.890     0.558    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[10]
    SLICE_X6Y87          LUT4 (Prop_lut4_I2_O)        0.124     0.682 f  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[6]_i_3/O
                         net (fo=3, routed)           0.602     1.284    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[6]_i_3_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.124     1.408 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_i_1/O
                         net (fo=1, routed)           0.695     2.103    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.502    23.550    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_reg/C
                         clock pessimism              0.564    24.114    
                         clock uncertainty           -0.149    23.965    
    SLICE_X2Y87          FDRE (Setup_fdre_C_D)       -0.016    23.949    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/SP_TRG_reg
  -------------------------------------------------------------------
                         required time                         23.949    
                         arrival time                          -2.103    
  -------------------------------------------------------------------
                         slack                                 21.845    

Slack (MET) :             21.862ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.566%)  route 1.869ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.454     0.125    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.124     0.249 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.415     1.664    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    23.527    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]
  -------------------------------------------------------------------
                         required time                         23.527    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 21.862    

Slack (MET) :             21.862ns  (required time - arrival time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@25.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.642ns (25.566%)  route 1.869ns (74.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 23.541 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.620    -0.847    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/CLK
    SLICE_X2Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518    -0.329 f  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/STATE_reg/Q
                         net (fo=8, routed)           0.454     0.125    design_1_i/MODULE_CONTROLLER_0/inst/state_detector/state
    SLICE_X3Y87          LUT2 (Prop_lut2_I1_O)        0.124     0.249 r  design_1_i/MODULE_CONTROLLER_0/inst/state_detector/timing_reg[10]_i_1/O
                         net (fo=119, routed)         1.415     1.664    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/SR[0]
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204    20.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    21.957    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.048 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         1.493    23.541    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]/C
                         clock pessimism              0.564    24.105    
                         clock uncertainty           -0.149    23.956    
    SLICE_X4Y80          FDRE (Setup_fdre_C_R)       -0.429    23.527    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[3]
  -------------------------------------------------------------------
                         required time                         23.527    
                         arrival time                          -1.664    
  -------------------------------------------------------------------
                         slack                                 21.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.049%)  route 0.098ns (40.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.581    -0.566    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[10]/Q
                         net (fo=2, routed)           0.098    -0.327    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[11]
    SLICE_X5Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.850    -0.805    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X5Y80          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.055    -0.498    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.583    -0.564    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/Q
                         net (fo=2, routed)           0.132    -0.291    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[36]
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.852    -0.803    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y82          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/C
                         clock pessimism              0.239    -0.564    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.075    -0.489    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.584    -0.563    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[43]/Q
                         net (fo=2, routed)           0.132    -0.290    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[44]
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.853    -0.802    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y83          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]/C
                         clock pessimism              0.239    -0.563    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.075    -0.488    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[44]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[71]/Q
                         net (fo=2, routed)           0.132    -0.289    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[72]
    SLICE_X4Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y85          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[72]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.075    -0.487    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[72]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.585    -0.562    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[79]/Q
                         net (fo=2, routed)           0.132    -0.289    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[80]
    SLICE_X4Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.855    -0.800    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y86          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[80]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.075    -0.487    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[80]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[4]/Q
                         net (fo=5, routed)           0.106    -0.290    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[4]
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.045    -0.245 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_0[5]
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.092    -0.455    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.413 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[9]/Q
                         net (fo=3, routed)           0.086    -0.328    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[9]
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.098    -0.230 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.230    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_0[10]
    SLICE_X6Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.856    -0.799    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.440    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.587    -0.560    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X7Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[5]/Q
                         net (fo=5, routed)           0.173    -0.246    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[5]
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.046    -0.200 r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_0[6]
    SLICE_X6Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/CLK
    SLICE_X6Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[6]/C
                         clock pessimism              0.250    -0.547    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.131    -0.416    design_1_i/MODULE_CONTROLLER_0/inst/nolabel_line43/timing_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.323%)  route 0.151ns (51.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[105]/Q
                         net (fo=2, routed)           0.151    -0.269    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[106]
    SLICE_X5Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X5Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.057    -0.487    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[106]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.195%)  route 0.127ns (49.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.586    -0.561    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[96]/Q
                         net (fo=2, routed)           0.127    -0.306    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/p_1_in[97]
    SLICE_X4Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=130, routed)         0.858    -0.797    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/CLK
    SLICE_X4Y88          FDRE                                         r  design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.018    -0.526    design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[97]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[33]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[34]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[35]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[36]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y82      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y85      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X5Y86      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[59]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X4Y80      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X5Y80      design_1_i/MODULE_CONTROLLER_0/inst/bus_msg_observer/BUS_MSG_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



