---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AArch64Subtarget.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="AArch64Subtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64InstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64PBQPRegAlloc.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64pbqpregalloc-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64TargetMachine.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64targetmachine-h"
  isLocal="true" />
<IncludesListItem
  filePath="GISel/AArch64CallLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64calllowering-h"
  isLocal="true" />
<IncludesListItem
  filePath="GISel/AArch64LegalizerInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64legalizerinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="GISel/AArch64RegisterBankInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64registerbankinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="MCTargetDesc/AArch64AddressingModes.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/GlobalISel/InstructionSelect.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/include/llvm/codegen/globalisel/instructionselect-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineFrameInfo.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineframeinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineScheduler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/GlobalValue.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/globalvalue-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/SipHash.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/siphash-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/TargetParser/AArch64TargetParser.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/targetparser/aarch64targetparser-h"
  isLocal="true" />
<IncludesListItem
  filePath="AArch64GenSubtargetInfo.inc"
  permalink=""
  isLocal="true" />
</IncludesList>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#a68dccbf7c5fedf14268ce50cc184da25">AArch64MinimumJumpTableEntries</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#ad210c499e848202f1fabb9fdddc89387">AArch64StreamingHazardSize</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/alias">cl::alias</a></>}
  name={<><a href="#ae982d3bac8da9651deeec0d15d9e2de3">AArch64StreamingStackHazardSize</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; <a href="/docs/api/namespaces/llvm/aarch64pauth/#abf78b4a589091577668be8331dbf3e10">AArch64PAuth::AuthCheckMethod</a> &gt;</>}
  name={<><a href="#a702a1c7df390854ca66dd8b7607c3844">AuthenticatedLRCheckMethod</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#ab43de97739917d586616937123ef0fbf">EnableEarlyIfConvert</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#a822c5f2181439c6942d190206300928d">EnableSubregLivenessTracking</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#af522e637a0ed824a6ecabe4814c0c03b">EnableZPRPredicateSpills</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#a47546b8467e7d7c6556f998b034fe863">MachOUseNonLazyBind</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; unsigned &gt;</>}
  name={<><a href="#af81369e40408bddbf3c1c4b06ebc48c4">OverrideVectorInsertExtractBaseCost</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/list">cl::list</a>&lt; <a href="/docs/api/files/include/include/llvm/include/llvm/demangle/itaniumdemangle-h/#ae2b0d0345572d6718e219aa76d1d54edab45cffe084dd3d20d928bee85e7b0f21">std::string</a> &gt;</>}
  name={<><a href="#af563183167da8f02154765192c6449ac">ReservedRegsForRA</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#ad59a2062ef349882aa9c631277e37a74">UseAA</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#a14e78c6fbaa1fcab5d5fa0ad8f7c46d8">UseAddressTopByteIgnored</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/cl/opt">cl::opt</a>&lt; bool &gt;</>}
  name={<><a href="#aea447642b4be61e253ef3add45801812">UseScalarIncVL</a></>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;aarch64-subtarget&quot;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#aa7e319f7bba8b140ee2d876cc3f8308b">GET&#95;SUBTARGETINFO&#95;CTOR</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="#define"
  name={<><a href="#a9edcf2eb5fb8161f71f0b6540ad9cf95">GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</a></>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Variables

### AArch64MinimumJumpTableEntries {#a68dccbf7c5fedf14268ce50cc184da25}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; AArch64MinimumJumpTableEntries(&quot;aarch64-min-jump-table-entries&quot;, cl::init(13), cl::Hidden, cl::desc(&quot;Set minimum number of entries to use a jump table on AArch64&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00075">75</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### AArch64StreamingHazardSize {#ad210c499e848202f1fabb9fdddc89387}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; AArch64StreamingHazardSize(&quot;aarch64-streaming-hazard-size&quot;, cl::desc(&quot;Hazard size for streaming mode memory accesses. 0 = disabled.&quot;), cl::init(0), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00079">79</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### AArch64StreamingStackHazardSize {#ae982d3bac8da9651deeec0d15d9e2de3}

<MemberDefinition
  prototype={<>cl::alias AArch64StreamingStackHazardSize(&quot;aarch64-stack-hazard-size&quot;, cl::desc(&quot;alias for -aarch64-streaming-hazard-size&quot;), cl::aliasopt(AArch64StreamingHazardSize))</>}
  labels = {["static"]}>

Definition at line <a href="#l00084">84</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### AuthenticatedLRCheckMethod {#a702a1c7df390854ca66dd8b7607c3844}

<MemberDefinition
  prototype={<>cl::opt&lt; AArch64PAuth::AuthCheckMethod &gt; AuthenticatedLRCheckMethod(&quot;aarch64-authenticated-lr-check-method&quot;, cl::Hidden, cl::desc(&quot;Override the variant of check applied &quot; &quot;to authenticated LR during tail call&quot;), cl::values(AUTH&#95;CHECK&#95;METHOD&#95;CL&#95;VALUES&#95;LR))</>}
  labels = {["static"]}>

Definition at line <a href="#l00069">69</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### EnableEarlyIfConvert {#ab43de97739917d586616937123ef0fbf}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; EnableEarlyIfConvert(&quot;aarch64-early-ifcvt&quot;, cl::desc(&quot;Enable the early if &quot; &quot;converter pass&quot;), cl::init(true), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### EnableSubregLivenessTracking {#a822c5f2181439c6942d190206300928d}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; EnableSubregLivenessTracking(&quot;aarch64-enable-subreg-liveness-tracking&quot;, cl::init(false), cl::Hidden, cl::desc(&quot;Enable subreg liveness tracking&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00097">97</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### EnableZPRPredicateSpills {#af522e637a0ed824a6ecabe4814c0c03b}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; EnableZPRPredicateSpills(&quot;aarch64-enable-zpr-predicate-spills&quot;, cl::init(false), cl::Hidden, cl::desc( &quot;Enables spilling/reloading SVE predicates as data vectors (ZPRs)&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### MachOUseNonLazyBind {#a47546b8467e7d7c6556f998b034fe863}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; MachOUseNonLazyBind(&quot;aarch64-macho-enable-nonlazybind&quot;, cl::desc(&quot;Call nonlazybind functions via direct GOT load for Mach-O&quot;), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00047">47</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### OverrideVectorInsertExtractBaseCost {#af81369e40408bddbf3c1c4b06ebc48c4}

<MemberDefinition
  prototype={<>cl::opt&lt; unsigned &gt; OverrideVectorInsertExtractBaseCost(&quot;aarch64-insert-extract-base-cost&quot;, cl::desc(&quot;Base cost of vector insert/extract element&quot;), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00055">55</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### ReservedRegsForRA {#af563183167da8f02154765192c6449ac}

<MemberDefinition
  prototype={<>cl::list&lt; std::string &gt; ReservedRegsForRA(&quot;reserve-regs-for-regalloc&quot;, cl::desc(&quot;Reserve physical &quot; &quot;registers, so they can&#39;t be used by register allocator. &quot; &quot;Should only be used for testing register allocator.&quot;), cl::CommaSeparated, cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00063">63</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### UseAA {#ad59a2062ef349882aa9c631277e37a74}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseAA(&quot;aarch64-use-aa&quot;, cl::init(true), cl::desc(&quot;Enable the use of AA during codegen.&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00052">52</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### UseAddressTopByteIgnored {#a14e78c6fbaa1fcab5d5fa0ad8f7c46d8}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseAddressTopByteIgnored(&quot;aarch64-use-tbi&quot;, cl::desc(&quot;Assume that top byte of &quot; &quot;an address is ignored&quot;), cl::init(false), cl::Hidden)</>}
  labels = {["static"]}>

Definition at line <a href="#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### UseScalarIncVL {#aea447642b4be61e253ef3add45801812}

<MemberDefinition
  prototype={<>cl::opt&lt; bool &gt; UseScalarIncVL(&quot;sve-use-scalar-inc-vl&quot;, cl::init(false), cl::Hidden, cl::desc(&quot;Prefer add+cnt over addvl/inc/dec&quot;))</>}
  labels = {["static"]}>

Definition at line <a href="#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;aarch64-subtarget&quot;</>}>

Definition at line <a href="#l00032">32</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;CTOR {#aa7e319f7bba8b140ee2d876cc3f8308b}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;CTOR</>}>

Definition at line <a href="#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

### GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC {#a9edcf2eb5fb8161f71f0b6540ad9cf95}

<MemberDefinition
  prototype={<>#define GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</>}>

Definition at line <a href="#l00035">35</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-cpp">AArch64Subtarget.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- AArch64Subtarget.cpp - AArch64 Subtarget Information ----&#42;- C++ -&#42;-===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file implements the AArch64 specific subclass of TargetSubtarget.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64subtarget-h">AArch64Subtarget.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64-h">AArch64.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64instrinfo-h">AArch64InstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64pbqpregalloc-h">AArch64PBQPRegAlloc.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64targetmachine-h">AArch64TargetMachine.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64calllowering-h">GISel/AArch64CallLowering.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64legalizerinfo-h">GISel/AArch64LegalizerInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/gisel/aarch64registerbankinfo-h">GISel/AArch64RegisterBankInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64addressingmodes-h">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/include/llvm/codegen/globalisel/instructionselect-h">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineframeinfo-h">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">llvm/CodeGen/MachineScheduler.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/globalvalue-h">llvm/IR/GlobalValue.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/siphash-h">llvm/Support/SipHash.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/targetparser/aarch64targetparser-h">llvm/TargetParser/AArch64TargetParser.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;aarch64-subtarget&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34" lineLink="#aa7e319f7bba8b140ee2d876cc3f8308b"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;CTOR</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35" lineLink="#a9edcf2eb5fb8161f71f0b6540ad9cf95"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define GET&#95;SUBTARGETINFO&#95;TARGET&#95;DESC</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;AArch64GenSubtargetInfo.inc&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39" lineLink="#ab43de97739917d586616937123ef0fbf"><Highlight kind="normal"><a href="#ab43de97739917d586616937123ef0fbf">EnableEarlyIfConvert</a>(</Highlight><Highlight kind="stringliteral">&quot;aarch64-early-ifcvt&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Enable the early if &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal">                     </Highlight><Highlight kind="stringliteral">&quot;converter pass&quot;</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="comment">// If OS supports TBI, use this flag to enable it.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44" lineLink="#a14e78c6fbaa1fcab5d5fa0ad8f7c46d8"><Highlight kind="normal"><a href="#a14e78c6fbaa1fcab5d5fa0ad8f7c46d8">UseAddressTopByteIgnored</a>(</Highlight><Highlight kind="stringliteral">&quot;aarch64-use-tbi&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Assume that top byte of &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal">                         </Highlight><Highlight kind="stringliteral">&quot;an address is ignored&quot;</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47" lineLink="#a47546b8467e7d7c6556f998b034fe863"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a> <a href="#a47546b8467e7d7c6556f998b034fe863">MachOUseNonLazyBind</a>(</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-macho-enable-nonlazybind&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Call nonlazybind functions via direct GOT load for Mach-O&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52" lineLink="#ad59a2062ef349882aa9c631277e37a74"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a> <a href="#ad59a2062ef349882aa9c631277e37a74">UseAA</a>(</Highlight><Highlight kind="stringliteral">&quot;aarch64-use-aa&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">                           <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Enable the use of AA during codegen.&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55" lineLink="#af81369e40408bddbf3c1c4b06ebc48c4"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#af81369e40408bddbf3c1c4b06ebc48c4">OverrideVectorInsertExtractBaseCost</a>(</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-insert-extract-base-cost&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Base cost of vector insert/extract element&quot;</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Reserve a list of X# registers, so they are unavailable for register</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal"></Highlight><Highlight kind="comment">// allocator, but can still be used as ABI requests, such as passing arguments</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal"></Highlight><Highlight kind="comment">// to function call.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/list">cl::list&lt;std::string&gt;</a></Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63" lineLink="#af563183167da8f02154765192c6449ac"><Highlight kind="normal"><a href="#af563183167da8f02154765192c6449ac">ReservedRegsForRA</a>(</Highlight><Highlight kind="stringliteral">&quot;reserve-regs-for-regalloc&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Reserve physical &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">                  </Highlight><Highlight kind="stringliteral">&quot;registers, so they can&#39;t be used by register allocator. &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">                  </Highlight><Highlight kind="stringliteral">&quot;Should only be used for testing register allocator.&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">                  <a href="/docs/api/namespaces/llvm/cl/#ac96f30ba8b117dbd380b88ab8a03732baa2d228ea7bc126361de56c03e7edc3a8">cl::CommaSeparated</a>, <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;AArch64PAuth::AuthCheckMethod&gt;</a></Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69" lineLink="#a702a1c7df390854ca66dd8b7607c3844"><Highlight kind="normal">    <a href="#a702a1c7df390854ca66dd8b7607c3844">AuthenticatedLRCheckMethod</a>(</Highlight><Highlight kind="stringliteral">&quot;aarch64-authenticated-lr-check-method&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">                               <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">                               <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Override the variant of check applied &quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">                                        </Highlight><Highlight kind="stringliteral">&quot;to authenticated LR during tail call&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">                               <a href="/docs/api/namespaces/llvm/cl/#a8fa743aa76b6902028f8a643dfb87171">cl::values</a>(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64pointerauth-h/#a59266a5187cd295a5caa98592258a641">AUTH&#95;CHECK&#95;METHOD&#95;CL&#95;VALUES&#95;LR</a>));</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75" lineLink="#a68dccbf7c5fedf14268ce50cc184da25"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#a68dccbf7c5fedf14268ce50cc184da25">AArch64MinimumJumpTableEntries</a>(</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-min-jump-table-entries&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(13), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Set minimum number of entries to use a jump table on AArch64&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79" lineLink="#ad210c499e848202f1fabb9fdddc89387"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;unsigned&gt;</a> <a href="#ad210c499e848202f1fabb9fdddc89387">AArch64StreamingHazardSize</a>(</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-streaming-hazard-size&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Hazard size for streaming mode memory accesses. 0 = disabled.&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(0), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84" lineLink="#ae982d3bac8da9651deeec0d15d9e2de3"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/alias">cl::alias</a> <a href="#ae982d3bac8da9651deeec0d15d9e2de3">AArch64StreamingStackHazardSize</a>(</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-stack-hazard-size&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;alias for -aarch64-streaming-hazard-size&quot;</Highlight><Highlight kind="normal">),</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/aliasopt">cl::aliasopt</a>(<a href="#ad210c499e848202f1fabb9fdddc89387">AArch64StreamingHazardSize</a>));</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="#af522e637a0ed824a6ecabe4814c0c03b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a> <a href="#af522e637a0ed824a6ecabe4814c0c03b">EnableZPRPredicateSpills</a>(</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">    </Highlight><Highlight kind="stringliteral">&quot;aarch64-enable-zpr-predicate-spills&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">        </Highlight><Highlight kind="stringliteral">&quot;Enables spilling/reloading SVE predicates as data vectors (ZPRs)&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Subreg liveness tracking is disabled by default for now until all issues</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal"></Highlight><Highlight kind="comment">// are ironed out. This option allows the feature to be used in tests.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97" lineLink="#a822c5f2181439c6942d190206300928d"><Highlight kind="normal">    <a href="#a822c5f2181439c6942d190206300928d">EnableSubregLivenessTracking</a>(</Highlight><Highlight kind="stringliteral">&quot;aarch64-enable-subreg-liveness-tracking&quot;</Highlight><Highlight kind="normal">,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">                                 <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">                                 <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Enable subreg liveness tracking&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/cl/opt">cl::opt&lt;bool&gt;</a></Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="#aea447642b4be61e253ef3add45801812"><Highlight kind="normal">    <a href="#aea447642b4be61e253ef3add45801812">UseScalarIncVL</a>(</Highlight><Highlight kind="stringliteral">&quot;sve-use-scalar-inc-vl&quot;</Highlight><Highlight kind="normal">, <a href="/docs/api/namespaces/llvm/cl/#ac12e6a8f3a1b511f0dee2ed6de0ae806">cl::init</a>(</Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">), <a href="/docs/api/namespaces/llvm/cl/#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">                   <a href="/docs/api/structs/llvm/cl/desc">cl::desc</a>(</Highlight><Highlight kind="stringliteral">&quot;Prefer add+cnt over addvl/inc/dec&quot;</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a59fa8edbdb0dcf971dccf48d88b36dab"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a59fa8edbdb0dcf971dccf48d88b36dab">AArch64Subtarget::getVectorInsertExtractBaseCost</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#af81369e40408bddbf3c1c4b06ebc48c4">OverrideVectorInsertExtractBaseCost</a>.getNumOccurrences() &gt; 0)</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#af81369e40408bddbf3c1c4b06ebc48c4">OverrideVectorInsertExtractBaseCost</a>;</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a663b081baf6a1824b31a9bff266a6f8a">VectorInsertExtractBaseCost</a>;</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64subtarget">AArch64Subtarget</a> &amp;AArch64Subtarget::initializeSubtargetDependencies(</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPUString, <a href="/docs/api/classes/llvm/stringref">StringRef</a> TuneCPUString,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasMinSize) &#123;</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Determine default and user-specified characteristics</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (CPUString.<a href="/docs/api/classes/llvm/stringref/#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>())</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">    CPUString = </Highlight><Highlight kind="stringliteral">&quot;generic&quot;</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TuneCPUString.<a href="/docs/api/classes/llvm/stringref/#a2dc80c585ad5882da8cae7b5968f7e74">empty</a>())</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">    TuneCPUString = CPUString;</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#aa63814918548c7c1b928af6385155712">ParseSubtargetFeatures</a>(CPUString, TuneCPUString, FS);</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">  initializeProperties(HasMinSize);</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> AArch64Subtarget::initializeProperties(</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasMinSize) &#123;</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Initialize CPU specific properties. We should add a tablegen feature for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// this in the future so we can specify it together with the subtarget</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// features.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a283b368e24b91ca9b4a3960d4fee4876">ARMProcFamily</a>) &#123;</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/lib/target/aarch64/mctargetdesc/aarch64mcasminfo-cpp/#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a>:</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Using TuneCPU=generic we avoid ldapur instructions to line up with the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// cpus that use the AvoidLDAPUR feature. We don&#39;t want this to be on</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// forever, so it is enabled between armv8.4 and armv8.7/armv9.2.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (hasV8&#95;4aOps() &amp;&amp; !hasV8&#95;8aOps())</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">      AvoidLDAPUR = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Carmel:</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/targettransforminfo-cpp/#af6ab0b42b53810d4456cb51537349222">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA35:</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA53:</Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA55:</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexR82:</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexR82AE:</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 8;</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA57:</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/vectorize/loopvectorizationlegality-cpp/#a734c41b9d22521d43d34fddda8b8a575">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 8;</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA65:</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(8);</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA72:</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA73:</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA75:</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 8;</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA76:</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA77:</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA78:</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA78AE:</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA78C:</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexX1:</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(32);</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 16;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA510:</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA520:</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 1;</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 8;</Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA710:</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA715:</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA720:</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexA725:</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexX2:</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexX3:</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexX4:</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> CortexX925:</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 1;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(32);</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 16;</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> A64FX:</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/targettransforminfo-cpp/#af6ab0b42b53810d4456cb51537349222">CacheLineSize</a> = 256;</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(8);</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/structs/llvm/align">Align</a>(4);</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/vectorize/loopvectorizationlegality-cpp/#a734c41b9d22521d43d34fddda8b8a575">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a3dae3a7100a99239a2487640e7148cfb">PrefetchDistance</a> = 128;</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a2fbdd9bf6b0c2586bd8915f3e315c486">MinPrefetchStride</a> = 1024;</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a71ae4d32bac43f1e5af4378c46a17970">MaxPrefetchIterationsAhead</a> = 4;</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 4;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> MONAKA:</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 2;</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA7:</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA10:</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA11:</Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA12:</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA13:</Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA14:</Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA15:</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA16:</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA17:</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleM4:</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/analysis/targettransforminfo-cpp/#af6ab0b42b53810d4456cb51537349222">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a3dae3a7100a99239a2487640e7148cfb">PrefetchDistance</a> = 280;</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a2fbdd9bf6b0c2586bd8915f3e315c486">MinPrefetchStride</a> = 2048;</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/transforms/lib/transforms/scalar/loopdataprefetch-cpp/#a71ae4d32bac43f1e5af4378c46a17970">MaxPrefetchIterationsAhead</a> = 3;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a283b368e24b91ca9b4a3960d4fee4876">ARMProcFamily</a>) &#123;</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA14:</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA15:</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA16:</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleA17:</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> AppleM4:</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/transforms/lib/transforms/vectorize/loopvectorizationlegality-cpp/#a734c41b9d22521d43d34fddda8b8a575">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ExynosM3:</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#aa8e488c0af0ac3b5b3804c9ba2e882b1">MaxJumpTableSize</a> = 20;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(32);</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Falkor:</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 128;</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7436edeb320ea803a853a7c0d161a188">PrefetchDistance</a> = 820;</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a949048c787f5a5f0539c405c5530d687">MinPrefetchStride</a> = 2048;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a53802a9885c8d3715a584e87d5b58e47">MaxPrefetchIterationsAhead</a> = 8;</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Kryo:</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a663b081baf6a1824b31a9bff266a6f8a">VectorInsertExtractBaseCost</a> = 2;</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 128;</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7436edeb320ea803a853a7c0d161a188">PrefetchDistance</a> = 740;</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a949048c787f5a5f0539c405c5530d687">MinPrefetchStride</a> = 1024;</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a53802a9885c8d3715a584e87d5b58e47">MaxPrefetchIterationsAhead</a> = 11;</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseE1:</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(8);</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseN1:</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(32);</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 16;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseV2:</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseV3:</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a3ae33846ba3a76325d59ba6a1c74fa4e">EpilogueVectorizationMinVF</a> = 8;</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae9fc63fa8f564800eadb3fd11e811451">ScatterOverhead</a> = 13;</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/compiler-h/#a9579881de06b1560d242d15171ca1b86">LLVM&#95;FALLTHROUGH</a>;</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseN2:</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseN3:</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(32);</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 16;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 1;</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> NeoverseV1:</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(32);</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#af8014e78305810558e44e9b9194b563f">MaxBytesForLoopAlignment</a> = 16;</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 2;</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a192bbbe8fa7ae7351f69e7c07119ef81">DefaultSVETFOpts</a> = <a href="/docs/api/namespaces/llvm/#a1200affbcdb869bf32076f90ad9d0eafa1fbb1e3943c2c6c560247ac8f9289780">TailFoldingOpts::Simple</a>;</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Neoverse512TVB:</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a313cf778d3a8a4702205f48795d2dbf3">VScaleForTuning</a> = 1;</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Saphira:</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderX2T99:</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(8);</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4);</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7436edeb320ea803a853a7c0d161a188">PrefetchDistance</a> = 128;</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a949048c787f5a5f0539c405c5530d687">MinPrefetchStride</a> = 1024;</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a53802a9885c8d3715a584e87d5b58e47">MaxPrefetchIterationsAhead</a> = 4;</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderX:</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderXT88:</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderXT81:</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderXT83:</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 128;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(8);</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4);</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> TSV110:</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4);</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> ThunderX3T110:</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4);</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7436edeb320ea803a853a7c0d161a188">PrefetchDistance</a> = 128;</Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a949048c787f5a5f0539c405c5530d687">MinPrefetchStride</a> = 1024;</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a53802a9885c8d3715a584e87d5b58e47">MaxPrefetchIterationsAhead</a> = 4;</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// FIXME: remove this to enable 64-bit SLP if performance looks good.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a837e4a0338312af979138355d05834b1">MinVectorRegisterBitWidth</a> = 128;</Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Ampere1:</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Ampere1A:</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Ampere1B:</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(64);</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a5f8c75c233bb1f77e3535e8038630f8b">PrefLoopAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(64);</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> Oryon:</Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a9b3933070c0c7cd93e57df1a4795da26">CacheLineSize</a> = 64;</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7e2b15fbec6c266f7444ab03d8d9230f">PrefFunctionAlignment</a> = <a href="/docs/api/namespaces/llvm/amdgpu/hsamd/kernel/arg/key/#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16);</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ae35348ac382b7f2b970cbd32e051f829">MaxInterleaveFactor</a> = 4;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a7436edeb320ea803a853a7c0d161a188">PrefetchDistance</a> = 128;</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a949048c787f5a5f0539c405c5530d687">MinPrefetchStride</a> = 1024;</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a68dccbf7c5fedf14268ce50cc184da25">AArch64MinimumJumpTableEntries</a>.getNumOccurrences() &gt; 0 || !HasMinSize)</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#ad5c87833696cd728e1abfe0995ccf43d">MinimumJumpTableEntries</a> = <a href="#a68dccbf7c5fedf14268ce50cc184da25">AArch64MinimumJumpTableEntries</a>;</Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a033ed3ccb4d48ca276a60b87127b344d"><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64subtarget/#a033ed3ccb4d48ca276a60b87127b344d">AArch64Subtarget::AArch64Subtarget</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/triple">Triple</a> &amp;TT, <a href="/docs/api/classes/llvm/stringref">StringRef</a> CPU,</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">                                   <a href="/docs/api/classes/llvm/stringref">StringRef</a> TuneCPU, <a href="/docs/api/classes/llvm/stringref">StringRef</a> FS,</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">                                   </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> LittleEndian,</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MinSVEVectorSizeInBitsOverride,</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MaxSVEVectorSizeInBitsOverride,</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#afa593225d2cd30e1d2f7b045372151ef">IsStreaming</a>, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a1dce20f668ef47c27dc3dd31e2c2858a">IsStreamingCompatible</a>,</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">                                   </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> HasMinSize)</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">    : <a href="/docs/api/classes/aarch64gensubtargetinfo">AArch64GenSubtargetInfo</a>(TT, CPU, TuneCPU, FS),</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a082079e75474f048dbc714c42f7d5189">ReserveXRegister</a>(<a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>::GPR64commonRegClass.getNumRegs()),</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a0729bd502584fc2e92ead492e9b462af">ReserveXRegisterForRA</a>(<a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>::GPR64commonRegClass.getNumRegs()),</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a1aa7d773a419978d3a2d7746a8d33b52">CustomCallSavedXRegs</a>(<a href="/docs/api/namespaces/llvm/aarch64">AArch64</a>::GPR64commonRegClass.getNumRegs()),</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a2110152d7d81909a815bc64687c3b3f2">IsLittle</a>(LittleEndian), <a href="/docs/api/classes/llvm/aarch64subtarget/#afa593225d2cd30e1d2f7b045372151ef">IsStreaming</a>(<a href="/docs/api/classes/llvm/aarch64subtarget/#afa593225d2cd30e1d2f7b045372151ef">IsStreaming</a>),</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a1dce20f668ef47c27dc3dd31e2c2858a">IsStreamingCompatible</a>(<a href="/docs/api/classes/llvm/aarch64subtarget/#a1dce20f668ef47c27dc3dd31e2c2858a">IsStreamingCompatible</a>),</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a46a039a63380cfb0a407ebbf01cb0f8e">StreamingHazardSize</a>(</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">          <a href="#ad210c499e848202f1fabb9fdddc89387">AArch64StreamingHazardSize</a>.getNumOccurrences() &gt; 0</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">              ? <a href="/docs/api/namespaces/std">std</a>::optional&lt;unsigned&gt;(<a href="#ad210c499e848202f1fabb9fdddc89387">AArch64StreamingHazardSize</a>)</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">              : <a href="/docs/api/namespaces/std">std</a>::nullopt),</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#ab773b1501fea6965ed8f896ba2e71468">MinSVEVectorSizeInBits</a>(MinSVEVectorSizeInBitsOverride),</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#adbf5d5f04e136fcc8888ff37491c264a">MaxSVEVectorSizeInBits</a>(MaxSVEVectorSizeInBitsOverride), <a href="/docs/api/classes/llvm/aarch64subtarget/#a934ad41b9b85827a52c2d7995f2f1bb1">TargetTriple</a>(TT),</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#af1e1c6731e7afd31d2084082b15d458a">InstrInfo</a>(initializeSubtargetDependencies(FS, CPU, TuneCPU, HasMinSize)),</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#af2b6b36547a598d0c25501aad09e6433">TLInfo</a>(TM, &#42;this) &#123;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/aarch64/#a15ff6f0c7a140c2854291d3671b26686">AArch64::isX18ReservedByDefault</a>(TT))</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a082079e75474f048dbc714c42f7d5189">ReserveXRegister</a>.set(18);</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#a5deed214062763eccdb97587cd61e431">CallLoweringInfo</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64calllowering">AArch64CallLowering</a>(&#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#a66b26e824dd1b4bb346cd20278651032">getTargetLowering</a>()));</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#af89b6dde02852af95a1cf25a09364489">InlineAsmLoweringInfo</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasmlowering">InlineAsmLowering</a>(<a href="/docs/api/classes/llvm/aarch64subtarget/#a66b26e824dd1b4bb346cd20278651032">getTargetLowering</a>()));</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#af6242f2929d57d293b14ba19afc09e78">Legalizer</a>.reset(</Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64legalizerinfo">AArch64LegalizerInfo</a>(&#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">));</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#42;RBI = </Highlight><Highlight kind="keyword">new</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64registerbankinfo">AArch64RegisterBankInfo</a>(&#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#a0c3ed7e8a5fa2d4df05bf0fdf51a6550">getRegisterInfo</a>());</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FIXME: At this point, we can&#39;t rely on Subtarget having RBI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// It&#39;s awkward to mix passing RBI and the Subtarget; should we pass</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// TII/TRI as well?</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#a20c4bbc27d200153fd3580d02fb0f720">InstSelector</a>.reset(<a href="/docs/api/namespaces/llvm/#a5e0a0c8e3606bf98ea3d0c7053763097">createAArch64InstructionSelector</a>(</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">      &#42;</Highlight><Highlight kind="keyword">static&#95;cast&lt;</Highlight><Highlight kind="keyword">const </Highlight><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64targetmachine">AArch64TargetMachine</a> &#42;</Highlight><Highlight kind="keyword">&gt;</Highlight><Highlight kind="normal">(&amp;TM), &#42;</Highlight><Highlight kind="keyword">this</Highlight><Highlight kind="normal">, &#42;RBI));</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#a2a7d4e12e33fb717fc55dd5ff6f9ad05">RegBankInfo</a>.reset(RBI);</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a href="/docs/api/classes/llvm/aarch64subtarget/#a0c3ed7e8a5fa2d4df05bf0fdf51a6550">getRegisterInfo</a>();</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/stringset">StringSet&lt;&gt;</a> ReservedRegNames;</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">  ReservedRegNames.<a href="/docs/api/classes/llvm/stringset/#add93efa62e06c599f1734f3b206232a0">insert</a>(<a href="#af563183167da8f02154765192c6449ac">ReservedRegsForRA</a>.begin(), <a href="#af563183167da8f02154765192c6449ac">ReservedRegsForRA</a>.end());</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; 29; ++i) &#123;</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ReservedRegNames.<a href="/docs/api/classes/llvm/stringmap/#a9846bb2bc5672e7627011260772b8d09">count</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;getName(AArch64::X0 + i)))</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">      <a href="/docs/api/classes/llvm/aarch64subtarget/#a0729bd502584fc2e92ead492e9b462af">ReserveXRegisterForRA</a>.set(i);</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// X30 is named LR, so we can&#39;t use TRI-&gt;getName to check X30.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ReservedRegNames.<a href="/docs/api/classes/llvm/stringmap/#a9846bb2bc5672e7627011260772b8d09">count</a>(</Highlight><Highlight kind="stringliteral">&quot;X30&quot;</Highlight><Highlight kind="normal">) || ReservedRegNames.<a href="/docs/api/classes/llvm/stringmap/#a9846bb2bc5672e7627011260772b8d09">count</a>(</Highlight><Highlight kind="stringliteral">&quot;LR&quot;</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a0729bd502584fc2e92ead492e9b462af">ReserveXRegisterForRA</a>.set(30);</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// X29 is named FP, so we can&#39;t use TRI-&gt;getName to check X29.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ReservedRegNames.<a href="/docs/api/classes/llvm/stringmap/#a9846bb2bc5672e7627011260772b8d09">count</a>(</Highlight><Highlight kind="stringliteral">&quot;X29&quot;</Highlight><Highlight kind="normal">) || ReservedRegNames.<a href="/docs/api/classes/llvm/stringmap/#a9846bb2bc5672e7627011260772b8d09">count</a>(</Highlight><Highlight kind="stringliteral">&quot;FP&quot;</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/aarch64subtarget/#a0729bd502584fc2e92ead492e9b462af">ReserveXRegisterForRA</a>.set(29);</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/aarch64subtarget/#ae0f9271b5e0c76b7eed6f7d761b91ee9">EnableSubregLiveness</a> = <a href="#a822c5f2181439c6942d190206300928d">EnableSubregLivenessTracking</a>.getValue();</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413" lineLink="/docs/api/classes/llvm/aarch64subtarget/#acc204cbb4d2c7b9c5364d89a40deea5b"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#acc204cbb4d2c7b9c5364d89a40deea5b">AArch64Subtarget::getHwModeSet</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">  AArch64HwModeBits Modes = AArch64HwModeBits::DefaultMode;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Use a special hardware mode in streaming&#91;-compatible&#93; functions with</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// aarch64-enable-zpr-predicate-spills. This changes the spill size (and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// alignment) for the predicate register class.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#af522e637a0ed824a6ecabe4814c0c03b">EnableZPRPredicateSpills</a>.getValue() &amp;&amp;</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal">      (<a href="/docs/api/classes/llvm/aarch64subtarget/#ab6b858c387cda4e1e520889efd26b0f6">isStreaming</a>() || <a href="/docs/api/classes/llvm/aarch64subtarget/#a8a85664508522995fb677504d8571feb">isStreamingCompatible</a>())) &#123;</Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">    Modes |= AArch64HwModeBits::SMEWithZPRPredicateSpills;</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a842e49a58fb3eba4e42a8dadad77745b">to&#95;underlying</a>(Modes);</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a0b6950acd6b80c51ff290beb2470f158"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/calllowering">CallLowering</a> &#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#a0b6950acd6b80c51ff290beb2470f158">AArch64Subtarget::getCallLowering</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a5deed214062763eccdb97587cd61e431">CallLoweringInfo</a>.get();</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a504a8c9446c716da678f5ad52e8b04b7"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/inlineasmlowering">InlineAsmLowering</a> &#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#a504a8c9446c716da678f5ad52e8b04b7">AArch64Subtarget::getInlineAsmLowering</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#af89b6dde02852af95a1cf25a09364489">InlineAsmLoweringInfo</a>.get();</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a9366f20b119180f1c68debd2555392e8"><Highlight kind="normal"><a href="/docs/api/classes/llvm/instructionselector">InstructionSelector</a> &#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#a9366f20b119180f1c68debd2555392e8">AArch64Subtarget::getInstructionSelector</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a20c4bbc27d200153fd3580d02fb0f720">InstSelector</a>.get();</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439" lineLink="/docs/api/classes/llvm/aarch64subtarget/#ad6960168c46441c38715c4afb3aa968a"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/legalizerinfo">LegalizerInfo</a> &#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#ad6960168c46441c38715c4afb3aa968a">AArch64Subtarget::getLegalizerInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#af6242f2929d57d293b14ba19afc09e78">Legalizer</a>.get();</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443" lineLink="/docs/api/classes/llvm/aarch64subtarget/#af2f55f16e39b3b5b9047278790c2cb15"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/registerbankinfo">RegisterBankInfo</a> &#42;<a href="/docs/api/classes/llvm/aarch64subtarget/#af2f55f16e39b3b5b9047278790c2cb15">AArch64Subtarget::getRegBankInfo</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a2a7d4e12e33fb717fc55dd5ff6f9ad05">RegBankInfo</a>.get();</Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal"></Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="comment">/// Find the target operand flags that describe how a global value should be</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="comment">/// referenced for the current subtarget.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450" lineLink="/docs/api/classes/llvm/aarch64subtarget/#aa2bf24e995494a7c64d8f3e02818ad30"><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64subtarget/#aa2bf24e995494a7c64d8f3e02818ad30">AArch64Subtarget::ClassifyGlobalReference</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42;GV,</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">                                          </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// MachO large model always goes via a GOT, simply to get a single 8-byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// absolute relocation on all global addresses.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TM.getCodeModel() == <a href="/docs/api/namespaces/llvm/codemodel/#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp; <a href="/docs/api/classes/llvm/aarch64subtarget/#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>())</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// All globals dynamically protected by MTE must have their address tags</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// synthesized. This is done by having the loader stash the tag in the GOT</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// entry. Force all tagged globals (even ones with internal linkage) through</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the GOT.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a40631ccf8ca06c1942f13f4872ed8e86">isTagged</a>())</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!TM.shouldAssumeDSOLocal(GV)) &#123;</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a66501d6d43642a526ab769458d700aa4">hasDLLImportStorageClass</a>()) &#123;</Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a> | <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">AArch64II::MO&#95;DLLIMPORT</a>;</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a8166a906911a7c72d63b98512ced2d52">getTargetTriple</a>().isOSWindows())</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a> | <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71afacfcdd80d8095ce952ab919979f1d2f">AArch64II::MO&#95;COFFSTUB</a>;</Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The small code model&#39;s direct accesses use ADRP, which cannot</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// necessarily produce the value 0 (if the code is above 4GB).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Same for the tiny code model, where we have a pc relative LDR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((<a href="/docs/api/classes/llvm/aarch64subtarget/#a37379906f66f96e9ab4e9e087d2aa12f">useSmallAddressing</a>() || TM.getCodeModel() == <a href="/docs/api/namespaces/llvm/codemodel/#afc59396a9e5809fc92938e203d91a8dfa686bcdfaefdfe3f49acbfe6f680bc22d">CodeModel::Tiny</a>) &amp;&amp;</Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">      GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a51af265dc931258cdb8ffb37ee6decee">hasExternalWeakLinkage</a>())</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// References to tagged globals are marked with MO&#95;NC | MO&#95;TAGGED to indicate</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// that their nominal addresses are tagged and outside of the code model. In</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// AArch64ExpandPseudo::expandMI we emit an additional instruction to set the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// tag if necessary based on MO&#95;TAGGED.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (AllowTaggedGlobals &amp;&amp; !<a href="/docs/api/namespaces/llvm/#a92ca992e52dddc420f4b069cae06dfbe">isa&lt;FunctionType&gt;</a>(GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#af1dd2acfc2950742e41a64a342b15c80">getValueType</a>()))</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a028a4adc46c746ba1501e1e6fefb54cc">AArch64II::MO&#95;NC</a> | <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71aefb2c1834e49df9715967d4a2c9c99e8">AArch64II::MO&#95;TAGGED</a>;</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO&#95;NO&#95;FLAG</a>;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a61b99558b55ac0e86169e5b7eb6ad193"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a61b99558b55ac0e86169e5b7eb6ad193">AArch64Subtarget::classifyGlobalFunctionReference</a>(</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42;GV, </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetmachine">TargetMachine</a> &amp;TM)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// MachO large model always goes via a GOT, because we don&#39;t have the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// relocations available to do anything else..</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (TM.getCodeModel() == <a href="/docs/api/namespaces/llvm/codemodel/#afc59396a9e5809fc92938e203d91a8dfa5208f558fccf9f63423fb5385bb3e75c">CodeModel::Large</a> &amp;&amp; <a href="/docs/api/classes/llvm/aarch64subtarget/#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">      !GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a7bc292fc6d075e3ed6e68b0866ec3524">hasInternalLinkage</a>())</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// NonLazyBind goes via GOT unless we know it&#39;s available locally.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &#42;<a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> = <a href="/docs/api/namespaces/llvm/#a22eeee01734061ac1b31ccd994c49eef">dyn&#95;cast&lt;Function&gt;</a>(GV);</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((!<a href="/docs/api/classes/llvm/aarch64subtarget/#a6d2ea0d87e248160e202c25124c91fa9">isTargetMachO</a>() || <a href="#a47546b8467e7d7c6556f998b034fe863">MachOUseNonLazyBind</a>) &amp;&amp; <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a> &amp;&amp;</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/support/md5-cpp/#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>-&gt;hasFnAttribute(Attribute::NonLazyBind) &amp;&amp; !TM.shouldAssumeDSOLocal(GV))</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a>;</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a8166a906911a7c72d63b98512ced2d52">getTargetTriple</a>().isOSWindows()) &#123;</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#ab11ed6ee239ab7c9328927b7327fc8f1">isWindowsArm64EC</a>() &amp;&amp; GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#af1dd2acfc2950742e41a64a342b15c80">getValueType</a>()-&gt;<a href="/docs/api/classes/llvm/type/#aba930e0564c4207f112d9243eb2fc13a">isFunctionTy</a>()) &#123;</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a66501d6d43642a526ab769458d700aa4">hasDLLImportStorageClass</a>()) &#123;</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// On Arm64EC, if we&#39;re calling a symbol from the import table</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// directly, use MO&#95;ARM64EC&#95;CALLMANGLE.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a4144c2ee93286fba09bd8f14fb11f27a">AArch64II::MO&#95;GOT</a> | <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a014aa77d177f925047f52c27d6dec14e">AArch64II::MO&#95;DLLIMPORT</a> |</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">               <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a7e1a1b36a7d8530c6b92c03b605b8372">AArch64II::MO&#95;ARM64EC&#95;CALLMANGLE</a>;</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (GV-&gt;<a href="/docs/api/classes/llvm/globalvalue/#a1847e956a0087fefdb49e2a9583c7d18">hasExternalLinkage</a>()) &#123;</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// If we&#39;re calling a symbol directly, use the mangled form in the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// call instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a7e1a1b36a7d8530c6b92c03b605b8372">AArch64II::MO&#95;ARM64EC&#95;CALLMANGLE</a>;</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Use ClassifyGlobalReference for setting MO&#95;DLLIMPORT/MO&#95;COFFSTUB.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#aa2bf24e995494a7c64d8f3e02818ad30">ClassifyGlobalReference</a>(GV, TM);</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64ii/#ae22a65863fdb02ce99abf9ee08bcbb71a48b42f4ac550b5ae203477aad0eb5e75">AArch64II::MO&#95;NO&#95;FLAG</a>;</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a4ba514719cbb75b668499574cd6f238e"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a4ba514719cbb75b668499574cd6f238e">AArch64Subtarget::overrideSchedPolicy</a>(<a href="/docs/api/structs/llvm/machineschedpolicy">MachineSchedPolicy</a> &amp;Policy,</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">                                           </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> NumRegionInstrs)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// LNT run (at least on Cyclone) showed reasonably significant gains for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// bi-directional scheduling. 253.perlbmk.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a> = </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Enabling or Disabling the latency heuristic is a close call: It seems to</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// help nearly no benchmark on out-of-order architectures, on the other hand</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// it regresses register pressure on a few benchmarking.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">  Policy.<a href="/docs/api/structs/llvm/machineschedpolicy/#a2600398bcf6d98dea6035e652870b41a">DisableLatencyHeuristic</a> = DisableLatencySchedHeuristic;</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a9027a59d16b066e9f8549b9a9c50b60b"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a9027a59d16b066e9f8549b9a9c50b60b">AArch64Subtarget::adjustSchedDependency</a>(</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;Def, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> DefOpIdx, <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;<a href="/docs/api/classes/llvm/use">Use</a>, </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> UseOpIdx, <a href="/docs/api/classes/llvm/sdep">SDep</a> &amp;Dep,</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetschedmodel">TargetSchedModel</a> &#42;SchedModel)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!SchedModel || Dep.<a href="/docs/api/classes/llvm/sdep/#a055c65558a3e0f7d48f1ed3dde061199">getKind</a>() != <a href="/docs/api/classes/llvm/sdep/#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Kind::Data</a> || !Dep.<a href="/docs/api/classes/llvm/sdep/#a8b51361656ac436c2c02a20e6196cff1">getReg</a>() ||</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">      !Def-&gt;isInstr() || !<a href="/docs/api/classes/llvm/use">Use</a>-&gt;isInstr() ||</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">      (Def-&gt;getInstr()-&gt;getOpcode() != TargetOpcode::BUNDLE &amp;&amp;</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">       <a href="/docs/api/classes/llvm/use">Use</a>-&gt;getInstr()-&gt;getOpcode() != TargetOpcode::BUNDLE))</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If the Def is a BUNDLE, find the last instruction in the bundle that defs</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = Def-&gt;getInstr();</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;getOpcode() == TargetOpcode::BUNDLE) &#123;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> Reg = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a>-&gt;getOperand(DefOpIdx).getReg();</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : <a href="/docs/api/namespaces/llvm/#a8b2720d4f12a870348c3949a78e4a6f9">const&#95;mi&#95;bundle&#95;ops</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)) &#123;</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isDef() &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg() == Reg) &#123;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a> = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getParent();</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">        DefOpIdx = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getOperandNo();</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If the Use is a BUNDLE, find the first instruction that uses the Reg.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = <a href="/docs/api/classes/llvm/use">Use</a>-&gt;getInstr();</Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;getOpcode() == TargetOpcode::BUNDLE) &#123;</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> Reg = <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>-&gt;getOperand(UseOpIdx).getReg();</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> : <a href="/docs/api/namespaces/llvm/#a8b2720d4f12a870348c3949a78e4a6f9">const&#95;mi&#95;bundle&#95;ops</a>(&#42;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>)) &#123;</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isReg() &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.isUse() &amp;&amp; <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getReg() == Reg) &#123;</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">        <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getParent();</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">        UseOpIdx = <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a>.getOperandNo();</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  Dep.<a href="/docs/api/classes/llvm/sdep/#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">      SchedModel-&gt;<a href="/docs/api/classes/llvm/targetschedmodel/#abe764852febe90b22412f1acf299fb9e">computeOperandLatency</a>(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, DefOpIdx, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64expandpseudoinsts-cpp/#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, UseOpIdx));</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a4f1b97ad9a816b42a7f12ca65c76313d"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a4f1b97ad9a816b42a7f12ca65c76313d">AArch64Subtarget::enableEarlyIfConversion</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ab43de97739917d586616937123ef0fbf">EnableEarlyIfConvert</a>;</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a76fdf3d877571240f3d86a7a9af696e7"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a76fdf3d877571240f3d86a7a9af696e7">AArch64Subtarget::supportsAddressTopByteIgnored</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="#a14e78c6fbaa1fcab5d5fa0ad8f7c46d8">UseAddressTopByteIgnored</a>)</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a934ad41b9b85827a52c2d7995f2f1bb1">TargetTriple</a>.isDriverKit())</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/aarch64subtarget/#a934ad41b9b85827a52c2d7995f2f1bb1">TargetTriple</a>.isiOS()) &#123;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a934ad41b9b85827a52c2d7995f2f1bb1">TargetTriple</a>.getiOSVersion() &gt;= <a href="/docs/api/classes/llvm/versiontuple">VersionTuple</a>(8);</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">std::unique&#95;ptr&lt;PBQPRAConstraint&gt;</Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595" lineLink="/docs/api/classes/llvm/aarch64subtarget/#ae280b5e0f70bc3cee1dbcb85aaf1c788"><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64subtarget/#ae280b5e0f70bc3cee1dbcb85aaf1c788">AArch64Subtarget::getCustomPBQPConstraints</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> balanceFPOps() ? std::make&#95;unique&lt;A57ChainingConstraint&gt;() : </Highlight><Highlight kind="keyword">nullptr</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a917a79b56742eaac2db61e2a221d3011"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a917a79b56742eaac2db61e2a221d3011">AArch64Subtarget::mirFileLoaded</a>(<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// We usually compute max call frame size after ISel. Do the computation now</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// if the .mir file didn&#39;t specify it. Note that this will probably give you</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// bogus values after PEI has eliminated the callframe setup/destroy pseudo</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// instructions, specify explicitly if you need it to be correct.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/machineframeinfo">MachineFrameInfo</a> &amp;MFI = MF.<a href="/docs/api/classes/llvm/machinefunction/#a54f334a9c8ca6d105eae383ae87e4524">getFrameInfo</a>();</Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!MFI.<a href="/docs/api/classes/llvm/machineframeinfo/#a99cdf1b99c0f1b7e1bf2111aa7d2eaa3">isMaxCallFrameSizeComputed</a>())</Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606"><Highlight kind="normal">    MFI.<a href="/docs/api/classes/llvm/machineframeinfo/#a12da92f702a20d5337a5258038968d09">computeMaxCallFrameSize</a>(MF);</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a64cb9803bb305e47d2e8ef2e8994aae0"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a64cb9803bb305e47d2e8ef2e8994aae0">AArch64Subtarget::useAA</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123; </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#ad59a2062ef349882aa9c631277e37a74">UseAA</a>; &#125;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611" lineLink="/docs/api/classes/llvm/aarch64subtarget/#ad13aab0ab8d5a27a2669c863ac0cf9c2"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#ad13aab0ab8d5a27a2669c863ac0cf9c2">AArch64Subtarget::useScalarIncVL</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If SVE2 or SME is present (we are not SVE-1 only) and UseScalarIncVL</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// is not otherwise set, enable it by default.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#aea447642b4be61e253ef3add45801812">UseScalarIncVL</a>.getNumOccurrences())</Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#aea447642b4be61e253ef3add45801812">UseScalarIncVL</a>;</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> hasSVE2() || hasSME();</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal"></Highlight><Highlight kind="comment">// If return address signing is enabled, tail calls are emitted as follows:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#96;&#96;&#96;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   &lt;authenticate LR&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   &lt;check LR&gt;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal"></Highlight><Highlight kind="comment">//   TCRETURN          ; the callee may sign and spill the LR in its prologue</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#96;&#96;&#96;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal"></Highlight><Highlight kind="comment">// LR may require explicit checking because if FEAT&#95;FPAC is not implemented</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal"></Highlight><Highlight kind="comment">// and LR was tampered with, then &#96;&lt;authenticate LR&gt;&#96; will not generate an</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal"></Highlight><Highlight kind="comment">// exception on its own. Later, if the callee spills the signed LR value and</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal"></Highlight><Highlight kind="comment">// neither FEAT&#95;PAuth2 nor FEAT&#95;EPAC are implemented, the valid PAC replaces</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal"></Highlight><Highlight kind="comment">// the higher bits of LR thus hiding the authentication failure.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632" lineLink="/docs/api/classes/llvm/aarch64subtarget/#af11871b65a6cfc7ce8fc20403e18ab40"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/aarch64pauth/#abf78b4a589091577668be8331dbf3e10">AArch64PAuth::AuthCheckMethod</a> <a href="/docs/api/classes/llvm/aarch64subtarget/#af11871b65a6cfc7ce8fc20403e18ab40">AArch64Subtarget::getAuthenticatedLRCheckMethod</a>(</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// TODO: Check subtarget for the scheme. Present variant is a default for</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// pauthtest ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (MF.<a href="/docs/api/classes/llvm/machinefunction/#a977ddce262de45c645be23d951066351">getFunction</a>().<a href="/docs/api/classes/llvm/function/#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(</Highlight><Highlight kind="stringliteral">&quot;ptrauth-returns&quot;</Highlight><Highlight kind="normal">) &amp;&amp;</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">      MF.<a href="/docs/api/classes/llvm/machinefunction/#a977ddce262de45c645be23d951066351">getFunction</a>().<a href="/docs/api/classes/llvm/function/#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(</Highlight><Highlight kind="stringliteral">&quot;ptrauth-auth-traps&quot;</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64pauth/#abf78b4a589091577668be8331dbf3e10a47343d56dc562d3a8366d3854eb64161">AArch64PAuth::AuthCheckMethod::HighBitsNoTBI</a>;</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="#a702a1c7df390854ca66dd8b7607c3844">AuthenticatedLRCheckMethod</a>.getNumOccurrences())</Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a702a1c7df390854ca66dd8b7607c3844">AuthenticatedLRCheckMethod</a>;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// At now, use None by default because checks may introduce an unexpected</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// performance regression or incompatibility with execute-only mappings.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/aarch64pauth/#abf78b4a589091577668be8331dbf3e10a6adf97f83acf6453d4a6a4b1070f3754">AArch64PAuth::AuthCheckMethod::None</a>;</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">std::optional&lt;uint16&#95;t&gt;</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a5ecc0bb5ee3eac043a66ce779ad05747"><Highlight kind="normal"><a href="/docs/api/classes/llvm/aarch64subtarget/#a5ecc0bb5ee3eac043a66ce779ad05747">AArch64Subtarget::getPtrAuthBlockAddressDiscriminatorIfEnabled</a>(</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/function">Function</a> &amp;ParentFn)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!ParentFn.<a href="/docs/api/classes/llvm/function/#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(</Highlight><Highlight kind="stringliteral">&quot;ptrauth-indirect-gotos&quot;</Highlight><Highlight kind="normal">))</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> std::nullopt;</Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// We currently have one simple mechanism for all targets.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This isn&#39;t ABI, so we can always do better in the future.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a95bf65a141564e084f6fac52c00b6a6d">getPointerAuthStableSipHash</a>(</Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">      (<a href="/docs/api/classes/llvm/twine">Twine</a>(ParentFn.<a href="/docs/api/classes/llvm/value/#adb5c319f5905c1d3ca9eb5df546388c5">getName</a>()) + </Highlight><Highlight kind="stringliteral">&quot; blockaddress&quot;</Highlight><Highlight kind="normal">).str());</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658" lineLink="/docs/api/classes/llvm/aarch64subtarget/#a5ae68c51441a9d5bee1595e019de2b91"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/aarch64subtarget/#a5ae68c51441a9d5bee1595e019de2b91">AArch64Subtarget::enableMachinePipeliner</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> getSchedModel().hasInstrSchedModel();</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
