Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 14 12:35:47 2023
| Host         : MSaiSrinivas running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_top_control_sets_placed.rpt
| Design       : clock_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |              43 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------+--------------------+------------------+----------------+--------------+
|      Clock Signal     |       Enable Signal      |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+--------------------------+--------------------+------------------+----------------+--------------+
|  seg7/segclk_reg[17]  | seg7/an[1]_i_2_n_0       | seg7/an[1]_i_1_n_0 |                1 |              2 |         2.00 |
|  seg7/segclk_reg[17]  |                          |                    |                1 |              3 |         3.00 |
|  clk_100Mhz_IBUF_BUFG | clock/hour[5]_i_1_n_0    | reset_IBUF         |                2 |              6 |         3.00 |
|  clk_100Mhz_IBUF_BUFG | clock/minutes[5]_i_1_n_0 | reset_IBUF         |                3 |              6 |         2.00 |
|  clk_100Mhz_IBUF_BUFG | clock/seconds[5]_i_1_n_0 | reset_IBUF         |                2 |              6 |         3.00 |
|  seg7/segclk_reg[17]  | seg7/seg[6]_i_1_n_0      |                    |                7 |             11 |         1.57 |
|  clk_100Mhz_IBUF_BUFG |                          |                    |                6 |             23 |         3.83 |
|  clk_100Mhz_IBUF_BUFG |                          | clear              |                8 |             29 |         3.62 |
|  clk_100Mhz_IBUF_BUFG | clock/clk_count          |                    |                8 |             32 |         4.00 |
+-----------------------+--------------------------+--------------------+------------------+----------------+--------------+


