// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module keygen_poly_small_mkgauss (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        f_address0,
        f_ce0,
        f_we0,
        f_d0,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] p_read;
input  [63:0] p_read1;
input  [63:0] p_read2;
input  [63:0] p_read3;
input  [63:0] p_read4;
input  [63:0] p_read5;
input  [63:0] p_read6;
input  [63:0] p_read7;
input  [63:0] p_read8;
input  [63:0] p_read9;
input  [63:0] p_read10;
input  [63:0] p_read11;
input  [63:0] p_read12;
input  [63:0] p_read13;
input  [63:0] p_read14;
input  [63:0] p_read15;
input  [63:0] p_read16;
input  [63:0] p_read17;
input  [63:0] p_read18;
input  [63:0] p_read19;
input  [63:0] p_read20;
input  [63:0] p_read21;
input  [63:0] p_read22;
input  [63:0] p_read23;
input  [63:0] p_read24;
input  [63:0] p_read25;
output  [9:0] f_address0;
output   f_ce0;
output   f_we0;
output  [7:0] f_d0;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;
output  [63:0] ap_return_2;
output  [63:0] ap_return_3;
output  [63:0] ap_return_4;
output  [63:0] ap_return_5;
output  [63:0] ap_return_6;
output  [63:0] ap_return_7;
output  [63:0] ap_return_8;
output  [63:0] ap_return_9;
output  [63:0] ap_return_10;
output  [63:0] ap_return_11;
output  [63:0] ap_return_12;
output  [63:0] ap_return_13;
output  [63:0] ap_return_14;
output  [63:0] ap_return_15;
output  [63:0] ap_return_16;
output  [63:0] ap_return_17;
output  [63:0] ap_return_18;
output  [63:0] ap_return_19;
output  [63:0] ap_return_20;
output  [63:0] ap_return_21;
output  [63:0] ap_return_22;
output  [63:0] ap_return_23;
output  [63:0] ap_return_24;
output  [63:0] ap_return_25;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg f_ce0;
reg f_we0;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] gauss_1024_12289_address0;
reg    gauss_1024_12289_ce0;
wire   [62:0] gauss_1024_12289_q0;
reg   [63:0] reg_910;
wire    ap_CS_fsm_state4;
wire    grp_get_rng_u64_82_101_fu_718_ap_done;
wire    ap_CS_fsm_state5;
reg   [63:0] reg_916;
reg   [63:0] reg_922;
reg   [63:0] reg_928;
reg   [63:0] reg_934;
reg   [63:0] reg_940;
reg   [63:0] reg_946;
reg   [63:0] reg_952;
reg   [63:0] reg_958;
reg   [63:0] reg_964;
reg   [63:0] reg_970;
reg   [63:0] reg_976;
reg   [63:0] reg_982;
reg   [63:0] reg_988;
reg   [63:0] reg_994;
reg   [63:0] reg_1000;
reg   [63:0] reg_1006;
reg   [63:0] reg_1012;
reg   [63:0] reg_1018;
reg   [63:0] reg_1024;
reg   [63:0] reg_1030;
reg   [63:0] reg_1036;
reg   [63:0] reg_1042;
reg   [63:0] reg_1048;
reg   [63:0] reg_1054;
reg   [63:0] reg_1060;
wire   [63:0] zext_ln4473_fu_1287_p1;
reg   [63:0] zext_ln4473_reg_2128;
wire    ap_CS_fsm_state2;
wire   [10:0] u_197_fu_1297_p2;
reg   [10:0] u_197_reg_2136;
wire   [0:0] cmp4_fu_1303_p2;
reg   [0:0] cmp4_reg_2141;
wire   [0:0] icmp_ln4473_fu_1291_p2;
reg   [63:0] r_reg_2145;
reg   [0:0] tmp_181_reg_2150;
wire   [31:0] zext_ln2618_fu_1487_p1;
wire   [63:0] zext_ln2606_1_fu_1494_p1;
reg   [63:0] zext_ln2606_1_reg_2160;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln2629_fu_1503_p2;
wire   [4:0] add_ln2630_fu_1509_p2;
reg   [4:0] add_ln2630_reg_2173;
wire   [31:0] v_35_fu_1822_p3;
wire    ap_CS_fsm_state7;
wire   [31:0] f_2_fu_1846_p3;
wire    grp_get_rng_u64_82_101_fu_718_ap_start;
wire    grp_get_rng_u64_82_101_fu_718_ap_idle;
wire    grp_get_rng_u64_82_101_fu_718_ap_ready;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read1;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read2;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read3;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read4;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read5;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read6;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read7;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read8;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read9;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read10;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read11;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read12;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read13;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read14;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read15;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read16;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read17;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read18;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read19;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read20;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read21;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read22;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read23;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_p_read24;
reg   [63:0] grp_get_rng_u64_82_101_fu_718_rng_dptr_read;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_0;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_1;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_2;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_3;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_4;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_5;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_6;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_7;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_8;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_9;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_10;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_11;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_12;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_13;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_14;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_15;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_16;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_17;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_18;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_19;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_20;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_21;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_22;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_23;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_24;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_25;
wire   [63:0] grp_get_rng_u64_82_101_fu_718_ap_return_26;
reg   [63:0] rng_dptr_1_reg_424;
wire   [0:0] icmp_ln4495_fu_1575_p2;
wire   [0:0] icmp_ln4485_fu_1556_p2;
reg   [63:0] rng_st_0_1_reg_434;
reg   [63:0] rng_st_1_1_reg_444;
reg   [63:0] rng_st_2_1_reg_454;
reg   [63:0] rng_st_3_1_reg_464;
reg   [63:0] rng_st_4_1_reg_474;
reg   [63:0] rng_st_5_1_reg_484;
reg   [63:0] rng_st_6_1_reg_494;
reg   [63:0] rng_st_7_1_reg_504;
reg   [63:0] rng_st_8_1_reg_514;
reg   [63:0] rng_st_9_1_reg_524;
reg   [63:0] rng_st_10_1_reg_534;
reg   [63:0] rng_st_11_1_reg_544;
reg   [63:0] rng_st_1213_1_reg_554;
reg   [63:0] rng_st_13_1_reg_564;
reg   [63:0] rng_st_14_1_reg_574;
reg   [63:0] rng_st_15_1_reg_584;
reg   [63:0] rng_st_16_1_reg_594;
reg   [63:0] rng_st_17_1_reg_604;
reg   [63:0] rng_st_18_1_reg_614;
reg   [63:0] rng_st_19_1_reg_624;
reg   [63:0] rng_st_20_1_reg_634;
reg   [63:0] rng_st_21_1_reg_644;
reg   [63:0] rng_st_22_1_reg_654;
reg   [63:0] rng_st_2325_1_reg_664;
reg   [63:0] rng_st_24_1_reg_674;
reg   [4:0] k_reg_684;
reg   [31:0] v_reg_696;
reg   [31:0] f_1_reg_708;
reg    grp_get_rng_u64_82_101_fu_718_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln2629_fu_1498_p1;
reg   [10:0] u_03_fu_130;
reg   [31:0] mod2_fu_134;
wire   [31:0] xor_ln4499_fu_1569_p2;
reg   [63:0] rng_st_24_0_fu_138;
reg   [63:0] rng_st_2325_0_fu_142;
reg   [63:0] rng_st_22_0_fu_146;
reg   [63:0] rng_st_21_0_fu_150;
reg   [63:0] rng_st_20_0_fu_154;
reg   [63:0] rng_st_19_0_fu_158;
reg   [63:0] rng_st_18_0_fu_162;
reg   [63:0] rng_st_17_0_fu_166;
reg   [63:0] rng_st_16_0_fu_170;
reg   [63:0] rng_st_15_0_fu_174;
reg   [63:0] rng_st_14_0_fu_178;
reg   [63:0] rng_st_13_0_fu_182;
reg   [63:0] rng_st_1213_0_fu_186;
reg   [63:0] rng_st_11_0_fu_190;
reg   [63:0] rng_st_10_0_fu_194;
reg   [63:0] rng_st_9_0_fu_198;
reg   [63:0] rng_st_8_0_fu_202;
reg   [63:0] rng_st_7_0_fu_206;
reg   [63:0] rng_st_6_0_fu_210;
reg   [63:0] rng_st_5_0_fu_214;
reg   [63:0] rng_st_4_0_fu_218;
reg   [63:0] rng_st_3_0_fu_222;
reg   [63:0] rng_st_2_0_fu_226;
reg   [63:0] rng_st_1_0_fu_230;
reg   [63:0] rng_st_0_0_fu_234;
reg   [63:0] rng_dptr_0_fu_238;
wire   [62:0] r_14_fu_1465_p1;
wire   [63:0] zext_ln2606_fu_1469_p1;
wire   [63:0] add_ln2618_fu_1473_p2;
wire   [62:0] r_16_fu_1490_p1;
wire   [0:0] neg_fu_1515_p3;
wire   [31:0] select_ln2646_fu_1526_p3;
wire   [31:0] xor_ln2646_fu_1538_p2;
wire   [31:0] zext_ln2616_fu_1522_p1;
wire   [31:0] v_36_fu_1544_p2;
wire   [31:0] add_ln4485_fu_1550_p2;
wire   [0:0] trunc_ln2646_fu_1534_p1;
wire   [31:0] zext_ln4499_fu_1565_p1;
wire   [7:0] trunc_ln2646_1_fu_1594_p1;
wire   [7:0] select_ln2646_1_fu_1586_p3;
wire   [7:0] xor_ln2646_1_fu_1602_p2;
wire   [7:0] zext_ln2646_fu_1598_p1;
wire   [63:0] zext_ln2637_fu_1749_p1;
wire   [63:0] sub_ln2637_fu_1753_p2;
wire   [0:0] tmp_182_fu_1758_p3;
wire   [0:0] trunc_ln2629_fu_1772_p1;
wire   [0:0] t_fu_1766_p2;
wire   [0:0] xor_ln2638_fu_1776_p2;
wire   [0:0] and_ln2638_fu_1782_p2;
wire   [4:0] select_ln2638_fu_1788_p3;
wire   [4:0] trunc_ln2638_fu_1802_p1;
wire   [4:0] and_ln2638_1_fu_1796_p2;
wire   [26:0] tmp_fu_1812_p4;
wire   [4:0] or_ln2638_fu_1806_p2;
wire   [30:0] tmp_s_fu_1836_p4;
wire   [0:0] or_ln2639_fu_1830_p2;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_get_rng_u64_82_101_fu_718_ap_start_reg = 1'b0;
end

keygen_poly_small_mkgauss_gauss_1024_12289_ROM_AUTO_1R #(
    .DataWidth( 63 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
gauss_1024_12289_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gauss_1024_12289_address0),
    .ce0(gauss_1024_12289_ce0),
    .q0(gauss_1024_12289_q0)
);

keygen_get_rng_u64_82_101 grp_get_rng_u64_82_101_fu_718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_get_rng_u64_82_101_fu_718_ap_start),
    .ap_done(grp_get_rng_u64_82_101_fu_718_ap_done),
    .ap_idle(grp_get_rng_u64_82_101_fu_718_ap_idle),
    .ap_ready(grp_get_rng_u64_82_101_fu_718_ap_ready),
    .p_read(grp_get_rng_u64_82_101_fu_718_p_read),
    .p_read1(grp_get_rng_u64_82_101_fu_718_p_read1),
    .p_read2(grp_get_rng_u64_82_101_fu_718_p_read2),
    .p_read3(grp_get_rng_u64_82_101_fu_718_p_read3),
    .p_read4(grp_get_rng_u64_82_101_fu_718_p_read4),
    .p_read5(grp_get_rng_u64_82_101_fu_718_p_read5),
    .p_read6(grp_get_rng_u64_82_101_fu_718_p_read6),
    .p_read7(grp_get_rng_u64_82_101_fu_718_p_read7),
    .p_read8(grp_get_rng_u64_82_101_fu_718_p_read8),
    .p_read9(grp_get_rng_u64_82_101_fu_718_p_read9),
    .p_read10(grp_get_rng_u64_82_101_fu_718_p_read10),
    .p_read11(grp_get_rng_u64_82_101_fu_718_p_read11),
    .p_read12(grp_get_rng_u64_82_101_fu_718_p_read12),
    .p_read13(grp_get_rng_u64_82_101_fu_718_p_read13),
    .p_read14(grp_get_rng_u64_82_101_fu_718_p_read14),
    .p_read15(grp_get_rng_u64_82_101_fu_718_p_read15),
    .p_read16(grp_get_rng_u64_82_101_fu_718_p_read16),
    .p_read17(grp_get_rng_u64_82_101_fu_718_p_read17),
    .p_read18(grp_get_rng_u64_82_101_fu_718_p_read18),
    .p_read19(grp_get_rng_u64_82_101_fu_718_p_read19),
    .p_read20(grp_get_rng_u64_82_101_fu_718_p_read20),
    .p_read21(grp_get_rng_u64_82_101_fu_718_p_read21),
    .p_read22(grp_get_rng_u64_82_101_fu_718_p_read22),
    .p_read23(grp_get_rng_u64_82_101_fu_718_p_read23),
    .p_read24(grp_get_rng_u64_82_101_fu_718_p_read24),
    .rng_dptr_read(grp_get_rng_u64_82_101_fu_718_rng_dptr_read),
    .ap_return_0(grp_get_rng_u64_82_101_fu_718_ap_return_0),
    .ap_return_1(grp_get_rng_u64_82_101_fu_718_ap_return_1),
    .ap_return_2(grp_get_rng_u64_82_101_fu_718_ap_return_2),
    .ap_return_3(grp_get_rng_u64_82_101_fu_718_ap_return_3),
    .ap_return_4(grp_get_rng_u64_82_101_fu_718_ap_return_4),
    .ap_return_5(grp_get_rng_u64_82_101_fu_718_ap_return_5),
    .ap_return_6(grp_get_rng_u64_82_101_fu_718_ap_return_6),
    .ap_return_7(grp_get_rng_u64_82_101_fu_718_ap_return_7),
    .ap_return_8(grp_get_rng_u64_82_101_fu_718_ap_return_8),
    .ap_return_9(grp_get_rng_u64_82_101_fu_718_ap_return_9),
    .ap_return_10(grp_get_rng_u64_82_101_fu_718_ap_return_10),
    .ap_return_11(grp_get_rng_u64_82_101_fu_718_ap_return_11),
    .ap_return_12(grp_get_rng_u64_82_101_fu_718_ap_return_12),
    .ap_return_13(grp_get_rng_u64_82_101_fu_718_ap_return_13),
    .ap_return_14(grp_get_rng_u64_82_101_fu_718_ap_return_14),
    .ap_return_15(grp_get_rng_u64_82_101_fu_718_ap_return_15),
    .ap_return_16(grp_get_rng_u64_82_101_fu_718_ap_return_16),
    .ap_return_17(grp_get_rng_u64_82_101_fu_718_ap_return_17),
    .ap_return_18(grp_get_rng_u64_82_101_fu_718_ap_return_18),
    .ap_return_19(grp_get_rng_u64_82_101_fu_718_ap_return_19),
    .ap_return_20(grp_get_rng_u64_82_101_fu_718_ap_return_20),
    .ap_return_21(grp_get_rng_u64_82_101_fu_718_ap_return_21),
    .ap_return_22(grp_get_rng_u64_82_101_fu_718_ap_return_22),
    .ap_return_23(grp_get_rng_u64_82_101_fu_718_ap_return_23),
    .ap_return_24(grp_get_rng_u64_82_101_fu_718_ap_return_24),
    .ap_return_25(grp_get_rng_u64_82_101_fu_718_ap_return_25),
    .ap_return_26(grp_get_rng_u64_82_101_fu_718_ap_return_26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_get_rng_u64_82_101_fu_718_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state4) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1)))) begin
            grp_get_rng_u64_82_101_fu_718_ap_start_reg <= 1'b1;
        end else if ((grp_get_rng_u64_82_101_fu_718_ap_ready == 1'b1)) begin
            grp_get_rng_u64_82_101_fu_718_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1))) begin
        f_1_reg_708 <= zext_ln2618_fu_1487_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        f_1_reg_708 <= f_2_fu_1846_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1))) begin
        k_reg_684 <= 5'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        k_reg_684 <= add_ln2630_reg_2173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        mod2_fu_134 <= 32'd0;
    end else if (((icmp_ln4485_fu_1556_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))) begin
        mod2_fu_134 <= xor_ln4499_fu_1569_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_dptr_0_fu_238 <= p_read25;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_dptr_0_fu_238 <= reg_910;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_dptr_1_reg_424 <= reg_910;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_dptr_1_reg_424 <= rng_dptr_0_fu_238;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_0_0_fu_234 <= p_read;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_0_0_fu_234 <= reg_916;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_0_1_reg_434 <= reg_916;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_0_1_reg_434 <= rng_st_0_0_fu_234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_10_0_fu_194 <= p_read10;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_10_0_fu_194 <= reg_976;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_10_1_reg_534 <= reg_976;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_10_1_reg_534 <= rng_st_10_0_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_11_0_fu_190 <= p_read11;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_11_0_fu_190 <= reg_982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_11_1_reg_544 <= reg_982;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_11_1_reg_544 <= rng_st_11_0_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_1213_0_fu_186 <= p_read12;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_1213_0_fu_186 <= reg_988;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_1213_1_reg_554 <= reg_988;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_1213_1_reg_554 <= rng_st_1213_0_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_13_0_fu_182 <= p_read13;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_13_0_fu_182 <= reg_994;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_13_1_reg_564 <= reg_994;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_13_1_reg_564 <= rng_st_13_0_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_14_0_fu_178 <= p_read14;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_14_0_fu_178 <= reg_1000;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_14_1_reg_574 <= reg_1000;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_14_1_reg_574 <= rng_st_14_0_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_15_0_fu_174 <= p_read15;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_15_0_fu_174 <= reg_1006;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_15_1_reg_584 <= reg_1006;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_15_1_reg_584 <= rng_st_15_0_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_16_0_fu_170 <= p_read16;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_16_0_fu_170 <= reg_1012;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_16_1_reg_594 <= reg_1012;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_16_1_reg_594 <= rng_st_16_0_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_17_0_fu_166 <= p_read17;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_17_0_fu_166 <= reg_1018;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_17_1_reg_604 <= reg_1018;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_17_1_reg_604 <= rng_st_17_0_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_18_0_fu_162 <= p_read18;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_18_0_fu_162 <= reg_1024;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_18_1_reg_614 <= reg_1024;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_18_1_reg_614 <= rng_st_18_0_fu_162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_19_0_fu_158 <= p_read19;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_19_0_fu_158 <= reg_1030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_19_1_reg_624 <= reg_1030;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_19_1_reg_624 <= rng_st_19_0_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_1_0_fu_230 <= p_read1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_1_0_fu_230 <= reg_922;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_1_1_reg_444 <= reg_922;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_1_1_reg_444 <= rng_st_1_0_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_20_0_fu_154 <= p_read20;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_20_0_fu_154 <= reg_1036;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_20_1_reg_634 <= reg_1036;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_20_1_reg_634 <= rng_st_20_0_fu_154;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_21_0_fu_150 <= p_read21;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_21_0_fu_150 <= reg_1042;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_21_1_reg_644 <= reg_1042;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_21_1_reg_644 <= rng_st_21_0_fu_150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_22_0_fu_146 <= p_read22;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_22_0_fu_146 <= reg_1048;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_22_1_reg_654 <= reg_1048;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_22_1_reg_654 <= rng_st_22_0_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_2325_0_fu_142 <= p_read23;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_2325_0_fu_142 <= reg_1054;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_2325_1_reg_664 <= reg_1054;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_2325_1_reg_664 <= rng_st_2325_0_fu_142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_24_0_fu_138 <= p_read24;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_24_0_fu_138 <= reg_1060;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_24_1_reg_674 <= reg_1060;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_24_1_reg_674 <= rng_st_24_0_fu_138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_2_0_fu_226 <= p_read2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_2_0_fu_226 <= reg_928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_2_1_reg_454 <= reg_928;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_2_1_reg_454 <= rng_st_2_0_fu_226;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_3_0_fu_222 <= p_read3;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_3_0_fu_222 <= reg_934;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_3_1_reg_464 <= reg_934;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_3_1_reg_464 <= rng_st_3_0_fu_222;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_4_0_fu_218 <= p_read4;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_4_0_fu_218 <= reg_940;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_4_1_reg_474 <= reg_940;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_4_1_reg_474 <= rng_st_4_0_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_5_0_fu_214 <= p_read5;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_5_0_fu_214 <= reg_946;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_5_1_reg_484 <= reg_946;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_5_1_reg_484 <= rng_st_5_0_fu_214;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_6_0_fu_210 <= p_read6;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_6_0_fu_210 <= reg_952;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_6_1_reg_494 <= reg_952;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_6_1_reg_494 <= rng_st_6_0_fu_210;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_7_0_fu_206 <= p_read7;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_7_0_fu_206 <= reg_958;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_7_1_reg_504 <= reg_958;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_7_1_reg_504 <= rng_st_7_0_fu_206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_8_0_fu_202 <= p_read8;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_8_0_fu_202 <= reg_964;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_8_1_reg_514 <= reg_964;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_8_1_reg_514 <= rng_st_8_0_fu_202;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        rng_st_9_0_fu_198 <= p_read9;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        rng_st_9_0_fu_198 <= reg_970;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
        rng_st_9_1_reg_524 <= reg_970;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        rng_st_9_1_reg_524 <= rng_st_9_0_fu_198;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        u_03_fu_130 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        u_03_fu_130 <= u_197_reg_2136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1))) begin
        v_reg_696 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        v_reg_696 <= v_35_fu_1822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln2629_fu_1503_p2 == 1'd0))) begin
        add_ln2630_reg_2173 <= add_ln2630_fu_1509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd0))) begin
        cmp4_reg_2141 <= cmp4_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        r_reg_2145 <= grp_get_rng_u64_82_101_fu_718_ap_return_0;
        tmp_181_reg_2150 <= add_ln2618_fu_1473_p2[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state5) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1)))) begin
        reg_1000 <= grp_get_rng_u64_82_101_fu_718_ap_return_16;
        reg_1006 <= grp_get_rng_u64_82_101_fu_718_ap_return_17;
        reg_1012 <= grp_get_rng_u64_82_101_fu_718_ap_return_18;
        reg_1018 <= grp_get_rng_u64_82_101_fu_718_ap_return_19;
        reg_1024 <= grp_get_rng_u64_82_101_fu_718_ap_return_20;
        reg_1030 <= grp_get_rng_u64_82_101_fu_718_ap_return_21;
        reg_1036 <= grp_get_rng_u64_82_101_fu_718_ap_return_22;
        reg_1042 <= grp_get_rng_u64_82_101_fu_718_ap_return_23;
        reg_1048 <= grp_get_rng_u64_82_101_fu_718_ap_return_24;
        reg_1054 <= grp_get_rng_u64_82_101_fu_718_ap_return_25;
        reg_1060 <= grp_get_rng_u64_82_101_fu_718_ap_return_26;
        reg_910 <= grp_get_rng_u64_82_101_fu_718_ap_return_1;
        reg_916 <= grp_get_rng_u64_82_101_fu_718_ap_return_2;
        reg_922 <= grp_get_rng_u64_82_101_fu_718_ap_return_3;
        reg_928 <= grp_get_rng_u64_82_101_fu_718_ap_return_4;
        reg_934 <= grp_get_rng_u64_82_101_fu_718_ap_return_5;
        reg_940 <= grp_get_rng_u64_82_101_fu_718_ap_return_6;
        reg_946 <= grp_get_rng_u64_82_101_fu_718_ap_return_7;
        reg_952 <= grp_get_rng_u64_82_101_fu_718_ap_return_8;
        reg_958 <= grp_get_rng_u64_82_101_fu_718_ap_return_9;
        reg_964 <= grp_get_rng_u64_82_101_fu_718_ap_return_10;
        reg_970 <= grp_get_rng_u64_82_101_fu_718_ap_return_11;
        reg_976 <= grp_get_rng_u64_82_101_fu_718_ap_return_12;
        reg_982 <= grp_get_rng_u64_82_101_fu_718_ap_return_13;
        reg_988 <= grp_get_rng_u64_82_101_fu_718_ap_return_14;
        reg_994 <= grp_get_rng_u64_82_101_fu_718_ap_return_15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        u_197_reg_2136 <= u_197_fu_1297_p2;
        zext_ln4473_reg_2128[10 : 0] <= zext_ln4473_fu_1287_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        zext_ln2606_1_reg_2160[62 : 0] <= zext_ln2606_1_fu_1494_p1[62 : 0];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_get_rng_u64_82_101_fu_718_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_get_rng_u64_82_101_fu_718_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        f_ce0 = 1'b1;
    end else begin
        f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
        f_we0 = 1'b1;
    end else begin
        f_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        gauss_1024_12289_ce0 = 1'b1;
    end else begin
        gauss_1024_12289_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read = reg_916;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read = rng_st_0_1_reg_434;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read1 = reg_922;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read1 = rng_st_1_1_reg_444;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read10 = reg_976;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read10 = rng_st_10_1_reg_534;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read11 = reg_982;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read11 = rng_st_11_1_reg_544;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read12 = reg_988;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read12 = rng_st_1213_1_reg_554;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read13 = reg_994;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read13 = rng_st_13_1_reg_564;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read13 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read14 = reg_1000;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read14 = rng_st_14_1_reg_574;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read14 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read15 = reg_1006;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read15 = rng_st_15_1_reg_584;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read15 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read16 = reg_1012;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read16 = rng_st_16_1_reg_594;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read16 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read17 = reg_1018;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read17 = rng_st_17_1_reg_604;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read17 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read18 = reg_1024;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read18 = rng_st_18_1_reg_614;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read18 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read19 = reg_1030;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read19 = rng_st_19_1_reg_624;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read19 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read2 = reg_928;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read2 = rng_st_2_1_reg_454;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read20 = reg_1036;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read20 = rng_st_20_1_reg_634;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read20 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read21 = reg_1042;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read21 = rng_st_21_1_reg_644;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read21 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read22 = reg_1048;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read22 = rng_st_22_1_reg_654;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read22 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read23 = reg_1054;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read23 = rng_st_2325_1_reg_664;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read23 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read24 = reg_1060;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read24 = rng_st_24_1_reg_674;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read24 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read3 = reg_934;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read3 = rng_st_3_1_reg_464;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read4 = reg_940;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read4 = rng_st_4_1_reg_474;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read5 = reg_946;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read5 = rng_st_5_1_reg_484;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read6 = reg_952;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read6 = rng_st_6_1_reg_494;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read7 = reg_958;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read7 = rng_st_7_1_reg_504;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read8 = reg_964;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read8 = rng_st_8_1_reg_514;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_p_read9 = reg_970;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_p_read9 = rng_st_9_1_reg_524;
    end else begin
        grp_get_rng_u64_82_101_fu_718_p_read9 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_get_rng_u64_82_101_fu_718_rng_dptr_read = reg_910;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_get_rng_u64_82_101_fu_718_rng_dptr_read = rng_dptr_1_reg_424;
    end else begin
        grp_get_rng_u64_82_101_fu_718_rng_dptr_read = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln4473_fu_1291_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_get_rng_u64_82_101_fu_718_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4495_fu_1575_p2 == 1'd1) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln4495_fu_1575_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1)) | ((icmp_ln4485_fu_1556_p2 == 1'd0) & (icmp_ln2629_fu_1503_p2 == 1'd1) & (cmp4_reg_2141 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln2618_fu_1473_p2 = ($signed(zext_ln2606_fu_1469_p1) + $signed(64'd17162875303308907688));

assign add_ln2630_fu_1509_p2 = (k_reg_684 + 5'd1);

assign add_ln4485_fu_1550_p2 = (v_36_fu_1544_p2 + 32'd127);

assign and_ln2638_1_fu_1796_p2 = (select_ln2638_fu_1788_p3 & k_reg_684);

assign and_ln2638_fu_1782_p2 = (xor_ln2638_fu_1776_p2 & t_fu_1766_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return_0 = rng_dptr_0_fu_238;

assign ap_return_1 = rng_st_0_0_fu_234;

assign ap_return_10 = rng_st_9_0_fu_198;

assign ap_return_11 = rng_st_10_0_fu_194;

assign ap_return_12 = rng_st_11_0_fu_190;

assign ap_return_13 = rng_st_1213_0_fu_186;

assign ap_return_14 = rng_st_13_0_fu_182;

assign ap_return_15 = rng_st_14_0_fu_178;

assign ap_return_16 = rng_st_15_0_fu_174;

assign ap_return_17 = rng_st_16_0_fu_170;

assign ap_return_18 = rng_st_17_0_fu_166;

assign ap_return_19 = rng_st_18_0_fu_162;

assign ap_return_2 = rng_st_1_0_fu_230;

assign ap_return_20 = rng_st_19_0_fu_158;

assign ap_return_21 = rng_st_20_0_fu_154;

assign ap_return_22 = rng_st_21_0_fu_150;

assign ap_return_23 = rng_st_22_0_fu_146;

assign ap_return_24 = rng_st_2325_0_fu_142;

assign ap_return_25 = rng_st_24_0_fu_138;

assign ap_return_3 = rng_st_2_0_fu_226;

assign ap_return_4 = rng_st_3_0_fu_222;

assign ap_return_5 = rng_st_4_0_fu_218;

assign ap_return_6 = rng_st_5_0_fu_214;

assign ap_return_7 = rng_st_6_0_fu_210;

assign ap_return_8 = rng_st_7_0_fu_206;

assign ap_return_9 = rng_st_8_0_fu_202;

assign cmp4_fu_1303_p2 = ((u_03_fu_130 == 11'd1023) ? 1'b1 : 1'b0);

assign f_2_fu_1846_p3 = {{tmp_s_fu_1836_p4}, {or_ln2639_fu_1830_p2}};

assign f_address0 = zext_ln4473_reg_2128;

assign f_d0 = (xor_ln2646_1_fu_1602_p2 + zext_ln2646_fu_1598_p1);

assign gauss_1024_12289_address0 = zext_ln2629_fu_1498_p1;

assign grp_get_rng_u64_82_101_fu_718_ap_start = grp_get_rng_u64_82_101_fu_718_ap_start_reg;

assign icmp_ln2629_fu_1503_p2 = ((k_reg_684 == 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln4473_fu_1291_p2 = ((u_03_fu_130 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln4485_fu_1556_p2 = ((add_ln4485_fu_1550_p2 > 32'd254) ? 1'b1 : 1'b0);

assign icmp_ln4495_fu_1575_p2 = ((mod2_fu_134 == zext_ln4499_fu_1565_p1) ? 1'b1 : 1'b0);

assign neg_fu_1515_p3 = r_reg_2145[32'd63];

assign or_ln2638_fu_1806_p2 = (trunc_ln2638_fu_1802_p1 | and_ln2638_1_fu_1796_p2);

assign or_ln2639_fu_1830_p2 = (trunc_ln2629_fu_1772_p1 | t_fu_1766_p2);

assign r_14_fu_1465_p1 = grp_get_rng_u64_82_101_fu_718_ap_return_0[62:0];

assign r_16_fu_1490_p1 = grp_get_rng_u64_82_101_fu_718_ap_return_0[62:0];

assign select_ln2638_fu_1788_p3 = ((and_ln2638_fu_1782_p2[0:0] == 1'b1) ? 5'd31 : 5'd0);

assign select_ln2646_1_fu_1586_p3 = ((neg_fu_1515_p3[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln2646_fu_1526_p3 = ((neg_fu_1515_p3[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign sub_ln2637_fu_1753_p2 = (zext_ln2606_1_reg_2160 - zext_ln2637_fu_1749_p1);

assign t_fu_1766_p2 = (tmp_182_fu_1758_p3 ^ 1'd1);

assign tmp_182_fu_1758_p3 = sub_ln2637_fu_1753_p2[32'd63];

assign tmp_fu_1812_p4 = {{v_reg_696[31:5]}};

assign tmp_s_fu_1836_p4 = {{f_1_reg_708[31:1]}};

assign trunc_ln2629_fu_1772_p1 = f_1_reg_708[0:0];

assign trunc_ln2638_fu_1802_p1 = v_reg_696[4:0];

assign trunc_ln2646_1_fu_1594_p1 = v_reg_696[7:0];

assign trunc_ln2646_fu_1534_p1 = v_reg_696[0:0];

assign u_197_fu_1297_p2 = (u_03_fu_130 + 11'd1);

assign v_35_fu_1822_p3 = {{tmp_fu_1812_p4}, {or_ln2638_fu_1806_p2}};

assign v_36_fu_1544_p2 = (xor_ln2646_fu_1538_p2 + zext_ln2616_fu_1522_p1);

assign xor_ln2638_fu_1776_p2 = (trunc_ln2629_fu_1772_p1 ^ 1'd1);

assign xor_ln2646_1_fu_1602_p2 = (trunc_ln2646_1_fu_1594_p1 ^ select_ln2646_1_fu_1586_p3);

assign xor_ln2646_fu_1538_p2 = (v_reg_696 ^ select_ln2646_fu_1526_p3);

assign xor_ln4499_fu_1569_p2 = (zext_ln4499_fu_1565_p1 ^ mod2_fu_134);

assign zext_ln2606_1_fu_1494_p1 = r_16_fu_1490_p1;

assign zext_ln2606_fu_1469_p1 = r_14_fu_1465_p1;

assign zext_ln2616_fu_1522_p1 = neg_fu_1515_p3;

assign zext_ln2618_fu_1487_p1 = tmp_181_reg_2150;

assign zext_ln2629_fu_1498_p1 = k_reg_684;

assign zext_ln2637_fu_1749_p1 = gauss_1024_12289_q0;

assign zext_ln2646_fu_1598_p1 = neg_fu_1515_p3;

assign zext_ln4473_fu_1287_p1 = u_03_fu_130;

assign zext_ln4499_fu_1565_p1 = trunc_ln2646_fu_1534_p1;

always @ (posedge ap_clk) begin
    zext_ln4473_reg_2128[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    zext_ln2606_1_reg_2160[63] <= 1'b0;
end

endmodule //keygen_poly_small_mkgauss
