===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4273 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2597 ( 13.9%)    0.2597 ( 18.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.2171 ( 11.6%)    0.2171 ( 15.2%)    Parse modules
    0.0398 (  2.1%)    0.0398 (  2.8%)    Verify circuit
    1.2988 ( 69.4%)    0.8538 ( 59.8%)  'firrtl.circuit' Pipeline
    0.1222 (  6.5%)    0.0668 (  4.7%)    'firrtl.module' Pipeline
    0.1103 (  5.9%)    0.0601 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0120 (  0.6%)    0.0067 (  0.5%)      LowerCHIRRTLPass
    0.0135 (  0.7%)    0.0135 (  0.9%)    InferWidths
    0.0617 (  3.3%)    0.0617 (  4.3%)    InferResets
    0.0044 (  0.2%)    0.0044 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0103 (  0.6%)    0.0103 (  0.7%)    WireDFT
    0.0104 (  0.6%)    0.0104 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0888 (  4.7%)    0.0888 (  6.2%)    LowerFIRRTLTypes
    0.7808 ( 41.7%)    0.3911 ( 27.4%)    'firrtl.module' Pipeline
    0.1041 (  5.6%)    0.0590 (  4.1%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.0%)      RemoveInvalid
    0.6425 ( 34.3%)    0.3277 ( 23.0%)      Canonicalizer
    0.0327 (  1.7%)    0.0176 (  1.2%)      InferReadWrite
    0.0250 (  1.3%)    0.0250 (  1.8%)    Inliner
    0.0252 (  1.3%)    0.0252 (  1.8%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1260 (  6.7%)    0.1260 (  8.8%)    'firrtl.module' Pipeline
    0.1260 (  6.7%)    0.1260 (  8.8%)      Canonicalizer
    0.0112 (  0.6%)    0.0112 (  0.8%)    RemoveUnusedPorts
    0.0012 (  0.1%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0102 (  0.5%)    0.0102 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1120 (  6.0%)    0.1120 (  7.8%)  LowerFIRRTLToHW
    0.0010 (  0.1%)    0.0010 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0972 (  5.2%)    0.0972 (  6.8%)  'hw.module' Pipeline
    0.0238 (  1.3%)    0.0238 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0633 (  3.4%)    0.0633 (  4.4%)    Canonicalizer
    0.0101 (  0.5%)    0.0101 (  0.7%)    HWCleanup
    0.0155 (  0.8%)    0.0155 (  1.1%)  'hw.module' Pipeline
    0.0008 (  0.0%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0147 (  0.8%)    0.0147 (  1.0%)    PrettifyVerilog
    0.0838 (  4.5%)    0.0838 (  5.9%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.8724 (100.0%)    1.4273 (100.0%)  Total

{
  totalTime: 1.436,
  maxMemory: 71049216
}
