[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919924 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919924 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919924 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 29 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 12949257 heartbeat IPC: 0.9971 cumulative IPC: 0.9971 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 21749867 heartbeat IPC: 1.136 cumulative IPC: 1.062 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29459840 heartbeat IPC: 1.297 cumulative IPC: 1.13 (Simulation time: 00 hr 02 min 55 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35359931 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 43 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35359931 cumulative IPC: 1.131 (Simulation time: 00 hr 03 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.131 instructions: 40000002 cycles: 35359931
CPU 0 Branch Prediction Accuracy: 94.64% MPKI: 11.91 Average ROB Occupancy at Mispredict: 41.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.119
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331429 HIT:     329882 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331429 HIT:     329882 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 355.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875413 HIT:     831103 MISS:      44310 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711645 HIT:     678555 MISS:      33090 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43631 HIT:      35528 MISS:       8103 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116919 HIT:     116821 MISS:         98 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3218 HIT:        199 MISS:       3019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 61.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4655074 HIT:    4239894 MISS:     415180 MSHR_MERGE:     108535
cpu0->cpu0_L1I LOAD         ACCESS:    4655074 HIT:    4239894 MISS:     415180 MSHR_MERGE:     108535
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.867 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14226285 HIT:   13611518 MISS:     614767 MSHR_MERGE:     162917
cpu0->cpu0_L1D LOAD         ACCESS:    7890617 HIT:    7395732 MISS:     494885 MSHR_MERGE:      89885
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6332204 HIT:    6215548 MISS:     116656 MSHR_MERGE:      73024
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        238 MISS:       3226 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.66 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4081342 HIT:    3981372 MISS:      99970 MSHR_MERGE:      62901
cpu0->cpu0_ITLB LOAD         ACCESS:    4081342 HIT:    3981372 MISS:      99970 MSHR_MERGE:      62901
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.887 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13483649 HIT:   13105342 MISS:     378307 MSHR_MERGE:      83947
cpu0->cpu0_DTLB LOAD         ACCESS:   13483649 HIT:   13105342 MISS:     378307 MSHR_MERGE:      83947
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.763 cycles
cpu0->LLC TOTAL        ACCESS:      58356 HIT:      46210 MISS:      12146 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33090 HIT:      25438 MISS:       7652 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8103 HIT:       5280 MISS:       2823 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14144 HIT:      14116 MISS:         28 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3019 HIT:       1376 MISS:       1643 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 168.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        655
  ROW_BUFFER_MISS:      11463
  AVG DBUS CONGESTED CYCLE: 18.67
Channel 0 WQ ROW_BUFFER_HIT:        258
  ROW_BUFFER_MISS:        946
  FULL:          0
Channel 0 REFRESHES ISSUED:       2946
