// Seed: 973647926
module module_0 (
    input wand id_0,
    input tri0 id_1
);
  logic [7:0] id_3 = id_1;
  assign id_3[-1] = -1;
endmodule
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 module_1,
    input tri id_7,
    input supply1 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output uwire id_12
);
  assign id_2 = id_4 && id_7;
  module_0 modCall_1 (
      id_10,
      id_3
  );
endmodule
