// Seed: 3570390878
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd89,
    parameter id_7 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
  logic [id_4 : ~  id_7] id_11 = 1;
endmodule
