# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../clock_IP.srcs/sources_1/ip/clk_div/clk_div_clk_wiz.v" --include "../../../clock_IP.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../clock_IP.srcs/sources_1/ip/clk_div/clk_div.v" --include "../../../clock_IP.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../clock_IP.srcs/sim_1/new/clk_tb.v" --include "../../../clock_IP.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
