Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.2/bin/unwrapped/lnx64.o/xelab -wto 5f17a6f3e5a3433e994c81fe42e09e2a --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_shift_reg_SIPO_behav xil_defaultlib.tb_shift_reg_SIPO -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg_SIPO [shift_reg_sipo_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_shift_reg_sipo
Built simulation snapshot tb_shift_reg_SIPO_behav
