Analysis & Synthesis report for project1
Thu Aug 10 23:46:55 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |stack_shift
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Aug 10 23:46:55 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; project1                                       ;
; Top-level Entity Name              ; stack_shift                                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 33                                             ;
;     Total combinational functions  ; 25                                             ;
;     Dedicated logic registers      ; 18                                             ;
; Total registers                    ; 18                                             ;
; Total pins                         ; 12                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; stack_shift        ; project1           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                               ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+
; stack_shift.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift.sv ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 33        ;
;                                             ;           ;
; Total combinational functions               ; 25        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 14        ;
;     -- 3 input functions                    ; 6         ;
;     -- <=2 input functions                  ; 5         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 25        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 18        ;
;     -- Dedicated logic registers            ; 18        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 18        ;
; Total fan-out                               ; 154       ;
; Average fan-out                             ; 2.30      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |stack_shift               ; 25 (25)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |stack_shift        ; stack_shift ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; stack[0][0]                           ; Stuck at GND due to stuck port data_in ;
; stack[0][1]                           ; Stuck at GND due to stuck port data_in ;
; stack[0][2]                           ; Stuck at GND due to stuck port data_in ;
; stack[0][3]                           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18    ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stack_shift|stack[0][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stack_shift|stack[1][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stack_shift|stack[2][0]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |stack_shift|stack[3][0]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |stack_shift|read_data[0]~reg0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |stack_shift ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 4     ; Signed Integer                                     ;
; PTR_WIDTH      ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 18                          ;
;     ENA               ; 16                          ;
;     SCLR              ; 2                           ;
; cycloneiii_lcell_comb ; 25                          ;
;     normal            ; 25                          ;
;         2 data inputs ; 5                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Aug 10 23:46:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file digits.sv
    Info (12023): Found entity 1: digits File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/digits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tristate.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.sv
    Info (12023): Found entity 1: bus File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/bus.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb.sv
    Info (12023): Found entity 1: tb File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4.sv
    Info (12023): Found entity 1: mux4 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_8.sv
    Info (12023): Found entity 1: mux2_8 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux2_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flop.sv
    Info (12023): Found entity 1: flop File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/flop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div2.sv
    Info (12023): Found entity 1: div2 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sync.sv
    Info (12023): Found entity 1: sync File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sync.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mylatch.sv
    Info (12023): Found entity 1: mylatch File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mylatch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inv.sv
    Info (12023): Found entity 1: inv File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/inv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.sv
    Info (12023): Found entity 1: sevenseg File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sevenseg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder3_8.sv
    Info (12023): Found entity 1: decoder3_8 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/decoder3_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div4.sv
    Info (12023): Found entity 1: div4 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file priorityckt.sv
    Info (12023): Found entity 1: priorityckt File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/priorityckt.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file priority_casez.sv
    Info (12023): Found entity 1: priority_casez File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/priority_casez.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file crazy.sv
    Info (12023): Found entity 1: crazy File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/crazy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file div3_sm.sv
    Info (12023): Found entity 1: div3_SM File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/div3_SM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file patternmoore.sv
    Info (12023): Found entity 1: patternMoore File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/patternMoore.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder3.sv
    Info (12023): Found entity 1: fulladder3 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder2.sv
    Info (12023): Found entity 1: fulladder2 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder8.sv
    Info (12023): Found entity 1: fulladder8 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder8_s.sv
    Info (12023): Found entity 1: fulladder8_s File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/fulladder8_s.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.sv
    Info (12023): Found entity 1: multiplier File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/multiplier.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_signed.sv
    Info (12023): Found entity 1: multiplier_signed File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/multiplier_signed.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_8.sv
    Info (12023): Found entity 1: mux4_8 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4_8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_12.sv
    Info (12023): Found entity 1: mux4_12 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/mux4_12.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andn.sv
    Info (12023): Found entity 1: andN File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/andN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.sv
    Info (12023): Found entity 1: shiftreg File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/shiftreg.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ram.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: rom File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jk.sv
    Info (12023): Found entity 1: jk File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/jk.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb2.sv
    Info (12023): Found entity 1: tb2 File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/tb2.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file indicator.sv
    Info (12023): Found entity 1: indicator File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/indicator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_demo.sv
    Info (12023): Found entity 1: register_demo File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/register_demo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_demo.sv
    Info (12023): Found entity 1: ram_demo File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/ram_demo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/testbench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file stack_shift.sv
    Info (12023): Found entity 1: stack_shift File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stack_shift_demo.sv
    Info (12023): Found entity 1: stack_shift_demo File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift_demo.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file combtestwithenums.sv
    Info (12023): Found entity 1: combTestWithEnums File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/combTestWithEnums.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aluwithenums.sv
    Info (12023): Found entity 1: aluWithEnums File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/aluWithEnums.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file bustransiver.sv
    Info (12023): Found entity 1: busTransiver File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/busTransiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumitup_thread.sv
    Info (12023): Found entity 1: sumItUp_Thread File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/sumItUp_Thread.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at comparator.sv(6): created implicit net for "neq" File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/comparator.sv Line: 6
Info (12127): Elaborating entity "stack_shift" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at stack_shift.sv(22): all case item expressions in this case statement are onehot File: C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/stack_shift.sv Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/output_files/project1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 49 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 37 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Thu Aug 10 23:46:56 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/output_files/project1.map.smsg.


