---
title: "Day-1 Sysyem Verilog" 
date: "2025-07-14"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

# SystemVerilog ê¸°ë³¸ ê°œë… ì •ë¦¬

blockingì´ê³ , ì‹œê°„ì˜ íë¦„ì´ ì—†ìœ¼ë©´? => **Combination Logic**

non-blockingì´ê³ , ì‹œê°„ì˜ íë¦„ì´ ìˆìœ¼ë©´? => **Sequential Logic**

## `blocking (=)` vs `non-blocking (<=)`

**ğŸ“Œ ê°œë… ìš”ì•½**

| êµ¬ë¶„              | `=` (Blocking)                      | `<=` (Non-blocking)                        |
|-------------------|-------------------------------------|--------------------------------------------|
| ì´ë¦„              | Blocking assignment                | Non-blocking assignment                    |
| ë™ì‘ ë°©ì‹         | **ìˆœì°¨ì  ì‹¤í–‰** (í•œ ì¤„ì”© ì°¨ë¡€ë¡œ ì‹¤í–‰ë¨) | **ë³‘ë ¬ ì‹¤í–‰** (ëª¨ë“  í• ë‹¹ì´ ë™ì‹œì— ì˜ˆì•½ë¨)     |
| ì£¼ë¡œ ì‚¬ìš© ìœ„ì¹˜    | `combinational logic` (ì¡°í•© ë…¼ë¦¬)   | `sequential logic` (ìˆœì°¨ ë…¼ë¦¬)             |
| ë™ì‘ ìˆœì„œ         | ì¦‰ì‹œ ê°’ í• ë‹¹                         | ì´ë²¤íŠ¸ íì— ê°’ ì˜ˆì•½ â†’ ë‚˜ì¤‘ì— í•œ ë²ˆì— ê°±ì‹      |
| ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼   | ì˜ë„ì¹˜ ì•Šì€ ë™ì‘ì´ ë°œìƒí•  ìˆ˜ ìˆìŒ     | ì˜ë„í•œ ë™ì‘ ìœ ì§€ ê°€ëŠ¥                      |
| race condition    | ë°œìƒ ê°€ëŠ¥ì„± ë†’ìŒ                    | ë°©ì§€ ê°€ëŠ¥ (ìˆœì°¨ì  ë ˆì§€ìŠ¤í„° ì„¤ê³„ì— ì í•©)      |


## Latch vs FF

**Latch**
```verilog
module dlatch_rst(rst, clk, d, q);
  input rst, clk, d;
  output reg q;

  always @(*) begin
    if (!rst) q = 1'b0;
    else if (clk) q = d;
  end
endmodule
```

**FF**
```verilog
module d_ff_sync_rst(clk, d, rst_n, q, qb);
  input clk, d, rst_n;
  output reg q;
  output qb;

  assign qb = ~q;

  always @(posedge clk) begin
    if (!rst_n) q <= 1'b0;
    else q <= d;
  end
endmodule
```

**Tip**

- if elseë¥¾ ë§ì´ ì“°ë©´ Powerê°€ ì¦ê°€í•˜ì—¬ ë˜ë„ë¡ì´ë©´ ì•ˆì“°ëŠ”ê±°ë¡œ!!


## ğŸ§  SystemVerilog ì—°ì‚°ì ì •ë¦¬ ëª¨ìŒ: Shift & ë¹„êµ

---

## ğŸ” Shift ì—°ì‚°ì

| ì—°ì‚°ì     | ì´ë¦„                   | ì„¤ëª…                                                                 |
|------------|------------------------|----------------------------------------------------------------------|
| `<<`       | **ë…¼ë¦¬ì  ì¢Œì¸¡ ì‹œí”„íŠ¸**   | ë¹„íŠ¸ë¥¼ ì™¼ìª½ìœ¼ë¡œ ì´ë™, ì˜¤ë¥¸ìª½ì€ **0**ìœ¼ë¡œ ì±„ì›€ (ë¶€í˜¸ ë¬´ì‹œ)             |
| `<<<`      | **ì‚°ìˆ ì  ì¢Œì¸¡ ì‹œí”„íŠ¸**   | ë¶€í˜¸(sign)ë¥¼ ìœ ì§€í•˜ë©´ì„œ ì™¼ìª½ìœ¼ë¡œ ì´ë™ (signed íƒ€ì…ì—ì„œ ì˜ë¯¸ ìˆìŒ)     |
| `>>`       | **ë…¼ë¦¬ì  ìš°ì¸¡ ì‹œí”„íŠ¸**   | ì˜¤ë¥¸ìª½ìœ¼ë¡œ ì´ë™, ì™¼ìª½ì€ **0**ìœ¼ë¡œ ì±„ì›€ (unsignedì— ì£¼ë¡œ ì‚¬ìš©)         |
| `>>>`      | **ì‚°ìˆ ì  ìš°ì¸¡ ì‹œí”„íŠ¸**   | ë¶€í˜¸(sign)ë¥¼ ìœ ì§€í•˜ë©´ì„œ ì˜¤ë¥¸ìª½ ì´ë™ (signed ë³€ìˆ˜ ì „ìš©)  


### ğŸ“Œ Shift ì˜ˆì‹œ
```verilog
8'b0001_0101 << 2  
 // ê²°ê³¼: 8'b0101_0000
8'sb1001_0101 <<< 2 
// ë¶€í˜¸ ìœ ì§€í•˜ë©° shift (signedë§Œ ì˜ë¯¸ ìˆìŒ)
```

## ë¹„êµ ì—°ì‚°ì

| ì—°ì‚°ì   | ì´ë¦„            | ì„¤ëª…                                          |
| ----- | ------------- | ------------------------------------------- |
| `==`  | **ë…¼ë¦¬ì  ë™ë“± ë¹„êµ** | `x`, `z` ê°™ì€ ë¯¸ì • ìƒíƒœë¥¼ **ë¬´ì‹œí•˜ê³  ë¹„êµ** (0 ë˜ëŠ” 1ë§Œ ë¹„êµ) |
| `===` | **4ìƒíƒœ ë™ë“± ë¹„êµ** | `x`, `z` í¬í•¨í•œ **ì™„ì „í•œ ë¹„íŠ¸ ì¼ì¹˜ ì—¬ë¶€**ë¥¼ ë¹„êµ           |
| `!=`  | ë…¼ë¦¬ì  ë¹„êµ (ë‹¤ë¦„)   | `x`, `z` ë¬´ì‹œí•˜ê³  ë‹¤ë¥´ë©´ true                      |
| `!==` | 4ìƒíƒœ ë¹„êµ (ë‹¤ë¦„)   | `x`, `z` í¬í•¨í•˜ì—¬ ì™„ì „ ë¶ˆì¼ì¹˜ ì—¬ë¶€ íŒë‹¨                  |

```verilog
4'b010x == 4'b0101   // true â†’ x ë¬´ì‹œí•˜ê³  ë¹„êµ
4'b010x === 4'b0101  // false â†’ xëŠ” ë¬´ì‹œ ë¶ˆê°€, bit level mismatch
```









































## ğŸ§ª Testbench ê´€ì ì—ì„œì˜ ìš©ì–´

- **Driver**: DUTì˜ **ì…ë ¥**ì„ ë‹´ë‹¹  
  â†’ ì¶œë ¥ ì‹œì—ëŠ” `FF(clk)` ì²˜ë¦¬ í•„ìš”
- **Monitor**: DUTì˜ **ì¶œë ¥**ì„ ë‹´ë‹¹  
  â†’ ì¶œë ¥ ì‹œì—ëŠ” **ë¹„ë™ê¸°(non-clk)** ì²˜ë¦¬ í•„ìš”
- **Sample**: Monitorê°€ DUTì˜ ì¶œë ¥ì„ **ìƒ˜í”Œë§**í•˜ëŠ” ê²ƒ

---

## ğŸ”§ task vs function

| í•­ëª©       | `task`                       | `function`                 |
|------------|------------------------------|----------------------------|
| ì‹œê°„ íë¦„   | ìˆìŒ (`#`, `@` ì‚¬ìš© ê°€ëŠ¥)       | ì—†ìŒ                        |
| ë°˜í™˜ ê°’     | ì—†ìŒ                         | ìˆìŒ                        |
| ì‚¬ìš© ìš©ë„   | ë™ì‘ ìˆœì„œë‚˜ ì§€ì—° í¬í•¨ ì‘ì—… ì²˜ë¦¬ | ê³„ì‚°, ê°„ë‹¨í•œ ë¡œì§ ë“±        |

---

## ğŸ—‚ íŒŒì¼ í™•ì¥ì

- `.sv`: **SystemVerilog** íŒŒì¼ â†’ **ì»´íŒŒì¼ëŸ¬ í•„ìš”**
- `.v`: **Verilog** íŒŒì¼

> âœ… `.sv`ëŠ” ì§€ì› ê°€ëŠ¥í•œ ì‹œë®¬ë ˆì´í„°ë‚˜ íˆ´ì—ì„œë§Œ ì‘ë™í•˜ë¯€ë¡œ í™˜ê²½ ì„¤ì • í•„ìš”

---

## ğŸ§± Class ê´€ë ¨ ê°œë…

- ClassëŠ” **í•¨ìˆ˜í˜• êµ¬ì¡°**ë¥¼ ê°€ì§€ë©° `task` ì‚¬ìš© ê°€ëŠ¥
- ê·¸ëŸ¬ë‚˜ ë‚´ë¶€ì—ì„œëŠ” `initial`, `always` ì‚¬ìš© ë¶ˆê°€  
  â†’ ì´ìœ : **ì‹œê°„ íë¦„**ì´ ì—†ê¸° ë•Œë¬¸

---

## â± Delay í‘œí˜„ ë°©ë²•

- `#`: **timescale ê¸°ì¤€ì˜ ì§€ì—°**
- `##`: **clock ì£¼ê¸°ë¥¼ ì§€ë‚œë‹¤ëŠ” ì˜ë¯¸**


```verilog
##4  // clkì„ 4ë²ˆ ì§€ë‚˜ëŠ” ì˜ë¯¸

// ì–´ë–¤ í´ëŸ­ì¸ì§€ ëª…í™•í•˜ì§€ ì•Šê¸° ë•Œë¬¸ì— ì•„ë˜ì²˜ëŸ¼ ì‘ì„±í•˜ëŠ” ê²ƒì´ ì•ˆì „:
repeat(4) @(posedge clk);
```

## âš™ï¸ ê¸°ë³¸ ë°ì´í„° íƒ€ì…
ê¸°ë³¸ Default ê°’:

- ê°’: x
- Signed: unsigned
- ìƒíƒœ: 4-state (0, 1, z, x)

| íƒ€ì…        | í¬ê¸°    | Signed | ìƒíƒœ      |
| --------- | ----- | ------ | ------- |
| `integer` | 32bit | Yes    | 4-state |
| `int`     | 32bit | No     | 2-state |

## ğŸ“ Dynamic Array ê´€ë ¨

- ê°¯ìˆ˜ ë°˜ë“œì‹œ ì„ ì–¸ í•„ìˆ˜ â†’ ì•ˆ í•˜ë©´ ì»´íŒŒì¼ ì—ëŸ¬ ë°œìƒ

- ë‚¨ëŠ” ë¶€ë¶„ì€ Xë¡œ ì´ˆê¸°í™”ë¨

- delete() ì‚¬ìš© ì‹œ ì „ë¶€ Xë¡œ ì´ˆê¸°í™”

## Task vs Function

| í•­ëª©           | `task`                        | `function`                           |
| ------------ | ----------------------------- | ------------------------------------ |
| **Return ê°’** | âŒ ì—†ìŒ                          | âœ… ìˆìŒ (`return` í•„ìˆ˜)                   |
| **ì‹œê°„ì˜ íë¦„**   | âœ… ê°€ëŠ¥ (e.g., `#`, `@`)         | âŒ ì—†ìŒ (ì§€ì—°, ì´ë²¤íŠ¸ ì‚¬ìš© ë¶ˆê°€)                 |
| **í˜¸ì¶œ ìœ„ì¹˜**    | `initial`, `always` ë“± ì–´ë””ì„œë“  ê°€ëŠ¥ | `initial`, `always`, `always_comb` ë“± |
| **ë³‘ë ¬ ì²˜ë¦¬**    | âœ… ê°€ëŠ¥ (`fork...join` ë“± ì‚¬ìš© ê°€ëŠ¥)  | âŒ ë¶ˆê°€ (í•œ ë²ˆì— í•˜ë‚˜ì˜ ê²°ê³¼ë§Œ ê³„ì‚°)               |
| **ì‹¤í–‰ ì‹œê°„**    | ì—¬ëŸ¬ ì‹œë®¬ë ˆì´ì…˜ ì‚¬ì´í´ ì‚¬ìš© ê°€ëŠ¥            | í•œ ì‚¬ì´í´ ë‚´ ê³„ì‚° ì™„ë£Œ                        |
| **ëª©ì **       | ë™ì‘, ì ˆì°¨ ì •ì˜ (ex. ì‹œë®¬ë ˆì´ì…˜ í™˜ê²½ ì œì–´)   | ê³„ì‚°, í‘œí˜„ì‹ ë°˜í™˜ ëª©ì                         |

## âš¡ Glitch (ê¸€ë¦¬ì¹˜) ì •ë¦¬

### ğŸ“Œ Glitchë€?
**Glitch**ëŠ” ë””ì§€í„¸ íšŒë¡œì—ì„œ **ì˜ë„í•˜ì§€ ì•Šì€ ì§§ì€ ì‹ í˜¸ ë³€í™”(í„ìŠ¤)**ë¥¼ ì˜ë¯¸í•©ë‹ˆë‹¤.  
íŠ¹íˆ **ì¡°í•© ë…¼ë¦¬ íšŒë¡œ**ì—ì„œ ì…ë ¥ì´ ë°”ë€” ë•Œ ì¶œë ¥ì´ ì•ˆì •ë˜ê¸° ì „ì— ì ì‹œ ì˜ëª»ëœ ê°’ì´ ë‚˜ì˜¤ëŠ” í˜„ìƒì…ë‹ˆë‹¤.

---

### âš ï¸ Glitch ë°œìƒ ì›ì¸

| ì›ì¸                          | ì„¤ëª… |
|-------------------------------|------|
| â±ï¸ Propagation Delay ì°¨ì´     | ì…ë ¥ ê°„ ë„ë‹¬ ì‹œê°„ ì°¨ì´ë¡œ ì¶œë ¥ì´ ì ì‹œ í‹€ë¦¼ |
| ğŸ”— ê²½ë¡œ ê°„ Race Condition     | ì—¬ëŸ¬ ë…¼ë¦¬ ê²½ë¡œê°€ ë™ì‹œì— ì¶œë ¥ì— ì˜í–¥ì„ ì¤„ ë•Œ ë°œìƒ |
| ğŸ” Feedback Loopì— ì˜í•œ ë¶ˆì•ˆì • | ì¡°í•© íšŒë¡œì— í”¼ë“œë°±ì´ ê±¸ë¦´ ê²½ìš° ì˜¤ë™ì‘ ê°€ëŠ¥ |


## Svae

**`$save`, `$restart` (Simulator Dependent)**

| ê¸°ëŠ¥         | ì„¤ëª…                                                                |
| ---------- | ----------------------------------------------------------------- |
| `$save`    | í˜„ì¬ ì‹œë®¬ë ˆì´ì…˜ ìƒíƒœë¥¼ ì €ì¥ (snapshot ìƒì„±)                                     |
| `$restart` | ì´ì „ì— ì €ì¥í•œ snapshotìœ¼ë¡œ ë³µê·€ (roll back)                                 |
| â›” ì œí•œ ì‚¬í•­    | ëŒ€ë¶€ë¶„ì˜ commercial ì‹œë®¬ë ˆì´í„°ì—ì„œë§Œ ì§€ì› (VCS, ModelSim, Questa ë“±), SV í‘œì¤€ì—ëŠ” ì—†ìŒ |


**`VCD`, `FSDB` íŒŒì¼ ì´ìš© (waveform ì €ì¥)**

| ëª©ì                      | ì„¤ëª…                                        |
| ---------------------- | ----------------------------------------- |
| `$dumpfile`            | ì‹œë®¬ë ˆì´ì…˜ ì¤‘ waveform íŒŒì¼ë¡œ ì €ì¥ (`.vcd`, `.fsdb`) |
| `$dumpvars`            | ë³€ìˆ˜ ì €ì¥ ì‹œì‘                                  |
| `$dumpon` / `$dumpoff` | íŠ¹ì • íƒ€ì´ë°ì—ë§Œ ì €ì¥ ì œì–´ ê°€ëŠ¥                         |
| ë³µì› ì—¬ë¶€                  | âŒ ë³µì›ì€ ì•ˆ ë˜ì§€ë§Œ wave ë¶„ì„ì—” ìœ ìš©                   |



# Verdi & ì´ìš©

> x ëˆ„ë¥´ë©´ ì‹œë®¬ë ˆì´ì…˜ ì»¤ì„œì˜ ê°’ì„ í™•ì¸ ê°€ëŠ¥
 
> ì—ëŸ¬ ë¶€ë¶„ì´ ìƒê²¼ì„ ë•Œ, í•´ë‹¹ << ë²„íŠ¼ì„ í†µí•´
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 145138.png>)
ì—ëŸ¬ ì§€ì  í™•ì¸ ê°€ëŠ¥
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 145203.png>)


> ê¸°ë³¸ ì„¸íŒ… Cycle
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 150555.png>)

> Error í™•ì¸
![text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 150853.png>) ![text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 151129.png>) ![text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 151137.png>)

>save signal
![alt text](<../../../assets/img/SystemVerilog/ìŠ¤í¬ë¦°ìƒ· 2025-07-14 151410.png>)


## ì‹¤ìŠµ

### shift_register.v
```verilog
`timescale 1ns / 1ps

module shift_reg #(
    parameter WIDTH = 7
)(
    input clk,
    input rstn,
    input signed [WIDTH-1:0] data_in,
    output reg signed [WIDTH-1:0] data_out
);

reg signed [WIDTH-1:0] shift_din [32:0];
integer i;
always@(posedge clk or negedge rstn) begin
    if (~rstn) begin
        for(i = 32; i >= 0; i=i-1) begin
            shift_din[i] <= 0;
        end
    end
    else begin
        for(i = 32; i > 0; i=i-1) begin
            shift_din[i] <= shift_din[i-1];
        end
        shift_din[0] <= data_in;
    end
end

wire [WIDTH-1:0] shift_dout;
//assign shift_dout = shift_din[32];
assign shift_dout = shift_din[8];

reg [5:0] count;
always @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        count <= 4'b0;
    end
    else begin
        count <= count + 4'b1;
    end
end

reg [WIDTH-1:0] ref_data;
always @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        ref_data <= 4'b0;
    end
    else if (count==6'd1) begin
        ref_data <= data_in;
    end
end

reg [WIDTH-1:0] data_out;
always @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        data_out <= 4'b0;
    end
    else if (count==6'd10) begin
        data_out <= shift_dout;
    end
end

reg shift_op;
always @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        shift_op <= 1'b0;
    end
    else if (count==6'd10) begin
        if (shift_dout == ref_data)
            shift_op <= 1'b0;
        else
            shift_op <= 1'b1;
    end
end

reg error_ind;
always @(posedge clk or negedge rstn) begin
    if (~rstn) begin
        error_ind <= 1'b0;
    end
    else if (count==6'd10) begin
        if (shift_dout == 3)
            error_ind <= 1'b0;
        else
            error_ind <= 1'b1;
    end
end

endmodule
```

### tb_shift_register.v

```verilog
`timescale 1ns/10ps

module tb_shift_reg();

reg clk, rstn;
reg [6:0] data_in;
wire [6:0] data_out;

initial begin
    clk <= 1'b1;
    rstn <= 1'b0;
    #15 rstn <= 1'b1;
    #400 $finish;
end

initial begin
    data_in <= 7'd0;
    //#20 data_in <= 7'd3; // Abnormal
    #25 data_in <= 7'd3; // Normal
    #10 data_in <= 7'd1;
    #10 data_in <= 7'd5;
    #10 data_in <= 7'd11;
    #10 data_in <= 7'd21;
    #10 data_in <= 7'd6;
    #10 data_in <= 7'd8;
    #10 data_in <= 7'd16;
    #10 data_in <= 7'd0;
    #10 data_in <= 7'd3;
    #10 data_in <= 7'd10;
end

shift_reg #( .WIDTH(7) ) i_shift_reg (
    .clk(clk),
    .rstn(rstn),
    .data_in(data_in),
    .data_out(data_out)
);

always #5 clk <= ~clk;

endmodule
```

### run_shift_reg.f
```
tb_shift_register.v
shift_register.v
```

### RUN_shift_register
```
vcs -f run_shift_reg.f -kdb -full64 -debug_access+all+reverse -lca
./simv -verdi &
```