Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.16 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: SequenceDetector.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SequenceDetector.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SequenceDetector"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : SequenceDetector
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : SequenceDetector.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/usr/Xilinx/Lab_1/clk_div_fs.vhd" in Library work.
Architecture my_clk_div of Entity clk_div_fs is up to date.
Compiling vhdl file "C:/usr/Xilinx/Lab_1/seq_driver.vhd" in Library work.
Architecture seq_dvr of Entity seq_dvr is up to date.
Compiling vhdl file "C:/usr/Xilinx/Lab_1/FSM.vhd" in Library work.
Architecture behavioral of Entity fsm is up to date.
Compiling vhdl file "C:/usr/Xilinx/Lab_1/bc_dec.vhd" in Library work.
Architecture bc_dec of Entity bc_dec is up to date.
Architecture my_clk_div of Entity clk_div is up to date.
Compiling vhdl file "C:/usr/Xilinx/Lab_1/SequenceDetector.vhd" in Library work.
Entity <sequencedetector> compiled.
Entity <sequencedetector> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <SequenceDetector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CLK_DIV_FS> in library <work> (architecture <my_clk_div>).

Analyzing hierarchy for entity <SEQ_DVR> in library <work> (architecture <seq_dvr>).

Analyzing hierarchy for entity <FSM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BC_DEC> in library <work> (architecture <bc_dec>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <my_clk_div>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <SequenceDetector> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/usr/Xilinx/Lab_1/SequenceDetector.vhd" line 48: Unconnected output port 'FCLK' of component 'CLK_DIV_FS'.
Entity <SequenceDetector> analyzed. Unit <SequenceDetector> generated.

Analyzing Entity <CLK_DIV_FS> in library <work> (Architecture <my_clk_div>).
Entity <CLK_DIV_FS> analyzed. Unit <CLK_DIV_FS> generated.

Analyzing Entity <SEQ_DVR> in library <work> (Architecture <seq_dvr>).
Entity <SEQ_DVR> analyzed. Unit <SEQ_DVR> generated.

Analyzing Entity <FSM> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/usr/Xilinx/Lab_1/FSM.vhd" line 28: The following signals are missing in the process sensitivity list:
   SQ2, SQ5.
Entity <FSM> analyzed. Unit <FSM> generated.

Analyzing Entity <BC_DEC> in library <work> (Architecture <bc_dec>).
INFO:Xst:1561 - "C:/usr/Xilinx/Lab_1/bc_dec.vhd" line 96: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/usr/Xilinx/Lab_1/bc_dec.vhd" line 104: Mux is complete : default of case is discarded
Entity <BC_DEC> analyzed. Unit <BC_DEC> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <my_clk_div>).
Entity <clk_div> analyzed. Unit <clk_div> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CLK_DIV_FS>.
    Related source file is "C:/usr/Xilinx/Lab_1/clk_div_fs.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 32-bit up counter for signal <div_cnt0>.
    Found 1-bit register for signal <tmp_clkf>.
    Found 1-bit register for signal <tmp_clks>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <CLK_DIV_FS> synthesized.


Synthesizing Unit <SEQ_DVR>.
    Related source file is "C:/usr/Xilinx/Lab_1/seq_driver.vhd".
    Found 1-of-8 decoder for signal <LEDS>.
    Found 1-bit 8-to-1 multiplexer for signal <X>.
    Found 3-bit up counter for signal <cnt_dig>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <SEQ_DVR> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "C:/usr/Xilinx/Lab_1/FSM.vhd".
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "C:/usr/Xilinx/Lab_1/bc_dec.vhd".
    Found 32-bit up counter for signal <div_cnt>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <BC_DEC>.
    Related source file is "C:/usr/Xilinx/Lab_1/bc_dec.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <digit> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <digit> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <digit>.
    Found 1-of-4 decoder for signal <DISP_EN>.
    Found 2-bit up counter for signal <cnt_dig>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Decoder(s).
Unit <BC_DEC> synthesized.


Synthesizing Unit <SequenceDetector>.
    Related source file is "C:/usr/Xilinx/Lab_1/SequenceDetector.vhd".
Unit <SequenceDetector> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 5
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
# Registers                                            : 3
 1-bit register                                        : 3
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <myFSM/PS> on signal <PS[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 st0   | 000
 st1   | 001
 st2   | 010
 st3   | 011
 st4   | 100
 st5   | 101
 st6   | 110
-------------------
Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\ISE91.
WARNING:Xst:2677 - Node <tmp_clkf> of sequential type is unconnected in block <Clock>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 5
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
# Registers                                            : 6
 Flip-Flops                                            : 6
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1
# Decoders                                             : 2
 1-of-4 decoder                                        : 1
 1-of-8 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Clock/tmp_clkf> of sequential type is unconnected in block <SequenceDetector>.

Optimizing unit <SequenceDetector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SequenceDetector, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SequenceDetector.ngr
Top Level Output File Name         : SequenceDetector
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 261
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 6
#      LUT3                        : 13
#      LUT4                        : 28
#      MUXCY                       : 78
#      MUXF5                       : 5
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 74
#      FD                          : 6
#      FDE                         : 2
#      FDR                         : 66
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 10
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      57  out of   4656     1%  
 Number of Slice Flip Flops:            74  out of   9312     0%  
 Number of 4 input LUTs:               113  out of   9312     1%  
 Number of IOs:                         31
 Number of bonded IOBs:                 31  out of    232    13%  
 Number of GCLKs:                        1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 66    |
Clock/tmp_clks                     | NONE(myFSM/PS_FFd2)    | 6     |
Display/my_clk/tmp_clk             | NONE(Display/cnt_dig_0)| 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.240ns (Maximum Frequency: 190.857MHz)
   Minimum input arrival time before clock: 5.329ns
   Maximum output required time after clock: 6.179ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.240ns (frequency: 190.857MHz)
  Total number of paths / destination ports: 3170 / 132
-------------------------------------------------------------------------
Delay:               5.240ns (Levels of Logic = 9)
  Source:            Clock/div_cnt_8 (FF)
  Destination:       Clock/div_cnt_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Clock/div_cnt_8 to Clock/div_cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  Clock/div_cnt_8 (Clock/div_cnt_8)
     LUT4:I0->O            1   0.704   0.000  Clock/tmp_clks_cmp_eq0000_wg_lut<0> (N12)
     MUXCY:S->O            1   0.464   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<0> (Clock/tmp_clks_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<1> (Clock/tmp_clks_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<2> (Clock/tmp_clks_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<3> (Clock/tmp_clks_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<4> (Clock/tmp_clks_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<5> (Clock/tmp_clks_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Clock/tmp_clks_cmp_eq0000_wg_cy<6> (Clock/tmp_clks_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.331   1.263  Clock/tmp_clks_cmp_eq0000_wg_cy<7> (Clock/tmp_clks_cmp_eq0000)
     FDR:R                     0.911          Clock/div_cnt_0
    ----------------------------------------
    Total                      5.240ns (3.355ns logic, 1.885ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock/tmp_clks'
  Clock period: 5.159ns (frequency: 193.836MHz)
  Total number of paths / destination ports: 57 / 6
-------------------------------------------------------------------------
Delay:               5.159ns (Levels of Logic = 5)
  Source:            Sequence_Divider/cnt_dig_0 (FF)
  Destination:       myFSM/PS_FFd2 (FF)
  Source Clock:      Clock/tmp_clks rising
  Destination Clock: Clock/tmp_clks rising

  Data Path: Sequence_Divider/cnt_dig_0 to myFSM/PS_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.591   1.052  Sequence_Divider/cnt_dig_0 (Sequence_Divider/cnt_dig_0)
     LUT3:I2->O            1   0.704   0.000  Sequence_Divider/Mmux_X_6 (N51)
     MUXF5:I0->O           1   0.321   0.000  Sequence_Divider/Mmux_X_4_f5 (Sequence_Divider/Mmux_X_4_f5)
     MUXF6:I0->O           5   0.521   0.637  Sequence_Divider/Mmux_X_2_f6 (sigx)
     LUT4:I3->O            1   0.704   0.000  myFSM/PS_FFd3-In_F (N63)
     MUXF5:I0->O           1   0.321   0.000  myFSM/PS_FFd3-In (myFSM/PS_FFd3-In)
     FD:D                      0.308          myFSM/PS_FFd3
    ----------------------------------------
    Total                      5.159ns (3.470ns logic, 1.689ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Display/my_clk/tmp_clk'
  Clock period: 2.711ns (frequency: 368.868MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.711ns (Levels of Logic = 1)
  Source:            Display/cnt_dig_1 (FF)
  Destination:       Display/cnt_dig_1 (FF)
  Source Clock:      Display/my_clk/tmp_clk rising
  Destination Clock: Display/my_clk/tmp_clk rising

  Data Path: Display/cnt_dig_1 to Display/cnt_dig_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  Display/cnt_dig_1 (Display/cnt_dig_1)
     LUT2:I0->O            1   0.704   0.000  Display/Mcount_cnt_dig_xor<1>11 (Result<1>3)
     FD:D                      0.308          Display/cnt_dig_1
    ----------------------------------------
    Total                      2.711ns (1.603ns logic, 1.108ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock/tmp_clks'
  Total number of paths / destination ports: 46 / 3
-------------------------------------------------------------------------
Offset:              5.329ns (Levels of Logic = 6)
  Source:            SWITCHES<1> (PAD)
  Destination:       myFSM/PS_FFd2 (FF)
  Destination Clock: Clock/tmp_clks rising

  Data Path: SWITCHES<1> to myFSM/PS_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  SWITCHES_1_IBUF (SWITCHES_1_IBUF)
     LUT3:I0->O            1   0.704   0.000  Sequence_Divider/Mmux_X_6 (N51)
     MUXF5:I0->O           1   0.321   0.000  Sequence_Divider/Mmux_X_4_f5 (Sequence_Divider/Mmux_X_4_f5)
     MUXF6:I0->O           5   0.521   0.637  Sequence_Divider/Mmux_X_2_f6 (sigx)
     LUT4:I3->O            1   0.704   0.000  myFSM/PS_FFd3-In_F (N63)
     MUXF5:I0->O           1   0.321   0.000  myFSM/PS_FFd3-In (myFSM/PS_FFd3-In)
     FD:D                      0.308          myFSM/PS_FFd3
    ----------------------------------------
    Total                      5.329ns (4.097ns logic, 1.232ns route)
                                       (76.9% logic, 23.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Display/my_clk/tmp_clk'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              6.123ns (Levels of Logic = 2)
  Source:            Display/cnt_dig_0 (FF)
  Destination:       DISP_EN<3> (PAD)
  Source Clock:      Display/my_clk/tmp_clk rising

  Data Path: Display/cnt_dig_0 to DISP_EN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  Display/cnt_dig_0 (Display/cnt_dig_0)
     LUT2:I0->O            1   0.704   0.420  Display/Mdecod_DISP_EN31 (DISP_EN_3_OBUF)
     OBUF:I->O                 3.272          DISP_EN_3_OBUF (DISP_EN<3>)
    ----------------------------------------
    Total                      6.123ns (4.567ns logic, 1.556ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock/tmp_clks'
  Total number of paths / destination ports: 36 / 14
-------------------------------------------------------------------------
Offset:              6.179ns (Levels of Logic = 2)
  Source:            Sequence_Divider/cnt_dig_0 (FF)
  Destination:       LEDS<5> (PAD)
  Source Clock:      Clock/tmp_clks rising

  Data Path: Sequence_Divider/cnt_dig_0 to LEDS<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.591   1.192  Sequence_Divider/cnt_dig_0 (Sequence_Divider/cnt_dig_0)
     LUT3:I0->O            1   0.704   0.420  Sequence_Divider/Mdecod_LEDS51 (LEDS_5_OBUF)
     OBUF:I->O                 3.272          LEDS_5_OBUF (LEDS<5>)
    ----------------------------------------
    Total                      6.179ns (4.567ns logic, 1.612ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
CPU : 4.06 / 4.25 s | Elapsed : 4.00 / 4.00 s
 
--> 

Total memory usage is 160640 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

