{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735596410437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735596410438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 17:06:50 2024 " "Processing started: Mon Dec 30 17:06:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735596410438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596410438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off fluid_simulation -c fluid_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596410438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735596410685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735596410685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../hdl/ip/pll.v" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/ip/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "../hdl/sqrt.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/sqrt.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/norm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 norm " "Found entity 1: norm" {  } { { "../hdl/norm.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/norm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/fluid_simulation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fluid_simulation " "Found entity 1: fluid_simulation" {  } { { "../hdl/fluid_simulation.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/fluid_simulation.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_lines.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw_lines.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_lines " "Found entity 1: draw_lines" {  } { { "../hdl/draw_lines.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw_lines.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "../hdl/draw.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/draw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416871 ""} { "Info" "ISGN_ENTITY_NAME" "2 divu " "Found entity 2: divu" {  } { { "../hdl/div.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/div.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/comb_ckt_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_ckt_generator " "Found entity 1: comb_ckt_generator" {  } { { "../hdl/comb_ckt_generator.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/comb_ckt_generator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/samue/documents/code/systemverilog/fluid_simulation/hdl/bram_sdp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_sdp " "Found entity 1: bram_sdp" {  } { { "../hdl/bram_sdp.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/bram_sdp.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735596416873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416873 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "frame vga_controller.sv(36) " "Verilog HDL error at vga_controller.sv(36): object \"frame\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../hdl/vga_controller.sv" "" { Text "C:/Users/samue/Documents/Code/SystemVerilog/fluid_simulation/hdl/vga_controller.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1735596416873 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735596416985 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 30 17:06:56 2024 " "Processing ended: Mon Dec 30 17:06:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735596416985 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735596416985 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735596416985 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596416985 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735596417735 ""}
