$version Generated by VerilatedVcd $end
$date Mon Dec  8 23:41:17 2025 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire 32 % imm_ext_o [31:0] $end
  $var wire 32 $ imm_instr_i [31:0] $end
  $var wire  3 # imm_src_i [2:0] $end
  $scope module sign_extend $end
   $var wire 32 & DATA_WIDTH [31:0] $end
   $var wire 32 % imm_ext_o [31:0] $end
   $var wire 32 $ imm_instr_i [31:0] $end
   $var wire  3 # imm_src_i [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


