# Generated by Yosys 0.21+10 (git sha1 558018522, clang 14.0.0 -fPIC -Os)
autoidx 41
attribute \top 1
attribute \src "pyrtl/alu.v:5.1-120.10"
module \toplevel
  attribute \src "pyrtl/alu.v:111.5-116.8"
  wire width 5 $0$memwr$\mem_0$pyrtl/alu.v:114$1_ADDR[4:0]$20
  attribute \src "pyrtl/alu.v:111.5-116.8"
  wire width 16 $0$memwr$\mem_0$pyrtl/alu.v:114$1_DATA[15:0]$21
  attribute \src "pyrtl/alu.v:111.5-116.8"
  wire width 16 $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22
  attribute \src "pyrtl/alu.v:8.18-8.30"
  wire width 16 output 3 \alu_result_o
  attribute \src "pyrtl/alu.v:6.11-6.14"
  wire input 1 \clk
  attribute \src "pyrtl/alu.v:7.17-7.28"
  wire width 17 input 2 \instruction
  attribute \src "pyrtl/alu.v:9.17-9.19"
  wire width 2 output 4 \op
  attribute \src "pyrtl/alu.v:10.17-10.19"
  wire width 5 output 5 \rd
  attribute \src "pyrtl/alu.v:11.17-11.20"
  wire width 5 output 6 \rs1
  attribute \src "pyrtl/alu.v:26.16-26.22"
  wire width 16 \rs1val
  attribute \src "pyrtl/alu.v:12.17-12.20"
  wire width 5 output 7 \rs2
  attribute \src "pyrtl/alu.v:27.16-27.22"
  wire width 16 \rs2val
  attribute \src "pyrtl/alu.v:39.10-39.15"
  wire \tmp11
  attribute \src "pyrtl/alu.v:40.16-40.21"
  attribute \unused_bits "16"
  wire width 17 \tmp12
  attribute \src "pyrtl/alu.v:42.10-42.15"
  wire \tmp14
  attribute \src "pyrtl/alu.v:43.10-43.15"
  wire \tmp15
  attribute \src "pyrtl/alu.v:44.10-44.15"
  wire \tmp16
  attribute \src "pyrtl/alu.v:45.16-45.21"
  wire width 16 \tmp17
  attribute \src "pyrtl/alu.v:47.10-47.15"
  wire \tmp19
  attribute \src "pyrtl/alu.v:48.10-48.15"
  wire \tmp20
  attribute \src "pyrtl/alu.v:49.10-49.15"
  wire \tmp21
  attribute \src "pyrtl/alu.v:52.16-52.21"
  wire width 16 \tmp24
  attribute \src "pyrtl/alu.v:53.16-53.21"
  wire width 16 \tmp25
  attribute \src "pyrtl/alu.v:57.10-57.15"
  wire \tmp29
  attribute \src "pyrtl/alu.v:36.10-36.14"
  wire \tmp8
  attribute \src "pyrtl/alu.v:37.16-37.20"
  attribute \unused_bits "16"
  wire width 17 \tmp9
  attribute \src "pyrtl/alu.v:13.12-13.26"
  wire output 8 \write_enable_o
  attribute \src "pyrtl/alu.v:15.15-15.20"
  memory width 16 size 32 \mem_0
  attribute \src "pyrtl/alu.v:85.19-85.34"
  cell $add $add$pyrtl/alu.v:85$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \rs1val
    connect \B \rs2val
    connect \Y \tmp9
  end
  attribute \src "pyrtl/alu.v:91.20-91.33"
  cell $and $and$pyrtl/alu.v:91$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp14
    connect \B \tmp11
    connect \Y \tmp15
  end
  attribute \src "pyrtl/alu.v:93.20-93.35"
  cell $and $and$pyrtl/alu.v:93$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \rs1val
    connect \B \rs2val
    connect \Y \tmp17
  end
  attribute \src "pyrtl/alu.v:96.20-96.33"
  cell $and $and$pyrtl/alu.v:96$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp14
    connect \B \tmp19
    connect \Y \tmp20
  end
  attribute \src "pyrtl/alu.v:97.20-97.33"
  cell $and $and$pyrtl/alu.v:97$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp20
    connect \B \tmp16
    connect \Y \tmp21
  end
  attribute \src "pyrtl/alu.v:114.13-114.38"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$40
    parameter \ABITS 5
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem_0"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 16
    connect \ADDR $0$memwr$\mem_0$pyrtl/alu.v:114$1_ADDR[4:0]$20
    connect \CLK \clk
    connect \DATA $0$memwr$\mem_0$pyrtl/alu.v:114$1_DATA[15:0]$21
    connect \EN { $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] }
  end
  attribute \src "pyrtl/alu.v:105.20-105.33"
  cell $logic_not $eq$pyrtl/alu.v:105$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \Y \tmp29
  end
  attribute \src "pyrtl/alu.v:84.19-84.31"
  cell $eq $eq$pyrtl/alu.v:84$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \B 2'01
    connect \Y \tmp8
  end
  attribute \src "pyrtl/alu.v:87.20-87.37"
  cell $eq $eq$pyrtl/alu.v:87$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \B 2'10
    connect \Y \tmp11
  end
  attribute \src "pyrtl/alu.v:92.20-92.37"
  cell $eq $eq$pyrtl/alu.v:92$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \instruction [1:0]
    connect \B 2'11
    connect \Y \tmp16
  end
  attribute \src "pyrtl/alu.v:117.19-117.24"
  cell $memrd $memrd$\mem_0$pyrtl/alu.v:117$26
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem_0"
    parameter \TRANSPARENT 0
    parameter \WIDTH 16
    connect \ADDR \instruction [16:12]
    connect \CLK 1'x
    connect \DATA \rs1val
    connect \EN 1'x
  end
  attribute \src "pyrtl/alu.v:118.19-118.24"
  cell $memrd $memrd$\mem_0$pyrtl/alu.v:118$27
    parameter \ABITS 5
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem_0"
    parameter \TRANSPARENT 0
    parameter \WIDTH 16
    connect \ADDR \instruction [11:7]
    connect \CLK 1'x
    connect \DATA \rs2val
    connect \EN 1'x
  end
  attribute \src "pyrtl/alu.v:106.20-106.26"
  cell $not $not$pyrtl/alu.v:106$18
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp29
    connect \Y \write_enable_o
  end
  attribute \src "pyrtl/alu.v:94.20-94.25"
  cell $not $not$pyrtl/alu.v:94$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp8
    connect \Y \tmp14
  end
  attribute \src "pyrtl/alu.v:95.20-95.26"
  cell $not $not$pyrtl/alu.v:95$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tmp11
    connect \Y \tmp19
  end
  attribute \full_case 1
  attribute \src "pyrtl/alu.v:113.13-113.25|pyrtl/alu.v:113.9-115.12"
  cell $mux $procmux$29
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \tmp29
    connect \Y $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15]
  end
  attribute \full_case 1
  attribute \src "pyrtl/alu.v:113.13-113.25|pyrtl/alu.v:113.9-115.12"
  cell $mux $procmux$32
    parameter \WIDTH 16
    connect \A \alu_result_o
    connect \B 16'x
    connect \S \tmp29
    connect \Y $0$memwr$\mem_0$pyrtl/alu.v:114$1_DATA[15:0]$21
  end
  attribute \full_case 1
  attribute \src "pyrtl/alu.v:113.13-113.25|pyrtl/alu.v:113.9-115.12"
  cell $mux $procmux$35
    parameter \WIDTH 5
    connect \A \instruction [6:2]
    connect \B 5'x
    connect \S \tmp29
    connect \Y $0$memwr$\mem_0$pyrtl/alu.v:114$1_ADDR[4:0]$20
  end
  attribute \src "pyrtl/alu.v:88.20-88.35"
  cell $sub $sub$pyrtl/alu.v:88$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 17
    connect \A \rs1val
    connect \B \rs2val
    connect \Y \tmp12
  end
  attribute \src "pyrtl/alu.v:100.20-100.40"
  cell $mux $ternary$pyrtl/alu.v:100$14
    parameter \WIDTH 16
    connect \A 16'0000000000000000
    connect \B \tmp9 [15:0]
    connect \S \tmp8
    connect \Y \tmp24
  end
  attribute \src "pyrtl/alu.v:101.20-101.41"
  cell $mux $ternary$pyrtl/alu.v:101$15
    parameter \WIDTH 16
    connect \A \tmp24
    connect \B \tmp12 [15:0]
    connect \S \tmp15
    connect \Y \tmp25
  end
  attribute \src "pyrtl/alu.v:102.20-102.41"
  cell $mux $ternary$pyrtl/alu.v:102$16
    parameter \WIDTH 16
    connect \A \tmp25
    connect \B \tmp17
    connect \S \tmp21
    connect \Y \alu_result_o
  end
  connect \rs2 \instruction [11:7]
  connect \rs1 \instruction [16:12]
  connect \rd \instruction [6:2]
  connect \op \instruction [1:0]
  connect $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [14:0] { $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] $0$memwr$\mem_0$pyrtl/alu.v:114$1_EN[15:0]$22 [15] }
end

6. Printing statistics.

=== toplevel ===

   Number of wires:                 27
   Number of wire bits:            212
   Number of public wires:          24
   Number of public wire bits:     175
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 22
     $add_17                         1
     $and_1                          3
     $and_16                         1
     $eq_2                           3
     $logic_not_2                    1
     $memrd                          2
     $memwr_v2                       1
     $mux_1                          1
     $mux_16                         4
     $mux_5                          1
     $not_1                          3
     $sub_17                         1

