# Vedic-Multiplier-Verilog
This project implements a Vedic Multiplier using the Urdhva Tiryakbhyam Sutra from Vedic mathematics.
It contains three versions in a single Verilog file:

Normal Assignment implementation

Ripple Carry Adder (RCA) based implementation

Carry Look-Ahead Adder (CLA) based implementation
