{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717600471005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717600471006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 12:14:30 2024 " "Processing started: Wed Jun  5 12:14:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717600471006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600471006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600471006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717600471119 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717600471119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H h main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"H\" differs only in case from object \"h\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600476195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M m main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"M\" differs only in case from object \"m\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600476195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "L l main.v(3) " "Verilog HDL Declaration information at main.v(3): object \"L\" differs only in case from object \"l\" in the same scope" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717600476195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_sec " "Found entity 1: unit_sec" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_sec " "Found entity 1: duzen_sec" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_min.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_min " "Found entity 1: unit_min" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min " "Found entity 1: duzen_min" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Levl_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file Levl_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Levl_to_pulse " "Found entity 1: Levl_to_pulse" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzen_min_set_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file duzen_min_set_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzen_min_set_reset " "Found entity 1: duzen_min_set_reset" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717600476199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1_ main.v(31) " "Verilog HDL Implicit Net warning at main.v(31): created implicit net for \"D1_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2_ main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"D2_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3_ main.v(33) " "Verilog HDL Implicit Net warning at main.v(33): created implicit net for \"D3_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D4_ main.v(34) " "Verilog HDL Implicit Net warning at main.v(34): created implicit net for \"D4_\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUS7 main.v(46) " "Verilog HDL Implicit Net warning at main.v(46): created implicit net for \"AUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476199 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUS7 main.v(47) " "Verilog HDL Implicit Net warning at main.v(47): created implicit net for \"BUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUS7 main.v(48) " "Verilog HDL Implicit Net warning at main.v(48): created implicit net for \"CUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUS7 main.v(49) " "Verilog HDL Implicit Net warning at main.v(49): created implicit net for \"DUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUS7 main.v(50) " "Verilog HDL Implicit Net warning at main.v(50): created implicit net for \"EUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUS7 main.v(51) " "Verilog HDL Implicit Net warning at main.v(51): created implicit net for \"FUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUS7 main.v(52) " "Verilog HDL Implicit Net warning at main.v(52): created implicit net for \"GUS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADS7 main.v(57) " "Verilog HDL Implicit Net warning at main.v(57): created implicit net for \"ADS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDS7 main.v(58) " "Verilog HDL Implicit Net warning at main.v(58): created implicit net for \"BDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDS7 main.v(59) " "Verilog HDL Implicit Net warning at main.v(59): created implicit net for \"CDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDS7 main.v(60) " "Verilog HDL Implicit Net warning at main.v(60): created implicit net for \"DDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDS7 main.v(61) " "Verilog HDL Implicit Net warning at main.v(61): created implicit net for \"EDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDS7 main.v(62) " "Verilog HDL Implicit Net warning at main.v(62): created implicit net for \"FDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDS7 main.v(63) " "Verilog HDL Implicit Net warning at main.v(63): created implicit net for \"GDS7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUM7 main.v(68) " "Verilog HDL Implicit Net warning at main.v(68): created implicit net for \"AUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUM7 main.v(69) " "Verilog HDL Implicit Net warning at main.v(69): created implicit net for \"BUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CUM7 main.v(70) " "Verilog HDL Implicit Net warning at main.v(70): created implicit net for \"CUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DUM7 main.v(71) " "Verilog HDL Implicit Net warning at main.v(71): created implicit net for \"DUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EUM7 main.v(72) " "Verilog HDL Implicit Net warning at main.v(72): created implicit net for \"EUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FUM7 main.v(73) " "Verilog HDL Implicit Net warning at main.v(73): created implicit net for \"FUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GUM7 main.v(74) " "Verilog HDL Implicit Net warning at main.v(74): created implicit net for \"GUM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADM7 main.v(79) " "Verilog HDL Implicit Net warning at main.v(79): created implicit net for \"ADM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BDM7 main.v(80) " "Verilog HDL Implicit Net warning at main.v(80): created implicit net for \"BDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CDM7 main.v(81) " "Verilog HDL Implicit Net warning at main.v(81): created implicit net for \"CDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DDM7 main.v(82) " "Verilog HDL Implicit Net warning at main.v(82): created implicit net for \"DDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EDM7 main.v(83) " "Verilog HDL Implicit Net warning at main.v(83): created implicit net for \"EDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FDM7 main.v(84) " "Verilog HDL Implicit Net warning at main.v(84): created implicit net for \"FDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GDM7 main.v(85) " "Verilog HDL Implicit Net warning at main.v(85): created implicit net for \"GDM7\"" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_sec.v(22) " "Verilog HDL Implicit Net warning at unit_sec.v(22): created implicit net for \"A1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_sec.v(23) " "Verilog HDL Implicit Net warning at unit_sec.v(23): created implicit net for \"A2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_sec.v(27) " "Verilog HDL Implicit Net warning at unit_sec.v(27): created implicit net for \"B1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_sec.v(28) " "Verilog HDL Implicit Net warning at unit_sec.v(28): created implicit net for \"B2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_sec.v(35) " "Verilog HDL Implicit Net warning at unit_sec.v(35): created implicit net for \"D1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_sec.v(36) " "Verilog HDL Implicit Net warning at unit_sec.v(36): created implicit net for \"D2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_sec.v(37) " "Verilog HDL Implicit Net warning at unit_sec.v(37): created implicit net for \"D3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_sec.v(41) " "Verilog HDL Implicit Net warning at unit_sec.v(41): created implicit net for \"E1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_sec.v(45) " "Verilog HDL Implicit Net warning at unit_sec.v(45): created implicit net for \"F1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_sec.v(46) " "Verilog HDL Implicit Net warning at unit_sec.v(46): created implicit net for \"F2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_sec.v(47) " "Verilog HDL Implicit Net warning at unit_sec.v(47): created implicit net for \"F3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_sec.v(51) " "Verilog HDL Implicit Net warning at unit_sec.v(51): created implicit net for \"G1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_sec.v(55) " "Verilog HDL Implicit Net warning at unit_sec.v(55): created implicit net for \"R1\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_sec.v(56) " "Verilog HDL Implicit Net warning at unit_sec.v(56): created implicit net for \"R2\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 unit_sec.v(57) " "Verilog HDL Implicit Net warning at unit_sec.v(57): created implicit net for \"R3\"" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT1 frequency_divisor.v(8) " "Verilog HDL Implicit Net warning at frequency_divisor.v(8): created implicit net for \"CLK_OUT1\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT2 frequency_divisor.v(9) " "Verilog HDL Implicit Net warning at frequency_divisor.v(9): created implicit net for \"CLK_OUT2\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT3 frequency_divisor.v(10) " "Verilog HDL Implicit Net warning at frequency_divisor.v(10): created implicit net for \"CLK_OUT3\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT4 frequency_divisor.v(12) " "Verilog HDL Implicit Net warning at frequency_divisor.v(12): created implicit net for \"CLK_OUT4\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F0 frequency_divisor.v(15) " "Verilog HDL Implicit Net warning at frequency_divisor.v(15): created implicit net for \"Q_F0\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q_F1 frequency_divisor.v(24) " "Verilog HDL Implicit Net warning at frequency_divisor.v(24): created implicit net for \"Q_F1\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_OUT5 frequency_divisor.v(28) " "Verilog HDL Implicit Net warning at frequency_divisor.v(28): created implicit net for \"CLK_OUT5\"" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 duzen_sec.v(16) " "Verilog HDL Implicit Net warning at duzen_sec.v(16): created implicit net for \"A1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 duzen_sec.v(17) " "Verilog HDL Implicit Net warning at duzen_sec.v(17): created implicit net for \"A2\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 duzen_sec.v(27) " "Verilog HDL Implicit Net warning at duzen_sec.v(27): created implicit net for \"D1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 duzen_sec.v(28) " "Verilog HDL Implicit Net warning at duzen_sec.v(28): created implicit net for \"D2\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 duzen_sec.v(32) " "Verilog HDL Implicit Net warning at duzen_sec.v(32): created implicit net for \"E1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 duzen_sec.v(36) " "Verilog HDL Implicit Net warning at duzen_sec.v(36): created implicit net for \"F1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 duzen_sec.v(43) " "Verilog HDL Implicit Net warning at duzen_sec.v(43): created implicit net for \"R1\"" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 unit_min.v(20) " "Verilog HDL Implicit Net warning at unit_min.v(20): created implicit net for \"w2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 unit_min.v(24) " "Verilog HDL Implicit Net warning at unit_min.v(24): created implicit net for \"w3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 unit_min.v(25) " "Verilog HDL Implicit Net warning at unit_min.v(25): created implicit net for \"w4\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 unit_min.v(36) " "Verilog HDL Implicit Net warning at unit_min.v(36): created implicit net for \"A1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 unit_min.v(37) " "Verilog HDL Implicit Net warning at unit_min.v(37): created implicit net for \"A2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 unit_min.v(41) " "Verilog HDL Implicit Net warning at unit_min.v(41): created implicit net for \"B1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 unit_min.v(42) " "Verilog HDL Implicit Net warning at unit_min.v(42): created implicit net for \"B2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 unit_min.v(49) " "Verilog HDL Implicit Net warning at unit_min.v(49): created implicit net for \"D1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 unit_min.v(50) " "Verilog HDL Implicit Net warning at unit_min.v(50): created implicit net for \"D2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 unit_min.v(51) " "Verilog HDL Implicit Net warning at unit_min.v(51): created implicit net for \"D3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 unit_min.v(55) " "Verilog HDL Implicit Net warning at unit_min.v(55): created implicit net for \"E1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 unit_min.v(59) " "Verilog HDL Implicit Net warning at unit_min.v(59): created implicit net for \"F1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F2 unit_min.v(60) " "Verilog HDL Implicit Net warning at unit_min.v(60): created implicit net for \"F2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F3 unit_min.v(61) " "Verilog HDL Implicit Net warning at unit_min.v(61): created implicit net for \"F3\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 unit_min.v(65) " "Verilog HDL Implicit Net warning at unit_min.v(65): created implicit net for \"G1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 unit_min.v(69) " "Verilog HDL Implicit Net warning at unit_min.v(69): created implicit net for \"R1\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 unit_min.v(70) " "Verilog HDL Implicit Net warning at unit_min.v(70): created implicit net for \"R2\"" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q Levl_to_pulse.v(5) " "Verilog HDL Implicit Net warning at Levl_to_pulse.v(5): created implicit net for \"q\"" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q_ Levl_to_pulse.v(5) " "Verilog HDL Implicit Net warning at Levl_to_pulse.v(5): created implicit net for \"q_\"" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6 duzen_min_set_reset.v(15) " "Verilog HDL Implicit Net warning at duzen_min_set_reset.v(15): created implicit net for \"and6\"" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Levl_to_pulse.v(5) " "Verilog HDL Instantiation warning at Levl_to_pulse.v(5): instance has no name" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(20) " "Verilog HDL Instantiation warning at main.v(20): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(22) " "Verilog HDL Instantiation warning at main.v(22): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(23) " "Verilog HDL Instantiation warning at main.v(23): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(24) " "Verilog HDL Instantiation warning at main.v(24): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(28) " "Verilog HDL Instantiation warning at main.v(28): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476201 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(29) " "Verilog HDL Instantiation warning at main.v(29): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(8) " "Verilog HDL Instantiation warning at frequency_divisor.v(8): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(9) " "Verilog HDL Instantiation warning at frequency_divisor.v(9): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(10) " "Verilog HDL Instantiation warning at frequency_divisor.v(10): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "frequency_divisor.v(12) " "Verilog HDL Instantiation warning at frequency_divisor.v(12): instance has no name" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(41) " "Verilog HDL Instantiation warning at main.v(41): instance has no name" {  } { { "main.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(15) " "Verilog HDL Instantiation warning at unit_sec.v(15): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(16) " "Verilog HDL Instantiation warning at unit_sec.v(16): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(17) " "Verilog HDL Instantiation warning at unit_sec.v(17): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_sec.v(18) " "Verilog HDL Instantiation warning at unit_sec.v(18): instance has no name" {  } { { "unit_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_sec.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(11) " "Verilog HDL Instantiation warning at duzen_sec.v(11): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(12) " "Verilog HDL Instantiation warning at duzen_sec.v(12): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_sec.v(13) " "Verilog HDL Instantiation warning at duzen_sec.v(13): instance has no name" {  } { { "duzen_sec.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_sec.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(30) " "Verilog HDL Instantiation warning at unit_min.v(30): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(31) " "Verilog HDL Instantiation warning at unit_min.v(31): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(32) " "Verilog HDL Instantiation warning at unit_min.v(32): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "unit_min.v(33) " "Verilog HDL Instantiation warning at unit_min.v(33): instance has no name" {  } { { "unit_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(11) " "Verilog HDL Instantiation warning at duzen_min.v(11): instance has no name" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "duzen_min.v(12) " "Verilog HDL Instantiation warning at duzen_min.v(12): instance has no name" {  } { { "duzen_min.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717600476202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717600476236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Levl_to_pulse Levl_to_pulse:comb_3 " "Elaborating entity \"Levl_to_pulse\" for hierarchy \"Levl_to_pulse:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop Levl_to_pulse:comb_3\|dFlipFlop:comb_3 " "Elaborating entity \"dFlipFlop\" for hierarchy \"Levl_to_pulse:comb_3\|dFlipFlop:comb_3\"" {  } { { "Levl_to_pulse.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/Levl_to_pulse.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:comb_19 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:comb_19\"" {  } { { "main.v" "comb_19" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:comb_19\|delay:comb_3 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:comb_19\|delay:comb_3\"" {  } { { "frequency_divisor.v" "comb_3" { Text "/home/aluno/Downloads/Cronometrov4-main/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_sec unit_sec:us " "Elaborating entity \"unit_sec\" for hierarchy \"unit_sec:us\"" {  } { { "main.v" "us" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_sec duzen_sec:ds " "Elaborating entity \"duzen_sec\" for hierarchy \"duzen_sec:ds\"" {  } { { "main.v" "ds" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_min unit_min:um " "Elaborating entity \"unit_min\" for hierarchy \"unit_min:um\"" {  } { { "main.v" "um" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min duzen_min:du " "Elaborating entity \"duzen_min\" for hierarchy \"duzen_min:du\"" {  } { { "main.v" "du" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzen_min_set_reset duzen_min:du\|duzen_min_set_reset:dmsr " "Elaborating entity \"duzen_min_set_reset\" for hierarchy \"duzen_min:du\|duzen_min_set_reset:dmsr\"" {  } { { "duzen_min.v" "dmsr" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717600476245 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SET1 duzen_min_set_reset.v(3) " "Output port \"SET1\" at duzen_min_set_reset.v(3) has no driver" {  } { { "duzen_min_set_reset.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/duzen_min_set_reset.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717600476245 "|main|duzen_min:du|duzen_min_set_reset:dmsr"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "unit_min:um\|RST2 " "Net \"unit_min:um\|RST2\" is missing source, defaulting to GND" {  } { { "unit_min.v" "RST2" { Text "/home/aluno/Downloads/Cronometrov4-main/unit_min.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476252 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476252 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476253 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476253 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476253 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476254 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476254 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "main.v" "RST" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "h " "Net \"h\" is missing source, defaulting to GND" {  } { { "main.v" "h" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "m " "Net \"m\" is missing source, defaulting to GND" {  } { { "main.v" "m" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476255 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "l " "Net \"l\" is missing source, defaulting to GND" {  } { { "main.v" "l" { Text "/home/aluno/Downloads/Cronometrov4-main/main.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717600476255 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717600476255 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1717600476297 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1717600476297 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Downloads/Cronometrov4-main/dFlipFlop.v" 6 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717600476464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717600476505 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717600476505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717600476505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717600476505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Downloads/Cronometrov4-main/output_files/main.map.smsg " "Generated suppressed messages file /home/aluno/Downloads/Cronometrov4-main/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717600476538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  5 12:14:36 2024 " "Processing ended: Wed Jun  5 12:14:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717600476538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717600476538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717600476538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717600476538 ""}
