// Seed: 2055836751
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_4 = 32'd41,
    parameter id_5 = 32'd42
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    _id_5
);
  output wire _id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire _id_1;
  always @(posedge -1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  logic [id_1  -  id_5 : id_4] id_6;
  ;
endmodule
