Warnings in file C:\sutd\CompStruct\compstruct1d\ALU\source\segment_decoder.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\sutd\CompStruct\compstruct1d\ALU\source\fsm.luc:
    Line 1, Column 7 : The module name "fsk" doesn't match the file name "fsm"
Warnings in file C:\sutd\CompStruct\compstruct1d\ALU\source\segment_test.luc:
    Line 7, Column 2 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\sutd\CompStruct\compstruct1d\ALU\work\project.tcl}
# set projDir "C:/sutd/CompStruct/compstruct1d/ALU/work/vivado"
# set projName "test_project"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/au_top_0.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/reset_conditioner_1.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/button_conditioner_2.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/counter_3.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/multi_segment_4.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/tester_5.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/pipeline_6.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/segment_decoder_7.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/toggle_clock_8.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/alu_full_9.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/counter_10.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/adder_b16_11.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/multiply_12.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/divide_13.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/boolean_unit_14.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/shifter_15.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/compare_unit_16.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/reverse_17.v" "C:/sutd/CompStruct/compstruct1d/ALU/work/verilog/full_adder_18.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc" "C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Tue Mar 15 22:22:42 2022] Launched synth_1...
Run output will be captured here: C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar 15 22:22:42 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_6' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/pipeline_6.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_6' (2#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/pipeline_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (3#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 11'b01111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (4#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'multi_segment_4' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multi_segment_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'segment_decoder_7' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_7.v:39]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_7.v:96]
INFO: [Synth 8-6155] done synthesizing module 'segment_decoder_7' (5#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/segment_decoder_7.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_segment_4' (6#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multi_segment_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'tester_5' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/tester_5.v:7]
	Parameter SUCCESS_SIGNAL bound to: 8'b10101010 
	Parameter ADD_state bound to: 5'b00000 
	Parameter ADD_OVERFLOW_state bound to: 5'b00001 
	Parameter SUBTRACT_state bound to: 5'b00010 
	Parameter SUBTRACT_UNDERFLOW_state bound to: 5'b00011 
	Parameter MULTIPLY_state bound to: 5'b00100 
	Parameter MULTIPLY_OVERFLOW_state bound to: 5'b00101 
	Parameter MULTIPLY_UNDERFLOW_state bound to: 5'b00110 
	Parameter DIVIDE_WHOLE_state bound to: 5'b00111 
	Parameter DIVIDE_FRACTIONAL_state bound to: 5'b01000 
	Parameter DIVIDE_BY_ZERO_state bound to: 5'b01001 
	Parameter REVERSE_state bound to: 5'b01010 
	Parameter REVERSE_ALL_state bound to: 5'b01011 
	Parameter AND_state bound to: 5'b01100 
	Parameter OR_state bound to: 5'b01101 
	Parameter XOR_state bound to: 5'b01110 
	Parameter A_state bound to: 5'b01111 
	Parameter LEFT_SHIFT_state bound to: 5'b10000 
	Parameter RIGHT_SHIFT_state bound to: 5'b10001 
	Parameter LEFT_ARITH_SHIFT_state bound to: 5'b10010 
	Parameter RIGHT_ARITH_SHIFT_state bound to: 5'b10011 
	Parameter LEFT_ROTATE_state bound to: 5'b10100 
	Parameter RIGHT_ROTATE_state bound to: 5'b10101 
	Parameter COMPARE_EQ_WHEN_EQ_state bound to: 5'b10110 
	Parameter COMPARE_EQ_WHEN_LT_state bound to: 5'b10111 
	Parameter COMPARE_EQ_WHEN_GT_state bound to: 5'b11000 
	Parameter COMPARE_LT_WHEN_EQ_state bound to: 5'b11001 
	Parameter COMPARE_LT_WHEN_LT_state bound to: 5'b11010 
	Parameter COMPARE_LT_WHEN_GT_state bound to: 5'b11011 
	Parameter COMPARE_LTE_WHEN_EQ_state bound to: 5'b11100 
	Parameter COMPARE_LTE_WHEN_LT_state bound to: 5'b11101 
	Parameter COMPARE_LTE_WHEN_GT_state bound to: 5'b11110 
	Parameter SUCCESS_state bound to: 5'b11111 
INFO: [Synth 8-6157] synthesizing module 'toggle_clock_8' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/toggle_clock_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_10' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_10.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_10' (7#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/counter_10.v:14]
INFO: [Synth 8-6155] done synthesizing module 'toggle_clock_8' (8#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/toggle_clock_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_full_9' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/alu_full_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_b16_11' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'full_adder_18' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_18' (9#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/full_adder_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_11.v:43]
INFO: [Synth 8-6155] done synthesizing module 'adder_b16_11' (10#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/adder_b16_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_12' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multiply_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_12' (11#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/multiply_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'divide_13' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/divide_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'divide_13' (12#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/divide_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_unit_14' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/boolean_unit_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_unit_14' (13#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/boolean_unit_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_15' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_15.v:7]
	Parameter LEFT_SHIFT bound to: 3'b000 
	Parameter RIGHT_SHIFT bound to: 3'b001 
	Parameter LEFT_ARITH_SHIFT bound to: 3'b010 
	Parameter RIGHT_ARITH_SHIFT bound to: 3'b011 
	Parameter LEFT_ROTATE bound to: 3'b100 
	Parameter RIGHT_ROTATE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_15.v:31]
INFO: [Synth 8-6155] done synthesizing module 'shifter_15' (14#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/shifter_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_unit_16' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_16.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_16.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_unit_16' (15#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/compare_unit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'reverse_17' [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reverse_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'reverse_17' (16#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/reverse_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_full_9' (17#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/alu_full_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tester_5' (18#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/tester_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (19#1) [C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 999.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 34    
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	  32 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul/out0, operation Mode is: A*B.
DSP Report: operator mul/out0 is absorbed into DSP mul/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|tester_5    | alufn      | 32x6          | LUT            | 
|tester_5    | a          | 32x13         | LUT            | 
|tester_5    | ans        | 32x16         | LUT            | 
|tester_5    | alufn      | 32x6          | LUT            | 
|tester_5    | a          | 32x13         | LUT            | 
|tester_5    | ans        | 32x16         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_12 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 999.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1370.707 ; gain = 371.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1370.707 ; gain = 371.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   112|
|3     |DSP48E1 |     1|
|4     |LUT1    |    59|
|5     |LUT2    |    57|
|6     |LUT3    |   277|
|7     |LUT4    |    63|
|8     |LUT5    |   146|
|9     |LUT6    |   303|
|10    |MUXF7   |     6|
|11    |FDRE    |   170|
|12    |FDSE    |     4|
|13    |IBUF    |    26|
|14    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 1372.266 ; gain = 372.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1372.266 ; gain = 372.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1372.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1372.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1372.266 ; gain = 372.707
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 22:23:42 2022...
[Tue Mar 15 22:23:47 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:05 . Memory (MB): peak = 999.438 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Mar 15 22:23:47 2022] Launched impl_1...
Run output will be captured here: C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Mar 15 22:23:47 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 999.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/alchitry.xdc]
Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/sutd/CompStruct/compstruct1d/ALU/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.070 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.070 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 999.070 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 139ea30e5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.805 ; gain = 173.734

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10a3c8dc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 17 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10a3c8dc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13996adbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13996adbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13996adbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13996adbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              17  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1381.457 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14053dd71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1381.457 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14053dd71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1381.457 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14053dd71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.457 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.457 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14053dd71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.457 ; gain = 382.387
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1381.457 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb3242f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1426.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'pause_switch/M_state_q[4]_i_3' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	test/M_state_q_reg[3] {FDRE}
	test/M_state_q_reg[1] {FDRE}
	test/M_state_q_reg[4] {FDRE}
	test/M_state_q_reg[2] {FDRE}
	test/M_state_q_reg[0] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2f0983db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a10b3347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a10b3347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.464 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a10b3347

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.468 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d7594ac8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e7fc8001

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.599 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 32 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 11 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.578 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1e82ee881

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 17d3113d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17d3113d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e94d5bd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df58bfd1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177410461

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197d1ea58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12e1c4d78

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 137d6bfab

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 110479db6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 110479db6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10d902f39

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.015 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fc783828

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1426.578 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b1b11d3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10d902f39

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.015. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 140df7824

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 140df7824

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 140df7824

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 140df7824

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1426.578 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 170af79fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
Ending Placer Task | Checksum: 9c5f849e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.578 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1426.578 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1426.578 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1426.578 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1426.891 ; gain = 0.312
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 56399189 ConstDB: 0 ShapeSum: 4625f315 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124bdca3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.047 ; gain = 85.125
Post Restoration Checksum: NetGraph: b6a4fdda NumContArr: 6e18cc63 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 124bdca3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1524.047 ; gain = 85.125

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 124bdca3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1530.086 ; gain = 91.164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 124bdca3d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1530.086 ; gain = 91.164
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16102f820

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1535.613 ; gain = 96.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.103  | TNS=0.000  | WHS=-0.059 | THS=-0.363 |

Phase 2 Router Initialization | Checksum: 17149757f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1536.980 ; gain = 98.059

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00390656 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1129
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1088
  Number of Partially Routed Nets     = 41
  Number of Node Overlaps             = 36


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17149757f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1540.945 ; gain = 102.023
Phase 3 Initial Routing | Checksum: c9584fb1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.373  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16281fd8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023
Phase 4 Rip-up And Reroute | Checksum: 16281fd8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16281fd8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16281fd8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023
Phase 5 Delay and Skew Optimization | Checksum: 16281fd8d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17a4fcb28

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.452  | TNS=0.000  | WHS=0.238  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17a4fcb28

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023
Phase 6 Post Hold Fix | Checksum: 17a4fcb28

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.502272 %
  Global Horizontal Routing Utilization  = 0.459526 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1714bfe32

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1540.945 ; gain = 102.023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1714bfe32

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.613 ; gain = 102.691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d13b9019

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.613 ; gain = 102.691

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.452  | TNS=0.000  | WHS=0.238  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d13b9019

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.613 ; gain = 102.691
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1541.613 ; gain = 102.691

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1541.613 ; gain = 114.723
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1551.473 ; gain = 9.859
INFO: [Common 17-1381] The checkpoint 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP test/alu/mul/out0 output test/alu/mul/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP test/alu/mul/out0 multiplier stage test/alu/mul/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net pause_switch/M_ctr_q_reg[26] is a gated clock net sourced by a combinational pin pause_switch/M_state_q[4]_i_3/O, cell pause_switch/M_state_q[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT pause_switch/M_state_q[4]_i_3 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
test/M_state_q_reg[0], test/M_state_q_reg[1], test/M_state_q_reg[2], test/M_state_q_reg[3], and test/M_state_q_reg[4]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13973152 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/sutd/CompStruct/compstruct1d/ALU/work/vivado/test_project/test_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Mar 15 22:24:53 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2025.984 ; gain = 441.516
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 22:24:53 2022...
Vivado exited.
[Tue Mar 15 22:24:58 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 999.438 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 22:24:58 2022...

Finished building project.
