 
****************************************
Report : qor
Design : s1238
Version: M-2016.12-SP1
Date   : Mon Mar  6 15:57:10 2023
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          5.95
  Critical Path Slack:           0.00
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                368
  Buf/Inv Cell Count:              72
  Buf Cell Count:                  22
  Inv Cell Count:                  50
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       350
  Sequential Cell Count:           18
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      707.791047
  Noncombinational Area:   119.447684
  Buf/Inv Area:            108.265347
  Total Buffer Area:            44.73
  Total Inverter Area:          63.54
  Macro/Black Box Area:      0.000000
  Net Area:                180.268671
  -----------------------------------
  Cell Area:               827.238731
  Design Area:            1007.507402


  Design Rules
  -----------------------------------
  Total Number of Nets:           388
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.62
  Mapping Optimization:                5.55
  -----------------------------------------
  Overall Compile Time:               15.07
  Overall Compile Wall Clock Time:    15.45

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
