Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at finalsoc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/finalsoc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 157
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_det.v Line: 38
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 127
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 244
Warning (10273): Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 418
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object "start_done" differs only in case from object "START_DONE" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 36
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object "restart_done" differs only in case from object "RESTART_DONE" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 45
Info (10281): Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object "stop_done" differs only in case from object "STOP_DONE" in the same scope File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_condt_gen.v Line: 53
Warning (10273): Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_rxshifter.v Line: 197
Warning (10273): Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/SOC/finalsoc/synthesis/submodules/altera_avalon_i2c_txshifter.v Line: 175
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: D:/University/Y3/ECE385/Final/Modules/HexDriver.sv Line: 23
