<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\prev_reset~regout</gate>
		<simgen>sub_system_pll_prev_reset_5q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\pfdena_reg~regout</gate>
		<simgen>sub_system_pll_pfdena_reg_7q</simgen>
		<is_inverted>1</is_inverted>
	</signal>
	<signal>
		<gate>\sd1|pll_lock_sync~regout</gate>
		<simgen>sub_system_pll_sub_system_pll_altpll_mqn2_sd1_pll_lock_sync_126q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\stdsync2|dffpipe3|dffe4a[0]</gate>
		<simgen>sub_system_pll_sub_system_pll_stdsync_sv6_stdsync2_sub_system_pll_dffpipe_l2c_dffpipe3_dffe4a_0_118q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\stdsync2|dffpipe3|dffe6a[0]</gate>
		<simgen>sub_system_pll_sub_system_pll_stdsync_sv6_stdsync2_sub_system_pll_dffpipe_l2c_dffpipe3_dffe6a_0_119q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\stdsync2|dffpipe3|dffe5a[0]</gate>
		<simgen>sub_system_pll_sub_system_pll_stdsync_sv6_stdsync2_sub_system_pll_dffpipe_l2c_dffpipe3_dffe5a_0_121q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
