<!DOCTYPE html>
<html>
<head>
<meta charset="utf-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Source: sha1block_amd64.s in package crypto/sha1</title>
<link href="../../../css/auto-v0.7.6.css" rel="stylesheet">
<script src="../../../jvs/golds-v0.7.6.js"></script>
<body onload="onPageLoad()"><div>

<pre id="header"><code><span class="title">Source File</span>
	sha1block_amd64.s

<span class="title">Belonging Package</span>
	<a href="../../../pkg/crypto/sha1.html">crypto/sha1</a>
</code></pre>

<pre class="line-numbers">
<span class="codeline" id="line-1"><code>// Code generated by command: go run sha1block_amd64_asm.go -out ../sha1block_amd64.s -pkg sha1. DO NOT EDIT.</code></span>
<span class="codeline" id="line-2"><code></code></span>
<span class="codeline" id="line-3"><code>//go:build !purego</code></span>
<span class="codeline" id="line-4"><code></code></span>
<span class="codeline" id="line-5"><code>#include "textflag.h"</code></span>
<span class="codeline" id="line-6"><code></code></span>
<span class="codeline" id="line-7"><code>// func blockAVX2(dig *digest, p []byte)</code></span>
<span class="codeline" id="line-8"><code>// Requires: AVX, AVX2, BMI, BMI2, CMOV</code></span>
<span class="codeline" id="line-9"><code>TEXT Â·blockAVX2(SB), $1408-32</code></span>
<span class="codeline" id="line-10"><code>	MOVQ        dig+0(FP), DI</code></span>
<span class="codeline" id="line-11"><code>	MOVQ        p_base+8(FP), SI</code></span>
<span class="codeline" id="line-12"><code>	MOVQ        p_len+16(FP), DX</code></span>
<span class="codeline" id="line-13"><code>	SHRQ        $0x06, DX</code></span>
<span class="codeline" id="line-14"><code>	SHLQ        $0x06, DX</code></span>
<span class="codeline" id="line-15"><code>	LEAQ        K_XMM_AR&lt;&gt;+0(SB), R8</code></span>
<span class="codeline" id="line-16"><code>	MOVQ        DI, R9</code></span>
<span class="codeline" id="line-17"><code>	MOVQ        SI, R10</code></span>
<span class="codeline" id="line-18"><code>	LEAQ        64(SI), R13</code></span>
<span class="codeline" id="line-19"><code>	ADDQ        SI, DX</code></span>
<span class="codeline" id="line-20"><code>	ADDQ        $0x40, DX</code></span>
<span class="codeline" id="line-21"><code>	MOVQ        DX, R11</code></span>
<span class="codeline" id="line-22"><code>	CMPQ        R13, R11</code></span>
<span class="codeline" id="line-23"><code>	CMOVQCC     R8, R13</code></span>
<span class="codeline" id="line-24"><code>	VMOVDQU     BSWAP_SHUFB_CTL&lt;&gt;+0(SB), Y10</code></span>
<span class="codeline" id="line-25"><code>	MOVL        (R9), CX</code></span>
<span class="codeline" id="line-26"><code>	MOVL        4(R9), SI</code></span>
<span class="codeline" id="line-27"><code>	MOVL        8(R9), DI</code></span>
<span class="codeline" id="line-28"><code>	MOVL        12(R9), AX</code></span>
<span class="codeline" id="line-29"><code>	MOVL        16(R9), DX</code></span>
<span class="codeline" id="line-30"><code>	MOVQ        SP, R14</code></span>
<span class="codeline" id="line-31"><code>	LEAQ        672(SP), R15</code></span>
<span class="codeline" id="line-32"><code>	VMOVDQU     (R10), X0</code></span>
<span class="codeline" id="line-33"><code>	VINSERTI128 $0x01, (R13), Y0, Y0</code></span>
<span class="codeline" id="line-34"><code>	VPSHUFB     Y10, Y0, Y15</code></span>
<span class="codeline" id="line-35"><code>	VPADDD      (R8), Y15, Y0</code></span>
<span class="codeline" id="line-36"><code>	VMOVDQU     Y0, (R14)</code></span>
<span class="codeline" id="line-37"><code>	VMOVDQU     16(R10), X0</code></span>
<span class="codeline" id="line-38"><code>	VINSERTI128 $0x01, 16(R13), Y0, Y0</code></span>
<span class="codeline" id="line-39"><code>	VPSHUFB     Y10, Y0, Y14</code></span>
<span class="codeline" id="line-40"><code>	VPADDD      (R8), Y14, Y0</code></span>
<span class="codeline" id="line-41"><code>	VMOVDQU     Y0, 32(R14)</code></span>
<span class="codeline" id="line-42"><code>	VMOVDQU     32(R10), X0</code></span>
<span class="codeline" id="line-43"><code>	VINSERTI128 $0x01, 32(R13), Y0, Y0</code></span>
<span class="codeline" id="line-44"><code>	VPSHUFB     Y10, Y0, Y13</code></span>
<span class="codeline" id="line-45"><code>	VPADDD      (R8), Y13, Y0</code></span>
<span class="codeline" id="line-46"><code>	VMOVDQU     Y0, 64(R14)</code></span>
<span class="codeline" id="line-47"><code>	VMOVDQU     48(R10), X0</code></span>
<span class="codeline" id="line-48"><code>	VINSERTI128 $0x01, 48(R13), Y0, Y0</code></span>
<span class="codeline" id="line-49"><code>	VPSHUFB     Y10, Y0, Y12</code></span>
<span class="codeline" id="line-50"><code>	VPADDD      (R8), Y12, Y0</code></span>
<span class="codeline" id="line-51"><code>	VMOVDQU     Y0, 96(R14)</code></span>
<span class="codeline" id="line-52"><code>	VPALIGNR    $0x08, Y15, Y14, Y8</code></span>
<span class="codeline" id="line-53"><code>	VPSRLDQ     $0x04, Y12, Y0</code></span>
<span class="codeline" id="line-54"><code>	VPXOR       Y13, Y8, Y8</code></span>
<span class="codeline" id="line-55"><code>	VPXOR       Y15, Y0, Y0</code></span>
<span class="codeline" id="line-56"><code>	VPXOR       Y0, Y8, Y8</code></span>
<span class="codeline" id="line-57"><code>	VPSLLDQ     $0x0c, Y8, Y9</code></span>
<span class="codeline" id="line-58"><code>	VPSLLD      $0x01, Y8, Y0</code></span>
<span class="codeline" id="line-59"><code>	VPSRLD      $0x1f, Y8, Y8</code></span>
<span class="codeline" id="line-60"><code>	VPOR        Y8, Y0, Y0</code></span>
<span class="codeline" id="line-61"><code>	VPSLLD      $0x02, Y9, Y8</code></span>
<span class="codeline" id="line-62"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-63"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-64"><code>	VPXOR       Y9, Y0, Y8</code></span>
<span class="codeline" id="line-65"><code>	VPADDD      (R8), Y8, Y0</code></span>
<span class="codeline" id="line-66"><code>	VMOVDQU     Y0, 128(R14)</code></span>
<span class="codeline" id="line-67"><code>	VPALIGNR    $0x08, Y14, Y13, Y7</code></span>
<span class="codeline" id="line-68"><code>	VPSRLDQ     $0x04, Y8, Y0</code></span>
<span class="codeline" id="line-69"><code>	VPXOR       Y12, Y7, Y7</code></span>
<span class="codeline" id="line-70"><code>	VPXOR       Y14, Y0, Y0</code></span>
<span class="codeline" id="line-71"><code>	VPXOR       Y0, Y7, Y7</code></span>
<span class="codeline" id="line-72"><code>	VPSLLDQ     $0x0c, Y7, Y9</code></span>
<span class="codeline" id="line-73"><code>	VPSLLD      $0x01, Y7, Y0</code></span>
<span class="codeline" id="line-74"><code>	VPSRLD      $0x1f, Y7, Y7</code></span>
<span class="codeline" id="line-75"><code>	VPOR        Y7, Y0, Y0</code></span>
<span class="codeline" id="line-76"><code>	VPSLLD      $0x02, Y9, Y7</code></span>
<span class="codeline" id="line-77"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-78"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-79"><code>	VPXOR       Y9, Y0, Y7</code></span>
<span class="codeline" id="line-80"><code>	VPADDD      32(R8), Y7, Y0</code></span>
<span class="codeline" id="line-81"><code>	VMOVDQU     Y0, 160(R14)</code></span>
<span class="codeline" id="line-82"><code>	VPALIGNR    $0x08, Y13, Y12, Y5</code></span>
<span class="codeline" id="line-83"><code>	VPSRLDQ     $0x04, Y7, Y0</code></span>
<span class="codeline" id="line-84"><code>	VPXOR       Y8, Y5, Y5</code></span>
<span class="codeline" id="line-85"><code>	VPXOR       Y13, Y0, Y0</code></span>
<span class="codeline" id="line-86"><code>	VPXOR       Y0, Y5, Y5</code></span>
<span class="codeline" id="line-87"><code>	VPSLLDQ     $0x0c, Y5, Y9</code></span>
<span class="codeline" id="line-88"><code>	VPSLLD      $0x01, Y5, Y0</code></span>
<span class="codeline" id="line-89"><code>	VPSRLD      $0x1f, Y5, Y5</code></span>
<span class="codeline" id="line-90"><code>	VPOR        Y5, Y0, Y0</code></span>
<span class="codeline" id="line-91"><code>	VPSLLD      $0x02, Y9, Y5</code></span>
<span class="codeline" id="line-92"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-93"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-94"><code>	VPXOR       Y9, Y0, Y5</code></span>
<span class="codeline" id="line-95"><code>	VPADDD      32(R8), Y5, Y0</code></span>
<span class="codeline" id="line-96"><code>	VMOVDQU     Y0, 192(R14)</code></span>
<span class="codeline" id="line-97"><code>	VPALIGNR    $0x08, Y12, Y8, Y3</code></span>
<span class="codeline" id="line-98"><code>	VPSRLDQ     $0x04, Y5, Y0</code></span>
<span class="codeline" id="line-99"><code>	VPXOR       Y7, Y3, Y3</code></span>
<span class="codeline" id="line-100"><code>	VPXOR       Y12, Y0, Y0</code></span>
<span class="codeline" id="line-101"><code>	VPXOR       Y0, Y3, Y3</code></span>
<span class="codeline" id="line-102"><code>	VPSLLDQ     $0x0c, Y3, Y9</code></span>
<span class="codeline" id="line-103"><code>	VPSLLD      $0x01, Y3, Y0</code></span>
<span class="codeline" id="line-104"><code>	VPSRLD      $0x1f, Y3, Y3</code></span>
<span class="codeline" id="line-105"><code>	VPOR        Y3, Y0, Y0</code></span>
<span class="codeline" id="line-106"><code>	VPSLLD      $0x02, Y9, Y3</code></span>
<span class="codeline" id="line-107"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-108"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-109"><code>	VPXOR       Y9, Y0, Y3</code></span>
<span class="codeline" id="line-110"><code>	VPADDD      32(R8), Y3, Y0</code></span>
<span class="codeline" id="line-111"><code>	VMOVDQU     Y0, 224(R14)</code></span>
<span class="codeline" id="line-112"><code>	VPALIGNR    $0x08, Y5, Y3, Y0</code></span>
<span class="codeline" id="line-113"><code>	VPXOR       Y14, Y15, Y15</code></span>
<span class="codeline" id="line-114"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-115"><code>	VPXOR       Y0, Y15, Y15</code></span>
<span class="codeline" id="line-116"><code>	VPSLLD      $0x02, Y15, Y0</code></span>
<span class="codeline" id="line-117"><code>	VPSRLD      $0x1e, Y15, Y15</code></span>
<span class="codeline" id="line-118"><code>	VPOR        Y15, Y0, Y15</code></span>
<span class="codeline" id="line-119"><code>	VPADDD      32(R8), Y15, Y0</code></span>
<span class="codeline" id="line-120"><code>	VMOVDQU     Y0, 256(R14)</code></span>
<span class="codeline" id="line-121"><code>	VPALIGNR    $0x08, Y3, Y15, Y0</code></span>
<span class="codeline" id="line-122"><code>	VPXOR       Y13, Y14, Y14</code></span>
<span class="codeline" id="line-123"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-124"><code>	VPXOR       Y0, Y14, Y14</code></span>
<span class="codeline" id="line-125"><code>	VPSLLD      $0x02, Y14, Y0</code></span>
<span class="codeline" id="line-126"><code>	VPSRLD      $0x1e, Y14, Y14</code></span>
<span class="codeline" id="line-127"><code>	VPOR        Y14, Y0, Y14</code></span>
<span class="codeline" id="line-128"><code>	VPADDD      32(R8), Y14, Y0</code></span>
<span class="codeline" id="line-129"><code>	VMOVDQU     Y0, 288(R14)</code></span>
<span class="codeline" id="line-130"><code>	VPALIGNR    $0x08, Y15, Y14, Y0</code></span>
<span class="codeline" id="line-131"><code>	VPXOR       Y12, Y13, Y13</code></span>
<span class="codeline" id="line-132"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-133"><code>	VPXOR       Y0, Y13, Y13</code></span>
<span class="codeline" id="line-134"><code>	VPSLLD      $0x02, Y13, Y0</code></span>
<span class="codeline" id="line-135"><code>	VPSRLD      $0x1e, Y13, Y13</code></span>
<span class="codeline" id="line-136"><code>	VPOR        Y13, Y0, Y13</code></span>
<span class="codeline" id="line-137"><code>	VPADDD      64(R8), Y13, Y0</code></span>
<span class="codeline" id="line-138"><code>	VMOVDQU     Y0, 320(R14)</code></span>
<span class="codeline" id="line-139"><code>	VPALIGNR    $0x08, Y14, Y13, Y0</code></span>
<span class="codeline" id="line-140"><code>	VPXOR       Y8, Y12, Y12</code></span>
<span class="codeline" id="line-141"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-142"><code>	VPXOR       Y0, Y12, Y12</code></span>
<span class="codeline" id="line-143"><code>	VPSLLD      $0x02, Y12, Y0</code></span>
<span class="codeline" id="line-144"><code>	VPSRLD      $0x1e, Y12, Y12</code></span>
<span class="codeline" id="line-145"><code>	VPOR        Y12, Y0, Y12</code></span>
<span class="codeline" id="line-146"><code>	VPADDD      64(R8), Y12, Y0</code></span>
<span class="codeline" id="line-147"><code>	VMOVDQU     Y0, 352(R14)</code></span>
<span class="codeline" id="line-148"><code>	VPALIGNR    $0x08, Y13, Y12, Y0</code></span>
<span class="codeline" id="line-149"><code>	VPXOR       Y7, Y8, Y8</code></span>
<span class="codeline" id="line-150"><code>	VPXOR       Y15, Y0, Y0</code></span>
<span class="codeline" id="line-151"><code>	VPXOR       Y0, Y8, Y8</code></span>
<span class="codeline" id="line-152"><code>	VPSLLD      $0x02, Y8, Y0</code></span>
<span class="codeline" id="line-153"><code>	VPSRLD      $0x1e, Y8, Y8</code></span>
<span class="codeline" id="line-154"><code>	VPOR        Y8, Y0, Y8</code></span>
<span class="codeline" id="line-155"><code>	VPADDD      64(R8), Y8, Y0</code></span>
<span class="codeline" id="line-156"><code>	VMOVDQU     Y0, 384(R14)</code></span>
<span class="codeline" id="line-157"><code>	VPALIGNR    $0x08, Y12, Y8, Y0</code></span>
<span class="codeline" id="line-158"><code>	VPXOR       Y5, Y7, Y7</code></span>
<span class="codeline" id="line-159"><code>	VPXOR       Y14, Y0, Y0</code></span>
<span class="codeline" id="line-160"><code>	VPXOR       Y0, Y7, Y7</code></span>
<span class="codeline" id="line-161"><code>	VPSLLD      $0x02, Y7, Y0</code></span>
<span class="codeline" id="line-162"><code>	VPSRLD      $0x1e, Y7, Y7</code></span>
<span class="codeline" id="line-163"><code>	VPOR        Y7, Y0, Y7</code></span>
<span class="codeline" id="line-164"><code>	VPADDD      64(R8), Y7, Y0</code></span>
<span class="codeline" id="line-165"><code>	VMOVDQU     Y0, 416(R14)</code></span>
<span class="codeline" id="line-166"><code>	VPALIGNR    $0x08, Y8, Y7, Y0</code></span>
<span class="codeline" id="line-167"><code>	VPXOR       Y3, Y5, Y5</code></span>
<span class="codeline" id="line-168"><code>	VPXOR       Y13, Y0, Y0</code></span>
<span class="codeline" id="line-169"><code>	VPXOR       Y0, Y5, Y5</code></span>
<span class="codeline" id="line-170"><code>	VPSLLD      $0x02, Y5, Y0</code></span>
<span class="codeline" id="line-171"><code>	VPSRLD      $0x1e, Y5, Y5</code></span>
<span class="codeline" id="line-172"><code>	VPOR        Y5, Y0, Y5</code></span>
<span class="codeline" id="line-173"><code>	VPADDD      64(R8), Y5, Y0</code></span>
<span class="codeline" id="line-174"><code>	VMOVDQU     Y0, 448(R14)</code></span>
<span class="codeline" id="line-175"><code>	VPALIGNR    $0x08, Y7, Y5, Y0</code></span>
<span class="codeline" id="line-176"><code>	VPXOR       Y15, Y3, Y3</code></span>
<span class="codeline" id="line-177"><code>	VPXOR       Y12, Y0, Y0</code></span>
<span class="codeline" id="line-178"><code>	VPXOR       Y0, Y3, Y3</code></span>
<span class="codeline" id="line-179"><code>	VPSLLD      $0x02, Y3, Y0</code></span>
<span class="codeline" id="line-180"><code>	VPSRLD      $0x1e, Y3, Y3</code></span>
<span class="codeline" id="line-181"><code>	VPOR        Y3, Y0, Y3</code></span>
<span class="codeline" id="line-182"><code>	VPADDD      96(R8), Y3, Y0</code></span>
<span class="codeline" id="line-183"><code>	VMOVDQU     Y0, 480(R14)</code></span>
<span class="codeline" id="line-184"><code>	VPALIGNR    $0x08, Y5, Y3, Y0</code></span>
<span class="codeline" id="line-185"><code>	VPXOR       Y14, Y15, Y15</code></span>
<span class="codeline" id="line-186"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-187"><code>	VPXOR       Y0, Y15, Y15</code></span>
<span class="codeline" id="line-188"><code>	VPSLLD      $0x02, Y15, Y0</code></span>
<span class="codeline" id="line-189"><code>	VPSRLD      $0x1e, Y15, Y15</code></span>
<span class="codeline" id="line-190"><code>	VPOR        Y15, Y0, Y15</code></span>
<span class="codeline" id="line-191"><code>	VPADDD      96(R8), Y15, Y0</code></span>
<span class="codeline" id="line-192"><code>	VMOVDQU     Y0, 512(R14)</code></span>
<span class="codeline" id="line-193"><code>	VPALIGNR    $0x08, Y3, Y15, Y0</code></span>
<span class="codeline" id="line-194"><code>	VPXOR       Y13, Y14, Y14</code></span>
<span class="codeline" id="line-195"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-196"><code>	VPXOR       Y0, Y14, Y14</code></span>
<span class="codeline" id="line-197"><code>	VPSLLD      $0x02, Y14, Y0</code></span>
<span class="codeline" id="line-198"><code>	VPSRLD      $0x1e, Y14, Y14</code></span>
<span class="codeline" id="line-199"><code>	VPOR        Y14, Y0, Y14</code></span>
<span class="codeline" id="line-200"><code>	VPADDD      96(R8), Y14, Y0</code></span>
<span class="codeline" id="line-201"><code>	VMOVDQU     Y0, 544(R14)</code></span>
<span class="codeline" id="line-202"><code>	VPALIGNR    $0x08, Y15, Y14, Y0</code></span>
<span class="codeline" id="line-203"><code>	VPXOR       Y12, Y13, Y13</code></span>
<span class="codeline" id="line-204"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-205"><code>	VPXOR       Y0, Y13, Y13</code></span>
<span class="codeline" id="line-206"><code>	VPSLLD      $0x02, Y13, Y0</code></span>
<span class="codeline" id="line-207"><code>	VPSRLD      $0x1e, Y13, Y13</code></span>
<span class="codeline" id="line-208"><code>	VPOR        Y13, Y0, Y13</code></span>
<span class="codeline" id="line-209"><code>	VPADDD      96(R8), Y13, Y0</code></span>
<span class="codeline" id="line-210"><code>	VMOVDQU     Y0, 576(R14)</code></span>
<span class="codeline" id="line-211"><code>	VPALIGNR    $0x08, Y14, Y13, Y0</code></span>
<span class="codeline" id="line-212"><code>	VPXOR       Y8, Y12, Y12</code></span>
<span class="codeline" id="line-213"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-214"><code>	VPXOR       Y0, Y12, Y12</code></span>
<span class="codeline" id="line-215"><code>	VPSLLD      $0x02, Y12, Y0</code></span>
<span class="codeline" id="line-216"><code>	VPSRLD      $0x1e, Y12, Y12</code></span>
<span class="codeline" id="line-217"><code>	VPOR        Y12, Y0, Y12</code></span>
<span class="codeline" id="line-218"><code>	VPADDD      96(R8), Y12, Y0</code></span>
<span class="codeline" id="line-219"><code>	VMOVDQU     Y0, 608(R14)</code></span>
<span class="codeline" id="line-220"><code>	XCHGQ       R15, R14</code></span>
<span class="codeline" id="line-221"><code></code></span>
<span class="codeline" id="line-222"><code>loop:</code></span>
<span class="codeline" id="line-223"><code>	CMPQ R10, R8</code></span>
<span class="codeline" id="line-224"><code>	JNE  begin</code></span>
<span class="codeline" id="line-225"><code>	VZEROUPPER</code></span>
<span class="codeline" id="line-226"><code>	RET</code></span>
<span class="codeline" id="line-227"><code></code></span>
<span class="codeline" id="line-228"><code>begin:</code></span>
<span class="codeline" id="line-229"><code>	MOVL        SI, BX</code></span>
<span class="codeline" id="line-230"><code>	RORXL       $0x02, SI, SI</code></span>
<span class="codeline" id="line-231"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-232"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-233"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-234"><code>	ADDL        (R15), DX</code></span>
<span class="codeline" id="line-235"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-236"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-237"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-238"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-239"><code>	VMOVDQU     128(R10), X0</code></span>
<span class="codeline" id="line-240"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-241"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-242"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-243"><code>	ADDL        4(R15), AX</code></span>
<span class="codeline" id="line-244"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-245"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-246"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-247"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-248"><code>	VINSERTI128 $0x01, 128(R13), Y0, Y0</code></span>
<span class="codeline" id="line-249"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-250"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-251"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-252"><code>	ADDL        8(R15), DI</code></span>
<span class="codeline" id="line-253"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-254"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-255"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-256"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-257"><code>	VPSHUFB     Y10, Y0, Y15</code></span>
<span class="codeline" id="line-258"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-259"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-260"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-261"><code>	ADDL        12(R15), SI</code></span>
<span class="codeline" id="line-262"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-263"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-264"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-265"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-266"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-267"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-268"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-269"><code>	ADDL        32(R15), BX</code></span>
<span class="codeline" id="line-270"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-271"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-272"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-273"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-274"><code>	VPADDD      (R8), Y15, Y0</code></span>
<span class="codeline" id="line-275"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-276"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-277"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-278"><code>	ADDL        36(R15), CX</code></span>
<span class="codeline" id="line-279"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-280"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-281"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-282"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-283"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-284"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-285"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-286"><code>	ADDL        40(R15), DX</code></span>
<span class="codeline" id="line-287"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-288"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-289"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-290"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-291"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-292"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-293"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-294"><code>	ADDL        44(R15), AX</code></span>
<span class="codeline" id="line-295"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-296"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-297"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-298"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-299"><code>	VMOVDQU     Y0, (R14)</code></span>
<span class="codeline" id="line-300"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-301"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-302"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-303"><code>	ADDL        64(R15), DI</code></span>
<span class="codeline" id="line-304"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-305"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-306"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-307"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-308"><code>	VMOVDQU     144(R10), X0</code></span>
<span class="codeline" id="line-309"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-310"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-311"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-312"><code>	ADDL        68(R15), SI</code></span>
<span class="codeline" id="line-313"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-314"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-315"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-316"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-317"><code>	VINSERTI128 $0x01, 144(R13), Y0, Y0</code></span>
<span class="codeline" id="line-318"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-319"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-320"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-321"><code>	ADDL        72(R15), BX</code></span>
<span class="codeline" id="line-322"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-323"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-324"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-325"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-326"><code>	VPSHUFB     Y10, Y0, Y14</code></span>
<span class="codeline" id="line-327"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-328"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-329"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-330"><code>	ADDL        76(R15), CX</code></span>
<span class="codeline" id="line-331"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-332"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-333"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-334"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-335"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-336"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-337"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-338"><code>	ADDL        96(R15), DX</code></span>
<span class="codeline" id="line-339"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-340"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-341"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-342"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-343"><code>	VPADDD      (R8), Y14, Y0</code></span>
<span class="codeline" id="line-344"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-345"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-346"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-347"><code>	ADDL        100(R15), AX</code></span>
<span class="codeline" id="line-348"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-349"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-350"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-351"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-352"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-353"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-354"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-355"><code>	ADDL        104(R15), DI</code></span>
<span class="codeline" id="line-356"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-357"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-358"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-359"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-360"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-361"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-362"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-363"><code>	ADDL        108(R15), SI</code></span>
<span class="codeline" id="line-364"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-365"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-366"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-367"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-368"><code>	VMOVDQU     Y0, 32(R14)</code></span>
<span class="codeline" id="line-369"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-370"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-371"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-372"><code>	ADDL        128(R15), BX</code></span>
<span class="codeline" id="line-373"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-374"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-375"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-376"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-377"><code>	VMOVDQU     160(R10), X0</code></span>
<span class="codeline" id="line-378"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-379"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-380"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-381"><code>	ADDL        132(R15), CX</code></span>
<span class="codeline" id="line-382"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-383"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-384"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-385"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-386"><code>	VINSERTI128 $0x01, 160(R13), Y0, Y0</code></span>
<span class="codeline" id="line-387"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-388"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-389"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-390"><code>	ADDL        136(R15), DX</code></span>
<span class="codeline" id="line-391"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-392"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-393"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-394"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-395"><code>	VPSHUFB     Y10, Y0, Y13</code></span>
<span class="codeline" id="line-396"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-397"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-398"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-399"><code>	ADDL        140(R15), AX</code></span>
<span class="codeline" id="line-400"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-401"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-402"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-403"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-404"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-405"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-406"><code>	ADDL        160(R15), DI</code></span>
<span class="codeline" id="line-407"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-408"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-409"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-410"><code>	VPADDD      (R8), Y13, Y0</code></span>
<span class="codeline" id="line-411"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-412"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-413"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-414"><code>	ADDL        164(R15), SI</code></span>
<span class="codeline" id="line-415"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-416"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-417"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-418"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-419"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-420"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-421"><code>	ADDL        168(R15), BX</code></span>
<span class="codeline" id="line-422"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-423"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-424"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-425"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-426"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-427"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-428"><code>	ADDL        172(R15), CX</code></span>
<span class="codeline" id="line-429"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-430"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-431"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-432"><code>	VMOVDQU     Y0, 64(R14)</code></span>
<span class="codeline" id="line-433"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-434"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-435"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-436"><code>	ADDL        192(R15), DX</code></span>
<span class="codeline" id="line-437"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-438"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-439"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-440"><code>	VMOVDQU     176(R10), X0</code></span>
<span class="codeline" id="line-441"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-442"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-443"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-444"><code>	ADDL        196(R15), AX</code></span>
<span class="codeline" id="line-445"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-446"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-447"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-448"><code>	VINSERTI128 $0x01, 176(R13), Y0, Y0</code></span>
<span class="codeline" id="line-449"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-450"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-451"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-452"><code>	ADDL        200(R15), DI</code></span>
<span class="codeline" id="line-453"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-454"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-455"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-456"><code>	VPSHUFB     Y10, Y0, Y12</code></span>
<span class="codeline" id="line-457"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-458"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-459"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-460"><code>	ADDL        204(R15), SI</code></span>
<span class="codeline" id="line-461"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-462"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-463"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-464"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-465"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-466"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-467"><code>	ADDL        224(R15), BX</code></span>
<span class="codeline" id="line-468"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-469"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-470"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-471"><code>	VPADDD      (R8), Y12, Y0</code></span>
<span class="codeline" id="line-472"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-473"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-474"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-475"><code>	ADDL        228(R15), CX</code></span>
<span class="codeline" id="line-476"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-477"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-478"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-479"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-480"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-481"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-482"><code>	ADDL        232(R15), DX</code></span>
<span class="codeline" id="line-483"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-484"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-485"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-486"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-487"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-488"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-489"><code>	ADDL        236(R15), AX</code></span>
<span class="codeline" id="line-490"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-491"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-492"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-493"><code>	VMOVDQU     Y0, 96(R14)</code></span>
<span class="codeline" id="line-494"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-495"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-496"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-497"><code>	ADDL        256(R15), DI</code></span>
<span class="codeline" id="line-498"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-499"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-500"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-501"><code>	VPALIGNR    $0x08, Y15, Y14, Y8</code></span>
<span class="codeline" id="line-502"><code>	VPSRLDQ     $0x04, Y12, Y0</code></span>
<span class="codeline" id="line-503"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-504"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-505"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-506"><code>	ADDL        260(R15), SI</code></span>
<span class="codeline" id="line-507"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-508"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-509"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-510"><code>	VPXOR       Y13, Y8, Y8</code></span>
<span class="codeline" id="line-511"><code>	VPXOR       Y15, Y0, Y0</code></span>
<span class="codeline" id="line-512"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-513"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-514"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-515"><code>	ADDL        264(R15), BX</code></span>
<span class="codeline" id="line-516"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-517"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-518"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-519"><code>	VPXOR       Y0, Y8, Y8</code></span>
<span class="codeline" id="line-520"><code>	VPSLLDQ     $0x0c, Y8, Y9</code></span>
<span class="codeline" id="line-521"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-522"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-523"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-524"><code>	ADDL        268(R15), CX</code></span>
<span class="codeline" id="line-525"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-526"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-527"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-528"><code>	VPSLLD      $0x01, Y8, Y0</code></span>
<span class="codeline" id="line-529"><code>	VPSRLD      $0x1f, Y8, Y8</code></span>
<span class="codeline" id="line-530"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-531"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-532"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-533"><code>	ADDL        288(R15), DX</code></span>
<span class="codeline" id="line-534"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-535"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-536"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-537"><code>	VPOR        Y8, Y0, Y0</code></span>
<span class="codeline" id="line-538"><code>	VPSLLD      $0x02, Y9, Y8</code></span>
<span class="codeline" id="line-539"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-540"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-541"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-542"><code>	ADDL        292(R15), AX</code></span>
<span class="codeline" id="line-543"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-544"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-545"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-546"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-547"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-548"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-549"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-550"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-551"><code>	ADDL        296(R15), DI</code></span>
<span class="codeline" id="line-552"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-553"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-554"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-555"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-556"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-557"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-558"><code>	ADDL        300(R15), SI</code></span>
<span class="codeline" id="line-559"><code>	VPXOR       Y9, Y0, Y8</code></span>
<span class="codeline" id="line-560"><code>	VPADDD      (R8), Y8, Y0</code></span>
<span class="codeline" id="line-561"><code>	VMOVDQU     Y0, 128(R14)</code></span>
<span class="codeline" id="line-562"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-563"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-564"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-565"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-566"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-567"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-568"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-569"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-570"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-571"><code>	ADDL        320(R15), BX</code></span>
<span class="codeline" id="line-572"><code>	VPALIGNR    $0x08, Y14, Y13, Y7</code></span>
<span class="codeline" id="line-573"><code>	VPSRLDQ     $0x04, Y8, Y0</code></span>
<span class="codeline" id="line-574"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-575"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-576"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-577"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-578"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-579"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-580"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-581"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-582"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-583"><code>	ADDL        324(R15), CX</code></span>
<span class="codeline" id="line-584"><code>	VPXOR       Y12, Y7, Y7</code></span>
<span class="codeline" id="line-585"><code>	VPXOR       Y14, Y0, Y0</code></span>
<span class="codeline" id="line-586"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-587"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-588"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-589"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-590"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-591"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-592"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-593"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-594"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-595"><code>	ADDL        328(R15), DX</code></span>
<span class="codeline" id="line-596"><code>	VPXOR       Y0, Y7, Y7</code></span>
<span class="codeline" id="line-597"><code>	VPSLLDQ     $0x0c, Y7, Y9</code></span>
<span class="codeline" id="line-598"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-599"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-600"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-601"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-602"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-603"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-604"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-605"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-606"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-607"><code>	ADDL        332(R15), AX</code></span>
<span class="codeline" id="line-608"><code>	VPSLLD      $0x01, Y7, Y0</code></span>
<span class="codeline" id="line-609"><code>	VPSRLD      $0x1f, Y7, Y7</code></span>
<span class="codeline" id="line-610"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-611"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-612"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-613"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-614"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-615"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-616"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-617"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-618"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-619"><code>	ADDL        352(R15), DI</code></span>
<span class="codeline" id="line-620"><code>	VPOR        Y7, Y0, Y0</code></span>
<span class="codeline" id="line-621"><code>	VPSLLD      $0x02, Y9, Y7</code></span>
<span class="codeline" id="line-622"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-623"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-624"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-625"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-626"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-627"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-628"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-629"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-630"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-631"><code>	ADDL        356(R15), SI</code></span>
<span class="codeline" id="line-632"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-633"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-634"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-635"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-636"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-637"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-638"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-639"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-640"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-641"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-642"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-643"><code>	ADDL        360(R15), BX</code></span>
<span class="codeline" id="line-644"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-645"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-646"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-647"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-648"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-649"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-650"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-651"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-652"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-653"><code>	ADDL        364(R15), CX</code></span>
<span class="codeline" id="line-654"><code>	VPXOR       Y9, Y0, Y7</code></span>
<span class="codeline" id="line-655"><code>	VPADDD      32(R8), Y7, Y0</code></span>
<span class="codeline" id="line-656"><code>	VMOVDQU     Y0, 160(R14)</code></span>
<span class="codeline" id="line-657"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-658"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-659"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-660"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-661"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-662"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-663"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-664"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-665"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-666"><code>	ADDL        384(R15), DX</code></span>
<span class="codeline" id="line-667"><code>	VPALIGNR    $0x08, Y13, Y12, Y5</code></span>
<span class="codeline" id="line-668"><code>	VPSRLDQ     $0x04, Y7, Y0</code></span>
<span class="codeline" id="line-669"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-670"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-671"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-672"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-673"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-674"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-675"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-676"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-677"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-678"><code>	ADDL        388(R15), AX</code></span>
<span class="codeline" id="line-679"><code>	VPXOR       Y8, Y5, Y5</code></span>
<span class="codeline" id="line-680"><code>	VPXOR       Y13, Y0, Y0</code></span>
<span class="codeline" id="line-681"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-682"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-683"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-684"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-685"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-686"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-687"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-688"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-689"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-690"><code>	ADDL        392(R15), DI</code></span>
<span class="codeline" id="line-691"><code>	VPXOR       Y0, Y5, Y5</code></span>
<span class="codeline" id="line-692"><code>	VPSLLDQ     $0x0c, Y5, Y9</code></span>
<span class="codeline" id="line-693"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-694"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-695"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-696"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-697"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-698"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-699"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-700"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-701"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-702"><code>	ADDL        396(R15), SI</code></span>
<span class="codeline" id="line-703"><code>	VPSLLD      $0x01, Y5, Y0</code></span>
<span class="codeline" id="line-704"><code>	VPSRLD      $0x1f, Y5, Y5</code></span>
<span class="codeline" id="line-705"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-706"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-707"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-708"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-709"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-710"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-711"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-712"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-713"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-714"><code>	ADDL        416(R15), BX</code></span>
<span class="codeline" id="line-715"><code>	VPOR        Y5, Y0, Y0</code></span>
<span class="codeline" id="line-716"><code>	VPSLLD      $0x02, Y9, Y5</code></span>
<span class="codeline" id="line-717"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-718"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-719"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-720"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-721"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-722"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-723"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-724"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-725"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-726"><code>	ADDL        420(R15), CX</code></span>
<span class="codeline" id="line-727"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-728"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-729"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-730"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-731"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-732"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-733"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-734"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-735"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-736"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-737"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-738"><code>	ADDL        424(R15), DX</code></span>
<span class="codeline" id="line-739"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-740"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-741"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-742"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-743"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-744"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-745"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-746"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-747"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-748"><code>	ADDL        428(R15), AX</code></span>
<span class="codeline" id="line-749"><code>	VPXOR       Y9, Y0, Y5</code></span>
<span class="codeline" id="line-750"><code>	VPADDD      32(R8), Y5, Y0</code></span>
<span class="codeline" id="line-751"><code>	VMOVDQU     Y0, 192(R14)</code></span>
<span class="codeline" id="line-752"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-753"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-754"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-755"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-756"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-757"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-758"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-759"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-760"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-761"><code>	ADDL        448(R15), DI</code></span>
<span class="codeline" id="line-762"><code>	VPALIGNR    $0x08, Y12, Y8, Y3</code></span>
<span class="codeline" id="line-763"><code>	VPSRLDQ     $0x04, Y5, Y0</code></span>
<span class="codeline" id="line-764"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-765"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-766"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-767"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-768"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-769"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-770"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-771"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-772"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-773"><code>	ADDL        452(R15), SI</code></span>
<span class="codeline" id="line-774"><code>	VPXOR       Y7, Y3, Y3</code></span>
<span class="codeline" id="line-775"><code>	VPXOR       Y12, Y0, Y0</code></span>
<span class="codeline" id="line-776"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-777"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-778"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-779"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-780"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-781"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-782"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-783"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-784"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-785"><code>	ADDL        456(R15), BX</code></span>
<span class="codeline" id="line-786"><code>	VPXOR       Y0, Y3, Y3</code></span>
<span class="codeline" id="line-787"><code>	VPSLLDQ     $0x0c, Y3, Y9</code></span>
<span class="codeline" id="line-788"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-789"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-790"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-791"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-792"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-793"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-794"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-795"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-796"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-797"><code>	ADDL        460(R15), CX</code></span>
<span class="codeline" id="line-798"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-799"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-800"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-801"><code>	VPSLLD      $0x01, Y3, Y0</code></span>
<span class="codeline" id="line-802"><code>	VPSRLD      $0x1f, Y3, Y3</code></span>
<span class="codeline" id="line-803"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-804"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-805"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-806"><code>	ADDQ        $0x80, R10</code></span>
<span class="codeline" id="line-807"><code>	CMPQ        R10, R11</code></span>
<span class="codeline" id="line-808"><code>	CMOVQCC     R8, R10</code></span>
<span class="codeline" id="line-809"><code>	ADDL        480(R15), DX</code></span>
<span class="codeline" id="line-810"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-811"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-812"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-813"><code>	VPOR        Y3, Y0, Y0</code></span>
<span class="codeline" id="line-814"><code>	VPSLLD      $0x02, Y9, Y3</code></span>
<span class="codeline" id="line-815"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-816"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-817"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-818"><code>	ADDL        484(R15), AX</code></span>
<span class="codeline" id="line-819"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-820"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-821"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-822"><code>	VPSRLD      $0x1e, Y9, Y9</code></span>
<span class="codeline" id="line-823"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-824"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-825"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-826"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-827"><code>	ADDL        488(R15), DI</code></span>
<span class="codeline" id="line-828"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-829"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-830"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-831"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-832"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-833"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-834"><code>	ADDL        492(R15), SI</code></span>
<span class="codeline" id="line-835"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-836"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-837"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-838"><code>	VPXOR       Y9, Y0, Y3</code></span>
<span class="codeline" id="line-839"><code>	VPADDD      32(R8), Y3, Y0</code></span>
<span class="codeline" id="line-840"><code>	VMOVDQU     Y0, 224(R14)</code></span>
<span class="codeline" id="line-841"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-842"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-843"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-844"><code>	ADDL        512(R15), BX</code></span>
<span class="codeline" id="line-845"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-846"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-847"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-848"><code>	VPALIGNR    $0x08, Y5, Y3, Y0</code></span>
<span class="codeline" id="line-849"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-850"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-851"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-852"><code>	ADDL        516(R15), CX</code></span>
<span class="codeline" id="line-853"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-854"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-855"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-856"><code>	VPXOR       Y14, Y15, Y15</code></span>
<span class="codeline" id="line-857"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-858"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-859"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-860"><code>	ADDL        520(R15), DX</code></span>
<span class="codeline" id="line-861"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-862"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-863"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-864"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-865"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-866"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-867"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-868"><code>	ADDL        524(R15), AX</code></span>
<span class="codeline" id="line-869"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-870"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-871"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-872"><code>	VPXOR       Y0, Y15, Y15</code></span>
<span class="codeline" id="line-873"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-874"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-875"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-876"><code>	ADDL        544(R15), DI</code></span>
<span class="codeline" id="line-877"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-878"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-879"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-880"><code>	VPSLLD      $0x02, Y15, Y0</code></span>
<span class="codeline" id="line-881"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-882"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-883"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-884"><code>	ADDL        548(R15), SI</code></span>
<span class="codeline" id="line-885"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-886"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-887"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-888"><code>	VPSRLD      $0x1e, Y15, Y15</code></span>
<span class="codeline" id="line-889"><code>	VPOR        Y15, Y0, Y15</code></span>
<span class="codeline" id="line-890"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-891"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-892"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-893"><code>	ADDL        552(R15), BX</code></span>
<span class="codeline" id="line-894"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-895"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-896"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-897"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-898"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-899"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-900"><code>	ADDL        556(R15), CX</code></span>
<span class="codeline" id="line-901"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-902"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-903"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-904"><code>	VPADDD      32(R8), Y15, Y0</code></span>
<span class="codeline" id="line-905"><code>	VMOVDQU     Y0, 256(R14)</code></span>
<span class="codeline" id="line-906"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-907"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-908"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-909"><code>	ADDL        576(R15), DX</code></span>
<span class="codeline" id="line-910"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-911"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-912"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-913"><code>	VPALIGNR    $0x08, Y3, Y15, Y0</code></span>
<span class="codeline" id="line-914"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-915"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-916"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-917"><code>	ADDL        580(R15), AX</code></span>
<span class="codeline" id="line-918"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-919"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-920"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-921"><code>	VPXOR       Y13, Y14, Y14</code></span>
<span class="codeline" id="line-922"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-923"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-924"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-925"><code>	ADDL        584(R15), DI</code></span>
<span class="codeline" id="line-926"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-927"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-928"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-929"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-930"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-931"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-932"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-933"><code>	ADDL        588(R15), SI</code></span>
<span class="codeline" id="line-934"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-935"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-936"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-937"><code>	VPXOR       Y0, Y14, Y14</code></span>
<span class="codeline" id="line-938"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-939"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-940"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-941"><code>	ADDL        608(R15), BX</code></span>
<span class="codeline" id="line-942"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-943"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-944"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-945"><code>	VPSLLD      $0x02, Y14, Y0</code></span>
<span class="codeline" id="line-946"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-947"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-948"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-949"><code>	ADDL        612(R15), CX</code></span>
<span class="codeline" id="line-950"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-951"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-952"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-953"><code>	VPSRLD      $0x1e, Y14, Y14</code></span>
<span class="codeline" id="line-954"><code>	VPOR        Y14, Y0, Y14</code></span>
<span class="codeline" id="line-955"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-956"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-957"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-958"><code>	ADDL        616(R15), DX</code></span>
<span class="codeline" id="line-959"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-960"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-961"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-962"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-963"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-964"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-965"><code>	ADDL        620(R15), AX</code></span>
<span class="codeline" id="line-966"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-967"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-968"><code>	VPADDD      32(R8), Y14, Y0</code></span>
<span class="codeline" id="line-969"><code>	VMOVDQU     Y0, 288(R14)</code></span>
<span class="codeline" id="line-970"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-971"><code>	ADDL        (R9), AX</code></span>
<span class="codeline" id="line-972"><code>	MOVL        AX, (R9)</code></span>
<span class="codeline" id="line-973"><code>	ADDL        4(R9), DX</code></span>
<span class="codeline" id="line-974"><code>	MOVL        DX, 4(R9)</code></span>
<span class="codeline" id="line-975"><code>	ADDL        8(R9), BX</code></span>
<span class="codeline" id="line-976"><code>	MOVL        BX, 8(R9)</code></span>
<span class="codeline" id="line-977"><code>	ADDL        12(R9), SI</code></span>
<span class="codeline" id="line-978"><code>	MOVL        SI, 12(R9)</code></span>
<span class="codeline" id="line-979"><code>	ADDL        16(R9), DI</code></span>
<span class="codeline" id="line-980"><code>	MOVL        DI, 16(R9)</code></span>
<span class="codeline" id="line-981"><code>	CMPQ        R10, R8</code></span>
<span class="codeline" id="line-982"><code>	JE          loop</code></span>
<span class="codeline" id="line-983"><code>	MOVL        DX, CX</code></span>
<span class="codeline" id="line-984"><code>	MOVL        CX, DX</code></span>
<span class="codeline" id="line-985"><code>	RORXL       $0x02, CX, CX</code></span>
<span class="codeline" id="line-986"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-987"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-988"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-989"><code>	ADDL        16(R15), DI</code></span>
<span class="codeline" id="line-990"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-991"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-992"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-993"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-994"><code>	VPALIGNR    $0x08, Y15, Y14, Y0</code></span>
<span class="codeline" id="line-995"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-996"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-997"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-998"><code>	ADDL        20(R15), SI</code></span>
<span class="codeline" id="line-999"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-1000"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1001"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1002"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1003"><code>	VPXOR       Y12, Y13, Y13</code></span>
<span class="codeline" id="line-1004"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1005"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-1006"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-1007"><code>	ADDL        24(R15), BX</code></span>
<span class="codeline" id="line-1008"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-1009"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1010"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1011"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1012"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-1013"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1014"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-1015"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-1016"><code>	ADDL        28(R15), CX</code></span>
<span class="codeline" id="line-1017"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-1018"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1019"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1020"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1021"><code>	VPXOR       Y0, Y13, Y13</code></span>
<span class="codeline" id="line-1022"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1023"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-1024"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-1025"><code>	ADDL        48(R15), DX</code></span>
<span class="codeline" id="line-1026"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-1027"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1028"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1029"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1030"><code>	VPSLLD      $0x02, Y13, Y0</code></span>
<span class="codeline" id="line-1031"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1032"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-1033"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-1034"><code>	ADDL        52(R15), AX</code></span>
<span class="codeline" id="line-1035"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-1036"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1037"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1038"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1039"><code>	VPSRLD      $0x1e, Y13, Y13</code></span>
<span class="codeline" id="line-1040"><code>	VPOR        Y13, Y0, Y13</code></span>
<span class="codeline" id="line-1041"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1042"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-1043"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-1044"><code>	ADDL        56(R15), DI</code></span>
<span class="codeline" id="line-1045"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-1046"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1047"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1048"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1049"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1050"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-1051"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-1052"><code>	ADDL        60(R15), SI</code></span>
<span class="codeline" id="line-1053"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-1054"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1055"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1056"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1057"><code>	VPADDD      64(R8), Y13, Y0</code></span>
<span class="codeline" id="line-1058"><code>	VMOVDQU     Y0, 320(R14)</code></span>
<span class="codeline" id="line-1059"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1060"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-1061"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-1062"><code>	ADDL        80(R15), BX</code></span>
<span class="codeline" id="line-1063"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-1064"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1065"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1066"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1067"><code>	VPALIGNR    $0x08, Y14, Y13, Y0</code></span>
<span class="codeline" id="line-1068"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1069"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-1070"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-1071"><code>	ADDL        84(R15), CX</code></span>
<span class="codeline" id="line-1072"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-1073"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1074"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1075"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1076"><code>	VPXOR       Y8, Y12, Y12</code></span>
<span class="codeline" id="line-1077"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1078"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-1079"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-1080"><code>	ADDL        88(R15), DX</code></span>
<span class="codeline" id="line-1081"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-1082"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1083"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1084"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1085"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-1086"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1087"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-1088"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-1089"><code>	ADDL        92(R15), AX</code></span>
<span class="codeline" id="line-1090"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-1091"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1092"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1093"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1094"><code>	VPXOR       Y0, Y12, Y12</code></span>
<span class="codeline" id="line-1095"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1096"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-1097"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-1098"><code>	ADDL        112(R15), DI</code></span>
<span class="codeline" id="line-1099"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-1100"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1101"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1102"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1103"><code>	VPSLLD      $0x02, Y12, Y0</code></span>
<span class="codeline" id="line-1104"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1105"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-1106"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-1107"><code>	ADDL        116(R15), SI</code></span>
<span class="codeline" id="line-1108"><code>	ANDNL       CX, DI, BP</code></span>
<span class="codeline" id="line-1109"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1110"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1111"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1112"><code>	VPSRLD      $0x1e, Y12, Y12</code></span>
<span class="codeline" id="line-1113"><code>	VPOR        Y12, Y0, Y12</code></span>
<span class="codeline" id="line-1114"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1115"><code>	XORL        BP, DI</code></span>
<span class="codeline" id="line-1116"><code>	LEAL        (SI)(R12*1), SI</code></span>
<span class="codeline" id="line-1117"><code>	ADDL        120(R15), BX</code></span>
<span class="codeline" id="line-1118"><code>	ANDNL       DX, SI, BP</code></span>
<span class="codeline" id="line-1119"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1120"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1121"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1122"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1123"><code>	XORL        BP, SI</code></span>
<span class="codeline" id="line-1124"><code>	LEAL        (BX)(R12*1), BX</code></span>
<span class="codeline" id="line-1125"><code>	ADDL        124(R15), CX</code></span>
<span class="codeline" id="line-1126"><code>	ANDNL       AX, BX, BP</code></span>
<span class="codeline" id="line-1127"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1128"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1129"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1130"><code>	VPADDD      64(R8), Y12, Y0</code></span>
<span class="codeline" id="line-1131"><code>	VMOVDQU     Y0, 352(R14)</code></span>
<span class="codeline" id="line-1132"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1133"><code>	XORL        BP, BX</code></span>
<span class="codeline" id="line-1134"><code>	LEAL        (CX)(R12*1), CX</code></span>
<span class="codeline" id="line-1135"><code>	ADDL        144(R15), DX</code></span>
<span class="codeline" id="line-1136"><code>	ANDNL       DI, CX, BP</code></span>
<span class="codeline" id="line-1137"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1138"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1139"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1140"><code>	VPALIGNR    $0x08, Y13, Y12, Y0</code></span>
<span class="codeline" id="line-1141"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1142"><code>	XORL        BP, CX</code></span>
<span class="codeline" id="line-1143"><code>	LEAL        (DX)(R12*1), DX</code></span>
<span class="codeline" id="line-1144"><code>	ADDL        148(R15), AX</code></span>
<span class="codeline" id="line-1145"><code>	ANDNL       SI, DX, BP</code></span>
<span class="codeline" id="line-1146"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1147"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1148"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1149"><code>	VPXOR       Y7, Y8, Y8</code></span>
<span class="codeline" id="line-1150"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1151"><code>	XORL        BP, DX</code></span>
<span class="codeline" id="line-1152"><code>	LEAL        (AX)(R12*1), AX</code></span>
<span class="codeline" id="line-1153"><code>	ADDL        152(R15), DI</code></span>
<span class="codeline" id="line-1154"><code>	ANDNL       BX, AX, BP</code></span>
<span class="codeline" id="line-1155"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1156"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1157"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1158"><code>	VPXOR       Y15, Y0, Y0</code></span>
<span class="codeline" id="line-1159"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1160"><code>	XORL        BP, AX</code></span>
<span class="codeline" id="line-1161"><code>	LEAL        (DI)(R12*1), DI</code></span>
<span class="codeline" id="line-1162"><code>	ADDL        156(R15), SI</code></span>
<span class="codeline" id="line-1163"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1164"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1165"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1166"><code>	VPXOR       Y0, Y8, Y8</code></span>
<span class="codeline" id="line-1167"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1168"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1169"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1170"><code>	ADDL        176(R15), BX</code></span>
<span class="codeline" id="line-1171"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1172"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1173"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1174"><code>	VPSLLD      $0x02, Y8, Y0</code></span>
<span class="codeline" id="line-1175"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1176"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1177"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1178"><code>	ADDL        180(R15), CX</code></span>
<span class="codeline" id="line-1179"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1180"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1181"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1182"><code>	VPSRLD      $0x1e, Y8, Y8</code></span>
<span class="codeline" id="line-1183"><code>	VPOR        Y8, Y0, Y8</code></span>
<span class="codeline" id="line-1184"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1185"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1186"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1187"><code>	ADDL        184(R15), DX</code></span>
<span class="codeline" id="line-1188"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1189"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1190"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1191"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1192"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1193"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1194"><code>	ADDL        188(R15), AX</code></span>
<span class="codeline" id="line-1195"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1196"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1197"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1198"><code>	VPADDD      64(R8), Y8, Y0</code></span>
<span class="codeline" id="line-1199"><code>	VMOVDQU     Y0, 384(R14)</code></span>
<span class="codeline" id="line-1200"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1201"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1202"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1203"><code>	ADDL        208(R15), DI</code></span>
<span class="codeline" id="line-1204"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1205"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1206"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1207"><code>	VPALIGNR    $0x08, Y12, Y8, Y0</code></span>
<span class="codeline" id="line-1208"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1209"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1210"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1211"><code>	ADDL        212(R15), SI</code></span>
<span class="codeline" id="line-1212"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1213"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1214"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1215"><code>	VPXOR       Y5, Y7, Y7</code></span>
<span class="codeline" id="line-1216"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1217"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1218"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1219"><code>	ADDL        216(R15), BX</code></span>
<span class="codeline" id="line-1220"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1221"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1222"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1223"><code>	VPXOR       Y14, Y0, Y0</code></span>
<span class="codeline" id="line-1224"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1225"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1226"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1227"><code>	ADDL        220(R15), CX</code></span>
<span class="codeline" id="line-1228"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1229"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1230"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1231"><code>	VPXOR       Y0, Y7, Y7</code></span>
<span class="codeline" id="line-1232"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1233"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1234"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1235"><code>	ADDL        240(R15), DX</code></span>
<span class="codeline" id="line-1236"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1237"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1238"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1239"><code>	VPSLLD      $0x02, Y7, Y0</code></span>
<span class="codeline" id="line-1240"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1241"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1242"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1243"><code>	ADDL        244(R15), AX</code></span>
<span class="codeline" id="line-1244"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1245"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1246"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1247"><code>	VPSRLD      $0x1e, Y7, Y7</code></span>
<span class="codeline" id="line-1248"><code>	VPOR        Y7, Y0, Y7</code></span>
<span class="codeline" id="line-1249"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1250"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1251"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1252"><code>	ADDL        248(R15), DI</code></span>
<span class="codeline" id="line-1253"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1254"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1255"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1256"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1257"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1258"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1259"><code>	ADDL        252(R15), SI</code></span>
<span class="codeline" id="line-1260"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1261"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1262"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1263"><code>	VPADDD      64(R8), Y7, Y0</code></span>
<span class="codeline" id="line-1264"><code>	VMOVDQU     Y0, 416(R14)</code></span>
<span class="codeline" id="line-1265"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1266"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1267"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1268"><code>	ADDL        272(R15), BX</code></span>
<span class="codeline" id="line-1269"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1270"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1271"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1272"><code>	VPALIGNR    $0x08, Y8, Y7, Y0</code></span>
<span class="codeline" id="line-1273"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1274"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1275"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1276"><code>	ADDL        276(R15), CX</code></span>
<span class="codeline" id="line-1277"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1278"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1279"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1280"><code>	VPXOR       Y3, Y5, Y5</code></span>
<span class="codeline" id="line-1281"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1282"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1283"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1284"><code>	ADDL        280(R15), DX</code></span>
<span class="codeline" id="line-1285"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1286"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1287"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1288"><code>	VPXOR       Y13, Y0, Y0</code></span>
<span class="codeline" id="line-1289"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1290"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1291"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1292"><code>	ADDL        284(R15), AX</code></span>
<span class="codeline" id="line-1293"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1294"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1295"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1296"><code>	VPXOR       Y0, Y5, Y5</code></span>
<span class="codeline" id="line-1297"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1298"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1299"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1300"><code>	ADDL        304(R15), DI</code></span>
<span class="codeline" id="line-1301"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1302"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1303"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1304"><code>	VPSLLD      $0x02, Y5, Y0</code></span>
<span class="codeline" id="line-1305"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1306"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1307"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1308"><code>	ADDL        308(R15), SI</code></span>
<span class="codeline" id="line-1309"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1310"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1311"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1312"><code>	VPSRLD      $0x1e, Y5, Y5</code></span>
<span class="codeline" id="line-1313"><code>	VPOR        Y5, Y0, Y5</code></span>
<span class="codeline" id="line-1314"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1315"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1316"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1317"><code>	ADDL        312(R15), BX</code></span>
<span class="codeline" id="line-1318"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1319"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1320"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1321"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1322"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1323"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1324"><code>	ADDL        316(R15), CX</code></span>
<span class="codeline" id="line-1325"><code>	VPADDD      64(R8), Y5, Y0</code></span>
<span class="codeline" id="line-1326"><code>	VMOVDQU     Y0, 448(R14)</code></span>
<span class="codeline" id="line-1327"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1328"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-1329"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-1330"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1331"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1332"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-1333"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1334"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-1335"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1336"><code>	ADDL        336(R15), DX</code></span>
<span class="codeline" id="line-1337"><code>	VPALIGNR    $0x08, Y7, Y5, Y0</code></span>
<span class="codeline" id="line-1338"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1339"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-1340"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-1341"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1342"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1343"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-1344"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1345"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-1346"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1347"><code>	ADDL        340(R15), AX</code></span>
<span class="codeline" id="line-1348"><code>	VPXOR       Y15, Y3, Y3</code></span>
<span class="codeline" id="line-1349"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1350"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-1351"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-1352"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1353"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1354"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-1355"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1356"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-1357"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1358"><code>	ADDL        344(R15), DI</code></span>
<span class="codeline" id="line-1359"><code>	VPXOR       Y12, Y0, Y0</code></span>
<span class="codeline" id="line-1360"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1361"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-1362"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-1363"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1364"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1365"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-1366"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1367"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-1368"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1369"><code>	ADDL        348(R15), SI</code></span>
<span class="codeline" id="line-1370"><code>	VPXOR       Y0, Y3, Y3</code></span>
<span class="codeline" id="line-1371"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1372"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-1373"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-1374"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1375"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1376"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-1377"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1378"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-1379"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1380"><code>	ADDL        368(R15), BX</code></span>
<span class="codeline" id="line-1381"><code>	VPSLLD      $0x02, Y3, Y0</code></span>
<span class="codeline" id="line-1382"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1383"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-1384"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-1385"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1386"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1387"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-1388"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1389"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-1390"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1391"><code>	ADDL        372(R15), CX</code></span>
<span class="codeline" id="line-1392"><code>	VPSRLD      $0x1e, Y3, Y3</code></span>
<span class="codeline" id="line-1393"><code>	VPOR        Y3, Y0, Y3</code></span>
<span class="codeline" id="line-1394"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1395"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-1396"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-1397"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1398"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1399"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-1400"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1401"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-1402"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1403"><code>	ADDL        376(R15), DX</code></span>
<span class="codeline" id="line-1404"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1405"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-1406"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-1407"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1408"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1409"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-1410"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1411"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-1412"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1413"><code>	ADDL        380(R15), AX</code></span>
<span class="codeline" id="line-1414"><code>	VPADDD      96(R8), Y3, Y0</code></span>
<span class="codeline" id="line-1415"><code>	VMOVDQU     Y0, 480(R14)</code></span>
<span class="codeline" id="line-1416"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1417"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-1418"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-1419"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1420"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1421"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-1422"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1423"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-1424"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1425"><code>	ADDL        400(R15), DI</code></span>
<span class="codeline" id="line-1426"><code>	VPALIGNR    $0x08, Y5, Y3, Y0</code></span>
<span class="codeline" id="line-1427"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1428"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-1429"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-1430"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1431"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1432"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-1433"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1434"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-1435"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1436"><code>	ADDL        404(R15), SI</code></span>
<span class="codeline" id="line-1437"><code>	VPXOR       Y14, Y15, Y15</code></span>
<span class="codeline" id="line-1438"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1439"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-1440"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-1441"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1442"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1443"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-1444"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1445"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-1446"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1447"><code>	ADDL        408(R15), BX</code></span>
<span class="codeline" id="line-1448"><code>	VPXOR       Y8, Y0, Y0</code></span>
<span class="codeline" id="line-1449"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1450"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-1451"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-1452"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1453"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1454"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-1455"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1456"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-1457"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1458"><code>	ADDL        412(R15), CX</code></span>
<span class="codeline" id="line-1459"><code>	VPXOR       Y0, Y15, Y15</code></span>
<span class="codeline" id="line-1460"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1461"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-1462"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-1463"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1464"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1465"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-1466"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1467"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-1468"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1469"><code>	ADDL        432(R15), DX</code></span>
<span class="codeline" id="line-1470"><code>	VPSLLD      $0x02, Y15, Y0</code></span>
<span class="codeline" id="line-1471"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1472"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-1473"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-1474"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1475"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1476"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-1477"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1478"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-1479"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1480"><code>	ADDL        436(R15), AX</code></span>
<span class="codeline" id="line-1481"><code>	VPSRLD      $0x1e, Y15, Y15</code></span>
<span class="codeline" id="line-1482"><code>	VPOR        Y15, Y0, Y15</code></span>
<span class="codeline" id="line-1483"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1484"><code>	MOVL        BX, BP</code></span>
<span class="codeline" id="line-1485"><code>	ORL         DX, BP</code></span>
<span class="codeline" id="line-1486"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1487"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1488"><code>	ANDL        SI, BP</code></span>
<span class="codeline" id="line-1489"><code>	ANDL        BX, DX</code></span>
<span class="codeline" id="line-1490"><code>	ORL         BP, DX</code></span>
<span class="codeline" id="line-1491"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1492"><code>	ADDL        440(R15), DI</code></span>
<span class="codeline" id="line-1493"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1494"><code>	MOVL        CX, BP</code></span>
<span class="codeline" id="line-1495"><code>	ORL         AX, BP</code></span>
<span class="codeline" id="line-1496"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1497"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1498"><code>	ANDL        BX, BP</code></span>
<span class="codeline" id="line-1499"><code>	ANDL        CX, AX</code></span>
<span class="codeline" id="line-1500"><code>	ORL         BP, AX</code></span>
<span class="codeline" id="line-1501"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1502"><code>	ADDL        444(R15), SI</code></span>
<span class="codeline" id="line-1503"><code>	VPADDD      96(R8), Y15, Y0</code></span>
<span class="codeline" id="line-1504"><code>	VMOVDQU     Y0, 512(R14)</code></span>
<span class="codeline" id="line-1505"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1506"><code>	MOVL        DX, BP</code></span>
<span class="codeline" id="line-1507"><code>	ORL         DI, BP</code></span>
<span class="codeline" id="line-1508"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1509"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1510"><code>	ANDL        CX, BP</code></span>
<span class="codeline" id="line-1511"><code>	ANDL        DX, DI</code></span>
<span class="codeline" id="line-1512"><code>	ORL         BP, DI</code></span>
<span class="codeline" id="line-1513"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1514"><code>	ADDL        464(R15), BX</code></span>
<span class="codeline" id="line-1515"><code>	VPALIGNR    $0x08, Y3, Y15, Y0</code></span>
<span class="codeline" id="line-1516"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1517"><code>	MOVL        AX, BP</code></span>
<span class="codeline" id="line-1518"><code>	ORL         SI, BP</code></span>
<span class="codeline" id="line-1519"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1520"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1521"><code>	ANDL        DX, BP</code></span>
<span class="codeline" id="line-1522"><code>	ANDL        AX, SI</code></span>
<span class="codeline" id="line-1523"><code>	ORL         BP, SI</code></span>
<span class="codeline" id="line-1524"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1525"><code>	ADDL        468(R15), CX</code></span>
<span class="codeline" id="line-1526"><code>	VPXOR       Y13, Y14, Y14</code></span>
<span class="codeline" id="line-1527"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1528"><code>	MOVL        DI, BP</code></span>
<span class="codeline" id="line-1529"><code>	ORL         BX, BP</code></span>
<span class="codeline" id="line-1530"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1531"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1532"><code>	ANDL        AX, BP</code></span>
<span class="codeline" id="line-1533"><code>	ANDL        DI, BX</code></span>
<span class="codeline" id="line-1534"><code>	ORL         BP, BX</code></span>
<span class="codeline" id="line-1535"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1536"><code>	ADDL        472(R15), DX</code></span>
<span class="codeline" id="line-1537"><code>	VPXOR       Y7, Y0, Y0</code></span>
<span class="codeline" id="line-1538"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1539"><code>	MOVL        SI, BP</code></span>
<span class="codeline" id="line-1540"><code>	ORL         CX, BP</code></span>
<span class="codeline" id="line-1541"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1542"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1543"><code>	ANDL        DI, BP</code></span>
<span class="codeline" id="line-1544"><code>	ANDL        SI, CX</code></span>
<span class="codeline" id="line-1545"><code>	ORL         BP, CX</code></span>
<span class="codeline" id="line-1546"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1547"><code>	ADDL        476(R15), AX</code></span>
<span class="codeline" id="line-1548"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1549"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1550"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1551"><code>	VPXOR       Y0, Y14, Y14</code></span>
<span class="codeline" id="line-1552"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1553"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1554"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1555"><code>	ADDQ        $0x80, R13</code></span>
<span class="codeline" id="line-1556"><code>	CMPQ        R13, R11</code></span>
<span class="codeline" id="line-1557"><code>	CMOVQCC     R8, R10</code></span>
<span class="codeline" id="line-1558"><code>	ADDL        496(R15), DI</code></span>
<span class="codeline" id="line-1559"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1560"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1561"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1562"><code>	VPSLLD      $0x02, Y14, Y0</code></span>
<span class="codeline" id="line-1563"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1564"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1565"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1566"><code>	ADDL        500(R15), SI</code></span>
<span class="codeline" id="line-1567"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1568"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1569"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1570"><code>	VPSRLD      $0x1e, Y14, Y14</code></span>
<span class="codeline" id="line-1571"><code>	VPOR        Y14, Y0, Y14</code></span>
<span class="codeline" id="line-1572"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1573"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1574"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1575"><code>	ADDL        504(R15), BX</code></span>
<span class="codeline" id="line-1576"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1577"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1578"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1579"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1580"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1581"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1582"><code>	ADDL        508(R15), CX</code></span>
<span class="codeline" id="line-1583"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1584"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1585"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1586"><code>	VPADDD      96(R8), Y14, Y0</code></span>
<span class="codeline" id="line-1587"><code>	VMOVDQU     Y0, 544(R14)</code></span>
<span class="codeline" id="line-1588"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1589"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1590"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1591"><code>	ADDL        528(R15), DX</code></span>
<span class="codeline" id="line-1592"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1593"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1594"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1595"><code>	VPALIGNR    $0x08, Y15, Y14, Y0</code></span>
<span class="codeline" id="line-1596"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1597"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1598"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1599"><code>	ADDL        532(R15), AX</code></span>
<span class="codeline" id="line-1600"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1601"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1602"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1603"><code>	VPXOR       Y12, Y13, Y13</code></span>
<span class="codeline" id="line-1604"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1605"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1606"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1607"><code>	ADDL        536(R15), DI</code></span>
<span class="codeline" id="line-1608"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1609"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1610"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1611"><code>	VPXOR       Y5, Y0, Y0</code></span>
<span class="codeline" id="line-1612"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1613"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1614"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1615"><code>	ADDL        540(R15), SI</code></span>
<span class="codeline" id="line-1616"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1617"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1618"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1619"><code>	VPXOR       Y0, Y13, Y13</code></span>
<span class="codeline" id="line-1620"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1621"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1622"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1623"><code>	ADDL        560(R15), BX</code></span>
<span class="codeline" id="line-1624"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1625"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1626"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1627"><code>	VPSLLD      $0x02, Y13, Y0</code></span>
<span class="codeline" id="line-1628"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1629"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1630"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1631"><code>	ADDL        564(R15), CX</code></span>
<span class="codeline" id="line-1632"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1633"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1634"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1635"><code>	VPSRLD      $0x1e, Y13, Y13</code></span>
<span class="codeline" id="line-1636"><code>	VPOR        Y13, Y0, Y13</code></span>
<span class="codeline" id="line-1637"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1638"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1639"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1640"><code>	ADDL        568(R15), DX</code></span>
<span class="codeline" id="line-1641"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1642"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1643"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1644"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1645"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1646"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1647"><code>	ADDL        572(R15), AX</code></span>
<span class="codeline" id="line-1648"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1649"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1650"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1651"><code>	VPADDD      96(R8), Y13, Y0</code></span>
<span class="codeline" id="line-1652"><code>	VMOVDQU     Y0, 576(R14)</code></span>
<span class="codeline" id="line-1653"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1654"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1655"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1656"><code>	ADDL        592(R15), DI</code></span>
<span class="codeline" id="line-1657"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1658"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1659"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1660"><code>	VPALIGNR    $0x08, Y14, Y13, Y0</code></span>
<span class="codeline" id="line-1661"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1662"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1663"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1664"><code>	ADDL        596(R15), SI</code></span>
<span class="codeline" id="line-1665"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1666"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1667"><code>	RORXL       $0x02, DI, AX</code></span>
<span class="codeline" id="line-1668"><code>	VPXOR       Y8, Y12, Y12</code></span>
<span class="codeline" id="line-1669"><code>	XORL        DX, DI</code></span>
<span class="codeline" id="line-1670"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1671"><code>	XORL        CX, DI</code></span>
<span class="codeline" id="line-1672"><code>	ADDL        600(R15), BX</code></span>
<span class="codeline" id="line-1673"><code>	LEAL        (BX)(DI*1), BX</code></span>
<span class="codeline" id="line-1674"><code>	RORXL       $0x1b, SI, R12</code></span>
<span class="codeline" id="line-1675"><code>	RORXL       $0x02, SI, DI</code></span>
<span class="codeline" id="line-1676"><code>	VPXOR       Y3, Y0, Y0</code></span>
<span class="codeline" id="line-1677"><code>	XORL        AX, SI</code></span>
<span class="codeline" id="line-1678"><code>	ADDL        R12, BX</code></span>
<span class="codeline" id="line-1679"><code>	XORL        DX, SI</code></span>
<span class="codeline" id="line-1680"><code>	ADDL        604(R15), CX</code></span>
<span class="codeline" id="line-1681"><code>	LEAL        (CX)(SI*1), CX</code></span>
<span class="codeline" id="line-1682"><code>	RORXL       $0x1b, BX, R12</code></span>
<span class="codeline" id="line-1683"><code>	RORXL       $0x02, BX, SI</code></span>
<span class="codeline" id="line-1684"><code>	VPXOR       Y0, Y12, Y12</code></span>
<span class="codeline" id="line-1685"><code>	XORL        DI, BX</code></span>
<span class="codeline" id="line-1686"><code>	ADDL        R12, CX</code></span>
<span class="codeline" id="line-1687"><code>	XORL        AX, BX</code></span>
<span class="codeline" id="line-1688"><code>	ADDL        624(R15), DX</code></span>
<span class="codeline" id="line-1689"><code>	LEAL        (DX)(BX*1), DX</code></span>
<span class="codeline" id="line-1690"><code>	RORXL       $0x1b, CX, R12</code></span>
<span class="codeline" id="line-1691"><code>	RORXL       $0x02, CX, BX</code></span>
<span class="codeline" id="line-1692"><code>	VPSLLD      $0x02, Y12, Y0</code></span>
<span class="codeline" id="line-1693"><code>	XORL        SI, CX</code></span>
<span class="codeline" id="line-1694"><code>	ADDL        R12, DX</code></span>
<span class="codeline" id="line-1695"><code>	XORL        DI, CX</code></span>
<span class="codeline" id="line-1696"><code>	ADDL        628(R15), AX</code></span>
<span class="codeline" id="line-1697"><code>	LEAL        (AX)(CX*1), AX</code></span>
<span class="codeline" id="line-1698"><code>	RORXL       $0x1b, DX, R12</code></span>
<span class="codeline" id="line-1699"><code>	RORXL       $0x02, DX, CX</code></span>
<span class="codeline" id="line-1700"><code>	VPSRLD      $0x1e, Y12, Y12</code></span>
<span class="codeline" id="line-1701"><code>	VPOR        Y12, Y0, Y12</code></span>
<span class="codeline" id="line-1702"><code>	XORL        BX, DX</code></span>
<span class="codeline" id="line-1703"><code>	ADDL        R12, AX</code></span>
<span class="codeline" id="line-1704"><code>	XORL        SI, DX</code></span>
<span class="codeline" id="line-1705"><code>	ADDL        632(R15), DI</code></span>
<span class="codeline" id="line-1706"><code>	LEAL        (DI)(DX*1), DI</code></span>
<span class="codeline" id="line-1707"><code>	RORXL       $0x1b, AX, R12</code></span>
<span class="codeline" id="line-1708"><code>	RORXL       $0x02, AX, DX</code></span>
<span class="codeline" id="line-1709"><code>	XORL        CX, AX</code></span>
<span class="codeline" id="line-1710"><code>	ADDL        R12, DI</code></span>
<span class="codeline" id="line-1711"><code>	XORL        BX, AX</code></span>
<span class="codeline" id="line-1712"><code>	ADDL        636(R15), SI</code></span>
<span class="codeline" id="line-1713"><code>	LEAL        (SI)(AX*1), SI</code></span>
<span class="codeline" id="line-1714"><code>	RORXL       $0x1b, DI, R12</code></span>
<span class="codeline" id="line-1715"><code>	VPADDD      96(R8), Y12, Y0</code></span>
<span class="codeline" id="line-1716"><code>	VMOVDQU     Y0, 608(R14)</code></span>
<span class="codeline" id="line-1717"><code>	ADDL        R12, SI</code></span>
<span class="codeline" id="line-1718"><code>	ADDL        (R9), SI</code></span>
<span class="codeline" id="line-1719"><code>	MOVL        SI, (R9)</code></span>
<span class="codeline" id="line-1720"><code>	ADDL        4(R9), DI</code></span>
<span class="codeline" id="line-1721"><code>	MOVL        DI, 4(R9)</code></span>
<span class="codeline" id="line-1722"><code>	ADDL        8(R9), DX</code></span>
<span class="codeline" id="line-1723"><code>	MOVL        DX, 8(R9)</code></span>
<span class="codeline" id="line-1724"><code>	ADDL        12(R9), CX</code></span>
<span class="codeline" id="line-1725"><code>	MOVL        CX, 12(R9)</code></span>
<span class="codeline" id="line-1726"><code>	ADDL        16(R9), BX</code></span>
<span class="codeline" id="line-1727"><code>	MOVL        BX, 16(R9)</code></span>
<span class="codeline" id="line-1728"><code>	MOVL        SI, R12</code></span>
<span class="codeline" id="line-1729"><code>	MOVL        DI, SI</code></span>
<span class="codeline" id="line-1730"><code>	MOVL        DX, DI</code></span>
<span class="codeline" id="line-1731"><code>	MOVL        BX, DX</code></span>
<span class="codeline" id="line-1732"><code>	MOVL        CX, AX</code></span>
<span class="codeline" id="line-1733"><code>	MOVL        R12, CX</code></span>
<span class="codeline" id="line-1734"><code>	XCHGQ       R15, R14</code></span>
<span class="codeline" id="line-1735"><code>	JMP         loop</code></span>
<span class="codeline" id="line-1736"><code></code></span>
<span class="codeline" id="line-1737"><code>DATA K_XMM_AR&lt;&gt;+0(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1738"><code>DATA K_XMM_AR&lt;&gt;+4(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1739"><code>DATA K_XMM_AR&lt;&gt;+8(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1740"><code>DATA K_XMM_AR&lt;&gt;+12(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1741"><code>DATA K_XMM_AR&lt;&gt;+16(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1742"><code>DATA K_XMM_AR&lt;&gt;+20(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1743"><code>DATA K_XMM_AR&lt;&gt;+24(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1744"><code>DATA K_XMM_AR&lt;&gt;+28(SB)/4, $0x5a827999</code></span>
<span class="codeline" id="line-1745"><code>DATA K_XMM_AR&lt;&gt;+32(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1746"><code>DATA K_XMM_AR&lt;&gt;+36(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1747"><code>DATA K_XMM_AR&lt;&gt;+40(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1748"><code>DATA K_XMM_AR&lt;&gt;+44(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1749"><code>DATA K_XMM_AR&lt;&gt;+48(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1750"><code>DATA K_XMM_AR&lt;&gt;+52(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1751"><code>DATA K_XMM_AR&lt;&gt;+56(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1752"><code>DATA K_XMM_AR&lt;&gt;+60(SB)/4, $0x6ed9eba1</code></span>
<span class="codeline" id="line-1753"><code>DATA K_XMM_AR&lt;&gt;+64(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1754"><code>DATA K_XMM_AR&lt;&gt;+68(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1755"><code>DATA K_XMM_AR&lt;&gt;+72(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1756"><code>DATA K_XMM_AR&lt;&gt;+76(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1757"><code>DATA K_XMM_AR&lt;&gt;+80(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1758"><code>DATA K_XMM_AR&lt;&gt;+84(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1759"><code>DATA K_XMM_AR&lt;&gt;+88(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1760"><code>DATA K_XMM_AR&lt;&gt;+92(SB)/4, $0x8f1bbcdc</code></span>
<span class="codeline" id="line-1761"><code>DATA K_XMM_AR&lt;&gt;+96(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1762"><code>DATA K_XMM_AR&lt;&gt;+100(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1763"><code>DATA K_XMM_AR&lt;&gt;+104(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1764"><code>DATA K_XMM_AR&lt;&gt;+108(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1765"><code>DATA K_XMM_AR&lt;&gt;+112(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1766"><code>DATA K_XMM_AR&lt;&gt;+116(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1767"><code>DATA K_XMM_AR&lt;&gt;+120(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1768"><code>DATA K_XMM_AR&lt;&gt;+124(SB)/4, $0xca62c1d6</code></span>
<span class="codeline" id="line-1769"><code>GLOBL K_XMM_AR&lt;&gt;(SB), RODATA, $128</code></span>
<span class="codeline" id="line-1770"><code></code></span>
<span class="codeline" id="line-1771"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+0(SB)/4, $0x00010203</code></span>
<span class="codeline" id="line-1772"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+4(SB)/4, $0x04050607</code></span>
<span class="codeline" id="line-1773"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+8(SB)/4, $0x08090a0b</code></span>
<span class="codeline" id="line-1774"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+12(SB)/4, $0x0c0d0e0f</code></span>
<span class="codeline" id="line-1775"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+16(SB)/4, $0x00010203</code></span>
<span class="codeline" id="line-1776"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+20(SB)/4, $0x04050607</code></span>
<span class="codeline" id="line-1777"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+24(SB)/4, $0x08090a0b</code></span>
<span class="codeline" id="line-1778"><code>DATA BSWAP_SHUFB_CTL&lt;&gt;+28(SB)/4, $0x0c0d0e0f</code></span>
<span class="codeline" id="line-1779"><code>GLOBL BSWAP_SHUFB_CTL&lt;&gt;(SB), RODATA, $32</code></span>
<span class="codeline" id="line-1780"><code></code></span>
<span class="codeline" id="line-1781"><code>// func blockSHANI(dig *digest, p []byte)</code></span>
<span class="codeline" id="line-1782"><code>// Requires: AVX, SHA, SSE2, SSE4.1, SSSE3</code></span>
<span class="codeline" id="line-1783"><code>TEXT Â·blockSHANI(SB), $48-32</code></span>
<span class="codeline" id="line-1784"><code>	MOVQ dig+0(FP), DI</code></span>
<span class="codeline" id="line-1785"><code>	MOVQ p_base+8(FP), SI</code></span>
<span class="codeline" id="line-1786"><code>	MOVQ p_len+16(FP), DX</code></span>
<span class="codeline" id="line-1787"><code>	CMPQ DX, $0x00</code></span>
<span class="codeline" id="line-1788"><code>	JEQ  done</code></span>
<span class="codeline" id="line-1789"><code>	ADDQ SI, DX</code></span>
<span class="codeline" id="line-1790"><code></code></span>
<span class="codeline" id="line-1791"><code>	// Allocate space on the stack for saving ABCD and E0, and align it to 16 bytes</code></span>
<span class="codeline" id="line-1792"><code>	LEAQ 15(SP), AX</code></span>
<span class="codeline" id="line-1793"><code>	MOVQ $0x000000000000000f, CX</code></span>
<span class="codeline" id="line-1794"><code>	NOTQ CX</code></span>
<span class="codeline" id="line-1795"><code>	ANDQ CX, AX</code></span>
<span class="codeline" id="line-1796"><code></code></span>
<span class="codeline" id="line-1797"><code>	// Load initial hash state</code></span>
<span class="codeline" id="line-1798"><code>	PINSRD  $0x03, 16(DI), X5</code></span>
<span class="codeline" id="line-1799"><code>	VMOVDQU (DI), X0</code></span>
<span class="codeline" id="line-1800"><code>	PAND    upper_mask&lt;&gt;+0(SB), X5</code></span>
<span class="codeline" id="line-1801"><code>	PSHUFD  $0x1b, X0, X0</code></span>
<span class="codeline" id="line-1802"><code>	VMOVDQA shuffle_mask&lt;&gt;+0(SB), X7</code></span>
<span class="codeline" id="line-1803"><code></code></span>
<span class="codeline" id="line-1804"><code>loop:</code></span>
<span class="codeline" id="line-1805"><code>	// Save ABCD and E working values</code></span>
<span class="codeline" id="line-1806"><code>	VMOVDQA X5, (AX)</code></span>
<span class="codeline" id="line-1807"><code>	VMOVDQA X0, 16(AX)</code></span>
<span class="codeline" id="line-1808"><code></code></span>
<span class="codeline" id="line-1809"><code>	// Rounds 0-3</code></span>
<span class="codeline" id="line-1810"><code>	VMOVDQU   (SI), X1</code></span>
<span class="codeline" id="line-1811"><code>	PSHUFB    X7, X1</code></span>
<span class="codeline" id="line-1812"><code>	PADDD     X1, X5</code></span>
<span class="codeline" id="line-1813"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1814"><code>	SHA1RNDS4 $0x00, X5, X0</code></span>
<span class="codeline" id="line-1815"><code></code></span>
<span class="codeline" id="line-1816"><code>	// Rounds 4-7</code></span>
<span class="codeline" id="line-1817"><code>	VMOVDQU   16(SI), X2</code></span>
<span class="codeline" id="line-1818"><code>	PSHUFB    X7, X2</code></span>
<span class="codeline" id="line-1819"><code>	SHA1NEXTE X2, X6</code></span>
<span class="codeline" id="line-1820"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1821"><code>	SHA1RNDS4 $0x00, X6, X0</code></span>
<span class="codeline" id="line-1822"><code>	SHA1MSG1  X2, X1</code></span>
<span class="codeline" id="line-1823"><code></code></span>
<span class="codeline" id="line-1824"><code>	// Rounds 8-11</code></span>
<span class="codeline" id="line-1825"><code>	VMOVDQU   32(SI), X3</code></span>
<span class="codeline" id="line-1826"><code>	PSHUFB    X7, X3</code></span>
<span class="codeline" id="line-1827"><code>	SHA1NEXTE X3, X5</code></span>
<span class="codeline" id="line-1828"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1829"><code>	SHA1RNDS4 $0x00, X5, X0</code></span>
<span class="codeline" id="line-1830"><code>	SHA1MSG1  X3, X2</code></span>
<span class="codeline" id="line-1831"><code>	PXOR      X3, X1</code></span>
<span class="codeline" id="line-1832"><code></code></span>
<span class="codeline" id="line-1833"><code>	// Rounds 12-15</code></span>
<span class="codeline" id="line-1834"><code>	VMOVDQU   48(SI), X4</code></span>
<span class="codeline" id="line-1835"><code>	PSHUFB    X7, X4</code></span>
<span class="codeline" id="line-1836"><code>	SHA1NEXTE X4, X6</code></span>
<span class="codeline" id="line-1837"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1838"><code>	SHA1MSG2  X4, X1</code></span>
<span class="codeline" id="line-1839"><code>	SHA1RNDS4 $0x00, X6, X0</code></span>
<span class="codeline" id="line-1840"><code>	SHA1MSG1  X4, X3</code></span>
<span class="codeline" id="line-1841"><code>	PXOR      X4, X2</code></span>
<span class="codeline" id="line-1842"><code></code></span>
<span class="codeline" id="line-1843"><code>	// Rounds 16-19</code></span>
<span class="codeline" id="line-1844"><code>	SHA1NEXTE X1, X5</code></span>
<span class="codeline" id="line-1845"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1846"><code>	SHA1MSG2  X1, X2</code></span>
<span class="codeline" id="line-1847"><code>	SHA1RNDS4 $0x00, X5, X0</code></span>
<span class="codeline" id="line-1848"><code>	SHA1MSG1  X1, X4</code></span>
<span class="codeline" id="line-1849"><code>	PXOR      X1, X3</code></span>
<span class="codeline" id="line-1850"><code></code></span>
<span class="codeline" id="line-1851"><code>	// Rounds 20-23</code></span>
<span class="codeline" id="line-1852"><code>	SHA1NEXTE X2, X6</code></span>
<span class="codeline" id="line-1853"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1854"><code>	SHA1MSG2  X2, X3</code></span>
<span class="codeline" id="line-1855"><code>	SHA1RNDS4 $0x01, X6, X0</code></span>
<span class="codeline" id="line-1856"><code>	SHA1MSG1  X2, X1</code></span>
<span class="codeline" id="line-1857"><code>	PXOR      X2, X4</code></span>
<span class="codeline" id="line-1858"><code></code></span>
<span class="codeline" id="line-1859"><code>	// Rounds 24-27</code></span>
<span class="codeline" id="line-1860"><code>	SHA1NEXTE X3, X5</code></span>
<span class="codeline" id="line-1861"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1862"><code>	SHA1MSG2  X3, X4</code></span>
<span class="codeline" id="line-1863"><code>	SHA1RNDS4 $0x01, X5, X0</code></span>
<span class="codeline" id="line-1864"><code>	SHA1MSG1  X3, X2</code></span>
<span class="codeline" id="line-1865"><code>	PXOR      X3, X1</code></span>
<span class="codeline" id="line-1866"><code></code></span>
<span class="codeline" id="line-1867"><code>	// Rounds 28-31</code></span>
<span class="codeline" id="line-1868"><code>	SHA1NEXTE X4, X6</code></span>
<span class="codeline" id="line-1869"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1870"><code>	SHA1MSG2  X4, X1</code></span>
<span class="codeline" id="line-1871"><code>	SHA1RNDS4 $0x01, X6, X0</code></span>
<span class="codeline" id="line-1872"><code>	SHA1MSG1  X4, X3</code></span>
<span class="codeline" id="line-1873"><code>	PXOR      X4, X2</code></span>
<span class="codeline" id="line-1874"><code></code></span>
<span class="codeline" id="line-1875"><code>	// Rounds 32-35</code></span>
<span class="codeline" id="line-1876"><code>	SHA1NEXTE X1, X5</code></span>
<span class="codeline" id="line-1877"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1878"><code>	SHA1MSG2  X1, X2</code></span>
<span class="codeline" id="line-1879"><code>	SHA1RNDS4 $0x01, X5, X0</code></span>
<span class="codeline" id="line-1880"><code>	SHA1MSG1  X1, X4</code></span>
<span class="codeline" id="line-1881"><code>	PXOR      X1, X3</code></span>
<span class="codeline" id="line-1882"><code></code></span>
<span class="codeline" id="line-1883"><code>	// Rounds 36-39</code></span>
<span class="codeline" id="line-1884"><code>	SHA1NEXTE X2, X6</code></span>
<span class="codeline" id="line-1885"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1886"><code>	SHA1MSG2  X2, X3</code></span>
<span class="codeline" id="line-1887"><code>	SHA1RNDS4 $0x01, X6, X0</code></span>
<span class="codeline" id="line-1888"><code>	SHA1MSG1  X2, X1</code></span>
<span class="codeline" id="line-1889"><code>	PXOR      X2, X4</code></span>
<span class="codeline" id="line-1890"><code></code></span>
<span class="codeline" id="line-1891"><code>	// Rounds 40-43</code></span>
<span class="codeline" id="line-1892"><code>	SHA1NEXTE X3, X5</code></span>
<span class="codeline" id="line-1893"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1894"><code>	SHA1MSG2  X3, X4</code></span>
<span class="codeline" id="line-1895"><code>	SHA1RNDS4 $0x02, X5, X0</code></span>
<span class="codeline" id="line-1896"><code>	SHA1MSG1  X3, X2</code></span>
<span class="codeline" id="line-1897"><code>	PXOR      X3, X1</code></span>
<span class="codeline" id="line-1898"><code></code></span>
<span class="codeline" id="line-1899"><code>	// Rounds 44-47</code></span>
<span class="codeline" id="line-1900"><code>	SHA1NEXTE X4, X6</code></span>
<span class="codeline" id="line-1901"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1902"><code>	SHA1MSG2  X4, X1</code></span>
<span class="codeline" id="line-1903"><code>	SHA1RNDS4 $0x02, X6, X0</code></span>
<span class="codeline" id="line-1904"><code>	SHA1MSG1  X4, X3</code></span>
<span class="codeline" id="line-1905"><code>	PXOR      X4, X2</code></span>
<span class="codeline" id="line-1906"><code></code></span>
<span class="codeline" id="line-1907"><code>	// Rounds 48-51</code></span>
<span class="codeline" id="line-1908"><code>	SHA1NEXTE X1, X5</code></span>
<span class="codeline" id="line-1909"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1910"><code>	SHA1MSG2  X1, X2</code></span>
<span class="codeline" id="line-1911"><code>	SHA1RNDS4 $0x02, X5, X0</code></span>
<span class="codeline" id="line-1912"><code>	SHA1MSG1  X1, X4</code></span>
<span class="codeline" id="line-1913"><code>	PXOR      X1, X3</code></span>
<span class="codeline" id="line-1914"><code></code></span>
<span class="codeline" id="line-1915"><code>	// Rounds 52-55</code></span>
<span class="codeline" id="line-1916"><code>	SHA1NEXTE X2, X6</code></span>
<span class="codeline" id="line-1917"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1918"><code>	SHA1MSG2  X2, X3</code></span>
<span class="codeline" id="line-1919"><code>	SHA1RNDS4 $0x02, X6, X0</code></span>
<span class="codeline" id="line-1920"><code>	SHA1MSG1  X2, X1</code></span>
<span class="codeline" id="line-1921"><code>	PXOR      X2, X4</code></span>
<span class="codeline" id="line-1922"><code></code></span>
<span class="codeline" id="line-1923"><code>	// Rounds 56-59</code></span>
<span class="codeline" id="line-1924"><code>	SHA1NEXTE X3, X5</code></span>
<span class="codeline" id="line-1925"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1926"><code>	SHA1MSG2  X3, X4</code></span>
<span class="codeline" id="line-1927"><code>	SHA1RNDS4 $0x02, X5, X0</code></span>
<span class="codeline" id="line-1928"><code>	SHA1MSG1  X3, X2</code></span>
<span class="codeline" id="line-1929"><code>	PXOR      X3, X1</code></span>
<span class="codeline" id="line-1930"><code></code></span>
<span class="codeline" id="line-1931"><code>	// Rounds 60-63</code></span>
<span class="codeline" id="line-1932"><code>	SHA1NEXTE X4, X6</code></span>
<span class="codeline" id="line-1933"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1934"><code>	SHA1MSG2  X4, X1</code></span>
<span class="codeline" id="line-1935"><code>	SHA1RNDS4 $0x03, X6, X0</code></span>
<span class="codeline" id="line-1936"><code>	SHA1MSG1  X4, X3</code></span>
<span class="codeline" id="line-1937"><code>	PXOR      X4, X2</code></span>
<span class="codeline" id="line-1938"><code></code></span>
<span class="codeline" id="line-1939"><code>	// Rounds 64-67</code></span>
<span class="codeline" id="line-1940"><code>	SHA1NEXTE X1, X5</code></span>
<span class="codeline" id="line-1941"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1942"><code>	SHA1MSG2  X1, X2</code></span>
<span class="codeline" id="line-1943"><code>	SHA1RNDS4 $0x03, X5, X0</code></span>
<span class="codeline" id="line-1944"><code>	SHA1MSG1  X1, X4</code></span>
<span class="codeline" id="line-1945"><code>	PXOR      X1, X3</code></span>
<span class="codeline" id="line-1946"><code></code></span>
<span class="codeline" id="line-1947"><code>	// Rounds 68-71</code></span>
<span class="codeline" id="line-1948"><code>	SHA1NEXTE X2, X6</code></span>
<span class="codeline" id="line-1949"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1950"><code>	SHA1MSG2  X2, X3</code></span>
<span class="codeline" id="line-1951"><code>	SHA1RNDS4 $0x03, X6, X0</code></span>
<span class="codeline" id="line-1952"><code>	PXOR      X2, X4</code></span>
<span class="codeline" id="line-1953"><code></code></span>
<span class="codeline" id="line-1954"><code>	// Rounds 72-75</code></span>
<span class="codeline" id="line-1955"><code>	SHA1NEXTE X3, X5</code></span>
<span class="codeline" id="line-1956"><code>	VMOVDQA   X0, X6</code></span>
<span class="codeline" id="line-1957"><code>	SHA1MSG2  X3, X4</code></span>
<span class="codeline" id="line-1958"><code>	SHA1RNDS4 $0x03, X5, X0</code></span>
<span class="codeline" id="line-1959"><code></code></span>
<span class="codeline" id="line-1960"><code>	// Rounds 76-79</code></span>
<span class="codeline" id="line-1961"><code>	SHA1NEXTE X4, X6</code></span>
<span class="codeline" id="line-1962"><code>	VMOVDQA   X0, X5</code></span>
<span class="codeline" id="line-1963"><code>	SHA1RNDS4 $0x03, X6, X0</code></span>
<span class="codeline" id="line-1964"><code></code></span>
<span class="codeline" id="line-1965"><code>	// Add saved E and ABCD</code></span>
<span class="codeline" id="line-1966"><code>	SHA1NEXTE (AX), X5</code></span>
<span class="codeline" id="line-1967"><code>	PADDD     16(AX), X0</code></span>
<span class="codeline" id="line-1968"><code></code></span>
<span class="codeline" id="line-1969"><code>	// Check if we are done, if not return to the loop</code></span>
<span class="codeline" id="line-1970"><code>	ADDQ $0x40, SI</code></span>
<span class="codeline" id="line-1971"><code>	CMPQ SI, DX</code></span>
<span class="codeline" id="line-1972"><code>	JNE  loop</code></span>
<span class="codeline" id="line-1973"><code></code></span>
<span class="codeline" id="line-1974"><code>	// Write the hash state back to digest</code></span>
<span class="codeline" id="line-1975"><code>	PSHUFD  $0x1b, X0, X0</code></span>
<span class="codeline" id="line-1976"><code>	VMOVDQU X0, (DI)</code></span>
<span class="codeline" id="line-1977"><code>	PEXTRD  $0x03, X5, 16(DI)</code></span>
<span class="codeline" id="line-1978"><code></code></span>
<span class="codeline" id="line-1979"><code>done:</code></span>
<span class="codeline" id="line-1980"><code>	RET</code></span>
<span class="codeline" id="line-1981"><code></code></span>
<span class="codeline" id="line-1982"><code>DATA upper_mask&lt;&gt;+0(SB)/8, $0x0000000000000000</code></span>
<span class="codeline" id="line-1983"><code>DATA upper_mask&lt;&gt;+8(SB)/8, $0xffffffff00000000</code></span>
<span class="codeline" id="line-1984"><code>GLOBL upper_mask&lt;&gt;(SB), RODATA, $16</code></span>
<span class="codeline" id="line-1985"><code></code></span>
<span class="codeline" id="line-1986"><code>DATA shuffle_mask&lt;&gt;+0(SB)/8, $0x08090a0b0c0d0e0f</code></span>
<span class="codeline" id="line-1987"><code>DATA shuffle_mask&lt;&gt;+8(SB)/8, $0x0001020304050607</code></span>
<span class="codeline" id="line-1988"><code>GLOBL shuffle_mask&lt;&gt;(SB), RODATA, $16</code></span>
</pre><pre id="footer">
The pages are generated with <a href="https://go101.org/apps-and-libs/golds.html"><b>Golds</b></a> <i>v0.7.6</i>. (GOOS=linux GOARCH=amd64)</pre>