Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: T-2022.03-SP4
Date   : Sun Apr 13 19:12:45 2025
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: current_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: mac_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  current_state_reg[0]/CK (DFFR_X2)      0.0000     0.0000 r
  current_state_reg[0]/QN (DFFR_X2)      0.4978     0.4978 r
  U4155/ZN (NOR2_X2)                     0.0798     0.5776 f
  U4154/ZN (NAND3_X2)                    0.2327     0.8103 r
  U3270/ZN (INV_X16)                     0.1252     0.9355 f
  U819/ZN (NAND2_X2)                     0.1289     1.0644 r
  U952/ZN (NAND2_X4)                     0.0800     1.1443 f
  U3774/ZN (INV_X4)                      0.1912     1.3356 r
  U1269/Z (XOR2_X2)                      0.3834     1.7190 r
  U3668/ZN (NAND2_X1)                    0.1036     1.8226 f
  U3667/ZN (NAND2_X2)                    0.1475     1.9700 r
  U3665/ZN (XNOR2_X2)                    0.2965     2.2665 r
  U3664/ZN (XNOR2_X2)                    0.3298     2.5963 r
  U2364/ZN (INV_X1)                      0.0690     2.6653 f
  U2313/ZN (NAND2_X1)                    0.1071     2.7724 r
  U2179/ZN (NAND2_X1)                    0.0840     2.8564 f
  U3982/ZN (NAND2_X2)                    0.1269     2.9834 r
  U3218/ZN (XNOR2_X2)                    0.3081     3.2915 r
  U3216/ZN (XNOR2_X2)                    0.3077     3.5992 r
  U964/ZN (NOR2_X2)                      0.0773     3.6765 f
  U1368/ZN (INV_X1)                      0.1278     3.8044 r
  U5577/ZN (NAND2_X2)                    0.0644     3.8687 f
  U5576/ZN (NAND3_X2)                    0.1520     4.0207 r
  U5574/ZN (NAND3_X2)                    0.0804     4.1011 f
  U4172/ZN (NAND2_X2)                    0.1046     4.2057 r
  U4171/ZN (NAND2_X2)                    0.0639     4.2697 f
  U4084/ZN (NAND3_X2)                    0.1113     4.3810 r
  U4086/ZN (NAND3_X2)                    0.0923     4.4733 f
  U5620/ZN (NAND2_X4)                    0.1372     4.6105 r
  U4109/ZN (AOI21_X4)                    0.0965     4.7070 f
  U3929/ZN (OAI211_X4)                   0.1938     4.9008 r
  U3930/ZN (XNOR2_X2)                    0.2971     5.1979 r
  U5649/ZN (NAND2_X2)                    0.0737     5.2716 f
  U5648/ZN (NAND2_X2)                    0.0904     5.3620 r
  mac_reg[30]/D (DFF_X1)                 0.0000     5.3620 r
  data arrival time                                 5.3620

  clock clk (rise edge)                  5.6000     5.6000
  clock network delay (ideal)            0.0000     5.6000
  clock uncertainty                     -0.0500     5.5500
  mac_reg[30]/CK (DFF_X1)                0.0000     5.5500 r
  library setup time                    -0.1874     5.3626
  data required time                                5.3626
  -----------------------------------------------------------
  data required time                                5.3626
  data arrival time                                -5.3620
  -----------------------------------------------------------
  slack (MET)                                       0.0006


1
