Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: beta2demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "beta2demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "beta2demo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : beta2demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\shift_right.v" into library work
Parsing module <shift_right>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\font.v" into library work
Parsing module <xfont>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\cmem.v" into library work
Parsing module <xcmem>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\segdisplay.v" into library work
Parsing module <segdisplay>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\ps2.v" into library work
Parsing module <ps2>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v" into library work
Parsing module <lab9>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\beta2.v" into library work
Parsing module <beta2>.
Analyzing Verilog file "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" into library work
Parsing module <beta2demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" Line 141: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" Line 204: Port blank is not connected to this instance

Elaborating module <beta2demo>.

Elaborating module <BUFIO2(DIVIDE=4,USE_DOUBLER="TRUE",DIVIDE_BYPASS="FALSE")>.

Elaborating module <BUFG>.

Elaborating module <SRL16(INIT=16'b1111111111111111)>.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\debounce.v" Line 13: Result of 20-bit expression is truncated to fit in 19-bit target.

Elaborating module <beta2>.

Elaborating module <decode>.

Elaborating module <shift_right>.
WARNING:HDLCompiler:634 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\beta2.v" Line 16: Net <mult[31]> does not have a driver.
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v" Line 10: Port DOP is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v" Line 75: Port DOP is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v" Line 140: Port DOP is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v" Line 205: Port DOP is not connected to this instance

Elaborating module <lab9>.

Elaborating module
<RAMB16_S9(INIT_00=256'b010000100000011000001000010110000110101,INIT_01=256'b0100110000000000000000000000000000000000000000000,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0101100001010100010100000100110001001000010001000100000000111100001110000011010000110000001011000010100000100100001000000001110000011000000101001111111100101110011100100110111001100101011100000101010110001000000000000000000000000000000000000000000000000000,INIT_0A=256'b1100110011001100110011001100110011001100110011001100110011001100110011001100110011001100101100001100110000000000010011000000001000011010111111001001010010001100100010001000010010000000011111000111100001110100011100000110110001101000011001000110000001011100,INIT_0B=256'b01110100011011000010000000110010000110001111110000000000011010010111001001101001011001110100100100111011110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110
01100110011001100,INIT_0C=256'b0111010001110000011011000110100001100100011000000101110001011000010101000101000001001100010010000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010011111111001011100010000100101011000100011111110000100000,INIT_0D=256'b1100011111100100000101001110010011101011111001000000000011010000010000000010110001001100111010000011000000111100001010000000000011000100000000100000011111111100110110110000100110001100000001001000110000000000100011001000100010000100100000000111110001111000,INIT_0E=256'b01110100010101000011010110011001010101010011100100010101000110001111100011110100110110001011100010010100100110000111100001011000001110000001110111100000001001000000010000101010000011000010110000001100001100000001000000011000000101011101100000000000000000,INIT_0F=256'b01001001010000010011101000110001001100100010101000100001001000100001101001011010010100100100110001001011010000100011101100110011001101000010101100100011000110110001110001011101010110110
10101000100110101000100010000110011110000110101001011000010110100100100,INIT_10=256'b01010000100000010110010010000000010010000000000000000011110010000000000000001011110000111101101110000011111111000000000001110000011000000101000000010000000000111110000001110000011000000101000000010000000000011100100110101101110100011101010010100101001010,INIT_11=256'b0101000000000000011100000000000000000000010011010010110100111110010000000000111111110000100000000001000000000000010000001000000000001111100100000100000000100000000011100001111111110000000000001000111001010001001101011000001000000001000100100000,INIT_12=256'b0110001001111110001010000110100100011000110011010001100001110000000011100010100111110110000000011111111110000100000010000000000000000110000010000000000000000010000000000000011,INIT_13=256'b010110000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_14=256'b011010001000100000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_15=256'b01010011001100010110000000000111001100011111001100110000001101110011000001010011111100000001000101100010001000100111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_16=256'b011000000110000001011000010110000101000001010000010010000100100001000000010000000011100000111000001100000011000000101000001010000010000000100000000110000001100000010000000100000000100000001000000000000000000000000001111110011111100000110000001010000000101,INIT_17=256'b0111000001110000011011000110110001101000011010000110010001100100011000000110000001011100010111000101100001011000010101000101010001010000010100000100110001001100010010000100100001000100010001000100000001000000001111000011110000111000001110000011010000110100,INIT_18=256'b0100100001000100010000000011110000111000001101000011000000101100001010000010010000100
000000111000001100000010100000101000000000000010100000000100000000000011000000000010001100000010100111111000000010000000000000000100000000001111000011110000111010001110100,INIT_19=256'b0101000000110000111111001000000000000100000000000000000000000100000000001001010001010001011111110101001110000001100101001000110010001000100001001000000001111100011110000111010001110000011011000110100001100100011000000101110001011000010101000101000001001100,INIT_1A=256'b0110110000000010100000000001100001010111111000000010011111100000001001111110000000100001100000011001100000000000000010000000000110111000000000000000101011010000000000101110000100001011010000100100000000000010110000111100000000100001000000000000000011100,INIT_1B=256'b1111110011111100111111000101000011111100111111000000000100000000000000000000000011111111000000000000000000000000000000110000001111111111111111000000010000001111000010100011000011111100100000000000010000000000111110110011000000000100000000000101000000000000,INIT_1C=256'b01000001110000000000000010001111
1100000001001111110000000100111111000000010011111100000001000100011001000101010001000100001101000010010000010011100100111000001101110011011000110101001101000011001100110010001100010011000000000000111111001111110011111100,INIT_1D=256'b011111100000001001111110000000100111111000000010011111100000001000000000011111100111111000000000000000100000000001111110000000100000000001111110011111100111111001111110011111100111111001111110011111100111110000000000110110001000100000000001000001111,INIT_1E=256'b1111010011111100000001000000101001101110001011000111000001110100010100110000000100000001010101000000000011111100111111001111110011111100111111001111110011111100111111000000000011110110111110100000000100001000100011110000010101111111000001000000010000000000,INIT_1F=256'b011111010000001001110011000001010011010110000000001110100111110000000101000000100000000001111000000000010111111110000001101110100001111100000000100000100100111000000101000000001111111001111110000000101,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b011100100000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b1111110000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_27=256'b0101011001000000110101010100000101010011110000011101001001000010010100010100001011010000010000000011111100111111000010000000000001011000010000001101111010,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0110010001111100000000000111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_2B=256
'b010011111100000001000000000011111100111111001111110011111100111111001111110000000110111001111111110000000100011010000000000000000001011001000000000111011000000000100110100011111100111111000000010111110111111111000000010011111100000001001111110000000100,INIT_2C=256'b010000000000101010010101110000000000000100001000000000011111100111111001111110011111100111111001111110000000110110011001111110000000100011011000000000000000001011001000000000111011000000000100110110011111100111111000000010111011000111111000000010011111100,INIT_2D=256'b01101111011111100111111000000011000011011111111000000010011100101000010100000001000000000010000010000000111111010000000100000010000000000000001000000000000000000000000001111110000100000110101110000001011111000000001000000000000000111,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b01111010000000000,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b011111011000001111001110000000001100111000000000000000000,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,I
NIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0>.

Elaborating module
<RAMB16_S9(INIT_00=256'b0100000010000000110000000100000011,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b01111111100101110011101010111010001100100011001010110111000000010000000000000000000000000000000000000000000000000,INIT_0A=256'b010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001100000010100000000000001010000000000000000111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_0B=256'b0110100101101111011000010000001000000010111111110000000001101111011101010110111001100001011011000000001000000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101000001010000010100000101,INIT_0C=256'b011111111001011100010000000000010000000101111111100110000,INIT_0D=256'b11111111000001100000000000000110111111110000011000000000000011000000110100001101000010010000011000
00100100001001000011010000000000000110000000000000000011111111111111110000000100000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_0E=256'b0111011101110001000010010000100000111101001011010011000000111001001110000011011100110110001101010011010000110011001100100011000101100000100011001000101110001010100010011000100010000111100001101000010110000100100000111000001010000001001100110000000000000000,INIT_0F=256'b010111000101100011011010110111001100010011101100110001101111000011110100000101000100111001110110110110001101011011010100110100001100111011001100110010001110011011000010101110001011101010110110111000001101111011010010111010101111001011101000111001001100101,INIT_10=256'b01110000011111111111000001110000000000000000111111110000000000000000000000000000000000000000000000000000000000000001111111110000000000000000000000000000000000000000100100111001001010010001100100000010000000101111,INIT_11=256'b010000000000000000100000000000001000000010000000111111111111111111100000110000100000000
00000000000000000000000001110000011100000000000000001111111100000000000000000001000011111111000000000000000000000111111111110000000000000000000000000000000000000000,INIT_12=256'b011111111000000010000000011111111000000000000000100000000111111110000000100000000111111110000000011111111111111110000011100000000000000000000011100010000000000000000100000000000,INIT_13=256'b011110001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_14=256'b01011000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_15=256'b01010000010010000000000001010000000000000101000000000000010100000000011111111000000000000100100011010000110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_16=256'b01111111111111111000011000000110000000000,INI
T_17=256'b0,INIT_18=256'b01100000000000000110000000000111111110000000000000000000000000000000000000000000000000000000000000000,INIT_19=256'b0110110001100111111111000110000000000000000001000000000000111000001110000000011111110111111111111111011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_1A=256'b010001100000011010000000000000000111111110000000011111111000000001111111100000000100011001111111000000000000000000000000011111110000000000000000011111110000000001111111000000000011001010110100100000000000011110001000100000000000011010000000000001101,INIT_1B=256'b1111111111111111111111110000110111111111111111110000000000000000000100000001000011111111000000000001000000010000000000000000000000000000111111110000000000000000000000001000110011111111100011000000000000000000111111111000110000000000000000000000000010000000,INIT_1C=256'b011111000000000001111111100000000111111110000000011111111000000001111111100000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111,INIT_1D=256'b1111100011111111000000001111111100000000111111110000000011111111000000000000000011111111111111111111100000000000111110001111111100000000000000001111111111111111111111111111111111111111111111111111111111111111111111110000000011111111000011100000000000000000,INIT_1E=256'b1111111111111111000000000000101001101011001000000110100100100000011101000000000000000000000011110000000011111111111111111111111111111111111111111111111111111111111111111111100011111111111111110000000000000000111111110000000000000000000000000000000000000000,INIT_1F=256'b011111111000000001111111100000000000000010000000000010001111111110000000000000000000000000000000000000000000000000000000000010001001000000000000000000000000111000000000000000000111111111111111100000000,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b01111000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b1111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_27=256'b011111111111111110000000000000000000000000000000000000000,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b010101000000000001010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_2B=256'b011111111000000000000000011111111111111111111111111111111111111111111111100000000111111111111111100000000000101010000000000000000000000000000000000010011000000000001
010111111111111111110000000011111111111111110000000011111111000000001111111100000000,INIT_2C=256'b0111111111111111111111000000110000000000011111111111111111111111111111111111111111111111100000000111111111111111100000000000101010000000000000000000000000000000000010011000000000001010111111111111111110000000011111111111111110000000011111111,INIT_2D=256'b01111111111111111111111110000000011111110111111110000000011111111000000000000000011111000010110010000000011111111000000000000000000000000000000000010100011111000111110001111111100000000111111110000000011111111000000000000000000000000,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b01011000000000,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b011111111000000000001110000000000000111000000000000000000,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0>.

Elaborating module
<RAMB16_S9(INIT_00=256'b01111111111111111111111111111111111111111,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b011111100011111111111111101111110111111100111110111111101011111001111110001111111111111110111111011111110011111011111110101111100111111000111111111111100101110011100000110010100100000011000110110010110011111000000000000000000000000000000000000000000000000,INIT_0A=256'b011100000000000000000000000000000000111101011111111011111101111111001111101111111010111110011111100011111111111111101111110111111100111110111111101011111,INIT_0B=256'b0110111101100011011101001001111110011111000111100000000001101110011000110111001101101100011011001001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_0C=256'b01111111111111110111111011111110011111011111110101111100111111000111111111111111011111101111111001111101111111010111110
011111100011111111111111101111110111111100111110111111101011111001111110001111111111111001011100010111010011111100111110001111001111000,INIT_0D=256'b1111111111111111000111110001111111100000000111110000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000011110111111111001111100011111000000000001111111111110110111111011111110011111011111110101111100111111,INIT_0E=256'b0101011101010001000010010000100000101011010111110010100100101000001010100010011001011110001001010010010000100011010000000010000101111110100011001000101110001010100010011000100010000111100001101000010110000100100000111000001010000001001100110000000000000000,INIT_0F=256'b011111000111100010011010100111001000010010101100100001101011000010110100000101000100010001110100100110001001011010010100100100001000111010001100100010001010011010000010111110001111101011110110101000001001111010010010101010101011001010101000101001001000101,INIT_10=256'b010000011100001001000001110000100100000111111110101111111111111000
111111110000100100000111000010010000000000000111111100101111100111111000111111110000100100000000111110101111100111111000111111101111000000000100100111001001010010001100100000010000000111111,INIT_11=256'b01111111111111000111111111111100011111010000100101111111100010111111110011111100100001001000010010000111100000000000100101111100100001001000011111111100100001111000100100000011100010010000100100000100111111111000101110000100100000111000010010000011100001,INIT_12=256'b011111111100111110001111111111111000111111001111100011111111111111001111100011111111111110010000100000000111111110011111100100001111000100011111100011111111111110001111111111111,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b011111100011111000111111110000100100000000000000001111110011111001111110001111110011101101111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_16=256'b010000010100000001000001010000000100000101000000010000010100000
0010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000111111001011110110011101000111110001111110011111,INIT_17=256'b0100000101000000010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000010000010100000001000001010000000100000101000000,INIT_18=256'b1011111110011111011111110101111100111111000111111111111111011111101111111001111101111111010111110011111100011111000111111111111000011111111000000000000000011111000000000001111100011111111111111101111000000000000000001111110001000001010000000100000101000000,INIT_19=256'b01111100011111111000010010000000000000111000000001111111111111111111111011111111111111100111111111111110011111101111111101111110111111100111110111111101011111001111110001111111111111110111111011111110011111011111110101111100111111000111111111111111011111,INIT_1A=256'b111000100
1000001001111111110001001000000010111011011110100111101101111010001110110111101111111111111111100000011000000000000001111111111000000110000000011100000000000111111111100000000011100100010000011111110110111111011111100100000001111110010000000111111,INIT_1B=256'b011110110111101010111010011111110111101011111010010000101000001010000000100001101100011010000010110001100000000010000100100000101111111011111011011110111100010010000000011111111100010010000010010000111100001111000100100000100100001010000010100000100111111,INIT_1C=256'b010000100000001001000000101111101011101101111010011110110111101000111011011110110011101101111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100101111010001110110111101,INIT_1D=256'b010000001111101101111010101110110111101001111011011110110011101101111011111110010111101000111011000000010011111000111000001110110111101111111001011110110011101101111010001110110111101001111011011110101011101111000100100001010
011111000000000000000000000000,INIT_1E=256'b0110000001111101101111010000000001111001010000100110111001110100011000010000000000000000000000001111110010111101100111011011110100111101101111010101110110111101011111010000000111111111111000110110001101000010100111111110000000000010011111110010000101000001,INIT_1F=256'b011111111010000101110000100100000100111110000001001011111111000010010000001100011000000111001111100000000000000000000000001111111000000000000000000000000000111110000000000000000101111010111110100000000,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b011110110111101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_27=256'b0111111000011111111100001001000001110000100100000111000010010000011100001001000001110000100100000111000010010000011111100101111010011110
10000000011100001001000001110000100100000,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b1011110100111101101111011111110010111101001111011011110101011101101111010111110100000000011000000111110110111101001111110011111111100010010000010010000100000010010000010011111110111101011111010000000001100000011111011011110101011101101111010011110110111101,INIT_2C=256'b010000011100001100111111001111110101001001111111111110010111101001111011011110101011101101111010111110100000000011000000111110110111101001111110011111111100010010000010010000100000010010000010011111110111101011111010000000001100000011111011011110101011101,INIT_2D=256'b01111111110111101011111010000000001100000011111011011110111100000000000110000000000000011000000000000000011111111000000001000010000000100111000010010010010001001011000001110000100100000100111110000000011111111101001010000010111100001,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b011111111000000000001111100000000
000111110000000000000000,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0>.

Elaborating module
<RAMB16_S9(INIT_00=256'b0111011101110111011101110111011101110111,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0110011001100110011001010110010101100101011001010110010101100101011001010110010101100100011001000110010001100100011001000110010001100100011001000111011100000000011101000111001001101001011101000111100001110111000000000000000000000000000000000000000000000000,INIT_0A=256'b1000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000001101111011000001111000011110100011000000110001101100111011001110110011101100111011001110110011101100111011001100110011001100110011001100110011001100110,INIT_0B=256'b0110111001100001001000000111011101110111011000000000000000100000011101000111010000100000011001010111011110000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000100000001000000010000000,INIT_0C=256'b0110001101100010
011000100110001001100010011000100110001001100010011000100110000101100001011000010110000101100001011000010110000101100001011000000110000001100000011000000110000001100000011000000110000001110111000000000010111001110111011101111100010000000000,INIT_0D=256'b0111011101100111011001000110000001110111011000000000000010000000100000001000000010000000100000001000000010000000100000000110111101100000111100001110000001100000011101110111011101100100110001000110000001101111011000110110001101100011011000110110001101100011,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b1101000001111011110100000111101111010000011001110110000001110111011001000111011111010000011110111101000011100000011011110110000001100000011000000111011111100000011000000110010001100100011001001100011100000000000000000000000000000000000000000000000000000000,INIT_11=256'b11000000011101111100000001110111110000001110000001100000011101110111011101100100101001001110000011110100011101111110000001100000111101000110000001110111110000000111101110010000011101111110000001100000
11000000011110110111101111010000011110111101000001111011,INIT_12=256'b01110111011101110110000001110111011001000111011101100000011101110111011101100000011101111010000011101000011101110110010010100100011110110110000011000000011101111100000001110111,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b1100000001100100110000000111101111010100110000000110000001110111011000001100000001100111110000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_16=256'b0110010001100000011001000110000001100100011000000110010001100000011001000110000001100100011000000110010001100000011001000110000001100100011000000110010001100000011001000110000001100100011000000110010001100000011011111100001101100011011001000110000001110111,INIT_17=256'b01100100011000000110010001100000011001000110000001100100011000000110010001100000011001000110000001100100011000000110010001100000011001000110000001100100011000000110010001100000011001000110000001
10010001100000011001000110000001100100011000000110010001100000,INIT_18=256'b0110010101100101011001010110010101100101011001010110010001100100011001000110010001100100011001000110010001100100011000000110111101100000011110111101010001100100110001000110000001100100011000111100011100000000000000000110111101100100011000000110010001100000,INIT_19=256'b0110010011000000011110111101010011000000011001111100000001100111011001110110001101110111011101110111011101110111011000110110011101100111011001110110011101100111011001110110011101100110011001100110011001100110011001100110011001100110011001100110010101100101,INIT_1A=256'b0111101111010100011000000111101111010000011001001100001101100100110000110110010011000011111111110111011101100100110000000110000001110111011001001100010001110111011000000111011100000000011001010111010001101111110000111100001101100100011000000110010001100000,INIT_1B=256'b011000001100001101100000011001001100001101100000110000000110010010100100101000001110100001100000101100001011000011110000111000001100000001
1001001100001101111011110100001100000001111011110101001100000001100111011110111101010011000000011001000110000011000000,INIT_1C=256'b1111000011111000100000001100000001100100110000110110010011000011011001001100001101100111110000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101111110000110110000011000011,INIT_1D=256'b1000000001100100110000110110010011000011011001001100001101100111110000110110111111000011011000001000001101110111100000000110010011000011011011111100001101100011110000110110000011000011011000001100001101100000011110111100010001110111011000001111000011100000,INIT_1E=256'b0111110001100100110000110000000000101110011101010110011101111001011100100000010000000000000000000110111111000011011000111100001101100000110000110110000011000011011000001000000001110111011110111100010011111000011101110111011111100000110000001100000001100000,INIT_1F=256'b0111011111000000011110111101000001110111011000000110000001110111110100001100000001
1001000111011100000100111000000000010001100000000000000000010000000100011000000000000000000100110000110110000000000100,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0110010011000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_27=256'b01101111110000000111101111010000011110111101000001111011110100000111101111010000011110111101000001111011110100000110111111000011011000001100010001111011110101000111011111011000,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b1100001101100100110000110110111111000011011000001100001101100000110000110110000000000100011111000110010011000011011001001100000001110111110100001100000001100100111100000110000011000011011000000000010001111100011001001100001101100100110000110110010011000011,INIT_2C=256'b110110000111101101110111011
1011110000000011000010110111111000011011000001100001101100000110000110110000000000100011111000110010011000011011001001100000001110111110100001100000001100000111100000110000011000011011000000000010001111100011001001100001101100100,INIT_2D=256'b0111011111000011011000000000010001111100011001001100001101110111110100000000010010000000000000000000010001110111000001001100000001100000011110111001000010000000100000000111011111011000011101110000010001110111110000000110010001111011,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b01110111000001000110010011000000011000000000000000000000,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0>.

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 54: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 55: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 56: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 58: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 59: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 60: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 90: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v" Line 91: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\cmem.v" Line 17: Port DOPB is not connected to this instance

Elaborating module <xcmem>.

Elaborating module <RAMB16_S4_S18>.
WARNING:HDLCompiler:1016 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\font.v" Line 8: Port DOP is not connected to this instance

Elaborating module <xfont>.

Elaborating module
<RAMB16_S9(INIT_00=256'b01100000011000000110000001100000011000000110000001100000011000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_01=256'b01100000011000000110000001100000000000000000000000000000000000000000001111100011111000000110000001100000011000000110000001100000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000011000000110000001100000011000,INIT_02=256'b01100000011000000110000001100000011000111110001111100000000000000000000000000000000000000000000001100000011000000110000001100000011000000111110001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000111110001111100011000,INIT_03=256'b0111111111000000110000001100000011000000110000001100000011000000110000001100000011000000111111111,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=
256'b0,INIT_0B=256'b0,INIT_0C=256'b010010001100110011001100110011000000000000000000000000000011000000110000000000000011000000110000011110000111100001111000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,INIT_0D=256'b0110001000000000000000000000000000000000000000000001100000011000011111000000011000000110001111000110000001100000001111100001100000000000000000000011011000110110011111110011011000110110001101100111111100110110001101100000000000000000000000000000000000000000,INIT_0E=256'b0110000000110000001100000011000000000000000000000000000001110110110111001100110011111110111110100111000011011000110110000111000000000000000000000000000010001100110011000110000000110000000110001100110,INIT_0F=256'b0110011000111100111111110011110001100110000000000000000000000000000000000000000000110000000110000000110000000110000001100000011000001100000110000011000000000000000000000000000000000110000011000001100000110000001100000011000000011000000011000000011000000000,INIT
_10=256'b01100000001110000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110000001100001111110000110000001100000000000000000000000000000000000000000000000000000000000,INIT_11=256'b0100000001100000001100000001100000001100000001100000001100000001100000001000000000000000000000000000111000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000,INIT_12=256'b011000000011000000011000000011001100011011000110011111000000000000000000000000001111110000110000001100000011000000110000001100001111000000110000000100000000000000000000000000000111110011000110111001101111011011010110110111101100111011000110011111000000000,INIT_13=256'b0110000001100000011111100000000000000000000000000000111100000110000001100111111101100110001101100001111000001110000001100000000000000000000000000011111001100011000000110000001100011110000000110000001101100011001111100000000000000000000000000111111101100011,INIT_
14=256'b0110000001100000011000000011000000011000000011000000110110001101111111000000000000000000000000001111000110011001100110011001100111110001100000011000000011000000011100000000000000000000000000001111000110011000000110000001100011110001100000,INIT_15=256'b01110000000000000000000001110000011100000000000000000000000000000000000000000000111000000110000000110000001100001111100110011001100110011001100011110000000000000000000000000000111100011001100110011001101110001111000011011001100110011001100011110000000000,INIT_16=256'b011000001100000110000011000001100000001100000001100000001100000001100000000000000000000110000000110000011100000111000000000000000000000111000001110000000000000000000000000000000000000000000000000000011100,INIT_17=256'b011000000110000000000000011000000110000000110000000110110001100111110000000000000000000000000001100000001100000001100000001100000001100000110000011000001100000110000000000000000000000000000000000000000000000000000011111100000000001111110,INIT_18=256'b011001100110011001111100011
001100110011001100110111111000000000000000000000000001100110011001100110011001111110011001100110011001100110001111000001100000000000000000000000000000111110011000000110000001101111011011110110111101100011011000110011110000000000,INIT_19=256'b011000000110001011111110000000000000000000000000111110000110110001100110011001100110011001100110011001100110110011111000000000000000000000000000001111000110011011000000110000001100000011000000110001100110011000111100000000000000000000000000111111000110011,INIT_1A=256'b0111110011001101100011011001110110000001100000011000110011001100011110000000000000000000000000011110000011000000110000001100100011111000110010001100010011001101111111000000000000000000000000011111110011000100110000001100100011111000110010,INIT_1B=256'b0110011000000110000001100000011000000110000001100000111100000000000000000000000000111100000110000001100000011000000110000001100000011000000110000011110000000000000000000000000001100110011001100110011001100110011111100110011001100110011001100110011000000000,INIT
_1C=256'b0111111101110111011000110000000000000000000000000111111100110011001100110011000100110000001100000011000000110000011110000000000000000000000000000111001100110011001101100011011000111110001101100011011000110011011100110000000000000000000000000011110001100110,INIT_1D=256'b0111000011011001100011011000110110001101100011011000110011011000011100000000000000000000000000011000110110001101100111011011110111111101111011011100110110001101100011000000000000000000000000011000110110001101100011011000110110001101101011,INIT_1E=256'b011001100110110001111100011001100110011001100110111111000000000000000000000000000001111000001100011111001101111011001110110001101100011001101100001110000000000000000000000000001111000001100000011000000110000001111100011001100110011001100110111111000000000,INIT_1F=256'b01100110011001100110011000000000000000000000000000111100000110000001100000011000000110000001100000011000010110100111111000000000000000000000000000111100011001100110011000001100001110000110000001100110011001100011110000000000
00000000000000000111001100110011,INIT_20=256'b01101100011011001101011011010110110001101100011011000110110001101100011000000000000000000000000000110000011110001100110011001100110011001100110011001100110011001100110000000000000000000000000001111000110011001100110011001100110011001100110,INIT_21=256'b011000100110000000110000000110000001100011001110111111100000000000000000000000000111100000110000001100000011000001111000110011001100110011001100110011000000000000000000000000001100110011001100110011000111100000110000011110001100110011001100110011000000000,INIT_22=256'b011000000110000111100000000000000000000000000000000100000011000001100000110000011000001100000110000001000000000000000000000000000000000000000001111000011000000110000001100000011000000110000001100000011000000111100000000000000000000000000111111101100011,INIT_23=256'b0111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100011001101100001110000001000000000
0000000000000111100000011000000110000001100000011000000110,INIT_24=256'b011001100110011001111100011000000110000001100000111000000000000000000000000000000111011011001100110011000111110000001100011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000110000001100000,INIT_25=256'b011101101100110011001100110011001100110001111100000011000000110000011100000000000000000000000000011110001100110011000000110000001100110001111000000000000000000000000000000000000000000000000000110111000110011,INIT_26=256'b011110001100110000001100011111001100110011001100110011000111011000000000000000000000000000000000000000000000000001111000001100000011000000110000011111000011000000110000001101100001110000000000000000000000000001111000110011001100000011111100110011000111100,INIT_27=256'b0110000001100000011000011110000000000000011000000110000000000000000000000000001111110000110000001100000011000000110000111100000000000000110000001100000000000000000000000000011100110011001100110
01100110011001110110011011000110000001100000110000000000000,INIT_28=256'b011111100001100000011000000110000001100000011000000110000001100001111000000000000000000000000000111001100110011001101100011110000110110001100110011000000110000011100000000000000111100011001000110011000000110,INIT_29=256'b01111000110011001100110011001100110011000111100000000000000000000000000000000000000000000000000011001100110011001100110011001100110011001111100000000000000000000000000000000000000000000000000011000110110101101101011011010110110101101111110,INIT_2A=256'b011000000111011001101110111011000000000000000000000000000000000000011110000011000111110011001100110011001100110011001100011101100000000000000000000000000000000011110000011000000111110001100110011001100110011001100110110111000000000000000000000000000000000,INIT_2B=256'b01110000110110001100000011000000110000011111100011000000010000000000000000000000000000000000000011110001100110000011000011000001100110001111000000000000000000000000000000000000000000000000000111100000110000,I
NIT_2C=256'b01101100011011001101011011010110110001101100011000000000000000000000000000000000000000000000000000110000011110001100110011001100110011001100110000000000000000000000000000000000000000000000000001110110110011001100110011001100110011001100110,INIT_2D=256'b01100000000110010000110111111100000000000000000000000000000000011110000000110000000110000111100011001100110011001100110011001100000000000000000000000000000000000000000000000001100011001101100001110000011100001101100110001100000000000000000000000000000000,INIT_2E=256'b01100000011000011100000000000000000000000000000001100000011000000110000001100000000000000110000001100000011000000110000000000000000000000000000000011100001100000011000001100000110000000110000000110000001100000001110000000000000000000000000111111101100001,INIT_2F=256'b0111111001111110011111100111111001111110011111100111111001111110011111100000000000000000000000000000000000000000000000000000000000000000000000001100111011011010011100110000000000000000000000000111000000011000000110000000110
00000011000001100,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0>.

Elaborating module <ps2>.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\ps2.v" Line 46: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\ps2.v" Line 59: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" Line 217: Result of 32-bit expression is truncated to fit in 31-bit target.

Elaborating module <segdisplay>.
WARNING:HDLCompiler:413 - "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\segdisplay.v" Line 35: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:634 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" Line 211: Net <ps2_c> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <beta2demo>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" line 204: Output port <blank> of the instance <dpy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Jake\laser_pinball\physics\beta\labkit_beta2demo\beta2demo.v" line 204: Output port <pixel_clk> of the instance <dpy> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <ps2_c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ps2_d> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rd_ps2>.
    Found 2-bit register for signal <mdin_sel>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <beta2demo> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\debounce.v".
        DELAY = 500000
    Found 19-bit register for signal <count>.
    Found 1-bit register for signal <clean>.
    Found 1-bit register for signal <new>.
    Found 19-bit adder for signal <count[18]_GND_5_o_add_3_OUT> created at line 13.
    Found 1-bit comparator equal for signal <n0000> created at line 11
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <beta2>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\beta2.v".
WARNING:Xst:653 - Signal <mult> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <pc_inc>.
    Found 32-bit register for signal <inst>.
    Found 5-bit register for signal <rc_save>.
    Found 32-bit register for signal <npc>.
    Found 32-bit adder for signal <npc_inc> created at line 26.
    Found 32-bit adder for signal <n0147> created at line 73.
    Found 32-bit adder for signal <addsub> created at line 73.
    Found 32-bit shifter logical left for signal <a[31]_b[4]_shift_left_36_OUT> created at line 87
    Found 32x32-bit dual-port RAM <Mram_regfile> for signal <regfile>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 101 D-type flip-flop(s).
	inferred  39 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <beta2> synthesized.

Synthesizing Unit <decode>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\decode.v".
    Found 1-bit register for signal <msel>.
    Found 1-bit register for signal <mwrite>.
    Found 1-bit register for signal <annul>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <shift_right>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\shift_right.v".
    Summary:
	inferred   5 Multiplexer(s).
Unit <shift_right> synthesized.

Synthesizing Unit <lab9>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\lab9.v".
WARNING:Xst:647 - Input <addr<13:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <lab9> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\vga.v".
    Found 10-bit register for signal <hcount>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <hsync>.
    Found 10-bit register for signal <vcount>.
    Found 1-bit register for signal <vblank>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <irq_60Hz>.
    Found 3-bit register for signal <h>.
    Found 4-bit register for signal <v>.
    Found 7-bit register for signal <column>.
    Found 6-bit register for signal <row>.
    Found 1-bit register for signal <reverse>.
    Found 3-bit register for signal <rgb>.
    Found 1-bit register for signal <pixel_clk>.
    Found 11-bit adder for signal <n0170[10:0]> created at line 54.
    Found 11-bit adder for signal <n0172[10:0]> created at line 58.
    Found 8-bit adder for signal <n0174[7:0]> created at line 84.
    Found 7-bit adder for signal <n0176[6:0]> created at line 86.
    Found 4-bit adder for signal <n0178[3:0]> created at line 90.
    Found 5-bit adder for signal <n0180[4:0]> created at line 91.
    Found 13-bit adder for signal <n0097> created at line 98.
    Found 11-bit adder for signal <font_addr> created at line 108.
    Found 3-bit subtractor for signal <GND_14_o_GND_14_o_sub_57_OUT<2:0>> created at line 112.
    Found 6x7-bit multiplier for signal <n0181> created at line 98.
    Found 7x4-bit multiplier for signal <n0184> created at line 108.
    Found 1-bit 8-to-1 multiplexer for signal <GND_14_o_font_byte[7]_Mux_57_o> created at line 112.
    Summary:
	inferred   2 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <xcmem>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\cmem.v".
    Summary:
	no macro.
Unit <xcmem> synthesized.

Synthesizing Unit <xfont>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\font.v".
    Summary:
	no macro.
Unit <xfont> synthesized.

Synthesizing Unit <ps2>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\ps2.v".
    Found 8x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit register for signal <count>.
    Found 3-bit register for signal <wptr>.
    Found 3-bit register for signal <rptr>.
    Found 1-bit register for signal <timeout>.
    Found 1-bit register for signal <fifo_overflow>.
    Found 10-bit register for signal <shift>.
    Found 3-bit register for signal <ps2c_sync>.
    Found 4-bit adder for signal <count[3]_GND_21_o_add_14_OUT> created at line 46.
    Found 3-bit adder for signal <rptr[2]_GND_21_o_add_28_OUT> created at line 59.
    Found 3-bit comparator equal for signal <fifo_empty> created at line 17
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ps2> synthesized.

Synthesizing Unit <segdisplay>.
    Related source file is "C:\Users\Jake\laser_pinball\physics\nexys3\beta_testing\segdisplay.v".
        SIMULATE = 0
    Found 2-bit register for signal <display>.
    Found 16-bit register for signal <latched_value>.
    Found 17-bit register for signal <lfsr>.
    Found 2-bit adder for signal <display[1]_GND_22_o_add_5_OUT> created at line 35.
    Found 4x4-bit Read Only RAM for signal <anodes>
    Found 16x7-bit Read Only RAM for signal <_n0073[0:6]>
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 40.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <segdisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 1
 32x32-bit dual-port RAM                               : 2
 4x4-bit single-port Read Only RAM                     : 1
 8x8-bit dual-port RAM                                 : 1
# Multipliers                                          : 2
 7x4-bit multiplier                                    : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 11-bit adder                                          : 3
 13-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 36
 1-bit register                                        : 15
 10-bit register                                       : 3
 16-bit register                                       : 1
 17-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 5
 32-bit register                                       : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator equal                                : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 68
 1-bit 2-to-1 multiplexer                              : 28
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 31
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 5
 1-bit xor2                                            : 3
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <dpy> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_1> <rgb_2> 
WARNING:Xst:1710 - FF/Latch <wptr_0> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wptr_1> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wptr_2> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ps2c_sync_0> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <shift_9> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <fifo_overflow> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ps2c_sync_1> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_8> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ps2c_sync_2> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_7> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_6> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_5> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_4> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_3> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_2> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shift_1> (without init value) has a constant value of 0 in block <kbd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <shift_0> of sequential type is unconnected in block <kbd>.
WARNING:Xst:2404 -  FFs/Latches <shift<9:0>> (without init value) have a constant value of 0 in block <ps2>.

Synthesizing (advanced) Unit <beta2>.
INFO:Xst:3226 - The RAM <Mram_regfile> will be implemented as a BLOCK RAM, absorbing the following register(s): <inst>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <werf>          | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <wd>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <mdin<20:16>>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_regfile1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <werf>          | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <wd>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <beta2> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <ps2>.
The following registers are absorbed into counter <rptr>: 1 register on signal <rptr>.
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wptr>          |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <rptr>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ps2> synthesized (advanced).

Synthesizing (advanced) Unit <segdisplay>.
The following registers are absorbed into counter <display>: 1 register on signal <display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anodes>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0073[0:6]> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <segdisplay> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
	Multiplier <Mmult_n0184> in block <vga> and adder/subtractor <Madd_font_addr> in block <vga> are combined into a MAC<Maddsub_n0184>.
	The following registers are also absorbed by the MAC: <v> in block <vga>.
	Multiplier <Mmult_n0181> in block <vga> and adder/subtractor <Madd_n0097_Madd> in block <vga> are combined into a MAC<Maddsub_n0181>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 1
 32x32-bit dual-port block RAM                         : 1
 32x32-bit dual-port distributed RAM                   : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 8x8-bit dual-port distributed RAM                     : 1
# MACs                                                 : 2
 7x4-to-11-bit MAC                                     : 1
 7x6-to-12-bit MAC                                     : 1
# Adders/Subtractors                                   : 7
 3-bit subtractor                                      : 1
 31-bit adder                                          : 1
 32-bit adder carry in                                 : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 19-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
# Registers                                            : 176
 Flip-Flops                                            : 176
# Comparators                                          : 2
 1-bit comparator equal                                : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 159
 1-bit 2-to-1 multiplexer                              : 123
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 28
 5-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 5
 1-bit xor2                                            : 3
 32-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <fifo_overflow> (without init value) has a constant value of 0 in block <ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wptr_0> (without init value) has a constant value of 0 in block <ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wptr_1> (without init value) has a constant value of 0 in block <ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wptr_2> (without init value) has a constant value of 0 in block <ps2>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rgb_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_1> <rgb_2> 
WARNING:Xst:1710 - FF/Latch <Maddsub_n01841_0> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance b/mhi in unit vga of type RAMB16_S4_S18 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance b/mlo in unit vga of type RAMB16_S4_S18 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance f/font in unit vga of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance mem/m3 in unit beta2demo of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance mem/m2 in unit beta2demo of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance mem/m1 in unit beta2demo of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:1901 - Instance mem/m0 in unit beta2demo of type RAMB16_S9 has been replaced by RAMB16BWER
INFO:Xst:2261 - The FF/Latch <v_0> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01841_4> 
INFO:Xst:2261 - The FF/Latch <v_1> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01841_3> 
INFO:Xst:2261 - The FF/Latch <v_2> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01841_2> 
INFO:Xst:2261 - The FF/Latch <v_3> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01841_1> 

Optimizing unit <beta2demo> ...

Optimizing unit <debounce> ...

Optimizing unit <beta2> ...
WARNING:Xst:1710 - FF/Latch <npc_0> (without init value) has a constant value of 0 in block <beta2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <npc_1> (without init value) has a constant value of 0 in block <beta2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_inc_0> (without init value) has a constant value of 0 in block <beta2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pc_inc_1> (without init value) has a constant value of 0 in block <beta2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <decode> ...

Optimizing unit <vga> ...

Optimizing unit <segdisplay> ...
WARNING:Xst:2677 - Node <dpy/vblank> of sequential type is unconnected in block <beta2demo>.
WARNING:Xst:2677 - Node <dpy/hblank> of sequential type is unconnected in block <beta2demo>.
INFO:Xst:2399 - RAMs <kbd/Mram_fifo21>, <kbd/Mram_fifo22> are equivalent, second RAM is removed
WARNING:Xst:1710 - FF/Latch <kbd/rptr_0> (without init value) has a constant value of 0 in block <beta2demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <kbd/rptr_1> (without init value) has a constant value of 0 in block <beta2demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <kbd/rptr_2> (without init value) has a constant value of 0 in block <beta2demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <rd_ps2> is unconnected in block <beta2demo>.
INFO:Xst:2261 - The FF/Latch <dpy/hcount_0> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/h_0> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_1> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/h_1> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_2> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/h_2> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_3> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_0> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_4> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_1> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_5> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_2> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_6> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_3> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_7> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_4> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_8> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_5> 
INFO:Xst:2261 - The FF/Latch <dpy/hcount_9> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/column_6> 
INFO:Xst:2261 - The FF/Latch <dpy/vcount_0> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/v_0> 
INFO:Xst:2261 - The FF/Latch <dpy/vcount_1> in Unit <beta2demo> is equivalent to the following FF/Latch, which will be removed : <dpy/v_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block beta2demo, actual ratio is 9.
FlipFlop cpu/ctl/msel has been replicated 2 time(s)
FlipFlop cpu/inst_15 has been replicated 1 time(s)
FlipFlop cpu/inst_26 has been replicated 1 time(s)
FlipFlop cpu/inst_27 has been replicated 1 time(s)
FlipFlop cpu/inst_28 has been replicated 1 time(s)
FlipFlop cpu/inst_30 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 200
 Flip-Flops                                            : 200

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : beta2demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1122
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 71
#      LUT2                        : 27
#      LUT3                        : 32
#      LUT4                        : 100
#      LUT5                        : 124
#      LUT6                        : 500
#      MUXCY                       : 110
#      MUXF7                       : 33
#      VCC                         : 1
#      XORCY                       : 116
# FlipFlops/Latches                : 200
#      FD                          : 53
#      FDE                         : 102
#      FDR                         : 5
#      FDRE                        : 39
#      FDS                         : 1
# RAMS                             : 17
#      RAM16X1D                    : 1
#      RAM32M                      : 6
#      RAM32X1D                    : 2
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 33
#      BUFIO2                      : 1
#      IBUF                        : 2
#      OBUF                        : 30
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             200  out of  18224     1%  
 Number of Slice LUTs:                  892  out of   9112     9%  
    Number used as Logic:               861  out of   9112     9%  
    Number used as Memory:               31  out of   2176     1%  
       Number used as RAM:               30
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    961
   Number with an unused Flip Flop:     761  out of    961    79%  
   Number with an unused LUT:            69  out of    961     7%  
   Number of fully used LUT-FF pairs:   131  out of    961    13%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          44
 Number of bonded IOBs:                  32  out of    232    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
gclk                               | IBUF+BUFIO2+BUFG       | 218   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.260ns (Maximum Frequency: 88.810MHz)
   Minimum input arrival time before clock: 4.366ns
   Maximum output required time after clock: 6.271ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'gclk'
  Clock period: 11.260ns (frequency: 88.810MHz)
  Total number of paths / destination ports: 3719094 / 701
-------------------------------------------------------------------------
Delay:               11.260ns (Levels of Logic = 8)
  Source:            reset_sr (FF)
  Destination:       cpu/Mram_regfile (RAM)
  Source Clock:      gclk rising
  Destination Clock: gclk rising

  Data Path: reset_sr to cpu/Mram_regfile
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         42   1.313   1.538  reset_sr (power_on_reset)
     LUT6:I4->O            3   0.203   0.995  cpu/Mmux_ra251_1 (cpu/Mmux_ra251)
     LUT5:I0->O            8   0.203   0.803  cpu/GND_6_o_GND_6_o_equal_24_o<4>1_1 (cpu/GND_6_o_GND_6_o_equal_24_o<4>1)
     LUT6:I5->O           79   0.205   1.739  cpu/Mmux_b261 (cpu/b<3>)
     LUT4:I3->O            1   0.205   0.580  cpu/Mmux_wd514 (cpu/Mmux_wd513)
     LUT6:I5->O            1   0.205   0.580  cpu/Mmux_wd515 (cpu/Mmux_wd514)
     LUT6:I5->O            1   0.205   0.580  cpu/Mmux_wd516 (cpu/Mmux_wd515)
     LUT5:I4->O            1   0.205   0.580  cpu/Mmux_wd519_SW0 (N309)
     LUT6:I5->O            2   0.205   0.616  cpu/Mmux_wd519 (cpu/wd<23>)
     RAMB8BWER:DIBDI7          0.300          cpu/Mram_regfile
    ----------------------------------------
    Total                     11.260ns (3.249ns logic, 8.011ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gclk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              4.366ns (Levels of Logic = 3)
  Source:            btn<3> (PAD)
  Destination:       dbreset/clean (FF)
  Destination Clock: gclk rising

  Data Path: btn<3> to dbreset/clean
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  btn_3_IBUF (btn_3_IBUF)
     LUT2:I0->O           21   0.203   1.114  dbreset/n0000_inv1 (dbreset/n0000_inv)
     LUT6:I5->O            1   0.205   0.579  dbreset/_n0024_inv1 (dbreset/_n0024_inv)
     FDE:CE                    0.322          dbreset/clean
    ----------------------------------------
    Total                      4.366ns (1.952ns logic, 2.414ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gclk'
  Total number of paths / destination ports: 182 / 17
-------------------------------------------------------------------------
Offset:              6.271ns (Levels of Logic = 3)
  Source:            lights/display_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      gclk rising

  Data Path: lights/display_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.447   1.247  lights/display_0 (lights/display_0)
     LUT6:I0->O            7   0.203   1.021  lights/Mmux_digit<3>11 (lights/digit<3>)
     LUT4:I0->O            1   0.203   0.579  lights/Mram__n0073[0:6]61 (seg_6_OBUF)
     OBUF:I->O                 2.571          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      6.271ns (3.424ns logic, 2.847ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            gclk (PAD)
  Destination:       beta_clk1:I (PAD)

  Data Path: gclk to beta_clk1:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   1.222   0.000  gclk_IBUF (gclk_IBUF)
    BUFIO2:I                   0.000          beta_clk1
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock gclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gclk           |   11.260|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.51 secs
 
--> 

Total memory usage is 266808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   33 (   0 filtered)

