{"Source Block": ["oh/elink/dv/dv_elink.v@120:130@HdlIdDef", "   wire \t\telink1_txwr_access;\n   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@122:132", "   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n"], ["oh/elink/dv/dv_elink.v@115:125", "   wire \t\telink0_txwr_access;\n   wire [PW-1:0] \telink0_txwr_packet;\n   wire \t\telink0_txrd_access;\n   wire [PW-1:0] \telink0_txrd_packet;\n  \n   wire \t\telink1_txwr_access;\n   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n"], ["oh/elink/dv/dv_elink.v@117:127", "   wire \t\telink0_txrd_access;\n   wire [PW-1:0] \telink0_txrd_packet;\n  \n   wire \t\telink1_txwr_access;\n   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n"], ["oh/elink/dv/dv_elink.v@121:131", "   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n"], ["oh/elink/dv/dv_elink.v@116:126", "   wire [PW-1:0] \telink0_txwr_packet;\n   wire \t\telink0_txrd_access;\n   wire [PW-1:0] \telink0_txrd_packet;\n  \n   wire \t\telink1_txwr_access;\n   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n"], ["oh/elink/dv/dv_elink.v@123:133", "   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n"], ["oh/elink/dv/dv_elink.v@118:128", "   wire [PW-1:0] \telink0_txrd_packet;\n  \n   wire \t\telink1_txwr_access;\n   wire [PW-1:0] \telink1_txwr_packet;\n   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n"]], "Diff Content": {"Delete": [[125, "   wire                 txrd_wait;\n"]], "Add": []}}