
*** Running vivado
    with args -log Block_design_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Block_design_xbar_1.tcl


ECHO ist ausgeschaltet (OFF).
ECHO ist ausgeschaltet (OFF).

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_design_xbar_1.tcl -notrace
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Block_design_xbar_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry a2ea2ff13e29ee1e to dir: D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado_Projects/FFT_DMA/FFT_DMA.cache/ip/2023.2/a/2/a2ea2ff13e29ee1e/Block_design_xbar_1.dcp to D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1/Block_design_xbar_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado_Projects/FFT_DMA/FFT_DMA.cache/ip/2023.2/a/2/a2ea2ff13e29ee1e/Block_design_xbar_1_sim_netlist.v to D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1/Block_design_xbar_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado_Projects/FFT_DMA/FFT_DMA.cache/ip/2023.2/a/2/a2ea2ff13e29ee1e/Block_design_xbar_1_sim_netlist.vhdl to D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1/Block_design_xbar_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado_Projects/FFT_DMA/FFT_DMA.cache/ip/2023.2/a/2/a2ea2ff13e29ee1e/Block_design_xbar_1_stub.v to D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1/Block_design_xbar_1_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/Vivado_Projects/FFT_DMA/FFT_DMA.cache/ip/2023.2/a/2/a2ea2ff13e29ee1e/Block_design_xbar_1_stub.vhdl to D:/Vivado_Projects/FFT_DMA/FFT_DMA.runs/Block_design_xbar_1_synth_1/Block_design_xbar_1_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Block_design_xbar_1, cache-ID = a2ea2ff13e29ee1e.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 15:11:10 2024...
