
build/program.elf:     file format elf32-littlearm


Disassembly of section .text:

00400000 <vectors>:
  400000:	20460000 	subcs	r0, r6, r0
  400004:	004001e1 	subeq	r0, r0, r1, ror #3
  400008:	0040026d 	subeq	r0, r0, sp, ror #4
  40000c:	0040026d 	subeq	r0, r0, sp, ror #4
  400010:	0040026d 	subeq	r0, r0, sp, ror #4
  400014:	0040026d 	subeq	r0, r0, sp, ror #4
  400018:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  40002c:	0040026d 	subeq	r0, r0, sp, ror #4
  400030:	0040026d 	subeq	r0, r0, sp, ror #4
  400034:	00000000 	andeq	r0, r0, r0
  400038:	0040026d 	subeq	r0, r0, sp, ror #4
  40003c:	0040026d 	subeq	r0, r0, sp, ror #4
  400040:	0040026d 	subeq	r0, r0, sp, ror #4
  400044:	0040026d 	subeq	r0, r0, sp, ror #4
  400048:	0040026d 	subeq	r0, r0, sp, ror #4
  40004c:	0040026d 	subeq	r0, r0, sp, ror #4
  400050:	0040026d 	subeq	r0, r0, sp, ror #4
  400054:	0040026d 	subeq	r0, r0, sp, ror #4
  400058:	0040026d 	subeq	r0, r0, sp, ror #4
  40005c:	0040026d 	subeq	r0, r0, sp, ror #4
  400060:	0040026d 	subeq	r0, r0, sp, ror #4
  400064:	00000000 	andeq	r0, r0, r0
  400068:	0040026d 	subeq	r0, r0, sp, ror #4
  40006c:	0040026d 	subeq	r0, r0, sp, ror #4
  400070:	0040026d 	subeq	r0, r0, sp, ror #4
  400074:	0040026d 	subeq	r0, r0, sp, ror #4
  400078:	0040026d 	subeq	r0, r0, sp, ror #4
  40007c:	0040026d 	subeq	r0, r0, sp, ror #4
  400080:	0040026d 	subeq	r0, r0, sp, ror #4
  400084:	0040026d 	subeq	r0, r0, sp, ror #4
  400088:	0040026d 	subeq	r0, r0, sp, ror #4
  40008c:	0040026d 	subeq	r0, r0, sp, ror #4
  400090:	0040026d 	subeq	r0, r0, sp, ror #4
  400094:	0040026d 	subeq	r0, r0, sp, ror #4
  400098:	0040026d 	subeq	r0, r0, sp, ror #4
  40009c:	00400c8d 	subeq	r0, r0, sp, lsl #25
  4000a0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000a8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ac:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000b8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000bc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000c8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000cc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d0:	00000000 	andeq	r0, r0, r0
  4000d4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000d8:	00000000 	andeq	r0, r0, r0
  4000dc:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000e8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000ec:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f0:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f4:	0040026d 	subeq	r0, r0, sp, ror #4
  4000f8:	0040026d 	subeq	r0, r0, sp, ror #4
  4000fc:	0040026d 	subeq	r0, r0, sp, ror #4
  400100:	0040026d 	subeq	r0, r0, sp, ror #4
  400104:	0040026d 	subeq	r0, r0, sp, ror #4
  400108:	0040026d 	subeq	r0, r0, sp, ror #4
  40010c:	0040026d 	subeq	r0, r0, sp, ror #4
  400110:	0040026d 	subeq	r0, r0, sp, ror #4
	...
  400120:	0040026d 	subeq	r0, r0, sp, ror #4
  400124:	0040026d 	subeq	r0, r0, sp, ror #4
  400128:	0040026d 	subeq	r0, r0, sp, ror #4
  40012c:	0040026d 	subeq	r0, r0, sp, ror #4
  400130:	0040026d 	subeq	r0, r0, sp, ror #4
  400134:	00000000 	andeq	r0, r0, r0
  400138:	0040026d 	subeq	r0, r0, sp, ror #4
  40013c:	0040026d 	subeq	r0, r0, sp, ror #4

00400140 <sysclk_init>:
  400140:	b480      	push	{r7}
  400142:	af00      	add	r7, sp, #0
  400144:	4b1f      	ldr	r3, [pc, #124]	; (4001c4 <sysclk_init+0x84>)
  400146:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40014a:	605a      	str	r2, [r3, #4]
  40014c:	4b1e      	ldr	r3, [pc, #120]	; (4001c8 <sysclk_init+0x88>)
  40014e:	4a1f      	ldr	r2, [pc, #124]	; (4001cc <sysclk_init+0x8c>)
  400150:	601a      	str	r2, [r3, #0]
  400152:	4b1f      	ldr	r3, [pc, #124]	; (4001d0 <sysclk_init+0x90>)
  400154:	4a1f      	ldr	r2, [pc, #124]	; (4001d4 <sysclk_init+0x94>)
  400156:	621a      	str	r2, [r3, #32]
  400158:	bf00      	nop
  40015a:	4b1d      	ldr	r3, [pc, #116]	; (4001d0 <sysclk_init+0x90>)
  40015c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40015e:	f003 0301 	and.w	r3, r3, #1
  400162:	2b00      	cmp	r3, #0
  400164:	d0f9      	beq.n	40015a <sysclk_init+0x1a>
  400166:	4b1a      	ldr	r3, [pc, #104]	; (4001d0 <sysclk_init+0x90>)
  400168:	4a1b      	ldr	r2, [pc, #108]	; (4001d8 <sysclk_init+0x98>)
  40016a:	621a      	str	r2, [r3, #32]
  40016c:	bf00      	nop
  40016e:	4b18      	ldr	r3, [pc, #96]	; (4001d0 <sysclk_init+0x90>)
  400170:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400172:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400176:	2b00      	cmp	r3, #0
  400178:	d0f9      	beq.n	40016e <sysclk_init+0x2e>
  40017a:	4b15      	ldr	r3, [pc, #84]	; (4001d0 <sysclk_init+0x90>)
  40017c:	4a17      	ldr	r2, [pc, #92]	; (4001dc <sysclk_init+0x9c>)
  40017e:	629a      	str	r2, [r3, #40]	; 0x28
  400180:	bf00      	nop
  400182:	4b13      	ldr	r3, [pc, #76]	; (4001d0 <sysclk_init+0x90>)
  400184:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400186:	f003 0302 	and.w	r3, r3, #2
  40018a:	2b00      	cmp	r3, #0
  40018c:	d0f9      	beq.n	400182 <sysclk_init+0x42>
  40018e:	4b10      	ldr	r3, [pc, #64]	; (4001d0 <sysclk_init+0x90>)
  400190:	f240 1201 	movw	r2, #257	; 0x101
  400194:	631a      	str	r2, [r3, #48]	; 0x30
  400196:	bf00      	nop
  400198:	4b0d      	ldr	r3, [pc, #52]	; (4001d0 <sysclk_init+0x90>)
  40019a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40019c:	f003 0308 	and.w	r3, r3, #8
  4001a0:	2b00      	cmp	r3, #0
  4001a2:	d0f9      	beq.n	400198 <sysclk_init+0x58>
  4001a4:	4b0a      	ldr	r3, [pc, #40]	; (4001d0 <sysclk_init+0x90>)
  4001a6:	f44f 7281 	mov.w	r2, #258	; 0x102
  4001aa:	631a      	str	r2, [r3, #48]	; 0x30
  4001ac:	bf00      	nop
  4001ae:	4b08      	ldr	r3, [pc, #32]	; (4001d0 <sysclk_init+0x90>)
  4001b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4001b2:	f003 0308 	and.w	r3, r3, #8
  4001b6:	2b00      	cmp	r3, #0
  4001b8:	d0f9      	beq.n	4001ae <sysclk_init+0x6e>
  4001ba:	bf00      	nop
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr
  4001c4:	400e1850 	andmi	r1, lr, r0, asr r8
  4001c8:	400e0c00 	andmi	r0, lr, r0, lsl #24
  4001cc:	04000500 	streq	r0, [r0], #-1280	; 0xfffffb00
  4001d0:	400e0600 	andmi	r0, lr, r0, lsl #12
  4001d4:	00370809 	eorseq	r0, r7, r9, lsl #16
  4001d8:	01370809 	teqeq	r7, r9, lsl #16
  4001dc:	20183f01 	andscs	r3, r8, r1, lsl #30

004001e0 <irq_handler_reset>:
  4001e0:	b580      	push	{r7, lr}
  4001e2:	b082      	sub	sp, #8
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	4b1a      	ldr	r3, [pc, #104]	; (400250 <irq_handler_reset+0x70>)
  4001e8:	607b      	str	r3, [r7, #4]
  4001ea:	4b1a      	ldr	r3, [pc, #104]	; (400254 <irq_handler_reset+0x74>)
  4001ec:	603b      	str	r3, [r7, #0]
  4001ee:	e007      	b.n	400200 <irq_handler_reset+0x20>
  4001f0:	683b      	ldr	r3, [r7, #0]
  4001f2:	1d1a      	adds	r2, r3, #4
  4001f4:	603a      	str	r2, [r7, #0]
  4001f6:	687a      	ldr	r2, [r7, #4]
  4001f8:	1d11      	adds	r1, r2, #4
  4001fa:	6079      	str	r1, [r7, #4]
  4001fc:	6812      	ldr	r2, [r2, #0]
  4001fe:	601a      	str	r2, [r3, #0]
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	4a15      	ldr	r2, [pc, #84]	; (400258 <irq_handler_reset+0x78>)
  400204:	4293      	cmp	r3, r2
  400206:	d3f3      	bcc.n	4001f0 <irq_handler_reset+0x10>
  400208:	4b14      	ldr	r3, [pc, #80]	; (40025c <irq_handler_reset+0x7c>)
  40020a:	603b      	str	r3, [r7, #0]
  40020c:	e004      	b.n	400218 <irq_handler_reset+0x38>
  40020e:	683b      	ldr	r3, [r7, #0]
  400210:	1d1a      	adds	r2, r3, #4
  400212:	603a      	str	r2, [r7, #0]
  400214:	2200      	movs	r2, #0
  400216:	601a      	str	r2, [r3, #0]
  400218:	683b      	ldr	r3, [r7, #0]
  40021a:	4a11      	ldr	r2, [pc, #68]	; (400260 <irq_handler_reset+0x80>)
  40021c:	4293      	cmp	r3, r2
  40021e:	d3f6      	bcc.n	40020e <irq_handler_reset+0x2e>
  400220:	4a10      	ldr	r2, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <irq_handler_reset+0x84>)
  400224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
  400228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40022c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  400230:	f3bf 8f4f 	dsb	sy
  400234:	f3bf 8f6f 	isb	sy
  400238:	4b0a      	ldr	r3, [pc, #40]	; (400264 <irq_handler_reset+0x84>)
  40023a:	4a0b      	ldr	r2, [pc, #44]	; (400268 <irq_handler_reset+0x88>)
  40023c:	609a      	str	r2, [r3, #8]
  40023e:	f3bf 8f4f 	dsb	sy
  400242:	f3bf 8f6f 	isb	sy
  400246:	f7ff ff7b 	bl	400140 <sysclk_init>
  40024a:	f000 fd9d 	bl	400d88 <main>
  40024e:	e7fe      	b.n	40024e <irq_handler_reset+0x6e>
  400250:	00401080 	subeq	r1, r0, r0, lsl #1
  400254:	20400000 	subcs	r0, r0, r0
  400258:	20400070 	subcs	r0, r0, r0, ror r0
  40025c:	20400070 	subcs	r0, r0, r0, ror r0
  400260:	20400084 	subcs	r0, r0, r4, lsl #1
  400264:	e000ed00 	and	lr, r0, r0, lsl #26
  400268:	00400000 	subeq	r0, r0, r0

0040026c <irq_handler_dummy>:
  40026c:	b480      	push	{r7}
  40026e:	af00      	add	r7, sp, #0
  400270:	e7fe      	b.n	400270 <irq_handler_dummy+0x4>
  400272:	ffff b480 	vraddhn.i<illegal width 128>	d27, <illegal reg q15.5>, q0

00400274 <gpio_conf>:
  400274:	b480      	push	{r7}
  400276:	b085      	sub	sp, #20
  400278:	af00      	add	r7, sp, #0
  40027a:	60f8      	str	r0, [r7, #12]
  40027c:	60b9      	str	r1, [r7, #8]
  40027e:	607a      	str	r2, [r7, #4]
  400280:	68fb      	ldr	r3, [r7, #12]
  400282:	4a91      	ldr	r2, [pc, #580]	; (4004c8 <gpio_conf+0x254>)
  400284:	4293      	cmp	r3, r2
  400286:	d10c      	bne.n	4002a2 <gpio_conf+0x2e>
  400288:	4b90      	ldr	r3, [pc, #576]	; (4004cc <gpio_conf+0x258>)
  40028a:	699b      	ldr	r3, [r3, #24]
  40028c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  400290:	2b00      	cmp	r3, #0
  400292:	d106      	bne.n	4002a2 <gpio_conf+0x2e>
  400294:	4a8d      	ldr	r2, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400296:	4b8d      	ldr	r3, [pc, #564]	; (4004cc <gpio_conf+0x258>)
  400298:	691b      	ldr	r3, [r3, #16]
  40029a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  40029e:	6113      	str	r3, [r2, #16]
  4002a0:	e04e      	b.n	400340 <gpio_conf+0xcc>
  4002a2:	68fb      	ldr	r3, [r7, #12]
  4002a4:	4a8a      	ldr	r2, [pc, #552]	; (4004d0 <gpio_conf+0x25c>)
  4002a6:	4293      	cmp	r3, r2
  4002a8:	d118      	bne.n	4002dc <gpio_conf+0x68>
  4002aa:	4b88      	ldr	r3, [pc, #544]	; (4004cc <gpio_conf+0x258>)
  4002ac:	699b      	ldr	r3, [r3, #24]
  4002ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  4002b2:	2b00      	cmp	r3, #0
  4002b4:	d112      	bne.n	4002dc <gpio_conf+0x68>
  4002b6:	4a85      	ldr	r2, [pc, #532]	; (4004cc <gpio_conf+0x258>)
  4002b8:	4b84      	ldr	r3, [pc, #528]	; (4004cc <gpio_conf+0x258>)
  4002ba:	691b      	ldr	r3, [r3, #16]
  4002bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4002c0:	6113      	str	r3, [r2, #16]
  4002c2:	68bb      	ldr	r3, [r7, #8]
  4002c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
  4002c8:	d83a      	bhi.n	400340 <gpio_conf+0xcc>
  4002ca:	4982      	ldr	r1, [pc, #520]	; (4004d4 <gpio_conf+0x260>)
  4002cc:	4b81      	ldr	r3, [pc, #516]	; (4004d4 <gpio_conf+0x260>)
  4002ce:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
  4002d2:	68bb      	ldr	r3, [r7, #8]
  4002d4:	4313      	orrs	r3, r2
  4002d6:	f8c1 3114 	str.w	r3, [r1, #276]	; 0x114
  4002da:	e031      	b.n	400340 <gpio_conf+0xcc>
  4002dc:	68fb      	ldr	r3, [r7, #12]
  4002de:	4a7e      	ldr	r2, [pc, #504]	; (4004d8 <gpio_conf+0x264>)
  4002e0:	4293      	cmp	r3, r2
  4002e2:	d10c      	bne.n	4002fe <gpio_conf+0x8a>
  4002e4:	4b79      	ldr	r3, [pc, #484]	; (4004cc <gpio_conf+0x258>)
  4002e6:	699b      	ldr	r3, [r3, #24]
  4002e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d106      	bne.n	4002fe <gpio_conf+0x8a>
  4002f0:	4a76      	ldr	r2, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f2:	4b76      	ldr	r3, [pc, #472]	; (4004cc <gpio_conf+0x258>)
  4002f4:	691b      	ldr	r3, [r3, #16]
  4002f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4002fa:	6113      	str	r3, [r2, #16]
  4002fc:	e020      	b.n	400340 <gpio_conf+0xcc>
  4002fe:	68fb      	ldr	r3, [r7, #12]
  400300:	4a76      	ldr	r2, [pc, #472]	; (4004dc <gpio_conf+0x268>)
  400302:	4293      	cmp	r3, r2
  400304:	d10c      	bne.n	400320 <gpio_conf+0xac>
  400306:	4b71      	ldr	r3, [pc, #452]	; (4004cc <gpio_conf+0x258>)
  400308:	699b      	ldr	r3, [r3, #24]
  40030a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40030e:	2b00      	cmp	r3, #0
  400310:	d106      	bne.n	400320 <gpio_conf+0xac>
  400312:	4a6e      	ldr	r2, [pc, #440]	; (4004cc <gpio_conf+0x258>)
  400314:	4b6d      	ldr	r3, [pc, #436]	; (4004cc <gpio_conf+0x258>)
  400316:	691b      	ldr	r3, [r3, #16]
  400318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40031c:	6113      	str	r3, [r2, #16]
  40031e:	e00f      	b.n	400340 <gpio_conf+0xcc>
  400320:	68fb      	ldr	r3, [r7, #12]
  400322:	4a6f      	ldr	r2, [pc, #444]	; (4004e0 <gpio_conf+0x26c>)
  400324:	4293      	cmp	r3, r2
  400326:	d10b      	bne.n	400340 <gpio_conf+0xcc>
  400328:	4b68      	ldr	r3, [pc, #416]	; (4004cc <gpio_conf+0x258>)
  40032a:	699b      	ldr	r3, [r3, #24]
  40032c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400330:	2b00      	cmp	r3, #0
  400332:	d105      	bne.n	400340 <gpio_conf+0xcc>
  400334:	4a65      	ldr	r2, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400336:	4b65      	ldr	r3, [pc, #404]	; (4004cc <gpio_conf+0x258>)
  400338:	691b      	ldr	r3, [r3, #16]
  40033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  40033e:	6113      	str	r3, [r2, #16]
  400340:	687b      	ldr	r3, [r7, #4]
  400342:	f003 0301 	and.w	r3, r3, #1
  400346:	2b00      	cmp	r3, #0
  400348:	d00c      	beq.n	400364 <gpio_conf+0xf0>
  40034a:	68fb      	ldr	r3, [r7, #12]
  40034c:	681a      	ldr	r2, [r3, #0]
  40034e:	68bb      	ldr	r3, [r7, #8]
  400350:	431a      	orrs	r2, r3
  400352:	68fb      	ldr	r3, [r7, #12]
  400354:	601a      	str	r2, [r3, #0]
  400356:	68fb      	ldr	r3, [r7, #12]
  400358:	695a      	ldr	r2, [r3, #20]
  40035a:	68bb      	ldr	r3, [r7, #8]
  40035c:	431a      	orrs	r2, r3
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	615a      	str	r2, [r3, #20]
  400362:	e024      	b.n	4003ae <gpio_conf+0x13a>
  400364:	687b      	ldr	r3, [r7, #4]
  400366:	f003 0302 	and.w	r3, r3, #2
  40036a:	2b00      	cmp	r3, #0
  40036c:	d014      	beq.n	400398 <gpio_conf+0x124>
  40036e:	68fb      	ldr	r3, [r7, #12]
  400370:	681a      	ldr	r2, [r3, #0]
  400372:	68bb      	ldr	r3, [r7, #8]
  400374:	431a      	orrs	r2, r3
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	601a      	str	r2, [r3, #0]
  40037a:	68fb      	ldr	r3, [r7, #12]
  40037c:	691a      	ldr	r2, [r3, #16]
  40037e:	68bb      	ldr	r3, [r7, #8]
  400380:	431a      	orrs	r2, r3
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	611a      	str	r2, [r3, #16]
  400386:	68fb      	ldr	r3, [r7, #12]
  400388:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
  40038c:	68bb      	ldr	r3, [r7, #8]
  40038e:	431a      	orrs	r2, r3
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400396:	e00a      	b.n	4003ae <gpio_conf+0x13a>
  400398:	687b      	ldr	r3, [r7, #4]
  40039a:	f003 0304 	and.w	r3, r3, #4
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d005      	beq.n	4003ae <gpio_conf+0x13a>
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	685a      	ldr	r2, [r3, #4]
  4003a6:	68bb      	ldr	r3, [r7, #8]
  4003a8:	431a      	orrs	r2, r3
  4003aa:	68fb      	ldr	r3, [r7, #12]
  4003ac:	605a      	str	r2, [r3, #4]
  4003ae:	687b      	ldr	r3, [r7, #4]
  4003b0:	f003 0308 	and.w	r3, r3, #8
  4003b4:	2b00      	cmp	r3, #0
  4003b6:	d00e      	beq.n	4003d6 <gpio_conf+0x162>
  4003b8:	68fb      	ldr	r3, [r7, #12]
  4003ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  4003be:	68bb      	ldr	r3, [r7, #8]
  4003c0:	431a      	orrs	r2, r3
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  4003c8:	68fb      	ldr	r3, [r7, #12]
  4003ca:	6e5a      	ldr	r2, [r3, #100]	; 0x64
  4003cc:	68bb      	ldr	r3, [r7, #8]
  4003ce:	431a      	orrs	r2, r3
  4003d0:	68fb      	ldr	r3, [r7, #12]
  4003d2:	665a      	str	r2, [r3, #100]	; 0x64
  4003d4:	e026      	b.n	400424 <gpio_conf+0x1b0>
  4003d6:	687b      	ldr	r3, [r7, #4]
  4003d8:	f003 0310 	and.w	r3, r3, #16
  4003dc:	2b00      	cmp	r3, #0
  4003de:	d00e      	beq.n	4003fe <gpio_conf+0x18a>
  4003e0:	68fb      	ldr	r3, [r7, #12]
  4003e2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  4003e4:	68bb      	ldr	r3, [r7, #8]
  4003e6:	431a      	orrs	r2, r3
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	661a      	str	r2, [r3, #96]	; 0x60
  4003ec:	68fb      	ldr	r3, [r7, #12]
  4003ee:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	431a      	orrs	r2, r3
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4003fc:	e012      	b.n	400424 <gpio_conf+0x1b0>
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	f003 0320 	and.w	r3, r3, #32
  400404:	2b00      	cmp	r3, #0
  400406:	d00d      	beq.n	400424 <gpio_conf+0x1b0>
  400408:	68fb      	ldr	r3, [r7, #12]
  40040a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  40040c:	68bb      	ldr	r3, [r7, #8]
  40040e:	431a      	orrs	r2, r3
  400410:	68fb      	ldr	r3, [r7, #12]
  400412:	661a      	str	r2, [r3, #96]	; 0x60
  400414:	68fb      	ldr	r3, [r7, #12]
  400416:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  40041a:	68bb      	ldr	r3, [r7, #8]
  40041c:	431a      	orrs	r2, r3
  40041e:	68fb      	ldr	r3, [r7, #12]
  400420:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  400424:	687b      	ldr	r3, [r7, #4]
  400426:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40042a:	2b00      	cmp	r3, #0
  40042c:	d014      	beq.n	400458 <gpio_conf+0x1e4>
  40042e:	68fb      	ldr	r3, [r7, #12]
  400430:	681a      	ldr	r2, [r3, #0]
  400432:	68bb      	ldr	r3, [r7, #8]
  400434:	431a      	orrs	r2, r3
  400436:	68fb      	ldr	r3, [r7, #12]
  400438:	601a      	str	r2, [r3, #0]
  40043a:	68fb      	ldr	r3, [r7, #12]
  40043c:	695a      	ldr	r2, [r3, #20]
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	431a      	orrs	r2, r3
  400442:	68fb      	ldr	r3, [r7, #12]
  400444:	615a      	str	r2, [r3, #20]
  400446:	68fb      	ldr	r3, [r7, #12]
  400448:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  40044c:	68bb      	ldr	r3, [r7, #8]
  40044e:	431a      	orrs	r2, r3
  400450:	68fb      	ldr	r3, [r7, #12]
  400452:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400456:	e00d      	b.n	400474 <gpio_conf+0x200>
  400458:	687b      	ldr	r3, [r7, #4]
  40045a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40045e:	2b00      	cmp	r3, #0
  400460:	d008      	beq.n	400474 <gpio_conf+0x200>
  400462:	68fb      	ldr	r3, [r7, #12]
  400464:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  400468:	68bb      	ldr	r3, [r7, #8]
  40046a:	43db      	mvns	r3, r3
  40046c:	401a      	ands	r2, r3
  40046e:	68fb      	ldr	r3, [r7, #12]
  400470:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400474:	687b      	ldr	r3, [r7, #4]
  400476:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40047a:	2b00      	cmp	r3, #0
  40047c:	d012      	beq.n	4004a4 <gpio_conf+0x230>
  40047e:	68fb      	ldr	r3, [r7, #12]
  400480:	681a      	ldr	r2, [r3, #0]
  400482:	68bb      	ldr	r3, [r7, #8]
  400484:	431a      	orrs	r2, r3
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	601a      	str	r2, [r3, #0]
  40048a:	68fb      	ldr	r3, [r7, #12]
  40048c:	695a      	ldr	r2, [r3, #20]
  40048e:	68bb      	ldr	r3, [r7, #8]
  400490:	431a      	orrs	r2, r3
  400492:	68fb      	ldr	r3, [r7, #12]
  400494:	615a      	str	r2, [r3, #20]
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	6a1a      	ldr	r2, [r3, #32]
  40049a:	68bb      	ldr	r3, [r7, #8]
  40049c:	431a      	orrs	r2, r3
  40049e:	68fb      	ldr	r3, [r7, #12]
  4004a0:	621a      	str	r2, [r3, #32]
  4004a2:	e00a      	b.n	4004ba <gpio_conf+0x246>
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
  4004aa:	2b00      	cmp	r3, #0
  4004ac:	d005      	beq.n	4004ba <gpio_conf+0x246>
  4004ae:	68fb      	ldr	r3, [r7, #12]
  4004b0:	6a1a      	ldr	r2, [r3, #32]
  4004b2:	68bb      	ldr	r3, [r7, #8]
  4004b4:	431a      	orrs	r2, r3
  4004b6:	68fb      	ldr	r3, [r7, #12]
  4004b8:	621a      	str	r2, [r3, #32]
  4004ba:	bf00      	nop
  4004bc:	3714      	adds	r7, #20
  4004be:	46bd      	mov	sp, r7
  4004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	400e0e00 	andmi	r0, lr, r0, lsl #28
  4004cc:	400e0600 	andmi	r0, lr, r0, lsl #12
  4004d0:	400e1000 	andmi	r1, lr, r0
  4004d4:	40088000 	andmi	r8, r8, r0
  4004d8:	400e1200 	andmi	r1, lr, r0, lsl #4
  4004dc:	400e1400 	andmi	r1, lr, r0, lsl #8
  4004e0:	400e1600 	andmi	r1, lr, r0, lsl #12

004004e4 <gpio_set>:
  4004e4:	b480      	push	{r7}
  4004e6:	b083      	sub	sp, #12
  4004e8:	af00      	add	r7, sp, #0
  4004ea:	6078      	str	r0, [r7, #4]
  4004ec:	6039      	str	r1, [r7, #0]
  4004ee:	687b      	ldr	r3, [r7, #4]
  4004f0:	683a      	ldr	r2, [r7, #0]
  4004f2:	631a      	str	r2, [r3, #48]	; 0x30
  4004f4:	bf00      	nop
  4004f6:	370c      	adds	r7, #12
  4004f8:	46bd      	mov	sp, r7
  4004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004fe:	4770      	bx	lr

00400500 <gpio_clr>:
  400500:	b480      	push	{r7}
  400502:	b083      	sub	sp, #12
  400504:	af00      	add	r7, sp, #0
  400506:	6078      	str	r0, [r7, #4]
  400508:	6039      	str	r1, [r7, #0]
  40050a:	687b      	ldr	r3, [r7, #4]
  40050c:	683a      	ldr	r2, [r7, #0]
  40050e:	635a      	str	r2, [r3, #52]	; 0x34
  400510:	bf00      	nop
  400512:	370c      	adds	r7, #12
  400514:	46bd      	mov	sp, r7
  400516:	f85d 7b04 	ldr.w	r7, [sp], #4
  40051a:	4770      	bx	lr

0040051c <gpio_write>:
  40051c:	b580      	push	{r7, lr}
  40051e:	b084      	sub	sp, #16
  400520:	af00      	add	r7, sp, #0
  400522:	60f8      	str	r0, [r7, #12]
  400524:	60b9      	str	r1, [r7, #8]
  400526:	4613      	mov	r3, r2
  400528:	71fb      	strb	r3, [r7, #7]
  40052a:	79fb      	ldrb	r3, [r7, #7]
  40052c:	2b00      	cmp	r3, #0
  40052e:	d004      	beq.n	40053a <gpio_write+0x1e>
  400530:	68b9      	ldr	r1, [r7, #8]
  400532:	68f8      	ldr	r0, [r7, #12]
  400534:	f7ff ffd6 	bl	4004e4 <gpio_set>
  400538:	e003      	b.n	400542 <gpio_write+0x26>
  40053a:	68b9      	ldr	r1, [r7, #8]
  40053c:	68f8      	ldr	r0, [r7, #12]
  40053e:	f7ff ffdf 	bl	400500 <gpio_clr>
  400542:	bf00      	nop
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}

0040054a <gpio_set_alt>:
  40054a:	b580      	push	{r7, lr}
  40054c:	b084      	sub	sp, #16
  40054e:	af00      	add	r7, sp, #0
  400550:	60f8      	str	r0, [r7, #12]
  400552:	60b9      	str	r1, [r7, #8]
  400554:	4613      	mov	r3, r2
  400556:	71fb      	strb	r3, [r7, #7]
  400558:	2204      	movs	r2, #4
  40055a:	68b9      	ldr	r1, [r7, #8]
  40055c:	68f8      	ldr	r0, [r7, #12]
  40055e:	f7ff fe89 	bl	400274 <gpio_conf>
  400562:	79fb      	ldrb	r3, [r7, #7]
  400564:	f003 0301 	and.w	r3, r3, #1
  400568:	2b00      	cmp	r3, #0
  40056a:	d006      	beq.n	40057a <gpio_set_alt+0x30>
  40056c:	68fb      	ldr	r3, [r7, #12]
  40056e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400570:	68bb      	ldr	r3, [r7, #8]
  400572:	431a      	orrs	r2, r3
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	671a      	str	r2, [r3, #112]	; 0x70
  400578:	e006      	b.n	400588 <gpio_set_alt+0x3e>
  40057a:	68fb      	ldr	r3, [r7, #12]
  40057c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40057e:	68bb      	ldr	r3, [r7, #8]
  400580:	43db      	mvns	r3, r3
  400582:	401a      	ands	r2, r3
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	671a      	str	r2, [r3, #112]	; 0x70
  400588:	79fb      	ldrb	r3, [r7, #7]
  40058a:	f003 0302 	and.w	r3, r3, #2
  40058e:	2b00      	cmp	r3, #0
  400590:	d006      	beq.n	4005a0 <gpio_set_alt+0x56>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400596:	68bb      	ldr	r3, [r7, #8]
  400598:	431a      	orrs	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
  40059e:	e006      	b.n	4005ae <gpio_set_alt+0x64>
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4005a4:	68bb      	ldr	r3, [r7, #8]
  4005a6:	43db      	mvns	r3, r3
  4005a8:	401a      	ands	r2, r3
  4005aa:	68fb      	ldr	r3, [r7, #12]
  4005ac:	675a      	str	r2, [r3, #116]	; 0x74
  4005ae:	bf00      	nop
  4005b0:	3710      	adds	r7, #16
  4005b2:	46bd      	mov	sp, r7
  4005b4:	bd80      	pop	{r7, pc}
  4005b6:	ffff b4b0 	vsri.64	d27, d16, #1

004005b8 <pwm_clocks_generate>:
  4005b8:	b4b0      	push	{r4, r5, r7}
  4005ba:	b091      	sub	sp, #68	; 0x44
  4005bc:	af00      	add	r7, sp, #0
  4005be:	6078      	str	r0, [r7, #4]
  4005c0:	4b1a      	ldr	r3, [pc, #104]	; (40062c <pwm_clocks_generate+0x74>)
  4005c2:	f107 040c 	add.w	r4, r7, #12
  4005c6:	461d      	mov	r5, r3
  4005c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4005cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4005ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4005d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  4005d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  4005d8:	2300      	movs	r3, #0
  4005da:	63fb      	str	r3, [r7, #60]	; 0x3c
  4005dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4005de:	009b      	lsls	r3, r3, #2
  4005e0:	f107 0240 	add.w	r2, r7, #64	; 0x40
  4005e4:	4413      	add	r3, r2
  4005e6:	f853 3c34 	ldr.w	r3, [r3, #-52]
  4005ea:	4a11      	ldr	r2, [pc, #68]	; (400630 <pwm_clocks_generate+0x78>)
  4005ec:	fbb2 f2f3 	udiv	r2, r2, r3
  4005f0:	687b      	ldr	r3, [r7, #4]
  4005f2:	fbb2 f3f3 	udiv	r3, r2, r3
  4005f6:	63bb      	str	r3, [r7, #56]	; 0x38
  4005f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4005fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  4005fe:	d906      	bls.n	40060e <pwm_clocks_generate+0x56>
  400600:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400602:	3301      	adds	r3, #1
  400604:	63fb      	str	r3, [r7, #60]	; 0x3c
  400606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400608:	2b0a      	cmp	r3, #10
  40060a:	d9e7      	bls.n	4005dc <pwm_clocks_generate+0x24>
  40060c:	e000      	b.n	400610 <pwm_clocks_generate+0x58>
  40060e:	bf00      	nop
  400610:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400612:	2b0a      	cmp	r3, #10
  400614:	d804      	bhi.n	400620 <pwm_clocks_generate+0x68>
  400616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400618:	021a      	lsls	r2, r3, #8
  40061a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40061c:	4313      	orrs	r3, r2
  40061e:	e000      	b.n	400622 <pwm_clocks_generate+0x6a>
  400620:	2300      	movs	r3, #0
  400622:	4618      	mov	r0, r3
  400624:	3744      	adds	r7, #68	; 0x44
  400626:	46bd      	mov	sp, r7
  400628:	bcb0      	pop	{r4, r5, r7}
  40062a:	4770      	bx	lr
  40062c:	00400ee0 	subeq	r0, r0, r0, ror #29
  400630:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^

00400634 <pwm_conf>:
  400634:	b580      	push	{r7, lr}
  400636:	b084      	sub	sp, #16
  400638:	af00      	add	r7, sp, #0
  40063a:	6078      	str	r0, [r7, #4]
  40063c:	6039      	str	r1, [r7, #0]
  40063e:	687b      	ldr	r3, [r7, #4]
  400640:	4a14      	ldr	r2, [pc, #80]	; (400694 <pwm_conf+0x60>)
  400642:	4293      	cmp	r3, r2
  400644:	d106      	bne.n	400654 <pwm_conf+0x20>
  400646:	4a14      	ldr	r2, [pc, #80]	; (400698 <pwm_conf+0x64>)
  400648:	4b13      	ldr	r3, [pc, #76]	; (400698 <pwm_conf+0x64>)
  40064a:	691b      	ldr	r3, [r3, #16]
  40064c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  400650:	6113      	str	r3, [r2, #16]
  400652:	e00b      	b.n	40066c <pwm_conf+0x38>
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	4a11      	ldr	r2, [pc, #68]	; (40069c <pwm_conf+0x68>)
  400658:	4293      	cmp	r3, r2
  40065a:	d115      	bne.n	400688 <pwm_conf+0x54>
  40065c:	4a0e      	ldr	r2, [pc, #56]	; (400698 <pwm_conf+0x64>)
  40065e:	4b0e      	ldr	r3, [pc, #56]	; (400698 <pwm_conf+0x64>)
  400660:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  400664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
  400668:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
  40066c:	687b      	ldr	r3, [r7, #4]
  40066e:	220f      	movs	r2, #15
  400670:	609a      	str	r2, [r3, #8]
  400672:	6838      	ldr	r0, [r7, #0]
  400674:	f7ff ffa0 	bl	4005b8 <pwm_clocks_generate>
  400678:	60f8      	str	r0, [r7, #12]
  40067a:	68fb      	ldr	r3, [r7, #12]
  40067c:	2b00      	cmp	r3, #0
  40067e:	d005      	beq.n	40068c <pwm_conf+0x58>
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	68fa      	ldr	r2, [r7, #12]
  400684:	601a      	str	r2, [r3, #0]
  400686:	e002      	b.n	40068e <pwm_conf+0x5a>
  400688:	bf00      	nop
  40068a:	e000      	b.n	40068e <pwm_conf+0x5a>
  40068c:	bf00      	nop
  40068e:	3710      	adds	r7, #16
  400690:	46bd      	mov	sp, r7
  400692:	bd80      	pop	{r7, pc}
  400694:	40020000 	andmi	r0, r2, r0
  400698:	400e0600 	andmi	r0, lr, r0, lsl #12
  40069c:	4005c000 	andmi	ip, r5, r0

004006a0 <pwm_channel_conf>:
  4006a0:	b480      	push	{r7}
  4006a2:	b085      	sub	sp, #20
  4006a4:	af00      	add	r7, sp, #0
  4006a6:	60f8      	str	r0, [r7, #12]
  4006a8:	460b      	mov	r3, r1
  4006aa:	607a      	str	r2, [r7, #4]
  4006ac:	72fb      	strb	r3, [r7, #11]
  4006ae:	7afb      	ldrb	r3, [r7, #11]
  4006b0:	687a      	ldr	r2, [r7, #4]
  4006b2:	4936      	ldr	r1, [pc, #216]	; (40078c <pwm_channel_conf+0xec>)
  4006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  4006b8:	7afb      	ldrb	r3, [r7, #11]
  4006ba:	68fa      	ldr	r2, [r7, #12]
  4006bc:	3310      	adds	r3, #16
  4006be:	015b      	lsls	r3, r3, #5
  4006c0:	4413      	add	r3, r2
  4006c2:	220b      	movs	r2, #11
  4006c4:	601a      	str	r2, [r3, #0]
  4006c6:	7afb      	ldrb	r3, [r7, #11]
  4006c8:	68fa      	ldr	r2, [r7, #12]
  4006ca:	3310      	adds	r3, #16
  4006cc:	015b      	lsls	r3, r3, #5
  4006ce:	4413      	add	r3, r2
  4006d0:	3304      	adds	r3, #4
  4006d2:	2264      	movs	r2, #100	; 0x64
  4006d4:	601a      	str	r2, [r3, #0]
  4006d6:	7afb      	ldrb	r3, [r7, #11]
  4006d8:	68fa      	ldr	r2, [r7, #12]
  4006da:	015b      	lsls	r3, r3, #5
  4006dc:	4413      	add	r3, r2
  4006de:	f503 7303 	add.w	r3, r3, #524	; 0x20c
  4006e2:	687a      	ldr	r2, [r7, #4]
  4006e4:	601a      	str	r2, [r3, #0]
  4006e6:	68fb      	ldr	r3, [r7, #12]
  4006e8:	2200      	movs	r2, #0
  4006ea:	649a      	str	r2, [r3, #72]	; 0x48
  4006ec:	68fb      	ldr	r3, [r7, #12]
  4006ee:	6a1b      	ldr	r3, [r3, #32]
  4006f0:	7afa      	ldrb	r2, [r7, #11]
  4006f2:	2101      	movs	r1, #1
  4006f4:	fa01 f202 	lsl.w	r2, r1, r2
  4006f8:	431a      	orrs	r2, r3
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	621a      	str	r2, [r3, #32]
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400702:	7afa      	ldrb	r2, [r7, #11]
  400704:	2101      	movs	r1, #1
  400706:	4091      	lsls	r1, r2
  400708:	7afa      	ldrb	r2, [r7, #11]
  40070a:	3210      	adds	r2, #16
  40070c:	2001      	movs	r0, #1
  40070e:	fa00 f202 	lsl.w	r2, r0, r2
  400712:	400a      	ands	r2, r1
  400714:	43d2      	mvns	r2, r2
  400716:	401a      	ands	r2, r3
  400718:	68fb      	ldr	r3, [r7, #12]
  40071a:	669a      	str	r2, [r3, #104]	; 0x68
  40071c:	68fb      	ldr	r3, [r7, #12]
  40071e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
  400722:	7afa      	ldrb	r2, [r7, #11]
  400724:	2101      	movs	r1, #1
  400726:	4091      	lsls	r1, r2
  400728:	7afa      	ldrb	r2, [r7, #11]
  40072a:	3210      	adds	r2, #16
  40072c:	2001      	movs	r0, #1
  40072e:	fa00 f202 	lsl.w	r2, r0, r2
  400732:	400a      	ands	r2, r1
  400734:	43d2      	mvns	r2, r2
  400736:	401a      	ands	r2, r3
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  40073e:	68fb      	ldr	r3, [r7, #12]
  400740:	6edb      	ldr	r3, [r3, #108]	; 0x6c
  400742:	7afa      	ldrb	r2, [r7, #11]
  400744:	00d2      	lsls	r2, r2, #3
  400746:	21ff      	movs	r1, #255	; 0xff
  400748:	fa01 f202 	lsl.w	r2, r1, r2
  40074c:	43d2      	mvns	r2, r2
  40074e:	401a      	ands	r2, r3
  400750:	68fb      	ldr	r3, [r7, #12]
  400752:	66da      	str	r2, [r3, #108]	; 0x6c
  400754:	7afb      	ldrb	r3, [r7, #11]
  400756:	7afa      	ldrb	r2, [r7, #11]
  400758:	68f9      	ldr	r1, [r7, #12]
  40075a:	3210      	adds	r2, #16
  40075c:	0152      	lsls	r2, r2, #5
  40075e:	440a      	add	r2, r1
  400760:	6812      	ldr	r2, [r2, #0]
  400762:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  400766:	68f9      	ldr	r1, [r7, #12]
  400768:	3310      	adds	r3, #16
  40076a:	015b      	lsls	r3, r3, #5
  40076c:	440b      	add	r3, r1
  40076e:	601a      	str	r2, [r3, #0]
  400770:	7afb      	ldrb	r3, [r7, #11]
  400772:	2201      	movs	r2, #1
  400774:	fa02 f303 	lsl.w	r3, r2, r3
  400778:	461a      	mov	r2, r3
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	605a      	str	r2, [r3, #4]
  40077e:	bf00      	nop
  400780:	3714      	adds	r7, #20
  400782:	46bd      	mov	sp, r7
  400784:	f85d 7b04 	ldr.w	r7, [sp], #4
  400788:	4770      	bx	lr
  40078a:	bf00      	nop
  40078c:	20400070 	subcs	r0, r0, r0, ror r0

00400790 <pwm_channel_set_duty>:
  400790:	b480      	push	{r7}
  400792:	b085      	sub	sp, #20
  400794:	af00      	add	r7, sp, #0
  400796:	6078      	str	r0, [r7, #4]
  400798:	460b      	mov	r3, r1
  40079a:	70fb      	strb	r3, [r7, #3]
  40079c:	4613      	mov	r3, r2
  40079e:	70bb      	strb	r3, [r7, #2]
  4007a0:	78bb      	ldrb	r3, [r7, #2]
  4007a2:	ee07 3a90 	vmov	s15, r3
  4007a6:	eeb8 6be7 	vcvt.f64.s32	d6, s15
  4007aa:	ed9f 5b19 	vldr	d5, [pc, #100]	; 400810 <pwm_channel_set_duty+0x80>
  4007ae:	ee86 7b05 	vdiv.f64	d7, d6, d5
  4007b2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
  4007b6:	edc7 7a03 	vstr	s15, [r7, #12]
  4007ba:	78fb      	ldrb	r3, [r7, #3]
  4007bc:	4a16      	ldr	r2, [pc, #88]	; (400818 <pwm_channel_set_duty+0x88>)
  4007be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4007c2:	ee07 3a90 	vmov	s15, r3
  4007c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  4007ca:	78fb      	ldrb	r3, [r7, #3]
  4007cc:	4a12      	ldr	r2, [pc, #72]	; (400818 <pwm_channel_set_duty+0x88>)
  4007ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4007d2:	ee07 3a90 	vmov	s15, r3
  4007d6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  4007da:	edd7 7a03 	vldr	s15, [r7, #12]
  4007de:	ee66 7aa7 	vmul.f32	s15, s13, s15
  4007e2:	ee77 7a67 	vsub.f32	s15, s14, s15
  4007e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  4007ea:	ee17 3a90 	vmov	r3, s15
  4007ee:	60bb      	str	r3, [r7, #8]
  4007f0:	78fb      	ldrb	r3, [r7, #3]
  4007f2:	687a      	ldr	r2, [r7, #4]
  4007f4:	3310      	adds	r3, #16
  4007f6:	015b      	lsls	r3, r3, #5
  4007f8:	4413      	add	r3, r2
  4007fa:	3304      	adds	r3, #4
  4007fc:	68ba      	ldr	r2, [r7, #8]
  4007fe:	601a      	str	r2, [r3, #0]
  400800:	bf00      	nop
  400802:	3714      	adds	r7, #20
  400804:	46bd      	mov	sp, r7
  400806:	f85d 7b04 	ldr.w	r7, [sp], #4
  40080a:	4770      	bx	lr
  40080c:	f3af 8000 	nop.w
  400810:	00000000 	andeq	r0, r0, r0
  400814:	40590000 	subsmi	r0, r9, r0
  400818:	20400070 	subcs	r0, r0, r0, ror r0

0040081c <NVIC_EnableIRQ>:
  40081c:	b480      	push	{r7}
  40081e:	b083      	sub	sp, #12
  400820:	af00      	add	r7, sp, #0
  400822:	4603      	mov	r3, r0
  400824:	71fb      	strb	r3, [r7, #7]
  400826:	4909      	ldr	r1, [pc, #36]	; (40084c <NVIC_EnableIRQ+0x30>)
  400828:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40082c:	095b      	lsrs	r3, r3, #5
  40082e:	79fa      	ldrb	r2, [r7, #7]
  400830:	f002 021f 	and.w	r2, r2, #31
  400834:	2001      	movs	r0, #1
  400836:	fa00 f202 	lsl.w	r2, r0, r2
  40083a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  40083e:	bf00      	nop
  400840:	370c      	adds	r7, #12
  400842:	46bd      	mov	sp, r7
  400844:	f85d 7b04 	ldr.w	r7, [sp], #4
  400848:	4770      	bx	lr
  40084a:	bf00      	nop
  40084c:	e000e100 	and	lr, r0, r0, lsl #2

00400850 <fast_sin>:
  400850:	b580      	push	{r7, lr}
  400852:	b0de      	sub	sp, #376	; 0x178
  400854:	af00      	add	r7, sp, #0
  400856:	1d3b      	adds	r3, r7, #4
  400858:	6018      	str	r0, [r3, #0]
  40085a:	f107 030c 	add.w	r3, r7, #12
  40085e:	4a3c      	ldr	r2, [pc, #240]	; (400950 <fast_sin+0x100>)
  400860:	4618      	mov	r0, r3
  400862:	4611      	mov	r1, r2
  400864:	f44f 73b6 	mov.w	r3, #364	; 0x16c
  400868:	461a      	mov	r2, r3
  40086a:	f000 fa9f 	bl	400dac <memcpy>
  40086e:	e005      	b.n	40087c <fast_sin+0x2c>
  400870:	1d3b      	adds	r3, r7, #4
  400872:	1d3a      	adds	r2, r7, #4
  400874:	6812      	ldr	r2, [r2, #0]
  400876:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
  40087a:	601a      	str	r2, [r3, #0]
  40087c:	1d3b      	adds	r3, r7, #4
  40087e:	681b      	ldr	r3, [r3, #0]
  400880:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
  400884:	daf4      	bge.n	400870 <fast_sin+0x20>
  400886:	e005      	b.n	400894 <fast_sin+0x44>
  400888:	1d3b      	adds	r3, r7, #4
  40088a:	1d3a      	adds	r2, r7, #4
  40088c:	6812      	ldr	r2, [r2, #0]
  40088e:	f502 72b4 	add.w	r2, r2, #360	; 0x168
  400892:	601a      	str	r2, [r3, #0]
  400894:	1d3b      	adds	r3, r7, #4
  400896:	681b      	ldr	r3, [r3, #0]
  400898:	2b00      	cmp	r3, #0
  40089a:	dbf5      	blt.n	400888 <fast_sin+0x38>
  40089c:	1d3b      	adds	r3, r7, #4
  40089e:	681b      	ldr	r3, [r3, #0]
  4008a0:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
  4008a4:	da15      	bge.n	4008d2 <fast_sin+0x82>
  4008a6:	1d3b      	adds	r3, r7, #4
  4008a8:	681b      	ldr	r3, [r3, #0]
  4008aa:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
  4008ae:	db10      	blt.n	4008d2 <fast_sin+0x82>
  4008b0:	1d3b      	adds	r3, r7, #4
  4008b2:	1d3a      	adds	r2, r7, #4
  4008b4:	6812      	ldr	r2, [r2, #0]
  4008b6:	f5c2 72b4 	rsb	r2, r2, #360	; 0x168
  4008ba:	601a      	str	r2, [r3, #0]
  4008bc:	f107 020c 	add.w	r2, r7, #12
  4008c0:	1d3b      	adds	r3, r7, #4
  4008c2:	681b      	ldr	r3, [r3, #0]
  4008c4:	009b      	lsls	r3, r3, #2
  4008c6:	4413      	add	r3, r2
  4008c8:	edd3 7a00 	vldr	s15, [r3]
  4008cc:	eef1 7a67 	vneg.f32	s15, s15
  4008d0:	e037      	b.n	400942 <fast_sin+0xf2>
  4008d2:	1d3b      	adds	r3, r7, #4
  4008d4:	681b      	ldr	r3, [r3, #0]
  4008d6:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
  4008da:	da13      	bge.n	400904 <fast_sin+0xb4>
  4008dc:	1d3b      	adds	r3, r7, #4
  4008de:	681b      	ldr	r3, [r3, #0]
  4008e0:	2bb3      	cmp	r3, #179	; 0xb3
  4008e2:	dd0f      	ble.n	400904 <fast_sin+0xb4>
  4008e4:	1d3b      	adds	r3, r7, #4
  4008e6:	1d3a      	adds	r2, r7, #4
  4008e8:	6812      	ldr	r2, [r2, #0]
  4008ea:	3ab4      	subs	r2, #180	; 0xb4
  4008ec:	601a      	str	r2, [r3, #0]
  4008ee:	f107 020c 	add.w	r2, r7, #12
  4008f2:	1d3b      	adds	r3, r7, #4
  4008f4:	681b      	ldr	r3, [r3, #0]
  4008f6:	009b      	lsls	r3, r3, #2
  4008f8:	4413      	add	r3, r2
  4008fa:	edd3 7a00 	vldr	s15, [r3]
  4008fe:	eef1 7a67 	vneg.f32	s15, s15
  400902:	e01e      	b.n	400942 <fast_sin+0xf2>
  400904:	1d3b      	adds	r3, r7, #4
  400906:	681b      	ldr	r3, [r3, #0]
  400908:	2bb3      	cmp	r3, #179	; 0xb3
  40090a:	dc12      	bgt.n	400932 <fast_sin+0xe2>
  40090c:	1d3b      	adds	r3, r7, #4
  40090e:	681b      	ldr	r3, [r3, #0]
  400910:	2b5a      	cmp	r3, #90	; 0x5a
  400912:	dd0e      	ble.n	400932 <fast_sin+0xe2>
  400914:	1d3b      	adds	r3, r7, #4
  400916:	1d3a      	adds	r2, r7, #4
  400918:	6812      	ldr	r2, [r2, #0]
  40091a:	f1c2 02b4 	rsb	r2, r2, #180	; 0xb4
  40091e:	601a      	str	r2, [r3, #0]
  400920:	f107 020c 	add.w	r2, r7, #12
  400924:	1d3b      	adds	r3, r7, #4
  400926:	681b      	ldr	r3, [r3, #0]
  400928:	009b      	lsls	r3, r3, #2
  40092a:	4413      	add	r3, r2
  40092c:	edd3 7a00 	vldr	s15, [r3]
  400930:	e007      	b.n	400942 <fast_sin+0xf2>
  400932:	f107 020c 	add.w	r2, r7, #12
  400936:	1d3b      	adds	r3, r7, #4
  400938:	681b      	ldr	r3, [r3, #0]
  40093a:	009b      	lsls	r3, r3, #2
  40093c:	4413      	add	r3, r2
  40093e:	edd3 7a00 	vldr	s15, [r3]
  400942:	eeb0 0a67 	vmov.f32	s0, s15
  400946:	f507 77bc 	add.w	r7, r7, #376	; 0x178
  40094a:	46bd      	mov	sp, r7
  40094c:	bd80      	pop	{r7, pc}
  40094e:	bf00      	nop
  400950:	00400f0c 	subeq	r0, r0, ip, lsl #30

00400954 <sign>:
  400954:	b480      	push	{r7}
  400956:	b083      	sub	sp, #12
  400958:	af00      	add	r7, sp, #0
  40095a:	6078      	str	r0, [r7, #4]
  40095c:	687b      	ldr	r3, [r7, #4]
  40095e:	2b00      	cmp	r3, #0
  400960:	db01      	blt.n	400966 <sign+0x12>
  400962:	2301      	movs	r3, #1
  400964:	e001      	b.n	40096a <sign+0x16>
  400966:	f04f 33ff 	mov.w	r3, #4294967295
  40096a:	4618      	mov	r0, r3
  40096c:	370c      	adds	r7, #12
  40096e:	46bd      	mov	sp, r7
  400970:	f85d 7b04 	ldr.w	r7, [sp], #4
  400974:	4770      	bx	lr
  400976:	ffff b580 	vabal.u<illegal width 64>	<illegal reg q13.5>, d31, d0

00400978 <motors_conf>:
  400978:	b580      	push	{r7, lr}
  40097a:	b084      	sub	sp, #16
  40097c:	af00      	add	r7, sp, #0
  40097e:	6078      	str	r0, [r7, #4]
  400980:	4946      	ldr	r1, [pc, #280]	; (400a9c <motors_conf+0x124>)
  400982:	4847      	ldr	r0, [pc, #284]	; (400aa0 <motors_conf+0x128>)
  400984:	f7ff fe56 	bl	400634 <pwm_conf>
  400988:	2300      	movs	r3, #0
  40098a:	73fb      	strb	r3, [r7, #15]
  40098c:	e041      	b.n	400a12 <motors_conf+0x9a>
  40098e:	7bfb      	ldrb	r3, [r7, #15]
  400990:	009b      	lsls	r3, r3, #2
  400992:	687a      	ldr	r2, [r7, #4]
  400994:	4413      	add	r3, r2
  400996:	681b      	ldr	r3, [r3, #0]
  400998:	7d5b      	ldrb	r3, [r3, #21]
  40099a:	f242 1234 	movw	r2, #8500	; 0x2134
  40099e:	4619      	mov	r1, r3
  4009a0:	483f      	ldr	r0, [pc, #252]	; (400aa0 <motors_conf+0x128>)
  4009a2:	f7ff fe7d 	bl	4006a0 <pwm_channel_conf>
  4009a6:	7bfb      	ldrb	r3, [r7, #15]
  4009a8:	009b      	lsls	r3, r3, #2
  4009aa:	687a      	ldr	r2, [r7, #4]
  4009ac:	4413      	add	r3, r2
  4009ae:	681b      	ldr	r3, [r3, #0]
  4009b0:	6858      	ldr	r0, [r3, #4]
  4009b2:	7bfb      	ldrb	r3, [r7, #15]
  4009b4:	009b      	lsls	r3, r3, #2
  4009b6:	687a      	ldr	r2, [r7, #4]
  4009b8:	4413      	add	r3, r2
  4009ba:	681b      	ldr	r3, [r3, #0]
  4009bc:	689b      	ldr	r3, [r3, #8]
  4009be:	2202      	movs	r2, #2
  4009c0:	4619      	mov	r1, r3
  4009c2:	f7ff fc57 	bl	400274 <gpio_conf>
  4009c6:	7bfb      	ldrb	r3, [r7, #15]
  4009c8:	009b      	lsls	r3, r3, #2
  4009ca:	687a      	ldr	r2, [r7, #4]
  4009cc:	4413      	add	r3, r2
  4009ce:	681b      	ldr	r3, [r3, #0]
  4009d0:	68d8      	ldr	r0, [r3, #12]
  4009d2:	7bfb      	ldrb	r3, [r7, #15]
  4009d4:	009b      	lsls	r3, r3, #2
  4009d6:	687a      	ldr	r2, [r7, #4]
  4009d8:	4413      	add	r3, r2
  4009da:	681b      	ldr	r3, [r3, #0]
  4009dc:	6919      	ldr	r1, [r3, #16]
  4009de:	7bfb      	ldrb	r3, [r7, #15]
  4009e0:	009b      	lsls	r3, r3, #2
  4009e2:	687a      	ldr	r2, [r7, #4]
  4009e4:	4413      	add	r3, r2
  4009e6:	681b      	ldr	r3, [r3, #0]
  4009e8:	7d1b      	ldrb	r3, [r3, #20]
  4009ea:	461a      	mov	r2, r3
  4009ec:	f7ff fdad 	bl	40054a <gpio_set_alt>
  4009f0:	7bfb      	ldrb	r3, [r7, #15]
  4009f2:	009b      	lsls	r3, r3, #2
  4009f4:	687a      	ldr	r2, [r7, #4]
  4009f6:	4413      	add	r3, r2
  4009f8:	681b      	ldr	r3, [r3, #0]
  4009fa:	2200      	movs	r2, #0
  4009fc:	75da      	strb	r2, [r3, #23]
  4009fe:	7bfb      	ldrb	r3, [r7, #15]
  400a00:	009b      	lsls	r3, r3, #2
  400a02:	687a      	ldr	r2, [r7, #4]
  400a04:	4413      	add	r3, r2
  400a06:	681b      	ldr	r3, [r3, #0]
  400a08:	2200      	movs	r2, #0
  400a0a:	759a      	strb	r2, [r3, #22]
  400a0c:	7bfb      	ldrb	r3, [r7, #15]
  400a0e:	3301      	adds	r3, #1
  400a10:	73fb      	strb	r3, [r7, #15]
  400a12:	7bfb      	ldrb	r3, [r7, #15]
  400a14:	2b03      	cmp	r3, #3
  400a16:	d9ba      	bls.n	40098e <motors_conf+0x16>
  400a18:	2200      	movs	r2, #0
  400a1a:	2100      	movs	r1, #0
  400a1c:	4820      	ldr	r0, [pc, #128]	; (400aa0 <motors_conf+0x128>)
  400a1e:	f7ff feb7 	bl	400790 <pwm_channel_set_duty>
  400a22:	2200      	movs	r2, #0
  400a24:	2101      	movs	r1, #1
  400a26:	481e      	ldr	r0, [pc, #120]	; (400aa0 <motors_conf+0x128>)
  400a28:	f7ff feb2 	bl	400790 <pwm_channel_set_duty>
  400a2c:	2200      	movs	r2, #0
  400a2e:	2102      	movs	r1, #2
  400a30:	481b      	ldr	r0, [pc, #108]	; (400aa0 <motors_conf+0x128>)
  400a32:	f7ff fead 	bl	400790 <pwm_channel_set_duty>
  400a36:	2200      	movs	r2, #0
  400a38:	2103      	movs	r1, #3
  400a3a:	4819      	ldr	r0, [pc, #100]	; (400aa0 <motors_conf+0x128>)
  400a3c:	f7ff fea8 	bl	400790 <pwm_channel_set_duty>
  400a40:	2202      	movs	r2, #2
  400a42:	2108      	movs	r1, #8
  400a44:	4817      	ldr	r0, [pc, #92]	; (400aa4 <motors_conf+0x12c>)
  400a46:	f7ff fc15 	bl	400274 <gpio_conf>
  400a4a:	2202      	movs	r2, #2
  400a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
  400a50:	4814      	ldr	r0, [pc, #80]	; (400aa4 <motors_conf+0x12c>)
  400a52:	f7ff fc0f 	bl	400274 <gpio_conf>
  400a56:	2202      	movs	r2, #2
  400a58:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400a5c:	4811      	ldr	r0, [pc, #68]	; (400aa4 <motors_conf+0x12c>)
  400a5e:	f7ff fc09 	bl	400274 <gpio_conf>
  400a62:	2202      	movs	r2, #2
  400a64:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400a68:	480e      	ldr	r0, [pc, #56]	; (400aa4 <motors_conf+0x12c>)
  400a6a:	f7ff fc03 	bl	400274 <gpio_conf>
  400a6e:	2108      	movs	r1, #8
  400a70:	480c      	ldr	r0, [pc, #48]	; (400aa4 <motors_conf+0x12c>)
  400a72:	f7ff fd37 	bl	4004e4 <gpio_set>
  400a76:	f44f 7100 	mov.w	r1, #512	; 0x200
  400a7a:	480a      	ldr	r0, [pc, #40]	; (400aa4 <motors_conf+0x12c>)
  400a7c:	f7ff fd32 	bl	4004e4 <gpio_set>
  400a80:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400a84:	4807      	ldr	r0, [pc, #28]	; (400aa4 <motors_conf+0x12c>)
  400a86:	f7ff fd2d 	bl	4004e4 <gpio_set>
  400a8a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
  400a8e:	4805      	ldr	r0, [pc, #20]	; (400aa4 <motors_conf+0x12c>)
  400a90:	f7ff fd28 	bl	4004e4 <gpio_set>
  400a94:	bf00      	nop
  400a96:	3710      	adds	r7, #16
  400a98:	46bd      	mov	sp, r7
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	08f0d180 	ldmeq	r0!, {r7, r8, ip, lr, pc}^
  400aa0:	40020000 	andmi	r0, r2, r0
  400aa4:	400e1200 	andmi	r1, lr, r0, lsl #4

00400aa8 <motor_write_individual>:
  400aa8:	b084      	sub	sp, #16
  400aaa:	b580      	push	{r7, lr}
  400aac:	af00      	add	r7, sp, #0
  400aae:	f107 0e08 	add.w	lr, r7, #8
  400ab2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  400ab6:	f897 3020 	ldrb.w	r3, [r7, #32]
  400aba:	2b64      	cmp	r3, #100	; 0x64
  400abc:	d902      	bls.n	400ac4 <motor_write_individual+0x1c>
  400abe:	2364      	movs	r3, #100	; 0x64
  400ac0:	f887 3020 	strb.w	r3, [r7, #32]
  400ac4:	f897 3020 	ldrb.w	r3, [r7, #32]
  400ac8:	77fb      	strb	r3, [r7, #31]
  400aca:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  400ace:	77bb      	strb	r3, [r7, #30]
  400ad0:	68f8      	ldr	r0, [r7, #12]
  400ad2:	6939      	ldr	r1, [r7, #16]
  400ad4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
  400ad8:	2b01      	cmp	r3, #1
  400ada:	bf0c      	ite	eq
  400adc:	2301      	moveq	r3, #1
  400ade:	2300      	movne	r3, #0
  400ae0:	b2db      	uxtb	r3, r3
  400ae2:	461a      	mov	r2, r3
  400ae4:	f7ff fd1a 	bl	40051c <gpio_write>
  400ae8:	7f7b      	ldrb	r3, [r7, #29]
  400aea:	7ffa      	ldrb	r2, [r7, #31]
  400aec:	4619      	mov	r1, r3
  400aee:	4804      	ldr	r0, [pc, #16]	; (400b00 <motor_write_individual+0x58>)
  400af0:	f7ff fe4e 	bl	400790 <pwm_channel_set_duty>
  400af4:	bf00      	nop
  400af6:	46bd      	mov	sp, r7
  400af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
  400afc:	b004      	add	sp, #16
  400afe:	4770      	bx	lr
  400b00:	40020000 	andmi	r0, r2, r0

00400b04 <motors_write_direction>:
  400b04:	b590      	push	{r4, r7, lr}
  400b06:	ed2d 8b02 	vpush	{d8}
  400b0a:	b08d      	sub	sp, #52	; 0x34
  400b0c:	af04      	add	r7, sp, #16
  400b0e:	6178      	str	r0, [r7, #20]
  400b10:	6139      	str	r1, [r7, #16]
  400b12:	60fa      	str	r2, [r7, #12]
  400b14:	60bb      	str	r3, [r7, #8]
  400b16:	2300      	movs	r3, #0
  400b18:	77bb      	strb	r3, [r7, #30]
  400b1a:	e0ab      	b.n	400c74 <motors_write_direction+0x170>
  400b1c:	7fbb      	ldrb	r3, [r7, #30]
  400b1e:	009b      	lsls	r3, r3, #2
  400b20:	697a      	ldr	r2, [r7, #20]
  400b22:	4413      	add	r3, r2
  400b24:	681b      	ldr	r3, [r3, #0]
  400b26:	781b      	ldrb	r3, [r3, #0]
  400b28:	2b01      	cmp	r3, #1
  400b2a:	d11c      	bne.n	400b66 <motors_write_direction+0x62>
  400b2c:	693b      	ldr	r3, [r7, #16]
  400b2e:	ee07 3a90 	vmov	s15, r3
  400b32:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  400b36:	68fb      	ldr	r3, [r7, #12]
  400b38:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
  400b3c:	4618      	mov	r0, r3
  400b3e:	f7ff fe87 	bl	400850 <fast_sin>
  400b42:	eef0 7a40 	vmov.f32	s15, s0
  400b46:	ee28 7a27 	vmul.f32	s14, s16, s15
  400b4a:	68bb      	ldr	r3, [r7, #8]
  400b4c:	ee07 3a90 	vmov	s15, r3
  400b50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400b54:	ee77 7a67 	vsub.f32	s15, s14, s15
  400b58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400b5c:	edc7 7a01 	vstr	s15, [r7, #4]
  400b60:	793b      	ldrb	r3, [r7, #4]
  400b62:	77fb      	strb	r3, [r7, #31]
  400b64:	e06a      	b.n	400c3c <motors_write_direction+0x138>
  400b66:	7fbb      	ldrb	r3, [r7, #30]
  400b68:	009b      	lsls	r3, r3, #2
  400b6a:	697a      	ldr	r2, [r7, #20]
  400b6c:	4413      	add	r3, r2
  400b6e:	681b      	ldr	r3, [r3, #0]
  400b70:	781b      	ldrb	r3, [r3, #0]
  400b72:	2b02      	cmp	r3, #2
  400b74:	d11b      	bne.n	400bae <motors_write_direction+0xaa>
  400b76:	693b      	ldr	r3, [r7, #16]
  400b78:	ee07 3a90 	vmov	s15, r3
  400b7c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  400b80:	68fb      	ldr	r3, [r7, #12]
  400b82:	3b3c      	subs	r3, #60	; 0x3c
  400b84:	4618      	mov	r0, r3
  400b86:	f7ff fe63 	bl	400850 <fast_sin>
  400b8a:	eef0 7a40 	vmov.f32	s15, s0
  400b8e:	ee28 7a27 	vmul.f32	s14, s16, s15
  400b92:	68bb      	ldr	r3, [r7, #8]
  400b94:	ee07 3a90 	vmov	s15, r3
  400b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
  400ba0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400ba4:	edc7 7a01 	vstr	s15, [r7, #4]
  400ba8:	793b      	ldrb	r3, [r7, #4]
  400baa:	77fb      	strb	r3, [r7, #31]
  400bac:	e046      	b.n	400c3c <motors_write_direction+0x138>
  400bae:	7fbb      	ldrb	r3, [r7, #30]
  400bb0:	009b      	lsls	r3, r3, #2
  400bb2:	697a      	ldr	r2, [r7, #20]
  400bb4:	4413      	add	r3, r2
  400bb6:	681b      	ldr	r3, [r3, #0]
  400bb8:	781b      	ldrb	r3, [r3, #0]
  400bba:	2b03      	cmp	r3, #3
  400bbc:	d11b      	bne.n	400bf6 <motors_write_direction+0xf2>
  400bbe:	693b      	ldr	r3, [r7, #16]
  400bc0:	ee07 3a90 	vmov	s15, r3
  400bc4:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  400bc8:	68fb      	ldr	r3, [r7, #12]
  400bca:	3be6      	subs	r3, #230	; 0xe6
  400bcc:	4618      	mov	r0, r3
  400bce:	f7ff fe3f 	bl	400850 <fast_sin>
  400bd2:	eef0 7a40 	vmov.f32	s15, s0
  400bd6:	ee28 7a27 	vmul.f32	s14, s16, s15
  400bda:	68bb      	ldr	r3, [r7, #8]
  400bdc:	ee07 3a90 	vmov	s15, r3
  400be0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400be4:	ee77 7a67 	vsub.f32	s15, s14, s15
  400be8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400bec:	edc7 7a01 	vstr	s15, [r7, #4]
  400bf0:	793b      	ldrb	r3, [r7, #4]
  400bf2:	77fb      	strb	r3, [r7, #31]
  400bf4:	e022      	b.n	400c3c <motors_write_direction+0x138>
  400bf6:	7fbb      	ldrb	r3, [r7, #30]
  400bf8:	009b      	lsls	r3, r3, #2
  400bfa:	697a      	ldr	r2, [r7, #20]
  400bfc:	4413      	add	r3, r2
  400bfe:	681b      	ldr	r3, [r3, #0]
  400c00:	781b      	ldrb	r3, [r3, #0]
  400c02:	2b03      	cmp	r3, #3
  400c04:	d13b      	bne.n	400c7e <motors_write_direction+0x17a>
  400c06:	693b      	ldr	r3, [r7, #16]
  400c08:	ee07 3a90 	vmov	s15, r3
  400c0c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
  400c10:	68fb      	ldr	r3, [r7, #12]
  400c12:	3b82      	subs	r3, #130	; 0x82
  400c14:	4618      	mov	r0, r3
  400c16:	f7ff fe1b 	bl	400850 <fast_sin>
  400c1a:	eef0 7a40 	vmov.f32	s15, s0
  400c1e:	ee28 7a27 	vmul.f32	s14, s16, s15
  400c22:	68bb      	ldr	r3, [r7, #8]
  400c24:	ee07 3a90 	vmov	s15, r3
  400c28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  400c2c:	ee77 7a27 	vadd.f32	s15, s14, s15
  400c30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
  400c34:	edc7 7a01 	vstr	s15, [r7, #4]
  400c38:	793b      	ldrb	r3, [r7, #4]
  400c3a:	77fb      	strb	r3, [r7, #31]
  400c3c:	7fbb      	ldrb	r3, [r7, #30]
  400c3e:	009b      	lsls	r3, r3, #2
  400c40:	697a      	ldr	r2, [r7, #20]
  400c42:	4413      	add	r3, r2
  400c44:	681c      	ldr	r4, [r3, #0]
  400c46:	7ffb      	ldrb	r3, [r7, #31]
  400c48:	4618      	mov	r0, r3
  400c4a:	f7ff fe83 	bl	400954 <sign>
  400c4e:	4603      	mov	r3, r0
  400c50:	b2db      	uxtb	r3, r3
  400c52:	9303      	str	r3, [sp, #12]
  400c54:	7ffb      	ldrb	r3, [r7, #31]
  400c56:	9302      	str	r3, [sp, #8]
  400c58:	466a      	mov	r2, sp
  400c5a:	f104 0310 	add.w	r3, r4, #16
  400c5e:	e893 0003 	ldmia.w	r3, {r0, r1}
  400c62:	e882 0003 	stmia.w	r2, {r0, r1}
  400c66:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  400c6a:	f7ff ff1d 	bl	400aa8 <motor_write_individual>
  400c6e:	7fbb      	ldrb	r3, [r7, #30]
  400c70:	3301      	adds	r3, #1
  400c72:	77bb      	strb	r3, [r7, #30]
  400c74:	7fbb      	ldrb	r3, [r7, #30]
  400c76:	2b03      	cmp	r3, #3
  400c78:	f67f af50 	bls.w	400b1c <motors_write_direction+0x18>
  400c7c:	e000      	b.n	400c80 <motors_write_direction+0x17c>
  400c7e:	bf00      	nop
  400c80:	bf00      	nop
  400c82:	3724      	adds	r7, #36	; 0x24
  400c84:	46bd      	mov	sp, r7
  400c86:	ecbd 8b02 	vpop	{d8}
  400c8a:	bd90      	pop	{r4, r7, pc}

00400c8c <irq_handler_tc0>:
  400c8c:	b580      	push	{r7, lr}
  400c8e:	af00      	add	r7, sp, #0
  400c90:	4b28      	ldr	r3, [pc, #160]	; (400d34 <irq_handler_tc0+0xa8>)
  400c92:	6a1b      	ldr	r3, [r3, #32]
  400c94:	f003 0310 	and.w	r3, r3, #16
  400c98:	2b00      	cmp	r3, #0
  400c9a:	d048      	beq.n	400d2e <irq_handler_tc0+0xa2>
  400c9c:	4b26      	ldr	r3, [pc, #152]	; (400d38 <irq_handler_tc0+0xac>)
  400c9e:	781b      	ldrb	r3, [r3, #0]
  400ca0:	b2db      	uxtb	r3, r3
  400ca2:	43db      	mvns	r3, r3
  400ca4:	b2da      	uxtb	r2, r3
  400ca6:	4b24      	ldr	r3, [pc, #144]	; (400d38 <irq_handler_tc0+0xac>)
  400ca8:	4611      	mov	r1, r2
  400caa:	7019      	strb	r1, [r3, #0]
  400cac:	2101      	movs	r1, #1
  400cae:	4823      	ldr	r0, [pc, #140]	; (400d3c <irq_handler_tc0+0xb0>)
  400cb0:	f7ff fc34 	bl	40051c <gpio_write>
  400cb4:	4b22      	ldr	r3, [pc, #136]	; (400d40 <irq_handler_tc0+0xb4>)
  400cb6:	781b      	ldrb	r3, [r3, #0]
  400cb8:	b25b      	sxtb	r3, r3
  400cba:	b2db      	uxtb	r3, r3
  400cbc:	3301      	adds	r3, #1
  400cbe:	b2db      	uxtb	r3, r3
  400cc0:	b25a      	sxtb	r2, r3
  400cc2:	4b1f      	ldr	r3, [pc, #124]	; (400d40 <irq_handler_tc0+0xb4>)
  400cc4:	701a      	strb	r2, [r3, #0]
  400cc6:	4b1e      	ldr	r3, [pc, #120]	; (400d40 <irq_handler_tc0+0xb4>)
  400cc8:	781b      	ldrb	r3, [r3, #0]
  400cca:	b25b      	sxtb	r3, r3
  400ccc:	2b04      	cmp	r3, #4
  400cce:	d103      	bne.n	400cd8 <irq_handler_tc0+0x4c>
  400cd0:	4b1b      	ldr	r3, [pc, #108]	; (400d40 <irq_handler_tc0+0xb4>)
  400cd2:	2200      	movs	r2, #0
  400cd4:	701a      	strb	r2, [r3, #0]
  400cd6:	e02a      	b.n	400d2e <irq_handler_tc0+0xa2>
  400cd8:	4b19      	ldr	r3, [pc, #100]	; (400d40 <irq_handler_tc0+0xb4>)
  400cda:	781b      	ldrb	r3, [r3, #0]
  400cdc:	b25b      	sxtb	r3, r3
  400cde:	2b00      	cmp	r3, #0
  400ce0:	d106      	bne.n	400cf0 <irq_handler_tc0+0x64>
  400ce2:	2300      	movs	r3, #0
  400ce4:	2200      	movs	r2, #0
  400ce6:	2114      	movs	r1, #20
  400ce8:	4816      	ldr	r0, [pc, #88]	; (400d44 <irq_handler_tc0+0xb8>)
  400cea:	f7ff ff0b 	bl	400b04 <motors_write_direction>
  400cee:	e01e      	b.n	400d2e <irq_handler_tc0+0xa2>
  400cf0:	4b13      	ldr	r3, [pc, #76]	; (400d40 <irq_handler_tc0+0xb4>)
  400cf2:	781b      	ldrb	r3, [r3, #0]
  400cf4:	b25b      	sxtb	r3, r3
  400cf6:	2b01      	cmp	r3, #1
  400cf8:	d106      	bne.n	400d08 <irq_handler_tc0+0x7c>
  400cfa:	2300      	movs	r3, #0
  400cfc:	225a      	movs	r2, #90	; 0x5a
  400cfe:	2114      	movs	r1, #20
  400d00:	4810      	ldr	r0, [pc, #64]	; (400d44 <irq_handler_tc0+0xb8>)
  400d02:	f7ff feff 	bl	400b04 <motors_write_direction>
  400d06:	e012      	b.n	400d2e <irq_handler_tc0+0xa2>
  400d08:	4b0d      	ldr	r3, [pc, #52]	; (400d40 <irq_handler_tc0+0xb4>)
  400d0a:	781b      	ldrb	r3, [r3, #0]
  400d0c:	b25b      	sxtb	r3, r3
  400d0e:	2b02      	cmp	r3, #2
  400d10:	d106      	bne.n	400d20 <irq_handler_tc0+0x94>
  400d12:	2300      	movs	r3, #0
  400d14:	22b4      	movs	r2, #180	; 0xb4
  400d16:	2114      	movs	r1, #20
  400d18:	480a      	ldr	r0, [pc, #40]	; (400d44 <irq_handler_tc0+0xb8>)
  400d1a:	f7ff fef3 	bl	400b04 <motors_write_direction>
  400d1e:	e006      	b.n	400d2e <irq_handler_tc0+0xa2>
  400d20:	2300      	movs	r3, #0
  400d22:	f44f 7287 	mov.w	r2, #270	; 0x10e
  400d26:	2114      	movs	r1, #20
  400d28:	4806      	ldr	r0, [pc, #24]	; (400d44 <irq_handler_tc0+0xb8>)
  400d2a:	f7ff feeb 	bl	400b04 <motors_write_direction>
  400d2e:	bf00      	nop
  400d30:	bd80      	pop	{r7, pc}
  400d32:	bf00      	nop
  400d34:	4000c000 	andmi	ip, r0, r0
  400d38:	20400081 	subcs	r0, r0, r1, lsl #1
  400d3c:	400e1000 	andmi	r1, lr, r0
  400d40:	20400080 	subcs	r0, r0, r0, lsl #1
  400d44:	20400060 	subcs	r0, r0, r0, rrx

00400d48 <timer_conf>:
  400d48:	b580      	push	{r7, lr}
  400d4a:	af00      	add	r7, sp, #0
  400d4c:	4b0c      	ldr	r3, [pc, #48]	; (400d80 <timer_conf+0x38>)
  400d4e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400d52:	611a      	str	r2, [r3, #16]
  400d54:	4b0b      	ldr	r3, [pc, #44]	; (400d84 <timer_conf+0x3c>)
  400d56:	f244 0204 	movw	r2, #16388	; 0x4004
  400d5a:	605a      	str	r2, [r3, #4]
  400d5c:	4b09      	ldr	r3, [pc, #36]	; (400d84 <timer_conf+0x3c>)
  400d5e:	f649 4240 	movw	r2, #40000	; 0x9c40
  400d62:	61da      	str	r2, [r3, #28]
  400d64:	4b07      	ldr	r3, [pc, #28]	; (400d84 <timer_conf+0x3c>)
  400d66:	2205      	movs	r2, #5
  400d68:	601a      	str	r2, [r3, #0]
  400d6a:	4b06      	ldr	r3, [pc, #24]	; (400d84 <timer_conf+0x3c>)
  400d6c:	2210      	movs	r2, #16
  400d6e:	625a      	str	r2, [r3, #36]	; 0x24
  400d70:	4b04      	ldr	r3, [pc, #16]	; (400d84 <timer_conf+0x3c>)
  400d72:	2205      	movs	r2, #5
  400d74:	601a      	str	r2, [r3, #0]
  400d76:	2017      	movs	r0, #23
  400d78:	f7ff fd50 	bl	40081c <NVIC_EnableIRQ>
  400d7c:	bf00      	nop
  400d7e:	bd80      	pop	{r7, pc}
  400d80:	400e0600 	andmi	r0, lr, r0, lsl #12
  400d84:	4000c000 	andmi	ip, r0, r0

00400d88 <main>:
  400d88:	b580      	push	{r7, lr}
  400d8a:	af00      	add	r7, sp, #0
  400d8c:	2202      	movs	r2, #2
  400d8e:	2101      	movs	r1, #1
  400d90:	4804      	ldr	r0, [pc, #16]	; (400da4 <main+0x1c>)
  400d92:	f7ff fa6f 	bl	400274 <gpio_conf>
  400d96:	4804      	ldr	r0, [pc, #16]	; (400da8 <main+0x20>)
  400d98:	f7ff fdee 	bl	400978 <motors_conf>
  400d9c:	f7ff ffd4 	bl	400d48 <timer_conf>
  400da0:	e7fe      	b.n	400da0 <main+0x18>
  400da2:	bf00      	nop
  400da4:	400e1000 	andmi	r1, lr, r0
  400da8:	20400060 	subcs	r0, r0, r0, rrx

00400dac <memcpy>:
  400dac:	4684      	mov	ip, r0
  400dae:	ea41 0300 	orr.w	r3, r1, r0
  400db2:	f013 0303 	ands.w	r3, r3, #3
  400db6:	d16d      	bne.n	400e94 <memcpy+0xe8>
  400db8:	3a40      	subs	r2, #64	; 0x40
  400dba:	d341      	bcc.n	400e40 <memcpy+0x94>
  400dbc:	f851 3b04 	ldr.w	r3, [r1], #4
  400dc0:	f840 3b04 	str.w	r3, [r0], #4
  400dc4:	f851 3b04 	ldr.w	r3, [r1], #4
  400dc8:	f840 3b04 	str.w	r3, [r0], #4
  400dcc:	f851 3b04 	ldr.w	r3, [r1], #4
  400dd0:	f840 3b04 	str.w	r3, [r0], #4
  400dd4:	f851 3b04 	ldr.w	r3, [r1], #4
  400dd8:	f840 3b04 	str.w	r3, [r0], #4
  400ddc:	f851 3b04 	ldr.w	r3, [r1], #4
  400de0:	f840 3b04 	str.w	r3, [r0], #4
  400de4:	f851 3b04 	ldr.w	r3, [r1], #4
  400de8:	f840 3b04 	str.w	r3, [r0], #4
  400dec:	f851 3b04 	ldr.w	r3, [r1], #4
  400df0:	f840 3b04 	str.w	r3, [r0], #4
  400df4:	f851 3b04 	ldr.w	r3, [r1], #4
  400df8:	f840 3b04 	str.w	r3, [r0], #4
  400dfc:	f851 3b04 	ldr.w	r3, [r1], #4
  400e00:	f840 3b04 	str.w	r3, [r0], #4
  400e04:	f851 3b04 	ldr.w	r3, [r1], #4
  400e08:	f840 3b04 	str.w	r3, [r0], #4
  400e0c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e10:	f840 3b04 	str.w	r3, [r0], #4
  400e14:	f851 3b04 	ldr.w	r3, [r1], #4
  400e18:	f840 3b04 	str.w	r3, [r0], #4
  400e1c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e20:	f840 3b04 	str.w	r3, [r0], #4
  400e24:	f851 3b04 	ldr.w	r3, [r1], #4
  400e28:	f840 3b04 	str.w	r3, [r0], #4
  400e2c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e30:	f840 3b04 	str.w	r3, [r0], #4
  400e34:	f851 3b04 	ldr.w	r3, [r1], #4
  400e38:	f840 3b04 	str.w	r3, [r0], #4
  400e3c:	3a40      	subs	r2, #64	; 0x40
  400e3e:	d2bd      	bcs.n	400dbc <memcpy+0x10>
  400e40:	3230      	adds	r2, #48	; 0x30
  400e42:	d311      	bcc.n	400e68 <memcpy+0xbc>
  400e44:	f851 3b04 	ldr.w	r3, [r1], #4
  400e48:	f840 3b04 	str.w	r3, [r0], #4
  400e4c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e50:	f840 3b04 	str.w	r3, [r0], #4
  400e54:	f851 3b04 	ldr.w	r3, [r1], #4
  400e58:	f840 3b04 	str.w	r3, [r0], #4
  400e5c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e60:	f840 3b04 	str.w	r3, [r0], #4
  400e64:	3a10      	subs	r2, #16
  400e66:	d2ed      	bcs.n	400e44 <memcpy+0x98>
  400e68:	320c      	adds	r2, #12
  400e6a:	d305      	bcc.n	400e78 <memcpy+0xcc>
  400e6c:	f851 3b04 	ldr.w	r3, [r1], #4
  400e70:	f840 3b04 	str.w	r3, [r0], #4
  400e74:	3a04      	subs	r2, #4
  400e76:	d2f9      	bcs.n	400e6c <memcpy+0xc0>
  400e78:	3204      	adds	r2, #4
  400e7a:	d008      	beq.n	400e8e <memcpy+0xe2>
  400e7c:	07d2      	lsls	r2, r2, #31
  400e7e:	bf1c      	itt	ne
  400e80:	f811 3b01 	ldrbne.w	r3, [r1], #1
  400e84:	f800 3b01 	strbne.w	r3, [r0], #1
  400e88:	d301      	bcc.n	400e8e <memcpy+0xe2>
  400e8a:	880b      	ldrh	r3, [r1, #0]
  400e8c:	8003      	strh	r3, [r0, #0]
  400e8e:	4660      	mov	r0, ip
  400e90:	4770      	bx	lr
  400e92:	bf00      	nop
  400e94:	2a08      	cmp	r2, #8
  400e96:	d313      	bcc.n	400ec0 <memcpy+0x114>
  400e98:	078b      	lsls	r3, r1, #30
  400e9a:	d08d      	beq.n	400db8 <memcpy+0xc>
  400e9c:	f010 0303 	ands.w	r3, r0, #3
  400ea0:	d08a      	beq.n	400db8 <memcpy+0xc>
  400ea2:	f1c3 0304 	rsb	r3, r3, #4
  400ea6:	1ad2      	subs	r2, r2, r3
  400ea8:	07db      	lsls	r3, r3, #31
  400eaa:	bf1c      	itt	ne
  400eac:	f811 3b01 	ldrbne.w	r3, [r1], #1
  400eb0:	f800 3b01 	strbne.w	r3, [r0], #1
  400eb4:	d380      	bcc.n	400db8 <memcpy+0xc>
  400eb6:	f831 3b02 	ldrh.w	r3, [r1], #2
  400eba:	f820 3b02 	strh.w	r3, [r0], #2
  400ebe:	e77b      	b.n	400db8 <memcpy+0xc>
  400ec0:	3a04      	subs	r2, #4
  400ec2:	d3d9      	bcc.n	400e78 <memcpy+0xcc>
  400ec4:	3a01      	subs	r2, #1
  400ec6:	f811 3b01 	ldrb.w	r3, [r1], #1
  400eca:	f800 3b01 	strb.w	r3, [r0], #1
  400ece:	d2f9      	bcs.n	400ec4 <memcpy+0x118>
  400ed0:	780b      	ldrb	r3, [r1, #0]
  400ed2:	7003      	strb	r3, [r0, #0]
  400ed4:	784b      	ldrb	r3, [r1, #1]
  400ed6:	7043      	strb	r3, [r0, #1]
  400ed8:	788b      	ldrb	r3, [r1, #2]
  400eda:	7083      	strb	r3, [r0, #2]
  400edc:	4660      	mov	r0, ip
  400ede:	4770      	bx	lr
  400ee0:	00000001 	andeq	r0, r0, r1
  400ee4:	00000002 	andeq	r0, r0, r2
  400ee8:	00000004 	andeq	r0, r0, r4
  400eec:	00000008 	andeq	r0, r0, r8
  400ef0:	00000010 	andeq	r0, r0, r0, lsl r0
  400ef4:	00000020 	andeq	r0, r0, r0, lsr #32
  400ef8:	00000040 	andeq	r0, r0, r0, asr #32
  400efc:	00000080 	andeq	r0, r0, r0, lsl #1
  400f00:	00000100 	andeq	r0, r0, r0, lsl #2
  400f04:	00000200 	andeq	r0, r0, r0, lsl #4
  400f08:	00000400 	andeq	r0, r0, r0, lsl #8
  400f0c:	00000000 	andeq	r0, r0, r0
  400f10:	3c8ef77f 	stccc	7, cr15, [lr], {127}	; 0x7f
  400f14:	3d0ef241 	sfmcc	f7, 1, [lr, #-260]	; 0xfffffefc
  400f18:	3d565e46 	ldclcc	14, cr5, [r6, #-280]	; 0xfffffee8
  400f1c:	3d8edc3c 	stccc	12, cr13, [lr, #240]	; 0xf0
  400f20:	3db27ed8 	ldccc	14, cr7, [r2, #864]!	; 0x360
  400f24:	3dd612c7 	lfmcc	f1, 2, [r6, #796]	; 0x31c
  400f28:	3df99674 	ldclcc	6, cr9, [r9, #464]!	; 0x1d0
  400f2c:	3e0e835e 	mcrcc	3, 0, r8, cr14, cr14, {2}
  400f30:	3e20303c 	mcrcc	0, 1, r3, cr0, cr12, {1}
  400f34:	3e31d0c8 	cdpcc	0, 3, cr13, cr1, cr8, {6}
  400f38:	3e43636f 	cdpcc	3, 4, cr6, cr3, cr15, {3}
  400f3c:	3e54e6e2 	cdpcc	6, 5, cr14, cr4, cr2, {7}
  400f40:	3e66598e 	vmulcc.f16	s11, s13, s28	; <UNPREDICTABLE>
  400f44:	3e77ba67 	vsubcc.f32	s23, s14, s15
  400f48:	3e8483ed 	cdpcc	3, 8, cr8, cr4, cr13, {7}
  400f4c:	3e8d204b 	cdpcc	0, 8, cr2, cr13, cr11, {2}
  400f50:	3e95b1c8 	cosccdm	f3, #0.0
  400f54:	3e9e377a 	mrccc	7, 4, r3, cr14, cr10, {3}
  400f58:	3ea6b0d9 	mcrcc	0, 5, fp, cr6, cr9, {6}
  400f5c:	3eaf1d3f 	mcrcc	13, 5, r1, cr15, cr15, {1}
  400f60:	3eb77c03 	cdpcc	12, 11, cr7, cr7, cr3, {0}
  400f64:	3ebfcc5c 	mrccc	12, 5, ip, cr15, cr12, {2}
  400f68:	3ec80de5 	cdpcc	13, 12, cr0, cr8, cr5, {7}
  400f6c:	3ed03fb3 	mrccc	15, 6, r3, cr0, cr3, {5}
  400f70:	3ed86163 	cdpcc	1, 13, cr6, cr8, cr3, {3}
  400f74:	3ee0722a 	cdpcc	2, 14, cr7, cr0, cr10, {1}
  400f78:	3ee87161 	cdpcc	1, 14, cr7, cr8, cr1, {3}
  400f7c:	3ef05e81 	cdpcc	14, 15, cr5, cr0, cr1, {4}
  400f80:	3ef838e3 	cdpcc	8, 15, cr3, cr8, cr3, {7}
  400f84:	3f000000 	svccc	0x00000000
  400f88:	3f03d988 	svccc	0x0003d988
  400f8c:	3f07a8c6 	svccc	0x0007a8c6
  400f90:	3f0b6d76 	svccc	0x000b6d76
  400f94:	3f0f2746 	svccc	0x000f2746
  400f98:	3f12d5e0 	svccc	0x0012d5e0
  400f9c:	3f167914 	svccc	0x00167914
  400fa0:	3f1a108c 	svccc	0x001a108c
  400fa4:	3f1d9c06 	svccc	0x001d9c06
  400fa8:	3f211b1e 	svccc	0x00211b1e
  400fac:	3f248dc1 	svccc	0x00248dc1
  400fb0:	3f27f37c 	svccc	0x0027f37c
  400fb4:	3f2b4c2b 	svccc	0x002b4c2b
  400fb8:	3f2e976c 	svccc	0x002e976c
  400fbc:	3f31d51b 	svccc	0x0031d51b
  400fc0:	3f3504f7 	svccc	0x003504f7
  400fc4:	3f3826ab 	svccc	0x003826ab
  400fc8:	3f3b3a04 	svccc	0x003b3a04
  400fcc:	3f3e3ec0 	svccc	0x003e3ec0
  400fd0:	3f4134ad 	svccc	0x004134ad
  400fd4:	3f441b86 	svccc	0x00441b86
  400fd8:	3f46f30a 	svccc	0x0046f30a
  400fdc:	3f49bb17 	svccc	0x0049bb17
  400fe0:	3f4c7369 	svccc	0x004c7369
  400fe4:	3f4f1bbd 	svccc	0x004f1bbd
  400fe8:	3f51b3f2 	svccc	0x0051b3f2
  400fec:	3f543bd6 	svccc	0x00543bd6
  400ff0:	3f56b325 	svccc	0x0056b325
  400ff4:	3f5919ac 	svccc	0x005919ac
  400ff8:	3f5b6f4c 	svccc	0x005b6f4c
  400ffc:	3f5db3e1 	svccc	0x005db3e1
  401000:	3f5fe719 	svccc	0x005fe719
  401004:	3f6208e1 	svccc	0x006208e1
  401008:	3f641909 	svccc	0x00641909
  40100c:	3f66175d 	svccc	0x0066175d
  401010:	3f6803cd 	svccc	0x006803cd
  401014:	3f69de27 	svccc	0x0069de27
  401018:	3f6ba637 	svccc	0x006ba637
  40101c:	3f6d5bee 	svccc	0x006d5bee
  401020:	3f6eff2a 	svccc	0x006eff2a
  401024:	3f708fb8 	svccc	0x00708fb8
  401028:	3f720d88 	svccc	0x00720d88
  40102c:	3f737879 	svccc	0x00737879
  401030:	3f74d068 	svccc	0x0074d068
  401034:	3f761544 	svccc	0x00761544
  401038:	3f7746ed 	svccc	0x007746ed
  40103c:	3f786552 	svccc	0x00786552
  401040:	3f797050 	svccc	0x00797050
  401044:	3f7a67e8 	svccc	0x007a67e8
  401048:	3f7b4be8 	svccc	0x007b4be8
  40104c:	3f7c1c61 	svccc	0x007c1c61
  401050:	3f7cd91f 	svccc	0x007cd91f
  401054:	3f7d8234 	svccc	0x007d8234
  401058:	3f7e177f 	svccc	0x007e177f
  40105c:	3f7e98fe 	svccc	0x007e98fe
  401060:	3f7f06a3 	svccc	0x007f06a3
  401064:	3f7f605b 	svccc	0x007f605b
  401068:	3f7fa637 	svccc	0x007fa637
  40106c:	3f7fd817 	svccc	0x007fd817
  401070:	3f7ff60a 	svccc	0x007ff60a
  401074:	3f800000 	svccc	0x00800000

Disassembly of section .init:

00401078 <_init>:
  401078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40107a:	bf00      	nop

Disassembly of section .fini:

0040107c <_fini>:
  40107c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40107e:	bf00      	nop

Disassembly of section .data:

20400000 <motor_FL>:
20400000:	00000001 	andeq	r0, r0, r1
20400004:	400e1200 	andmi	r1, lr, r0, lsl #4
20400008:	00000004 	andeq	r0, r0, r4
2040000c:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400010:	00000001 	andeq	r0, r0, r1
20400014:	00000000 	andeq	r0, r0, r0

20400018 <motor_FR>:
20400018:	00000002 	andeq	r0, r0, r2
2040001c:	400e1200 	andmi	r1, lr, r0, lsl #4
20400020:	00000100 	andeq	r0, r0, r0, lsl #2
20400024:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400028:	00001000 	andeq	r1, r0, r0
2040002c:	00000101 	andeq	r0, r0, r1, lsl #2

20400030 <motor_BL>:
20400030:	00000003 	andeq	r0, r0, r3
20400034:	400e1200 	andmi	r1, lr, r0, lsl #4
20400038:	00010000 	andeq	r0, r1, r0
2040003c:	400e0e00 	andmi	r0, lr, r0, lsl #28
20400040:	02000000 	andeq	r0, r0, #0
20400044:	00000201 	andeq	r0, r0, r1, lsl #4

20400048 <motor_BR>:
20400048:	00000004 	andeq	r0, r0, r4
2040004c:	400e1200 	andmi	r1, lr, r0, lsl #4
20400050:	00400000 	subeq	r0, r0, r0
20400054:	400e1200 	andmi	r1, lr, r0, lsl #4
20400058:	00002000 	andeq	r2, r0, r0
2040005c:	00000301 	andeq	r0, r0, r1, lsl #6

20400060 <motors>:
20400060:	20400000 	subcs	r0, r0, r0
20400064:	20400030 	subcs	r0, r0, r0, lsr r0
20400068:	20400018 	subcs	r0, r0, r8, lsl r0
2040006c:	20400048 	subcs	r0, r0, r8, asr #32

Disassembly of section .bss:

20400070 <_bss>:
	...

20400080 <state>:
	...

20400081 <ledstate>:
20400081:	Address 0x20400081 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	; 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	; 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	; 0x1c0
  1c:	0412080a 	ldreq	r0, [r2], #-2058	; 0xfffff7f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011c011a 	tsteq	ip, sl, lsl r1
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__top_flash+0xad0d24>
   4:	74412820 	strbvc	r2, [r1], #-2080	; 0xfffff7e0
   8:	206c656d 	rsbcs	r6, ip, sp, ror #10
   c:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
  10:	35203a64 	strcc	r3, [r0, #-2660]!	; 0xfffff59c
  14:	20293830 	eorcs	r3, r9, r0, lsr r8
  18:	2e332e36 	mrccs	14, 1, r2, cr3, cr6, {1}
  1c:	30322031 	eorscc	r2, r2, r1, lsr r0
  20:	36303731 			; <UNDEFINED> instruction: 0x36303731
  24:	28203032 	stmdacs	r0!, {r1, r4, r5, ip, sp}
  28:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  2c:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
  30:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
  34:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
  38:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  3c:	362d6465 	strtcc	r6, [sp], -r5, ror #8
  40:	6172622d 	cmnvs	r2, sp, lsr #4
  44:	2068636e 	rsbcs	r6, r8, lr, ror #6
  48:	69766572 	ldmdbvs	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
  4c:	6e6f6973 			; <UNDEFINED> instruction: 0x6e6f6973
  50:	39343220 	ldmdbcc	r4!, {r5, r9, ip, sp}
  54:	5d373334 	ldcpl	3, cr3, [r7, #-208]!	; 0xffffff30
	...
