
PORTABLE DIGITAL SOURCE V1.3 DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a590  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000294c  0800a650  0800a650  0001a650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf9c  0800cf9c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  0800cf9c  0800cf9c  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cf9c  0800cf9c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf9c  0800cf9c  0001cf9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfa0  0800cfa0  0001cfa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800cfa4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007bc  200001f0  0800d190  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200009ac  0800d190  000209ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   000181a7  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d44  00000000  00000000  000383fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee0  00000000  00000000  0003c148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fda  00000000  00000000  0003d028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014ca8  00000000  00000000  0003e002  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001da1a  00000000  00000000  00052caa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000755f6  00000000  00000000  000706c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041d4  00000000  00000000  000e5cbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000a49e  00000000  00000000  000e9e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  000f432e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a638 	.word	0x0800a638

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	0800a638 	.word	0x0800a638

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_llsr>:
 800042c:	40d0      	lsrs	r0, r2
 800042e:	000b      	movs	r3, r1
 8000430:	40d1      	lsrs	r1, r2
 8000432:	469c      	mov	ip, r3
 8000434:	3a20      	subs	r2, #32
 8000436:	40d3      	lsrs	r3, r2
 8000438:	4318      	orrs	r0, r3
 800043a:	4252      	negs	r2, r2
 800043c:	4663      	mov	r3, ip
 800043e:	4093      	lsls	r3, r2
 8000440:	4318      	orrs	r0, r3
 8000442:	4770      	bx	lr

08000444 <__aeabi_cdrcmple>:
 8000444:	4684      	mov	ip, r0
 8000446:	0010      	movs	r0, r2
 8000448:	4662      	mov	r2, ip
 800044a:	468c      	mov	ip, r1
 800044c:	0019      	movs	r1, r3
 800044e:	4663      	mov	r3, ip
 8000450:	e000      	b.n	8000454 <__aeabi_cdcmpeq>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_cdcmpeq>:
 8000454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000456:	f001 feab 	bl	80021b0 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	d401      	bmi.n	8000462 <__aeabi_cdcmpeq+0xe>
 800045e:	2100      	movs	r1, #0
 8000460:	42c8      	cmn	r0, r1
 8000462:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000464 <__aeabi_dcmpeq>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f001 fdfb 	bl	8002060 <__eqdf2>
 800046a:	4240      	negs	r0, r0
 800046c:	3001      	adds	r0, #1
 800046e:	bd10      	pop	{r4, pc}

08000470 <__aeabi_dcmplt>:
 8000470:	b510      	push	{r4, lr}
 8000472:	f001 fe9d 	bl	80021b0 <__ledf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	db01      	blt.n	800047e <__aeabi_dcmplt+0xe>
 800047a:	2000      	movs	r0, #0
 800047c:	bd10      	pop	{r4, pc}
 800047e:	2001      	movs	r0, #1
 8000480:	bd10      	pop	{r4, pc}
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__aeabi_dcmple>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f001 fe93 	bl	80021b0 <__ledf2>
 800048a:	2800      	cmp	r0, #0
 800048c:	dd01      	ble.n	8000492 <__aeabi_dcmple+0xe>
 800048e:	2000      	movs	r0, #0
 8000490:	bd10      	pop	{r4, pc}
 8000492:	2001      	movs	r0, #1
 8000494:	bd10      	pop	{r4, pc}
 8000496:	46c0      	nop			; (mov r8, r8)

08000498 <__aeabi_dcmpgt>:
 8000498:	b510      	push	{r4, lr}
 800049a:	f001 fe23 	bl	80020e4 <__gedf2>
 800049e:	2800      	cmp	r0, #0
 80004a0:	dc01      	bgt.n	80004a6 <__aeabi_dcmpgt+0xe>
 80004a2:	2000      	movs	r0, #0
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	2001      	movs	r0, #1
 80004a8:	bd10      	pop	{r4, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)

080004ac <__aeabi_dcmpge>:
 80004ac:	b510      	push	{r4, lr}
 80004ae:	f001 fe19 	bl	80020e4 <__gedf2>
 80004b2:	2800      	cmp	r0, #0
 80004b4:	da01      	bge.n	80004ba <__aeabi_dcmpge+0xe>
 80004b6:	2000      	movs	r0, #0
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	2001      	movs	r0, #1
 80004bc:	bd10      	pop	{r4, pc}
 80004be:	46c0      	nop			; (mov r8, r8)

080004c0 <__aeabi_cfrcmple>:
 80004c0:	4684      	mov	ip, r0
 80004c2:	0008      	movs	r0, r1
 80004c4:	4661      	mov	r1, ip
 80004c6:	e7ff      	b.n	80004c8 <__aeabi_cfcmpeq>

080004c8 <__aeabi_cfcmpeq>:
 80004c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004ca:	f000 fb8f 	bl	8000bec <__lesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	d401      	bmi.n	80004d6 <__aeabi_cfcmpeq+0xe>
 80004d2:	2100      	movs	r1, #0
 80004d4:	42c8      	cmn	r0, r1
 80004d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d8 <__aeabi_fcmpeq>:
 80004d8:	b510      	push	{r4, lr}
 80004da:	f000 fb1b 	bl	8000b14 <__eqsf2>
 80004de:	4240      	negs	r0, r0
 80004e0:	3001      	adds	r0, #1
 80004e2:	bd10      	pop	{r4, pc}

080004e4 <__aeabi_fcmplt>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	f000 fb81 	bl	8000bec <__lesf2>
 80004ea:	2800      	cmp	r0, #0
 80004ec:	db01      	blt.n	80004f2 <__aeabi_fcmplt+0xe>
 80004ee:	2000      	movs	r0, #0
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	2001      	movs	r0, #1
 80004f4:	bd10      	pop	{r4, pc}
 80004f6:	46c0      	nop			; (mov r8, r8)

080004f8 <__aeabi_fcmple>:
 80004f8:	b510      	push	{r4, lr}
 80004fa:	f000 fb77 	bl	8000bec <__lesf2>
 80004fe:	2800      	cmp	r0, #0
 8000500:	dd01      	ble.n	8000506 <__aeabi_fcmple+0xe>
 8000502:	2000      	movs	r0, #0
 8000504:	bd10      	pop	{r4, pc}
 8000506:	2001      	movs	r0, #1
 8000508:	bd10      	pop	{r4, pc}
 800050a:	46c0      	nop			; (mov r8, r8)

0800050c <__aeabi_fcmpgt>:
 800050c:	b510      	push	{r4, lr}
 800050e:	f000 fb27 	bl	8000b60 <__gesf2>
 8000512:	2800      	cmp	r0, #0
 8000514:	dc01      	bgt.n	800051a <__aeabi_fcmpgt+0xe>
 8000516:	2000      	movs	r0, #0
 8000518:	bd10      	pop	{r4, pc}
 800051a:	2001      	movs	r0, #1
 800051c:	bd10      	pop	{r4, pc}
 800051e:	46c0      	nop			; (mov r8, r8)

08000520 <__aeabi_fcmpge>:
 8000520:	b510      	push	{r4, lr}
 8000522:	f000 fb1d 	bl	8000b60 <__gesf2>
 8000526:	2800      	cmp	r0, #0
 8000528:	da01      	bge.n	800052e <__aeabi_fcmpge+0xe>
 800052a:	2000      	movs	r0, #0
 800052c:	bd10      	pop	{r4, pc}
 800052e:	2001      	movs	r0, #1
 8000530:	bd10      	pop	{r4, pc}
 8000532:	46c0      	nop			; (mov r8, r8)

08000534 <__aeabi_f2uiz>:
 8000534:	219e      	movs	r1, #158	; 0x9e
 8000536:	b510      	push	{r4, lr}
 8000538:	05c9      	lsls	r1, r1, #23
 800053a:	1c04      	adds	r4, r0, #0
 800053c:	f7ff fff0 	bl	8000520 <__aeabi_fcmpge>
 8000540:	2800      	cmp	r0, #0
 8000542:	d103      	bne.n	800054c <__aeabi_f2uiz+0x18>
 8000544:	1c20      	adds	r0, r4, #0
 8000546:	f000 fe83 	bl	8001250 <__aeabi_f2iz>
 800054a:	bd10      	pop	{r4, pc}
 800054c:	219e      	movs	r1, #158	; 0x9e
 800054e:	1c20      	adds	r0, r4, #0
 8000550:	05c9      	lsls	r1, r1, #23
 8000552:	f000 fcdd 	bl	8000f10 <__aeabi_fsub>
 8000556:	f000 fe7b 	bl	8001250 <__aeabi_f2iz>
 800055a:	2380      	movs	r3, #128	; 0x80
 800055c:	061b      	lsls	r3, r3, #24
 800055e:	469c      	mov	ip, r3
 8000560:	4460      	add	r0, ip
 8000562:	e7f2      	b.n	800054a <__aeabi_f2uiz+0x16>

08000564 <__aeabi_d2uiz>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	2200      	movs	r2, #0
 8000568:	4b0c      	ldr	r3, [pc, #48]	; (800059c <__aeabi_d2uiz+0x38>)
 800056a:	0004      	movs	r4, r0
 800056c:	000d      	movs	r5, r1
 800056e:	f7ff ff9d 	bl	80004ac <__aeabi_dcmpge>
 8000572:	2800      	cmp	r0, #0
 8000574:	d104      	bne.n	8000580 <__aeabi_d2uiz+0x1c>
 8000576:	0020      	movs	r0, r4
 8000578:	0029      	movs	r1, r5
 800057a:	f002 fcdf 	bl	8002f3c <__aeabi_d2iz>
 800057e:	bd70      	pop	{r4, r5, r6, pc}
 8000580:	4b06      	ldr	r3, [pc, #24]	; (800059c <__aeabi_d2uiz+0x38>)
 8000582:	2200      	movs	r2, #0
 8000584:	0020      	movs	r0, r4
 8000586:	0029      	movs	r1, r5
 8000588:	f002 f938 	bl	80027fc <__aeabi_dsub>
 800058c:	f002 fcd6 	bl	8002f3c <__aeabi_d2iz>
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	061b      	lsls	r3, r3, #24
 8000594:	469c      	mov	ip, r3
 8000596:	4460      	add	r0, ip
 8000598:	e7f1      	b.n	800057e <__aeabi_d2uiz+0x1a>
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	41e00000 	.word	0x41e00000

080005a0 <__aeabi_fadd>:
 80005a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005a2:	4647      	mov	r7, r8
 80005a4:	46ce      	mov	lr, r9
 80005a6:	024a      	lsls	r2, r1, #9
 80005a8:	0243      	lsls	r3, r0, #9
 80005aa:	0045      	lsls	r5, r0, #1
 80005ac:	0fc4      	lsrs	r4, r0, #31
 80005ae:	0a50      	lsrs	r0, r2, #9
 80005b0:	4680      	mov	r8, r0
 80005b2:	0048      	lsls	r0, r1, #1
 80005b4:	0a5b      	lsrs	r3, r3, #9
 80005b6:	0e00      	lsrs	r0, r0, #24
 80005b8:	0992      	lsrs	r2, r2, #6
 80005ba:	4694      	mov	ip, r2
 80005bc:	b580      	push	{r7, lr}
 80005be:	001e      	movs	r6, r3
 80005c0:	4681      	mov	r9, r0
 80005c2:	0002      	movs	r2, r0
 80005c4:	0e2d      	lsrs	r5, r5, #24
 80005c6:	00df      	lsls	r7, r3, #3
 80005c8:	0fc9      	lsrs	r1, r1, #31
 80005ca:	428c      	cmp	r4, r1
 80005cc:	d024      	beq.n	8000618 <__aeabi_fadd+0x78>
 80005ce:	1a28      	subs	r0, r5, r0
 80005d0:	2800      	cmp	r0, #0
 80005d2:	dd0e      	ble.n	80005f2 <__aeabi_fadd+0x52>
 80005d4:	2a00      	cmp	r2, #0
 80005d6:	d13e      	bne.n	8000656 <__aeabi_fadd+0xb6>
 80005d8:	4662      	mov	r2, ip
 80005da:	2a00      	cmp	r2, #0
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x40>
 80005de:	e0fd      	b.n	80007dc <__aeabi_fadd+0x23c>
 80005e0:	1e42      	subs	r2, r0, #1
 80005e2:	2801      	cmp	r0, #1
 80005e4:	d100      	bne.n	80005e8 <__aeabi_fadd+0x48>
 80005e6:	e137      	b.n	8000858 <__aeabi_fadd+0x2b8>
 80005e8:	28ff      	cmp	r0, #255	; 0xff
 80005ea:	d100      	bne.n	80005ee <__aeabi_fadd+0x4e>
 80005ec:	e0a9      	b.n	8000742 <__aeabi_fadd+0x1a2>
 80005ee:	0010      	movs	r0, r2
 80005f0:	e039      	b.n	8000666 <__aeabi_fadd+0xc6>
 80005f2:	2800      	cmp	r0, #0
 80005f4:	d063      	beq.n	80006be <__aeabi_fadd+0x11e>
 80005f6:	464b      	mov	r3, r9
 80005f8:	1b52      	subs	r2, r2, r5
 80005fa:	2d00      	cmp	r5, #0
 80005fc:	d000      	beq.n	8000600 <__aeabi_fadd+0x60>
 80005fe:	e0e0      	b.n	80007c2 <__aeabi_fadd+0x222>
 8000600:	2f00      	cmp	r7, #0
 8000602:	d100      	bne.n	8000606 <__aeabi_fadd+0x66>
 8000604:	e0ce      	b.n	80007a4 <__aeabi_fadd+0x204>
 8000606:	1e53      	subs	r3, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_fadd+0x6e>
 800060c:	e155      	b.n	80008ba <__aeabi_fadd+0x31a>
 800060e:	2aff      	cmp	r2, #255	; 0xff
 8000610:	d100      	bne.n	8000614 <__aeabi_fadd+0x74>
 8000612:	e094      	b.n	800073e <__aeabi_fadd+0x19e>
 8000614:	001a      	movs	r2, r3
 8000616:	e0d9      	b.n	80007cc <__aeabi_fadd+0x22c>
 8000618:	1a2a      	subs	r2, r5, r0
 800061a:	2a00      	cmp	r2, #0
 800061c:	dc00      	bgt.n	8000620 <__aeabi_fadd+0x80>
 800061e:	e099      	b.n	8000754 <__aeabi_fadd+0x1b4>
 8000620:	2800      	cmp	r0, #0
 8000622:	d062      	beq.n	80006ea <__aeabi_fadd+0x14a>
 8000624:	2dff      	cmp	r5, #255	; 0xff
 8000626:	d100      	bne.n	800062a <__aeabi_fadd+0x8a>
 8000628:	e08b      	b.n	8000742 <__aeabi_fadd+0x1a2>
 800062a:	2380      	movs	r3, #128	; 0x80
 800062c:	4661      	mov	r1, ip
 800062e:	04db      	lsls	r3, r3, #19
 8000630:	4319      	orrs	r1, r3
 8000632:	468c      	mov	ip, r1
 8000634:	2a1b      	cmp	r2, #27
 8000636:	dc00      	bgt.n	800063a <__aeabi_fadd+0x9a>
 8000638:	e0d2      	b.n	80007e0 <__aeabi_fadd+0x240>
 800063a:	2301      	movs	r3, #1
 800063c:	19db      	adds	r3, r3, r7
 800063e:	015a      	lsls	r2, r3, #5
 8000640:	d56a      	bpl.n	8000718 <__aeabi_fadd+0x178>
 8000642:	3501      	adds	r5, #1
 8000644:	2dff      	cmp	r5, #255	; 0xff
 8000646:	d05b      	beq.n	8000700 <__aeabi_fadd+0x160>
 8000648:	2201      	movs	r2, #1
 800064a:	49a3      	ldr	r1, [pc, #652]	; (80008d8 <__aeabi_fadd+0x338>)
 800064c:	401a      	ands	r2, r3
 800064e:	085b      	lsrs	r3, r3, #1
 8000650:	400b      	ands	r3, r1
 8000652:	4313      	orrs	r3, r2
 8000654:	e01c      	b.n	8000690 <__aeabi_fadd+0xf0>
 8000656:	2dff      	cmp	r5, #255	; 0xff
 8000658:	d100      	bne.n	800065c <__aeabi_fadd+0xbc>
 800065a:	e072      	b.n	8000742 <__aeabi_fadd+0x1a2>
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	4662      	mov	r2, ip
 8000660:	04db      	lsls	r3, r3, #19
 8000662:	431a      	orrs	r2, r3
 8000664:	4694      	mov	ip, r2
 8000666:	281b      	cmp	r0, #27
 8000668:	dc00      	bgt.n	800066c <__aeabi_fadd+0xcc>
 800066a:	e090      	b.n	800078e <__aeabi_fadd+0x1ee>
 800066c:	2301      	movs	r3, #1
 800066e:	1afb      	subs	r3, r7, r3
 8000670:	015a      	lsls	r2, r3, #5
 8000672:	d551      	bpl.n	8000718 <__aeabi_fadd+0x178>
 8000674:	019b      	lsls	r3, r3, #6
 8000676:	099e      	lsrs	r6, r3, #6
 8000678:	0030      	movs	r0, r6
 800067a:	f002 fdb9 	bl	80031f0 <__clzsi2>
 800067e:	0033      	movs	r3, r6
 8000680:	3805      	subs	r0, #5
 8000682:	4083      	lsls	r3, r0
 8000684:	4285      	cmp	r5, r0
 8000686:	dc00      	bgt.n	800068a <__aeabi_fadd+0xea>
 8000688:	e075      	b.n	8000776 <__aeabi_fadd+0x1d6>
 800068a:	4a94      	ldr	r2, [pc, #592]	; (80008dc <__aeabi_fadd+0x33c>)
 800068c:	1a2d      	subs	r5, r5, r0
 800068e:	4013      	ands	r3, r2
 8000690:	075a      	lsls	r2, r3, #29
 8000692:	d004      	beq.n	800069e <__aeabi_fadd+0xfe>
 8000694:	220f      	movs	r2, #15
 8000696:	401a      	ands	r2, r3
 8000698:	2a04      	cmp	r2, #4
 800069a:	d000      	beq.n	800069e <__aeabi_fadd+0xfe>
 800069c:	3304      	adds	r3, #4
 800069e:	015a      	lsls	r2, r3, #5
 80006a0:	d53c      	bpl.n	800071c <__aeabi_fadd+0x17c>
 80006a2:	1c68      	adds	r0, r5, #1
 80006a4:	2dfe      	cmp	r5, #254	; 0xfe
 80006a6:	d02b      	beq.n	8000700 <__aeabi_fadd+0x160>
 80006a8:	019b      	lsls	r3, r3, #6
 80006aa:	0a5e      	lsrs	r6, r3, #9
 80006ac:	b2c0      	uxtb	r0, r0
 80006ae:	05c0      	lsls	r0, r0, #23
 80006b0:	4330      	orrs	r0, r6
 80006b2:	07e4      	lsls	r4, r4, #31
 80006b4:	4320      	orrs	r0, r4
 80006b6:	bcc0      	pop	{r6, r7}
 80006b8:	46b9      	mov	r9, r7
 80006ba:	46b0      	mov	r8, r6
 80006bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006be:	20fe      	movs	r0, #254	; 0xfe
 80006c0:	1c6a      	adds	r2, r5, #1
 80006c2:	4210      	tst	r0, r2
 80006c4:	d172      	bne.n	80007ac <__aeabi_fadd+0x20c>
 80006c6:	2d00      	cmp	r5, #0
 80006c8:	d000      	beq.n	80006cc <__aeabi_fadd+0x12c>
 80006ca:	e0ae      	b.n	800082a <__aeabi_fadd+0x28a>
 80006cc:	2f00      	cmp	r7, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_fadd+0x132>
 80006d0:	e0ec      	b.n	80008ac <__aeabi_fadd+0x30c>
 80006d2:	4663      	mov	r3, ip
 80006d4:	2000      	movs	r0, #0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d0e9      	beq.n	80006ae <__aeabi_fadd+0x10e>
 80006da:	1afb      	subs	r3, r7, r3
 80006dc:	015a      	lsls	r2, r3, #5
 80006de:	d400      	bmi.n	80006e2 <__aeabi_fadd+0x142>
 80006e0:	e0f3      	b.n	80008ca <__aeabi_fadd+0x32a>
 80006e2:	4663      	mov	r3, ip
 80006e4:	000c      	movs	r4, r1
 80006e6:	1bdb      	subs	r3, r3, r7
 80006e8:	e7d2      	b.n	8000690 <__aeabi_fadd+0xf0>
 80006ea:	4661      	mov	r1, ip
 80006ec:	2900      	cmp	r1, #0
 80006ee:	d05b      	beq.n	80007a8 <__aeabi_fadd+0x208>
 80006f0:	1e51      	subs	r1, r2, #1
 80006f2:	2a01      	cmp	r2, #1
 80006f4:	d100      	bne.n	80006f8 <__aeabi_fadd+0x158>
 80006f6:	e0a7      	b.n	8000848 <__aeabi_fadd+0x2a8>
 80006f8:	2aff      	cmp	r2, #255	; 0xff
 80006fa:	d022      	beq.n	8000742 <__aeabi_fadd+0x1a2>
 80006fc:	000a      	movs	r2, r1
 80006fe:	e799      	b.n	8000634 <__aeabi_fadd+0x94>
 8000700:	20ff      	movs	r0, #255	; 0xff
 8000702:	2600      	movs	r6, #0
 8000704:	e7d3      	b.n	80006ae <__aeabi_fadd+0x10e>
 8000706:	21fe      	movs	r1, #254	; 0xfe
 8000708:	1c6a      	adds	r2, r5, #1
 800070a:	4211      	tst	r1, r2
 800070c:	d073      	beq.n	80007f6 <__aeabi_fadd+0x256>
 800070e:	2aff      	cmp	r2, #255	; 0xff
 8000710:	d0f6      	beq.n	8000700 <__aeabi_fadd+0x160>
 8000712:	0015      	movs	r5, r2
 8000714:	4467      	add	r7, ip
 8000716:	087b      	lsrs	r3, r7, #1
 8000718:	075a      	lsls	r2, r3, #29
 800071a:	d1bb      	bne.n	8000694 <__aeabi_fadd+0xf4>
 800071c:	08db      	lsrs	r3, r3, #3
 800071e:	2dff      	cmp	r5, #255	; 0xff
 8000720:	d00f      	beq.n	8000742 <__aeabi_fadd+0x1a2>
 8000722:	025b      	lsls	r3, r3, #9
 8000724:	0a5e      	lsrs	r6, r3, #9
 8000726:	b2e8      	uxtb	r0, r5
 8000728:	e7c1      	b.n	80006ae <__aeabi_fadd+0x10e>
 800072a:	4662      	mov	r2, ip
 800072c:	2a00      	cmp	r2, #0
 800072e:	d008      	beq.n	8000742 <__aeabi_fadd+0x1a2>
 8000730:	2280      	movs	r2, #128	; 0x80
 8000732:	03d2      	lsls	r2, r2, #15
 8000734:	4213      	tst	r3, r2
 8000736:	d004      	beq.n	8000742 <__aeabi_fadd+0x1a2>
 8000738:	4640      	mov	r0, r8
 800073a:	4210      	tst	r0, r2
 800073c:	d101      	bne.n	8000742 <__aeabi_fadd+0x1a2>
 800073e:	000c      	movs	r4, r1
 8000740:	4643      	mov	r3, r8
 8000742:	2b00      	cmp	r3, #0
 8000744:	d0dc      	beq.n	8000700 <__aeabi_fadd+0x160>
 8000746:	2680      	movs	r6, #128	; 0x80
 8000748:	03f6      	lsls	r6, r6, #15
 800074a:	431e      	orrs	r6, r3
 800074c:	0276      	lsls	r6, r6, #9
 800074e:	20ff      	movs	r0, #255	; 0xff
 8000750:	0a76      	lsrs	r6, r6, #9
 8000752:	e7ac      	b.n	80006ae <__aeabi_fadd+0x10e>
 8000754:	2a00      	cmp	r2, #0
 8000756:	d0d6      	beq.n	8000706 <__aeabi_fadd+0x166>
 8000758:	1b42      	subs	r2, r0, r5
 800075a:	2d00      	cmp	r5, #0
 800075c:	d05c      	beq.n	8000818 <__aeabi_fadd+0x278>
 800075e:	28ff      	cmp	r0, #255	; 0xff
 8000760:	d0ee      	beq.n	8000740 <__aeabi_fadd+0x1a0>
 8000762:	2380      	movs	r3, #128	; 0x80
 8000764:	04db      	lsls	r3, r3, #19
 8000766:	431f      	orrs	r7, r3
 8000768:	2a1b      	cmp	r2, #27
 800076a:	dc00      	bgt.n	800076e <__aeabi_fadd+0x1ce>
 800076c:	e082      	b.n	8000874 <__aeabi_fadd+0x2d4>
 800076e:	2301      	movs	r3, #1
 8000770:	464d      	mov	r5, r9
 8000772:	4463      	add	r3, ip
 8000774:	e763      	b.n	800063e <__aeabi_fadd+0x9e>
 8000776:	2220      	movs	r2, #32
 8000778:	1b40      	subs	r0, r0, r5
 800077a:	3001      	adds	r0, #1
 800077c:	1a12      	subs	r2, r2, r0
 800077e:	0019      	movs	r1, r3
 8000780:	4093      	lsls	r3, r2
 8000782:	40c1      	lsrs	r1, r0
 8000784:	1e5a      	subs	r2, r3, #1
 8000786:	4193      	sbcs	r3, r2
 8000788:	2500      	movs	r5, #0
 800078a:	430b      	orrs	r3, r1
 800078c:	e780      	b.n	8000690 <__aeabi_fadd+0xf0>
 800078e:	2320      	movs	r3, #32
 8000790:	4661      	mov	r1, ip
 8000792:	1a1b      	subs	r3, r3, r0
 8000794:	4099      	lsls	r1, r3
 8000796:	4662      	mov	r2, ip
 8000798:	000b      	movs	r3, r1
 800079a:	40c2      	lsrs	r2, r0
 800079c:	1e59      	subs	r1, r3, #1
 800079e:	418b      	sbcs	r3, r1
 80007a0:	4313      	orrs	r3, r2
 80007a2:	e764      	b.n	800066e <__aeabi_fadd+0xce>
 80007a4:	000c      	movs	r4, r1
 80007a6:	4643      	mov	r3, r8
 80007a8:	0015      	movs	r5, r2
 80007aa:	e7b8      	b.n	800071e <__aeabi_fadd+0x17e>
 80007ac:	4663      	mov	r3, ip
 80007ae:	1afe      	subs	r6, r7, r3
 80007b0:	0173      	lsls	r3, r6, #5
 80007b2:	d445      	bmi.n	8000840 <__aeabi_fadd+0x2a0>
 80007b4:	2e00      	cmp	r6, #0
 80007b6:	d000      	beq.n	80007ba <__aeabi_fadd+0x21a>
 80007b8:	e75e      	b.n	8000678 <__aeabi_fadd+0xd8>
 80007ba:	2400      	movs	r4, #0
 80007bc:	2000      	movs	r0, #0
 80007be:	2600      	movs	r6, #0
 80007c0:	e775      	b.n	80006ae <__aeabi_fadd+0x10e>
 80007c2:	2bff      	cmp	r3, #255	; 0xff
 80007c4:	d0bb      	beq.n	800073e <__aeabi_fadd+0x19e>
 80007c6:	2380      	movs	r3, #128	; 0x80
 80007c8:	04db      	lsls	r3, r3, #19
 80007ca:	431f      	orrs	r7, r3
 80007cc:	2a1b      	cmp	r2, #27
 80007ce:	dd47      	ble.n	8000860 <__aeabi_fadd+0x2c0>
 80007d0:	2301      	movs	r3, #1
 80007d2:	4662      	mov	r2, ip
 80007d4:	000c      	movs	r4, r1
 80007d6:	464d      	mov	r5, r9
 80007d8:	1ad3      	subs	r3, r2, r3
 80007da:	e749      	b.n	8000670 <__aeabi_fadd+0xd0>
 80007dc:	0005      	movs	r5, r0
 80007de:	e79e      	b.n	800071e <__aeabi_fadd+0x17e>
 80007e0:	4661      	mov	r1, ip
 80007e2:	2320      	movs	r3, #32
 80007e4:	40d1      	lsrs	r1, r2
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	4662      	mov	r2, ip
 80007ea:	409a      	lsls	r2, r3
 80007ec:	0013      	movs	r3, r2
 80007ee:	1e5a      	subs	r2, r3, #1
 80007f0:	4193      	sbcs	r3, r2
 80007f2:	430b      	orrs	r3, r1
 80007f4:	e722      	b.n	800063c <__aeabi_fadd+0x9c>
 80007f6:	2d00      	cmp	r5, #0
 80007f8:	d146      	bne.n	8000888 <__aeabi_fadd+0x2e8>
 80007fa:	2f00      	cmp	r7, #0
 80007fc:	d062      	beq.n	80008c4 <__aeabi_fadd+0x324>
 80007fe:	4663      	mov	r3, ip
 8000800:	2000      	movs	r0, #0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d100      	bne.n	8000808 <__aeabi_fadd+0x268>
 8000806:	e752      	b.n	80006ae <__aeabi_fadd+0x10e>
 8000808:	003b      	movs	r3, r7
 800080a:	4463      	add	r3, ip
 800080c:	015a      	lsls	r2, r3, #5
 800080e:	d583      	bpl.n	8000718 <__aeabi_fadd+0x178>
 8000810:	4a32      	ldr	r2, [pc, #200]	; (80008dc <__aeabi_fadd+0x33c>)
 8000812:	3501      	adds	r5, #1
 8000814:	4013      	ands	r3, r2
 8000816:	e77f      	b.n	8000718 <__aeabi_fadd+0x178>
 8000818:	2f00      	cmp	r7, #0
 800081a:	d0c4      	beq.n	80007a6 <__aeabi_fadd+0x206>
 800081c:	1e53      	subs	r3, r2, #1
 800081e:	2a01      	cmp	r2, #1
 8000820:	d012      	beq.n	8000848 <__aeabi_fadd+0x2a8>
 8000822:	2aff      	cmp	r2, #255	; 0xff
 8000824:	d08c      	beq.n	8000740 <__aeabi_fadd+0x1a0>
 8000826:	001a      	movs	r2, r3
 8000828:	e79e      	b.n	8000768 <__aeabi_fadd+0x1c8>
 800082a:	2f00      	cmp	r7, #0
 800082c:	d000      	beq.n	8000830 <__aeabi_fadd+0x290>
 800082e:	e77c      	b.n	800072a <__aeabi_fadd+0x18a>
 8000830:	4663      	mov	r3, ip
 8000832:	2b00      	cmp	r3, #0
 8000834:	d183      	bne.n	800073e <__aeabi_fadd+0x19e>
 8000836:	2680      	movs	r6, #128	; 0x80
 8000838:	2400      	movs	r4, #0
 800083a:	20ff      	movs	r0, #255	; 0xff
 800083c:	03f6      	lsls	r6, r6, #15
 800083e:	e736      	b.n	80006ae <__aeabi_fadd+0x10e>
 8000840:	4663      	mov	r3, ip
 8000842:	000c      	movs	r4, r1
 8000844:	1bde      	subs	r6, r3, r7
 8000846:	e717      	b.n	8000678 <__aeabi_fadd+0xd8>
 8000848:	003b      	movs	r3, r7
 800084a:	4463      	add	r3, ip
 800084c:	2501      	movs	r5, #1
 800084e:	015a      	lsls	r2, r3, #5
 8000850:	d400      	bmi.n	8000854 <__aeabi_fadd+0x2b4>
 8000852:	e761      	b.n	8000718 <__aeabi_fadd+0x178>
 8000854:	2502      	movs	r5, #2
 8000856:	e6f7      	b.n	8000648 <__aeabi_fadd+0xa8>
 8000858:	4663      	mov	r3, ip
 800085a:	2501      	movs	r5, #1
 800085c:	1afb      	subs	r3, r7, r3
 800085e:	e707      	b.n	8000670 <__aeabi_fadd+0xd0>
 8000860:	2320      	movs	r3, #32
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	0038      	movs	r0, r7
 8000866:	409f      	lsls	r7, r3
 8000868:	003b      	movs	r3, r7
 800086a:	40d0      	lsrs	r0, r2
 800086c:	1e5a      	subs	r2, r3, #1
 800086e:	4193      	sbcs	r3, r2
 8000870:	4303      	orrs	r3, r0
 8000872:	e7ae      	b.n	80007d2 <__aeabi_fadd+0x232>
 8000874:	2320      	movs	r3, #32
 8000876:	1a9b      	subs	r3, r3, r2
 8000878:	0039      	movs	r1, r7
 800087a:	409f      	lsls	r7, r3
 800087c:	003b      	movs	r3, r7
 800087e:	40d1      	lsrs	r1, r2
 8000880:	1e5a      	subs	r2, r3, #1
 8000882:	4193      	sbcs	r3, r2
 8000884:	430b      	orrs	r3, r1
 8000886:	e773      	b.n	8000770 <__aeabi_fadd+0x1d0>
 8000888:	2f00      	cmp	r7, #0
 800088a:	d100      	bne.n	800088e <__aeabi_fadd+0x2ee>
 800088c:	e758      	b.n	8000740 <__aeabi_fadd+0x1a0>
 800088e:	4662      	mov	r2, ip
 8000890:	2a00      	cmp	r2, #0
 8000892:	d100      	bne.n	8000896 <__aeabi_fadd+0x2f6>
 8000894:	e755      	b.n	8000742 <__aeabi_fadd+0x1a2>
 8000896:	2280      	movs	r2, #128	; 0x80
 8000898:	03d2      	lsls	r2, r2, #15
 800089a:	4213      	tst	r3, r2
 800089c:	d100      	bne.n	80008a0 <__aeabi_fadd+0x300>
 800089e:	e750      	b.n	8000742 <__aeabi_fadd+0x1a2>
 80008a0:	4641      	mov	r1, r8
 80008a2:	4211      	tst	r1, r2
 80008a4:	d000      	beq.n	80008a8 <__aeabi_fadd+0x308>
 80008a6:	e74c      	b.n	8000742 <__aeabi_fadd+0x1a2>
 80008a8:	4643      	mov	r3, r8
 80008aa:	e74a      	b.n	8000742 <__aeabi_fadd+0x1a2>
 80008ac:	4663      	mov	r3, ip
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d083      	beq.n	80007ba <__aeabi_fadd+0x21a>
 80008b2:	000c      	movs	r4, r1
 80008b4:	4646      	mov	r6, r8
 80008b6:	2000      	movs	r0, #0
 80008b8:	e6f9      	b.n	80006ae <__aeabi_fadd+0x10e>
 80008ba:	4663      	mov	r3, ip
 80008bc:	000c      	movs	r4, r1
 80008be:	1bdb      	subs	r3, r3, r7
 80008c0:	3501      	adds	r5, #1
 80008c2:	e6d5      	b.n	8000670 <__aeabi_fadd+0xd0>
 80008c4:	4646      	mov	r6, r8
 80008c6:	2000      	movs	r0, #0
 80008c8:	e6f1      	b.n	80006ae <__aeabi_fadd+0x10e>
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d000      	beq.n	80008d0 <__aeabi_fadd+0x330>
 80008ce:	e723      	b.n	8000718 <__aeabi_fadd+0x178>
 80008d0:	2400      	movs	r4, #0
 80008d2:	2600      	movs	r6, #0
 80008d4:	e6eb      	b.n	80006ae <__aeabi_fadd+0x10e>
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	7dffffff 	.word	0x7dffffff
 80008dc:	fbffffff 	.word	0xfbffffff

080008e0 <__aeabi_fdiv>:
 80008e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e2:	464f      	mov	r7, r9
 80008e4:	4646      	mov	r6, r8
 80008e6:	46d6      	mov	lr, sl
 80008e8:	0245      	lsls	r5, r0, #9
 80008ea:	b5c0      	push	{r6, r7, lr}
 80008ec:	0047      	lsls	r7, r0, #1
 80008ee:	1c0c      	adds	r4, r1, #0
 80008f0:	0a6d      	lsrs	r5, r5, #9
 80008f2:	0e3f      	lsrs	r7, r7, #24
 80008f4:	0fc6      	lsrs	r6, r0, #31
 80008f6:	2f00      	cmp	r7, #0
 80008f8:	d100      	bne.n	80008fc <__aeabi_fdiv+0x1c>
 80008fa:	e06f      	b.n	80009dc <__aeabi_fdiv+0xfc>
 80008fc:	2fff      	cmp	r7, #255	; 0xff
 80008fe:	d100      	bne.n	8000902 <__aeabi_fdiv+0x22>
 8000900:	e074      	b.n	80009ec <__aeabi_fdiv+0x10c>
 8000902:	2300      	movs	r3, #0
 8000904:	2280      	movs	r2, #128	; 0x80
 8000906:	4699      	mov	r9, r3
 8000908:	469a      	mov	sl, r3
 800090a:	00ed      	lsls	r5, r5, #3
 800090c:	04d2      	lsls	r2, r2, #19
 800090e:	4315      	orrs	r5, r2
 8000910:	3f7f      	subs	r7, #127	; 0x7f
 8000912:	0263      	lsls	r3, r4, #9
 8000914:	0a5b      	lsrs	r3, r3, #9
 8000916:	4698      	mov	r8, r3
 8000918:	0063      	lsls	r3, r4, #1
 800091a:	0e1b      	lsrs	r3, r3, #24
 800091c:	0fe4      	lsrs	r4, r4, #31
 800091e:	2b00      	cmp	r3, #0
 8000920:	d04d      	beq.n	80009be <__aeabi_fdiv+0xde>
 8000922:	2bff      	cmp	r3, #255	; 0xff
 8000924:	d045      	beq.n	80009b2 <__aeabi_fdiv+0xd2>
 8000926:	4642      	mov	r2, r8
 8000928:	2180      	movs	r1, #128	; 0x80
 800092a:	00d2      	lsls	r2, r2, #3
 800092c:	04c9      	lsls	r1, r1, #19
 800092e:	4311      	orrs	r1, r2
 8000930:	4688      	mov	r8, r1
 8000932:	2200      	movs	r2, #0
 8000934:	3b7f      	subs	r3, #127	; 0x7f
 8000936:	0031      	movs	r1, r6
 8000938:	1aff      	subs	r7, r7, r3
 800093a:	464b      	mov	r3, r9
 800093c:	4061      	eors	r1, r4
 800093e:	b2c9      	uxtb	r1, r1
 8000940:	2b0f      	cmp	r3, #15
 8000942:	d900      	bls.n	8000946 <__aeabi_fdiv+0x66>
 8000944:	e0b8      	b.n	8000ab8 <__aeabi_fdiv+0x1d8>
 8000946:	4870      	ldr	r0, [pc, #448]	; (8000b08 <__aeabi_fdiv+0x228>)
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	58c3      	ldr	r3, [r0, r3]
 800094c:	469f      	mov	pc, r3
 800094e:	2300      	movs	r3, #0
 8000950:	4698      	mov	r8, r3
 8000952:	0026      	movs	r6, r4
 8000954:	4645      	mov	r5, r8
 8000956:	4692      	mov	sl, r2
 8000958:	4653      	mov	r3, sl
 800095a:	2b02      	cmp	r3, #2
 800095c:	d100      	bne.n	8000960 <__aeabi_fdiv+0x80>
 800095e:	e08d      	b.n	8000a7c <__aeabi_fdiv+0x19c>
 8000960:	2b03      	cmp	r3, #3
 8000962:	d100      	bne.n	8000966 <__aeabi_fdiv+0x86>
 8000964:	e0a1      	b.n	8000aaa <__aeabi_fdiv+0x1ca>
 8000966:	2b01      	cmp	r3, #1
 8000968:	d018      	beq.n	800099c <__aeabi_fdiv+0xbc>
 800096a:	003b      	movs	r3, r7
 800096c:	337f      	adds	r3, #127	; 0x7f
 800096e:	2b00      	cmp	r3, #0
 8000970:	dd6d      	ble.n	8000a4e <__aeabi_fdiv+0x16e>
 8000972:	076a      	lsls	r2, r5, #29
 8000974:	d004      	beq.n	8000980 <__aeabi_fdiv+0xa0>
 8000976:	220f      	movs	r2, #15
 8000978:	402a      	ands	r2, r5
 800097a:	2a04      	cmp	r2, #4
 800097c:	d000      	beq.n	8000980 <__aeabi_fdiv+0xa0>
 800097e:	3504      	adds	r5, #4
 8000980:	012a      	lsls	r2, r5, #4
 8000982:	d503      	bpl.n	800098c <__aeabi_fdiv+0xac>
 8000984:	4b61      	ldr	r3, [pc, #388]	; (8000b0c <__aeabi_fdiv+0x22c>)
 8000986:	401d      	ands	r5, r3
 8000988:	003b      	movs	r3, r7
 800098a:	3380      	adds	r3, #128	; 0x80
 800098c:	2bfe      	cmp	r3, #254	; 0xfe
 800098e:	dd00      	ble.n	8000992 <__aeabi_fdiv+0xb2>
 8000990:	e074      	b.n	8000a7c <__aeabi_fdiv+0x19c>
 8000992:	01aa      	lsls	r2, r5, #6
 8000994:	0a52      	lsrs	r2, r2, #9
 8000996:	b2d8      	uxtb	r0, r3
 8000998:	e002      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 800099a:	000e      	movs	r6, r1
 800099c:	2000      	movs	r0, #0
 800099e:	2200      	movs	r2, #0
 80009a0:	05c0      	lsls	r0, r0, #23
 80009a2:	07f6      	lsls	r6, r6, #31
 80009a4:	4310      	orrs	r0, r2
 80009a6:	4330      	orrs	r0, r6
 80009a8:	bce0      	pop	{r5, r6, r7}
 80009aa:	46ba      	mov	sl, r7
 80009ac:	46b1      	mov	r9, r6
 80009ae:	46a8      	mov	r8, r5
 80009b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80009b2:	4643      	mov	r3, r8
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d13f      	bne.n	8000a38 <__aeabi_fdiv+0x158>
 80009b8:	2202      	movs	r2, #2
 80009ba:	3fff      	subs	r7, #255	; 0xff
 80009bc:	e003      	b.n	80009c6 <__aeabi_fdiv+0xe6>
 80009be:	4643      	mov	r3, r8
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d12d      	bne.n	8000a20 <__aeabi_fdiv+0x140>
 80009c4:	2201      	movs	r2, #1
 80009c6:	0031      	movs	r1, r6
 80009c8:	464b      	mov	r3, r9
 80009ca:	4061      	eors	r1, r4
 80009cc:	b2c9      	uxtb	r1, r1
 80009ce:	4313      	orrs	r3, r2
 80009d0:	2b0f      	cmp	r3, #15
 80009d2:	d838      	bhi.n	8000a46 <__aeabi_fdiv+0x166>
 80009d4:	484e      	ldr	r0, [pc, #312]	; (8000b10 <__aeabi_fdiv+0x230>)
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	58c3      	ldr	r3, [r0, r3]
 80009da:	469f      	mov	pc, r3
 80009dc:	2d00      	cmp	r5, #0
 80009de:	d113      	bne.n	8000a08 <__aeabi_fdiv+0x128>
 80009e0:	2304      	movs	r3, #4
 80009e2:	4699      	mov	r9, r3
 80009e4:	3b03      	subs	r3, #3
 80009e6:	2700      	movs	r7, #0
 80009e8:	469a      	mov	sl, r3
 80009ea:	e792      	b.n	8000912 <__aeabi_fdiv+0x32>
 80009ec:	2d00      	cmp	r5, #0
 80009ee:	d105      	bne.n	80009fc <__aeabi_fdiv+0x11c>
 80009f0:	2308      	movs	r3, #8
 80009f2:	4699      	mov	r9, r3
 80009f4:	3b06      	subs	r3, #6
 80009f6:	27ff      	movs	r7, #255	; 0xff
 80009f8:	469a      	mov	sl, r3
 80009fa:	e78a      	b.n	8000912 <__aeabi_fdiv+0x32>
 80009fc:	230c      	movs	r3, #12
 80009fe:	4699      	mov	r9, r3
 8000a00:	3b09      	subs	r3, #9
 8000a02:	27ff      	movs	r7, #255	; 0xff
 8000a04:	469a      	mov	sl, r3
 8000a06:	e784      	b.n	8000912 <__aeabi_fdiv+0x32>
 8000a08:	0028      	movs	r0, r5
 8000a0a:	f002 fbf1 	bl	80031f0 <__clzsi2>
 8000a0e:	2776      	movs	r7, #118	; 0x76
 8000a10:	1f43      	subs	r3, r0, #5
 8000a12:	409d      	lsls	r5, r3
 8000a14:	2300      	movs	r3, #0
 8000a16:	427f      	negs	r7, r7
 8000a18:	4699      	mov	r9, r3
 8000a1a:	469a      	mov	sl, r3
 8000a1c:	1a3f      	subs	r7, r7, r0
 8000a1e:	e778      	b.n	8000912 <__aeabi_fdiv+0x32>
 8000a20:	4640      	mov	r0, r8
 8000a22:	f002 fbe5 	bl	80031f0 <__clzsi2>
 8000a26:	4642      	mov	r2, r8
 8000a28:	1f43      	subs	r3, r0, #5
 8000a2a:	409a      	lsls	r2, r3
 8000a2c:	2376      	movs	r3, #118	; 0x76
 8000a2e:	425b      	negs	r3, r3
 8000a30:	4690      	mov	r8, r2
 8000a32:	1a1b      	subs	r3, r3, r0
 8000a34:	2200      	movs	r2, #0
 8000a36:	e77e      	b.n	8000936 <__aeabi_fdiv+0x56>
 8000a38:	2303      	movs	r3, #3
 8000a3a:	464a      	mov	r2, r9
 8000a3c:	431a      	orrs	r2, r3
 8000a3e:	4691      	mov	r9, r2
 8000a40:	33fc      	adds	r3, #252	; 0xfc
 8000a42:	2203      	movs	r2, #3
 8000a44:	e777      	b.n	8000936 <__aeabi_fdiv+0x56>
 8000a46:	000e      	movs	r6, r1
 8000a48:	20ff      	movs	r0, #255	; 0xff
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	e7a8      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000a4e:	2201      	movs	r2, #1
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	2b1b      	cmp	r3, #27
 8000a54:	dca2      	bgt.n	800099c <__aeabi_fdiv+0xbc>
 8000a56:	379e      	adds	r7, #158	; 0x9e
 8000a58:	002a      	movs	r2, r5
 8000a5a:	40bd      	lsls	r5, r7
 8000a5c:	40da      	lsrs	r2, r3
 8000a5e:	1e6b      	subs	r3, r5, #1
 8000a60:	419d      	sbcs	r5, r3
 8000a62:	4315      	orrs	r5, r2
 8000a64:	076a      	lsls	r2, r5, #29
 8000a66:	d004      	beq.n	8000a72 <__aeabi_fdiv+0x192>
 8000a68:	220f      	movs	r2, #15
 8000a6a:	402a      	ands	r2, r5
 8000a6c:	2a04      	cmp	r2, #4
 8000a6e:	d000      	beq.n	8000a72 <__aeabi_fdiv+0x192>
 8000a70:	3504      	adds	r5, #4
 8000a72:	016a      	lsls	r2, r5, #5
 8000a74:	d544      	bpl.n	8000b00 <__aeabi_fdiv+0x220>
 8000a76:	2001      	movs	r0, #1
 8000a78:	2200      	movs	r2, #0
 8000a7a:	e791      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000a7c:	20ff      	movs	r0, #255	; 0xff
 8000a7e:	2200      	movs	r2, #0
 8000a80:	e78e      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000a82:	2280      	movs	r2, #128	; 0x80
 8000a84:	2600      	movs	r6, #0
 8000a86:	20ff      	movs	r0, #255	; 0xff
 8000a88:	03d2      	lsls	r2, r2, #15
 8000a8a:	e789      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	4698      	mov	r8, r3
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	03d2      	lsls	r2, r2, #15
 8000a94:	4215      	tst	r5, r2
 8000a96:	d008      	beq.n	8000aaa <__aeabi_fdiv+0x1ca>
 8000a98:	4643      	mov	r3, r8
 8000a9a:	4213      	tst	r3, r2
 8000a9c:	d105      	bne.n	8000aaa <__aeabi_fdiv+0x1ca>
 8000a9e:	431a      	orrs	r2, r3
 8000aa0:	0252      	lsls	r2, r2, #9
 8000aa2:	0026      	movs	r6, r4
 8000aa4:	20ff      	movs	r0, #255	; 0xff
 8000aa6:	0a52      	lsrs	r2, r2, #9
 8000aa8:	e77a      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000aaa:	2280      	movs	r2, #128	; 0x80
 8000aac:	03d2      	lsls	r2, r2, #15
 8000aae:	432a      	orrs	r2, r5
 8000ab0:	0252      	lsls	r2, r2, #9
 8000ab2:	20ff      	movs	r0, #255	; 0xff
 8000ab4:	0a52      	lsrs	r2, r2, #9
 8000ab6:	e773      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000ab8:	4642      	mov	r2, r8
 8000aba:	016b      	lsls	r3, r5, #5
 8000abc:	0155      	lsls	r5, r2, #5
 8000abe:	42ab      	cmp	r3, r5
 8000ac0:	d21a      	bcs.n	8000af8 <__aeabi_fdiv+0x218>
 8000ac2:	201b      	movs	r0, #27
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	3f01      	subs	r7, #1
 8000ac8:	2601      	movs	r6, #1
 8000aca:	001c      	movs	r4, r3
 8000acc:	0052      	lsls	r2, r2, #1
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	2c00      	cmp	r4, #0
 8000ad2:	db01      	blt.n	8000ad8 <__aeabi_fdiv+0x1f8>
 8000ad4:	429d      	cmp	r5, r3
 8000ad6:	d801      	bhi.n	8000adc <__aeabi_fdiv+0x1fc>
 8000ad8:	1b5b      	subs	r3, r3, r5
 8000ada:	4332      	orrs	r2, r6
 8000adc:	3801      	subs	r0, #1
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	d1f3      	bne.n	8000aca <__aeabi_fdiv+0x1ea>
 8000ae2:	1e58      	subs	r0, r3, #1
 8000ae4:	4183      	sbcs	r3, r0
 8000ae6:	4313      	orrs	r3, r2
 8000ae8:	001d      	movs	r5, r3
 8000aea:	003b      	movs	r3, r7
 8000aec:	337f      	adds	r3, #127	; 0x7f
 8000aee:	000e      	movs	r6, r1
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	dd00      	ble.n	8000af6 <__aeabi_fdiv+0x216>
 8000af4:	e73d      	b.n	8000972 <__aeabi_fdiv+0x92>
 8000af6:	e7aa      	b.n	8000a4e <__aeabi_fdiv+0x16e>
 8000af8:	201a      	movs	r0, #26
 8000afa:	2201      	movs	r2, #1
 8000afc:	1b5b      	subs	r3, r3, r5
 8000afe:	e7e3      	b.n	8000ac8 <__aeabi_fdiv+0x1e8>
 8000b00:	01aa      	lsls	r2, r5, #6
 8000b02:	2000      	movs	r0, #0
 8000b04:	0a52      	lsrs	r2, r2, #9
 8000b06:	e74b      	b.n	80009a0 <__aeabi_fdiv+0xc0>
 8000b08:	0800a650 	.word	0x0800a650
 8000b0c:	f7ffffff 	.word	0xf7ffffff
 8000b10:	0800a690 	.word	0x0800a690

08000b14 <__eqsf2>:
 8000b14:	b570      	push	{r4, r5, r6, lr}
 8000b16:	0042      	lsls	r2, r0, #1
 8000b18:	0245      	lsls	r5, r0, #9
 8000b1a:	024e      	lsls	r6, r1, #9
 8000b1c:	004c      	lsls	r4, r1, #1
 8000b1e:	0fc3      	lsrs	r3, r0, #31
 8000b20:	0a6d      	lsrs	r5, r5, #9
 8000b22:	2001      	movs	r0, #1
 8000b24:	0e12      	lsrs	r2, r2, #24
 8000b26:	0a76      	lsrs	r6, r6, #9
 8000b28:	0e24      	lsrs	r4, r4, #24
 8000b2a:	0fc9      	lsrs	r1, r1, #31
 8000b2c:	2aff      	cmp	r2, #255	; 0xff
 8000b2e:	d006      	beq.n	8000b3e <__eqsf2+0x2a>
 8000b30:	2cff      	cmp	r4, #255	; 0xff
 8000b32:	d003      	beq.n	8000b3c <__eqsf2+0x28>
 8000b34:	42a2      	cmp	r2, r4
 8000b36:	d101      	bne.n	8000b3c <__eqsf2+0x28>
 8000b38:	42b5      	cmp	r5, r6
 8000b3a:	d006      	beq.n	8000b4a <__eqsf2+0x36>
 8000b3c:	bd70      	pop	{r4, r5, r6, pc}
 8000b3e:	2d00      	cmp	r5, #0
 8000b40:	d1fc      	bne.n	8000b3c <__eqsf2+0x28>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d1fa      	bne.n	8000b3c <__eqsf2+0x28>
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d1f8      	bne.n	8000b3c <__eqsf2+0x28>
 8000b4a:	428b      	cmp	r3, r1
 8000b4c:	d006      	beq.n	8000b5c <__eqsf2+0x48>
 8000b4e:	2001      	movs	r0, #1
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	d1f3      	bne.n	8000b3c <__eqsf2+0x28>
 8000b54:	0028      	movs	r0, r5
 8000b56:	1e43      	subs	r3, r0, #1
 8000b58:	4198      	sbcs	r0, r3
 8000b5a:	e7ef      	b.n	8000b3c <__eqsf2+0x28>
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	e7ed      	b.n	8000b3c <__eqsf2+0x28>

08000b60 <__gesf2>:
 8000b60:	b570      	push	{r4, r5, r6, lr}
 8000b62:	0042      	lsls	r2, r0, #1
 8000b64:	0245      	lsls	r5, r0, #9
 8000b66:	024e      	lsls	r6, r1, #9
 8000b68:	004c      	lsls	r4, r1, #1
 8000b6a:	0fc3      	lsrs	r3, r0, #31
 8000b6c:	0a6d      	lsrs	r5, r5, #9
 8000b6e:	0e12      	lsrs	r2, r2, #24
 8000b70:	0a76      	lsrs	r6, r6, #9
 8000b72:	0e24      	lsrs	r4, r4, #24
 8000b74:	0fc8      	lsrs	r0, r1, #31
 8000b76:	2aff      	cmp	r2, #255	; 0xff
 8000b78:	d01b      	beq.n	8000bb2 <__gesf2+0x52>
 8000b7a:	2cff      	cmp	r4, #255	; 0xff
 8000b7c:	d00e      	beq.n	8000b9c <__gesf2+0x3c>
 8000b7e:	2a00      	cmp	r2, #0
 8000b80:	d11b      	bne.n	8000bba <__gesf2+0x5a>
 8000b82:	2c00      	cmp	r4, #0
 8000b84:	d101      	bne.n	8000b8a <__gesf2+0x2a>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	d01c      	beq.n	8000bc4 <__gesf2+0x64>
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d00c      	beq.n	8000ba8 <__gesf2+0x48>
 8000b8e:	4283      	cmp	r3, r0
 8000b90:	d01c      	beq.n	8000bcc <__gesf2+0x6c>
 8000b92:	2102      	movs	r1, #2
 8000b94:	1e58      	subs	r0, r3, #1
 8000b96:	4008      	ands	r0, r1
 8000b98:	3801      	subs	r0, #1
 8000b9a:	bd70      	pop	{r4, r5, r6, pc}
 8000b9c:	2e00      	cmp	r6, #0
 8000b9e:	d122      	bne.n	8000be6 <__gesf2+0x86>
 8000ba0:	2a00      	cmp	r2, #0
 8000ba2:	d1f4      	bne.n	8000b8e <__gesf2+0x2e>
 8000ba4:	2d00      	cmp	r5, #0
 8000ba6:	d1f2      	bne.n	8000b8e <__gesf2+0x2e>
 8000ba8:	2800      	cmp	r0, #0
 8000baa:	d1f6      	bne.n	8000b9a <__gesf2+0x3a>
 8000bac:	2001      	movs	r0, #1
 8000bae:	4240      	negs	r0, r0
 8000bb0:	e7f3      	b.n	8000b9a <__gesf2+0x3a>
 8000bb2:	2d00      	cmp	r5, #0
 8000bb4:	d117      	bne.n	8000be6 <__gesf2+0x86>
 8000bb6:	2cff      	cmp	r4, #255	; 0xff
 8000bb8:	d0f0      	beq.n	8000b9c <__gesf2+0x3c>
 8000bba:	2c00      	cmp	r4, #0
 8000bbc:	d1e7      	bne.n	8000b8e <__gesf2+0x2e>
 8000bbe:	2e00      	cmp	r6, #0
 8000bc0:	d1e5      	bne.n	8000b8e <__gesf2+0x2e>
 8000bc2:	e7e6      	b.n	8000b92 <__gesf2+0x32>
 8000bc4:	2000      	movs	r0, #0
 8000bc6:	2d00      	cmp	r5, #0
 8000bc8:	d0e7      	beq.n	8000b9a <__gesf2+0x3a>
 8000bca:	e7e2      	b.n	8000b92 <__gesf2+0x32>
 8000bcc:	42a2      	cmp	r2, r4
 8000bce:	dc05      	bgt.n	8000bdc <__gesf2+0x7c>
 8000bd0:	dbea      	blt.n	8000ba8 <__gesf2+0x48>
 8000bd2:	42b5      	cmp	r5, r6
 8000bd4:	d802      	bhi.n	8000bdc <__gesf2+0x7c>
 8000bd6:	d3e7      	bcc.n	8000ba8 <__gesf2+0x48>
 8000bd8:	2000      	movs	r0, #0
 8000bda:	e7de      	b.n	8000b9a <__gesf2+0x3a>
 8000bdc:	4243      	negs	r3, r0
 8000bde:	4158      	adcs	r0, r3
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	3801      	subs	r0, #1
 8000be4:	e7d9      	b.n	8000b9a <__gesf2+0x3a>
 8000be6:	2002      	movs	r0, #2
 8000be8:	4240      	negs	r0, r0
 8000bea:	e7d6      	b.n	8000b9a <__gesf2+0x3a>

08000bec <__lesf2>:
 8000bec:	b570      	push	{r4, r5, r6, lr}
 8000bee:	0042      	lsls	r2, r0, #1
 8000bf0:	0245      	lsls	r5, r0, #9
 8000bf2:	024e      	lsls	r6, r1, #9
 8000bf4:	004c      	lsls	r4, r1, #1
 8000bf6:	0fc3      	lsrs	r3, r0, #31
 8000bf8:	0a6d      	lsrs	r5, r5, #9
 8000bfa:	0e12      	lsrs	r2, r2, #24
 8000bfc:	0a76      	lsrs	r6, r6, #9
 8000bfe:	0e24      	lsrs	r4, r4, #24
 8000c00:	0fc8      	lsrs	r0, r1, #31
 8000c02:	2aff      	cmp	r2, #255	; 0xff
 8000c04:	d00b      	beq.n	8000c1e <__lesf2+0x32>
 8000c06:	2cff      	cmp	r4, #255	; 0xff
 8000c08:	d00d      	beq.n	8000c26 <__lesf2+0x3a>
 8000c0a:	2a00      	cmp	r2, #0
 8000c0c:	d11f      	bne.n	8000c4e <__lesf2+0x62>
 8000c0e:	2c00      	cmp	r4, #0
 8000c10:	d116      	bne.n	8000c40 <__lesf2+0x54>
 8000c12:	2e00      	cmp	r6, #0
 8000c14:	d114      	bne.n	8000c40 <__lesf2+0x54>
 8000c16:	2000      	movs	r0, #0
 8000c18:	2d00      	cmp	r5, #0
 8000c1a:	d010      	beq.n	8000c3e <__lesf2+0x52>
 8000c1c:	e009      	b.n	8000c32 <__lesf2+0x46>
 8000c1e:	2d00      	cmp	r5, #0
 8000c20:	d10c      	bne.n	8000c3c <__lesf2+0x50>
 8000c22:	2cff      	cmp	r4, #255	; 0xff
 8000c24:	d113      	bne.n	8000c4e <__lesf2+0x62>
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d108      	bne.n	8000c3c <__lesf2+0x50>
 8000c2a:	2a00      	cmp	r2, #0
 8000c2c:	d008      	beq.n	8000c40 <__lesf2+0x54>
 8000c2e:	4283      	cmp	r3, r0
 8000c30:	d012      	beq.n	8000c58 <__lesf2+0x6c>
 8000c32:	2102      	movs	r1, #2
 8000c34:	1e58      	subs	r0, r3, #1
 8000c36:	4008      	ands	r0, r1
 8000c38:	3801      	subs	r0, #1
 8000c3a:	e000      	b.n	8000c3e <__lesf2+0x52>
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	bd70      	pop	{r4, r5, r6, pc}
 8000c40:	2d00      	cmp	r5, #0
 8000c42:	d1f4      	bne.n	8000c2e <__lesf2+0x42>
 8000c44:	2800      	cmp	r0, #0
 8000c46:	d1fa      	bne.n	8000c3e <__lesf2+0x52>
 8000c48:	2001      	movs	r0, #1
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	e7f7      	b.n	8000c3e <__lesf2+0x52>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d1ed      	bne.n	8000c2e <__lesf2+0x42>
 8000c52:	2e00      	cmp	r6, #0
 8000c54:	d1eb      	bne.n	8000c2e <__lesf2+0x42>
 8000c56:	e7ec      	b.n	8000c32 <__lesf2+0x46>
 8000c58:	42a2      	cmp	r2, r4
 8000c5a:	dc05      	bgt.n	8000c68 <__lesf2+0x7c>
 8000c5c:	dbf2      	blt.n	8000c44 <__lesf2+0x58>
 8000c5e:	42b5      	cmp	r5, r6
 8000c60:	d802      	bhi.n	8000c68 <__lesf2+0x7c>
 8000c62:	d3ef      	bcc.n	8000c44 <__lesf2+0x58>
 8000c64:	2000      	movs	r0, #0
 8000c66:	e7ea      	b.n	8000c3e <__lesf2+0x52>
 8000c68:	4243      	negs	r3, r0
 8000c6a:	4158      	adcs	r0, r3
 8000c6c:	0040      	lsls	r0, r0, #1
 8000c6e:	3801      	subs	r0, #1
 8000c70:	e7e5      	b.n	8000c3e <__lesf2+0x52>
 8000c72:	46c0      	nop			; (mov r8, r8)

08000c74 <__aeabi_fmul>:
 8000c74:	0243      	lsls	r3, r0, #9
 8000c76:	0a5b      	lsrs	r3, r3, #9
 8000c78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c7a:	464f      	mov	r7, r9
 8000c7c:	4646      	mov	r6, r8
 8000c7e:	4699      	mov	r9, r3
 8000c80:	46d6      	mov	lr, sl
 8000c82:	0fc3      	lsrs	r3, r0, #31
 8000c84:	0045      	lsls	r5, r0, #1
 8000c86:	4698      	mov	r8, r3
 8000c88:	b5c0      	push	{r6, r7, lr}
 8000c8a:	464b      	mov	r3, r9
 8000c8c:	1c0f      	adds	r7, r1, #0
 8000c8e:	0e2d      	lsrs	r5, r5, #24
 8000c90:	d100      	bne.n	8000c94 <__aeabi_fmul+0x20>
 8000c92:	e0cb      	b.n	8000e2c <__aeabi_fmul+0x1b8>
 8000c94:	2dff      	cmp	r5, #255	; 0xff
 8000c96:	d100      	bne.n	8000c9a <__aeabi_fmul+0x26>
 8000c98:	e0cf      	b.n	8000e3a <__aeabi_fmul+0x1c6>
 8000c9a:	2280      	movs	r2, #128	; 0x80
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	04d2      	lsls	r2, r2, #19
 8000ca0:	431a      	orrs	r2, r3
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	4691      	mov	r9, r2
 8000ca6:	2600      	movs	r6, #0
 8000ca8:	469a      	mov	sl, r3
 8000caa:	3d7f      	subs	r5, #127	; 0x7f
 8000cac:	027c      	lsls	r4, r7, #9
 8000cae:	007b      	lsls	r3, r7, #1
 8000cb0:	0a64      	lsrs	r4, r4, #9
 8000cb2:	0e1b      	lsrs	r3, r3, #24
 8000cb4:	0fff      	lsrs	r7, r7, #31
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d100      	bne.n	8000cbc <__aeabi_fmul+0x48>
 8000cba:	e0a9      	b.n	8000e10 <__aeabi_fmul+0x19c>
 8000cbc:	2bff      	cmp	r3, #255	; 0xff
 8000cbe:	d011      	beq.n	8000ce4 <__aeabi_fmul+0x70>
 8000cc0:	2280      	movs	r2, #128	; 0x80
 8000cc2:	00e4      	lsls	r4, r4, #3
 8000cc4:	04d2      	lsls	r2, r2, #19
 8000cc6:	4314      	orrs	r4, r2
 8000cc8:	4642      	mov	r2, r8
 8000cca:	3b7f      	subs	r3, #127	; 0x7f
 8000ccc:	195b      	adds	r3, r3, r5
 8000cce:	407a      	eors	r2, r7
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	1c5d      	adds	r5, r3, #1
 8000cd6:	2e0a      	cmp	r6, #10
 8000cd8:	dd13      	ble.n	8000d02 <__aeabi_fmul+0x8e>
 8000cda:	003a      	movs	r2, r7
 8000cdc:	2e0b      	cmp	r6, #11
 8000cde:	d047      	beq.n	8000d70 <__aeabi_fmul+0xfc>
 8000ce0:	4647      	mov	r7, r8
 8000ce2:	e03f      	b.n	8000d64 <__aeabi_fmul+0xf0>
 8000ce4:	002b      	movs	r3, r5
 8000ce6:	33ff      	adds	r3, #255	; 0xff
 8000ce8:	2c00      	cmp	r4, #0
 8000cea:	d11e      	bne.n	8000d2a <__aeabi_fmul+0xb6>
 8000cec:	2202      	movs	r2, #2
 8000cee:	4316      	orrs	r6, r2
 8000cf0:	4642      	mov	r2, r8
 8000cf2:	3501      	adds	r5, #1
 8000cf4:	407a      	eors	r2, r7
 8000cf6:	b2d2      	uxtb	r2, r2
 8000cf8:	35ff      	adds	r5, #255	; 0xff
 8000cfa:	2e0a      	cmp	r6, #10
 8000cfc:	dd00      	ble.n	8000d00 <__aeabi_fmul+0x8c>
 8000cfe:	e0e4      	b.n	8000eca <__aeabi_fmul+0x256>
 8000d00:	2002      	movs	r0, #2
 8000d02:	2e02      	cmp	r6, #2
 8000d04:	dc1c      	bgt.n	8000d40 <__aeabi_fmul+0xcc>
 8000d06:	3e01      	subs	r6, #1
 8000d08:	2e01      	cmp	r6, #1
 8000d0a:	d842      	bhi.n	8000d92 <__aeabi_fmul+0x11e>
 8000d0c:	2802      	cmp	r0, #2
 8000d0e:	d03d      	beq.n	8000d8c <__aeabi_fmul+0x118>
 8000d10:	2801      	cmp	r0, #1
 8000d12:	d166      	bne.n	8000de2 <__aeabi_fmul+0x16e>
 8000d14:	2000      	movs	r0, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	05c0      	lsls	r0, r0, #23
 8000d1a:	4308      	orrs	r0, r1
 8000d1c:	07d2      	lsls	r2, r2, #31
 8000d1e:	4310      	orrs	r0, r2
 8000d20:	bce0      	pop	{r5, r6, r7}
 8000d22:	46ba      	mov	sl, r7
 8000d24:	46b1      	mov	r9, r6
 8000d26:	46a8      	mov	r8, r5
 8000d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2a:	2203      	movs	r2, #3
 8000d2c:	4316      	orrs	r6, r2
 8000d2e:	4642      	mov	r2, r8
 8000d30:	3501      	adds	r5, #1
 8000d32:	407a      	eors	r2, r7
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	35ff      	adds	r5, #255	; 0xff
 8000d38:	2e0a      	cmp	r6, #10
 8000d3a:	dd00      	ble.n	8000d3e <__aeabi_fmul+0xca>
 8000d3c:	e0e4      	b.n	8000f08 <__aeabi_fmul+0x294>
 8000d3e:	2003      	movs	r0, #3
 8000d40:	2101      	movs	r1, #1
 8000d42:	40b1      	lsls	r1, r6
 8000d44:	26a6      	movs	r6, #166	; 0xa6
 8000d46:	00f6      	lsls	r6, r6, #3
 8000d48:	4231      	tst	r1, r6
 8000d4a:	d10a      	bne.n	8000d62 <__aeabi_fmul+0xee>
 8000d4c:	2690      	movs	r6, #144	; 0x90
 8000d4e:	00b6      	lsls	r6, r6, #2
 8000d50:	4231      	tst	r1, r6
 8000d52:	d116      	bne.n	8000d82 <__aeabi_fmul+0x10e>
 8000d54:	3eb9      	subs	r6, #185	; 0xb9
 8000d56:	3eff      	subs	r6, #255	; 0xff
 8000d58:	420e      	tst	r6, r1
 8000d5a:	d01a      	beq.n	8000d92 <__aeabi_fmul+0x11e>
 8000d5c:	46a1      	mov	r9, r4
 8000d5e:	4682      	mov	sl, r0
 8000d60:	e000      	b.n	8000d64 <__aeabi_fmul+0xf0>
 8000d62:	0017      	movs	r7, r2
 8000d64:	4653      	mov	r3, sl
 8000d66:	003a      	movs	r2, r7
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d00f      	beq.n	8000d8c <__aeabi_fmul+0x118>
 8000d6c:	464c      	mov	r4, r9
 8000d6e:	4650      	mov	r0, sl
 8000d70:	2803      	cmp	r0, #3
 8000d72:	d1cd      	bne.n	8000d10 <__aeabi_fmul+0x9c>
 8000d74:	2180      	movs	r1, #128	; 0x80
 8000d76:	03c9      	lsls	r1, r1, #15
 8000d78:	4321      	orrs	r1, r4
 8000d7a:	0249      	lsls	r1, r1, #9
 8000d7c:	20ff      	movs	r0, #255	; 0xff
 8000d7e:	0a49      	lsrs	r1, r1, #9
 8000d80:	e7ca      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	2200      	movs	r2, #0
 8000d86:	20ff      	movs	r0, #255	; 0xff
 8000d88:	03c9      	lsls	r1, r1, #15
 8000d8a:	e7c5      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000d8c:	20ff      	movs	r0, #255	; 0xff
 8000d8e:	2100      	movs	r1, #0
 8000d90:	e7c2      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000d92:	0c20      	lsrs	r0, r4, #16
 8000d94:	4649      	mov	r1, r9
 8000d96:	0424      	lsls	r4, r4, #16
 8000d98:	0c24      	lsrs	r4, r4, #16
 8000d9a:	0027      	movs	r7, r4
 8000d9c:	0c0e      	lsrs	r6, r1, #16
 8000d9e:	0409      	lsls	r1, r1, #16
 8000da0:	0c09      	lsrs	r1, r1, #16
 8000da2:	4374      	muls	r4, r6
 8000da4:	434f      	muls	r7, r1
 8000da6:	4346      	muls	r6, r0
 8000da8:	4348      	muls	r0, r1
 8000daa:	0c39      	lsrs	r1, r7, #16
 8000dac:	1900      	adds	r0, r0, r4
 8000dae:	1809      	adds	r1, r1, r0
 8000db0:	428c      	cmp	r4, r1
 8000db2:	d903      	bls.n	8000dbc <__aeabi_fmul+0x148>
 8000db4:	2080      	movs	r0, #128	; 0x80
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	4684      	mov	ip, r0
 8000dba:	4466      	add	r6, ip
 8000dbc:	043f      	lsls	r7, r7, #16
 8000dbe:	0408      	lsls	r0, r1, #16
 8000dc0:	0c3f      	lsrs	r7, r7, #16
 8000dc2:	19c0      	adds	r0, r0, r7
 8000dc4:	0184      	lsls	r4, r0, #6
 8000dc6:	1e67      	subs	r7, r4, #1
 8000dc8:	41bc      	sbcs	r4, r7
 8000dca:	0c09      	lsrs	r1, r1, #16
 8000dcc:	0e80      	lsrs	r0, r0, #26
 8000dce:	1989      	adds	r1, r1, r6
 8000dd0:	4304      	orrs	r4, r0
 8000dd2:	0189      	lsls	r1, r1, #6
 8000dd4:	430c      	orrs	r4, r1
 8000dd6:	0109      	lsls	r1, r1, #4
 8000dd8:	d571      	bpl.n	8000ebe <__aeabi_fmul+0x24a>
 8000dda:	2301      	movs	r3, #1
 8000ddc:	0861      	lsrs	r1, r4, #1
 8000dde:	401c      	ands	r4, r3
 8000de0:	430c      	orrs	r4, r1
 8000de2:	002b      	movs	r3, r5
 8000de4:	337f      	adds	r3, #127	; 0x7f
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	dd51      	ble.n	8000e8e <__aeabi_fmul+0x21a>
 8000dea:	0761      	lsls	r1, r4, #29
 8000dec:	d004      	beq.n	8000df8 <__aeabi_fmul+0x184>
 8000dee:	210f      	movs	r1, #15
 8000df0:	4021      	ands	r1, r4
 8000df2:	2904      	cmp	r1, #4
 8000df4:	d000      	beq.n	8000df8 <__aeabi_fmul+0x184>
 8000df6:	3404      	adds	r4, #4
 8000df8:	0121      	lsls	r1, r4, #4
 8000dfa:	d503      	bpl.n	8000e04 <__aeabi_fmul+0x190>
 8000dfc:	4b43      	ldr	r3, [pc, #268]	; (8000f0c <__aeabi_fmul+0x298>)
 8000dfe:	401c      	ands	r4, r3
 8000e00:	002b      	movs	r3, r5
 8000e02:	3380      	adds	r3, #128	; 0x80
 8000e04:	2bfe      	cmp	r3, #254	; 0xfe
 8000e06:	dcc1      	bgt.n	8000d8c <__aeabi_fmul+0x118>
 8000e08:	01a1      	lsls	r1, r4, #6
 8000e0a:	0a49      	lsrs	r1, r1, #9
 8000e0c:	b2d8      	uxtb	r0, r3
 8000e0e:	e783      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000e10:	2c00      	cmp	r4, #0
 8000e12:	d12c      	bne.n	8000e6e <__aeabi_fmul+0x1fa>
 8000e14:	2301      	movs	r3, #1
 8000e16:	4642      	mov	r2, r8
 8000e18:	431e      	orrs	r6, r3
 8000e1a:	002b      	movs	r3, r5
 8000e1c:	407a      	eors	r2, r7
 8000e1e:	2001      	movs	r0, #1
 8000e20:	b2d2      	uxtb	r2, r2
 8000e22:	1c5d      	adds	r5, r3, #1
 8000e24:	2e0a      	cmp	r6, #10
 8000e26:	dd00      	ble.n	8000e2a <__aeabi_fmul+0x1b6>
 8000e28:	e757      	b.n	8000cda <__aeabi_fmul+0x66>
 8000e2a:	e76a      	b.n	8000d02 <__aeabi_fmul+0x8e>
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d110      	bne.n	8000e52 <__aeabi_fmul+0x1de>
 8000e30:	2301      	movs	r3, #1
 8000e32:	2604      	movs	r6, #4
 8000e34:	2500      	movs	r5, #0
 8000e36:	469a      	mov	sl, r3
 8000e38:	e738      	b.n	8000cac <__aeabi_fmul+0x38>
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d104      	bne.n	8000e48 <__aeabi_fmul+0x1d4>
 8000e3e:	2302      	movs	r3, #2
 8000e40:	2608      	movs	r6, #8
 8000e42:	25ff      	movs	r5, #255	; 0xff
 8000e44:	469a      	mov	sl, r3
 8000e46:	e731      	b.n	8000cac <__aeabi_fmul+0x38>
 8000e48:	2303      	movs	r3, #3
 8000e4a:	260c      	movs	r6, #12
 8000e4c:	25ff      	movs	r5, #255	; 0xff
 8000e4e:	469a      	mov	sl, r3
 8000e50:	e72c      	b.n	8000cac <__aeabi_fmul+0x38>
 8000e52:	4648      	mov	r0, r9
 8000e54:	f002 f9cc 	bl	80031f0 <__clzsi2>
 8000e58:	464a      	mov	r2, r9
 8000e5a:	1f43      	subs	r3, r0, #5
 8000e5c:	2576      	movs	r5, #118	; 0x76
 8000e5e:	409a      	lsls	r2, r3
 8000e60:	2300      	movs	r3, #0
 8000e62:	426d      	negs	r5, r5
 8000e64:	4691      	mov	r9, r2
 8000e66:	2600      	movs	r6, #0
 8000e68:	469a      	mov	sl, r3
 8000e6a:	1a2d      	subs	r5, r5, r0
 8000e6c:	e71e      	b.n	8000cac <__aeabi_fmul+0x38>
 8000e6e:	0020      	movs	r0, r4
 8000e70:	f002 f9be 	bl	80031f0 <__clzsi2>
 8000e74:	4642      	mov	r2, r8
 8000e76:	1f43      	subs	r3, r0, #5
 8000e78:	409c      	lsls	r4, r3
 8000e7a:	1a2b      	subs	r3, r5, r0
 8000e7c:	3b76      	subs	r3, #118	; 0x76
 8000e7e:	407a      	eors	r2, r7
 8000e80:	2000      	movs	r0, #0
 8000e82:	b2d2      	uxtb	r2, r2
 8000e84:	1c5d      	adds	r5, r3, #1
 8000e86:	2e0a      	cmp	r6, #10
 8000e88:	dd00      	ble.n	8000e8c <__aeabi_fmul+0x218>
 8000e8a:	e726      	b.n	8000cda <__aeabi_fmul+0x66>
 8000e8c:	e739      	b.n	8000d02 <__aeabi_fmul+0x8e>
 8000e8e:	2101      	movs	r1, #1
 8000e90:	1acb      	subs	r3, r1, r3
 8000e92:	2b1b      	cmp	r3, #27
 8000e94:	dd00      	ble.n	8000e98 <__aeabi_fmul+0x224>
 8000e96:	e73d      	b.n	8000d14 <__aeabi_fmul+0xa0>
 8000e98:	359e      	adds	r5, #158	; 0x9e
 8000e9a:	0021      	movs	r1, r4
 8000e9c:	40ac      	lsls	r4, r5
 8000e9e:	40d9      	lsrs	r1, r3
 8000ea0:	1e63      	subs	r3, r4, #1
 8000ea2:	419c      	sbcs	r4, r3
 8000ea4:	4321      	orrs	r1, r4
 8000ea6:	074b      	lsls	r3, r1, #29
 8000ea8:	d004      	beq.n	8000eb4 <__aeabi_fmul+0x240>
 8000eaa:	230f      	movs	r3, #15
 8000eac:	400b      	ands	r3, r1
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	d000      	beq.n	8000eb4 <__aeabi_fmul+0x240>
 8000eb2:	3104      	adds	r1, #4
 8000eb4:	014b      	lsls	r3, r1, #5
 8000eb6:	d504      	bpl.n	8000ec2 <__aeabi_fmul+0x24e>
 8000eb8:	2001      	movs	r0, #1
 8000eba:	2100      	movs	r1, #0
 8000ebc:	e72c      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000ebe:	001d      	movs	r5, r3
 8000ec0:	e78f      	b.n	8000de2 <__aeabi_fmul+0x16e>
 8000ec2:	0189      	lsls	r1, r1, #6
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	0a49      	lsrs	r1, r1, #9
 8000ec8:	e726      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000eca:	2302      	movs	r3, #2
 8000ecc:	2e0f      	cmp	r6, #15
 8000ece:	d10c      	bne.n	8000eea <__aeabi_fmul+0x276>
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	03c9      	lsls	r1, r1, #15
 8000ed6:	420b      	tst	r3, r1
 8000ed8:	d00d      	beq.n	8000ef6 <__aeabi_fmul+0x282>
 8000eda:	420c      	tst	r4, r1
 8000edc:	d10b      	bne.n	8000ef6 <__aeabi_fmul+0x282>
 8000ede:	4321      	orrs	r1, r4
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	003a      	movs	r2, r7
 8000ee4:	20ff      	movs	r0, #255	; 0xff
 8000ee6:	0a49      	lsrs	r1, r1, #9
 8000ee8:	e716      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000eea:	2e0b      	cmp	r6, #11
 8000eec:	d000      	beq.n	8000ef0 <__aeabi_fmul+0x27c>
 8000eee:	e6f7      	b.n	8000ce0 <__aeabi_fmul+0x6c>
 8000ef0:	46a1      	mov	r9, r4
 8000ef2:	469a      	mov	sl, r3
 8000ef4:	e736      	b.n	8000d64 <__aeabi_fmul+0xf0>
 8000ef6:	2180      	movs	r1, #128	; 0x80
 8000ef8:	464b      	mov	r3, r9
 8000efa:	03c9      	lsls	r1, r1, #15
 8000efc:	4319      	orrs	r1, r3
 8000efe:	0249      	lsls	r1, r1, #9
 8000f00:	4642      	mov	r2, r8
 8000f02:	20ff      	movs	r0, #255	; 0xff
 8000f04:	0a49      	lsrs	r1, r1, #9
 8000f06:	e707      	b.n	8000d18 <__aeabi_fmul+0xa4>
 8000f08:	2303      	movs	r3, #3
 8000f0a:	e7df      	b.n	8000ecc <__aeabi_fmul+0x258>
 8000f0c:	f7ffffff 	.word	0xf7ffffff

08000f10 <__aeabi_fsub>:
 8000f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f12:	46c6      	mov	lr, r8
 8000f14:	0243      	lsls	r3, r0, #9
 8000f16:	0a5b      	lsrs	r3, r3, #9
 8000f18:	0045      	lsls	r5, r0, #1
 8000f1a:	00da      	lsls	r2, r3, #3
 8000f1c:	0fc4      	lsrs	r4, r0, #31
 8000f1e:	0248      	lsls	r0, r1, #9
 8000f20:	004f      	lsls	r7, r1, #1
 8000f22:	4694      	mov	ip, r2
 8000f24:	0a42      	lsrs	r2, r0, #9
 8000f26:	001e      	movs	r6, r3
 8000f28:	4690      	mov	r8, r2
 8000f2a:	b500      	push	{lr}
 8000f2c:	0e2d      	lsrs	r5, r5, #24
 8000f2e:	0e3f      	lsrs	r7, r7, #24
 8000f30:	0fc9      	lsrs	r1, r1, #31
 8000f32:	0980      	lsrs	r0, r0, #6
 8000f34:	2fff      	cmp	r7, #255	; 0xff
 8000f36:	d059      	beq.n	8000fec <__aeabi_fsub+0xdc>
 8000f38:	2201      	movs	r2, #1
 8000f3a:	4051      	eors	r1, r2
 8000f3c:	428c      	cmp	r4, r1
 8000f3e:	d039      	beq.n	8000fb4 <__aeabi_fsub+0xa4>
 8000f40:	1bea      	subs	r2, r5, r7
 8000f42:	2a00      	cmp	r2, #0
 8000f44:	dd58      	ble.n	8000ff8 <__aeabi_fsub+0xe8>
 8000f46:	2f00      	cmp	r7, #0
 8000f48:	d068      	beq.n	800101c <__aeabi_fsub+0x10c>
 8000f4a:	2dff      	cmp	r5, #255	; 0xff
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0x40>
 8000f4e:	e0d1      	b.n	80010f4 <__aeabi_fsub+0x1e4>
 8000f50:	2380      	movs	r3, #128	; 0x80
 8000f52:	04db      	lsls	r3, r3, #19
 8000f54:	4318      	orrs	r0, r3
 8000f56:	2a1b      	cmp	r2, #27
 8000f58:	dc00      	bgt.n	8000f5c <__aeabi_fsub+0x4c>
 8000f5a:	e0e3      	b.n	8001124 <__aeabi_fsub+0x214>
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	4662      	mov	r2, ip
 8000f60:	1ad3      	subs	r3, r2, r3
 8000f62:	015a      	lsls	r2, r3, #5
 8000f64:	d400      	bmi.n	8000f68 <__aeabi_fsub+0x58>
 8000f66:	e0ac      	b.n	80010c2 <__aeabi_fsub+0x1b2>
 8000f68:	019b      	lsls	r3, r3, #6
 8000f6a:	099e      	lsrs	r6, r3, #6
 8000f6c:	0030      	movs	r0, r6
 8000f6e:	f002 f93f 	bl	80031f0 <__clzsi2>
 8000f72:	0033      	movs	r3, r6
 8000f74:	3805      	subs	r0, #5
 8000f76:	4083      	lsls	r3, r0
 8000f78:	4285      	cmp	r5, r0
 8000f7a:	dc00      	bgt.n	8000f7e <__aeabi_fsub+0x6e>
 8000f7c:	e0c6      	b.n	800110c <__aeabi_fsub+0x1fc>
 8000f7e:	4ab2      	ldr	r2, [pc, #712]	; (8001248 <__aeabi_fsub+0x338>)
 8000f80:	1a2d      	subs	r5, r5, r0
 8000f82:	4013      	ands	r3, r2
 8000f84:	075a      	lsls	r2, r3, #29
 8000f86:	d004      	beq.n	8000f92 <__aeabi_fsub+0x82>
 8000f88:	220f      	movs	r2, #15
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	2a04      	cmp	r2, #4
 8000f8e:	d000      	beq.n	8000f92 <__aeabi_fsub+0x82>
 8000f90:	3304      	adds	r3, #4
 8000f92:	015a      	lsls	r2, r3, #5
 8000f94:	d400      	bmi.n	8000f98 <__aeabi_fsub+0x88>
 8000f96:	e097      	b.n	80010c8 <__aeabi_fsub+0x1b8>
 8000f98:	1c6a      	adds	r2, r5, #1
 8000f9a:	2dfe      	cmp	r5, #254	; 0xfe
 8000f9c:	d100      	bne.n	8000fa0 <__aeabi_fsub+0x90>
 8000f9e:	e084      	b.n	80010aa <__aeabi_fsub+0x19a>
 8000fa0:	019b      	lsls	r3, r3, #6
 8000fa2:	0a5e      	lsrs	r6, r3, #9
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	05d0      	lsls	r0, r2, #23
 8000fa8:	4330      	orrs	r0, r6
 8000faa:	07e4      	lsls	r4, r4, #31
 8000fac:	4320      	orrs	r0, r4
 8000fae:	bc80      	pop	{r7}
 8000fb0:	46b8      	mov	r8, r7
 8000fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fb4:	1bea      	subs	r2, r5, r7
 8000fb6:	2a00      	cmp	r2, #0
 8000fb8:	dd41      	ble.n	800103e <__aeabi_fsub+0x12e>
 8000fba:	2f00      	cmp	r7, #0
 8000fbc:	d06b      	beq.n	8001096 <__aeabi_fsub+0x186>
 8000fbe:	2dff      	cmp	r5, #255	; 0xff
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_fsub+0xb4>
 8000fc2:	e097      	b.n	80010f4 <__aeabi_fsub+0x1e4>
 8000fc4:	2380      	movs	r3, #128	; 0x80
 8000fc6:	04db      	lsls	r3, r3, #19
 8000fc8:	4318      	orrs	r0, r3
 8000fca:	2a1b      	cmp	r2, #27
 8000fcc:	dc00      	bgt.n	8000fd0 <__aeabi_fsub+0xc0>
 8000fce:	e0cc      	b.n	800116a <__aeabi_fsub+0x25a>
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	4463      	add	r3, ip
 8000fd4:	015a      	lsls	r2, r3, #5
 8000fd6:	d574      	bpl.n	80010c2 <__aeabi_fsub+0x1b2>
 8000fd8:	3501      	adds	r5, #1
 8000fda:	2dff      	cmp	r5, #255	; 0xff
 8000fdc:	d065      	beq.n	80010aa <__aeabi_fsub+0x19a>
 8000fde:	2201      	movs	r2, #1
 8000fe0:	499a      	ldr	r1, [pc, #616]	; (800124c <__aeabi_fsub+0x33c>)
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	085b      	lsrs	r3, r3, #1
 8000fe6:	400b      	ands	r3, r1
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	e7cb      	b.n	8000f84 <__aeabi_fsub+0x74>
 8000fec:	2800      	cmp	r0, #0
 8000fee:	d01f      	beq.n	8001030 <__aeabi_fsub+0x120>
 8000ff0:	428c      	cmp	r4, r1
 8000ff2:	d022      	beq.n	800103a <__aeabi_fsub+0x12a>
 8000ff4:	002a      	movs	r2, r5
 8000ff6:	3aff      	subs	r2, #255	; 0xff
 8000ff8:	2a00      	cmp	r2, #0
 8000ffa:	d035      	beq.n	8001068 <__aeabi_fsub+0x158>
 8000ffc:	1b7a      	subs	r2, r7, r5
 8000ffe:	2d00      	cmp	r5, #0
 8001000:	d000      	beq.n	8001004 <__aeabi_fsub+0xf4>
 8001002:	e099      	b.n	8001138 <__aeabi_fsub+0x228>
 8001004:	4663      	mov	r3, ip
 8001006:	2b00      	cmp	r3, #0
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0xfc>
 800100a:	e0dd      	b.n	80011c8 <__aeabi_fsub+0x2b8>
 800100c:	1e53      	subs	r3, r2, #1
 800100e:	2a01      	cmp	r2, #1
 8001010:	d100      	bne.n	8001014 <__aeabi_fsub+0x104>
 8001012:	e105      	b.n	8001220 <__aeabi_fsub+0x310>
 8001014:	2aff      	cmp	r2, #255	; 0xff
 8001016:	d06b      	beq.n	80010f0 <__aeabi_fsub+0x1e0>
 8001018:	001a      	movs	r2, r3
 800101a:	e094      	b.n	8001146 <__aeabi_fsub+0x236>
 800101c:	2800      	cmp	r0, #0
 800101e:	d073      	beq.n	8001108 <__aeabi_fsub+0x1f8>
 8001020:	1e51      	subs	r1, r2, #1
 8001022:	2a01      	cmp	r2, #1
 8001024:	d100      	bne.n	8001028 <__aeabi_fsub+0x118>
 8001026:	e0df      	b.n	80011e8 <__aeabi_fsub+0x2d8>
 8001028:	2aff      	cmp	r2, #255	; 0xff
 800102a:	d063      	beq.n	80010f4 <__aeabi_fsub+0x1e4>
 800102c:	000a      	movs	r2, r1
 800102e:	e792      	b.n	8000f56 <__aeabi_fsub+0x46>
 8001030:	2201      	movs	r2, #1
 8001032:	4051      	eors	r1, r2
 8001034:	42a1      	cmp	r1, r4
 8001036:	d000      	beq.n	800103a <__aeabi_fsub+0x12a>
 8001038:	e782      	b.n	8000f40 <__aeabi_fsub+0x30>
 800103a:	002a      	movs	r2, r5
 800103c:	3aff      	subs	r2, #255	; 0xff
 800103e:	2a00      	cmp	r2, #0
 8001040:	d036      	beq.n	80010b0 <__aeabi_fsub+0x1a0>
 8001042:	1b7a      	subs	r2, r7, r5
 8001044:	2d00      	cmp	r5, #0
 8001046:	d100      	bne.n	800104a <__aeabi_fsub+0x13a>
 8001048:	e0aa      	b.n	80011a0 <__aeabi_fsub+0x290>
 800104a:	2fff      	cmp	r7, #255	; 0xff
 800104c:	d100      	bne.n	8001050 <__aeabi_fsub+0x140>
 800104e:	e0da      	b.n	8001206 <__aeabi_fsub+0x2f6>
 8001050:	2380      	movs	r3, #128	; 0x80
 8001052:	4661      	mov	r1, ip
 8001054:	04db      	lsls	r3, r3, #19
 8001056:	4319      	orrs	r1, r3
 8001058:	468c      	mov	ip, r1
 800105a:	2a1b      	cmp	r2, #27
 800105c:	dc00      	bgt.n	8001060 <__aeabi_fsub+0x150>
 800105e:	e0d4      	b.n	800120a <__aeabi_fsub+0x2fa>
 8001060:	2301      	movs	r3, #1
 8001062:	003d      	movs	r5, r7
 8001064:	181b      	adds	r3, r3, r0
 8001066:	e7b5      	b.n	8000fd4 <__aeabi_fsub+0xc4>
 8001068:	27fe      	movs	r7, #254	; 0xfe
 800106a:	1c6a      	adds	r2, r5, #1
 800106c:	4217      	tst	r7, r2
 800106e:	d171      	bne.n	8001154 <__aeabi_fsub+0x244>
 8001070:	2d00      	cmp	r5, #0
 8001072:	d000      	beq.n	8001076 <__aeabi_fsub+0x166>
 8001074:	e09e      	b.n	80011b4 <__aeabi_fsub+0x2a4>
 8001076:	4663      	mov	r3, ip
 8001078:	2b00      	cmp	r3, #0
 800107a:	d100      	bne.n	800107e <__aeabi_fsub+0x16e>
 800107c:	e0d5      	b.n	800122a <__aeabi_fsub+0x31a>
 800107e:	2200      	movs	r2, #0
 8001080:	2800      	cmp	r0, #0
 8001082:	d100      	bne.n	8001086 <__aeabi_fsub+0x176>
 8001084:	e78f      	b.n	8000fa6 <__aeabi_fsub+0x96>
 8001086:	1a1b      	subs	r3, r3, r0
 8001088:	015e      	lsls	r6, r3, #5
 800108a:	d400      	bmi.n	800108e <__aeabi_fsub+0x17e>
 800108c:	e0d6      	b.n	800123c <__aeabi_fsub+0x32c>
 800108e:	4663      	mov	r3, ip
 8001090:	000c      	movs	r4, r1
 8001092:	1ac3      	subs	r3, r0, r3
 8001094:	e776      	b.n	8000f84 <__aeabi_fsub+0x74>
 8001096:	2800      	cmp	r0, #0
 8001098:	d036      	beq.n	8001108 <__aeabi_fsub+0x1f8>
 800109a:	1e51      	subs	r1, r2, #1
 800109c:	2a01      	cmp	r2, #1
 800109e:	d100      	bne.n	80010a2 <__aeabi_fsub+0x192>
 80010a0:	e09a      	b.n	80011d8 <__aeabi_fsub+0x2c8>
 80010a2:	2aff      	cmp	r2, #255	; 0xff
 80010a4:	d026      	beq.n	80010f4 <__aeabi_fsub+0x1e4>
 80010a6:	000a      	movs	r2, r1
 80010a8:	e78f      	b.n	8000fca <__aeabi_fsub+0xba>
 80010aa:	22ff      	movs	r2, #255	; 0xff
 80010ac:	2600      	movs	r6, #0
 80010ae:	e77a      	b.n	8000fa6 <__aeabi_fsub+0x96>
 80010b0:	27fe      	movs	r7, #254	; 0xfe
 80010b2:	1c6a      	adds	r2, r5, #1
 80010b4:	4217      	tst	r7, r2
 80010b6:	d062      	beq.n	800117e <__aeabi_fsub+0x26e>
 80010b8:	2aff      	cmp	r2, #255	; 0xff
 80010ba:	d0f6      	beq.n	80010aa <__aeabi_fsub+0x19a>
 80010bc:	0015      	movs	r5, r2
 80010be:	4460      	add	r0, ip
 80010c0:	0843      	lsrs	r3, r0, #1
 80010c2:	075a      	lsls	r2, r3, #29
 80010c4:	d000      	beq.n	80010c8 <__aeabi_fsub+0x1b8>
 80010c6:	e75f      	b.n	8000f88 <__aeabi_fsub+0x78>
 80010c8:	08db      	lsrs	r3, r3, #3
 80010ca:	2dff      	cmp	r5, #255	; 0xff
 80010cc:	d012      	beq.n	80010f4 <__aeabi_fsub+0x1e4>
 80010ce:	025b      	lsls	r3, r3, #9
 80010d0:	0a5e      	lsrs	r6, r3, #9
 80010d2:	b2ea      	uxtb	r2, r5
 80010d4:	e767      	b.n	8000fa6 <__aeabi_fsub+0x96>
 80010d6:	4662      	mov	r2, ip
 80010d8:	2a00      	cmp	r2, #0
 80010da:	d100      	bne.n	80010de <__aeabi_fsub+0x1ce>
 80010dc:	e093      	b.n	8001206 <__aeabi_fsub+0x2f6>
 80010de:	2800      	cmp	r0, #0
 80010e0:	d008      	beq.n	80010f4 <__aeabi_fsub+0x1e4>
 80010e2:	2280      	movs	r2, #128	; 0x80
 80010e4:	03d2      	lsls	r2, r2, #15
 80010e6:	4213      	tst	r3, r2
 80010e8:	d004      	beq.n	80010f4 <__aeabi_fsub+0x1e4>
 80010ea:	4640      	mov	r0, r8
 80010ec:	4210      	tst	r0, r2
 80010ee:	d101      	bne.n	80010f4 <__aeabi_fsub+0x1e4>
 80010f0:	000c      	movs	r4, r1
 80010f2:	4643      	mov	r3, r8
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0d8      	beq.n	80010aa <__aeabi_fsub+0x19a>
 80010f8:	2680      	movs	r6, #128	; 0x80
 80010fa:	03f6      	lsls	r6, r6, #15
 80010fc:	431e      	orrs	r6, r3
 80010fe:	0276      	lsls	r6, r6, #9
 8001100:	22ff      	movs	r2, #255	; 0xff
 8001102:	0a76      	lsrs	r6, r6, #9
 8001104:	e74f      	b.n	8000fa6 <__aeabi_fsub+0x96>
 8001106:	4643      	mov	r3, r8
 8001108:	0015      	movs	r5, r2
 800110a:	e7de      	b.n	80010ca <__aeabi_fsub+0x1ba>
 800110c:	2220      	movs	r2, #32
 800110e:	1b40      	subs	r0, r0, r5
 8001110:	3001      	adds	r0, #1
 8001112:	1a12      	subs	r2, r2, r0
 8001114:	0019      	movs	r1, r3
 8001116:	4093      	lsls	r3, r2
 8001118:	40c1      	lsrs	r1, r0
 800111a:	1e5a      	subs	r2, r3, #1
 800111c:	4193      	sbcs	r3, r2
 800111e:	2500      	movs	r5, #0
 8001120:	430b      	orrs	r3, r1
 8001122:	e72f      	b.n	8000f84 <__aeabi_fsub+0x74>
 8001124:	2320      	movs	r3, #32
 8001126:	1a9b      	subs	r3, r3, r2
 8001128:	0001      	movs	r1, r0
 800112a:	4098      	lsls	r0, r3
 800112c:	0003      	movs	r3, r0
 800112e:	40d1      	lsrs	r1, r2
 8001130:	1e5a      	subs	r2, r3, #1
 8001132:	4193      	sbcs	r3, r2
 8001134:	430b      	orrs	r3, r1
 8001136:	e712      	b.n	8000f5e <__aeabi_fsub+0x4e>
 8001138:	2fff      	cmp	r7, #255	; 0xff
 800113a:	d0d9      	beq.n	80010f0 <__aeabi_fsub+0x1e0>
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	4664      	mov	r4, ip
 8001140:	04db      	lsls	r3, r3, #19
 8001142:	431c      	orrs	r4, r3
 8001144:	46a4      	mov	ip, r4
 8001146:	2a1b      	cmp	r2, #27
 8001148:	dd52      	ble.n	80011f0 <__aeabi_fsub+0x2e0>
 800114a:	2301      	movs	r3, #1
 800114c:	000c      	movs	r4, r1
 800114e:	003d      	movs	r5, r7
 8001150:	1ac3      	subs	r3, r0, r3
 8001152:	e706      	b.n	8000f62 <__aeabi_fsub+0x52>
 8001154:	4663      	mov	r3, ip
 8001156:	1a1e      	subs	r6, r3, r0
 8001158:	0173      	lsls	r3, r6, #5
 800115a:	d439      	bmi.n	80011d0 <__aeabi_fsub+0x2c0>
 800115c:	2e00      	cmp	r6, #0
 800115e:	d000      	beq.n	8001162 <__aeabi_fsub+0x252>
 8001160:	e704      	b.n	8000f6c <__aeabi_fsub+0x5c>
 8001162:	2400      	movs	r4, #0
 8001164:	2200      	movs	r2, #0
 8001166:	2600      	movs	r6, #0
 8001168:	e71d      	b.n	8000fa6 <__aeabi_fsub+0x96>
 800116a:	2320      	movs	r3, #32
 800116c:	1a9b      	subs	r3, r3, r2
 800116e:	0001      	movs	r1, r0
 8001170:	4098      	lsls	r0, r3
 8001172:	0003      	movs	r3, r0
 8001174:	40d1      	lsrs	r1, r2
 8001176:	1e5a      	subs	r2, r3, #1
 8001178:	4193      	sbcs	r3, r2
 800117a:	430b      	orrs	r3, r1
 800117c:	e729      	b.n	8000fd2 <__aeabi_fsub+0xc2>
 800117e:	2d00      	cmp	r5, #0
 8001180:	d1a9      	bne.n	80010d6 <__aeabi_fsub+0x1c6>
 8001182:	4663      	mov	r3, ip
 8001184:	2b00      	cmp	r3, #0
 8001186:	d056      	beq.n	8001236 <__aeabi_fsub+0x326>
 8001188:	2200      	movs	r2, #0
 800118a:	2800      	cmp	r0, #0
 800118c:	d100      	bne.n	8001190 <__aeabi_fsub+0x280>
 800118e:	e70a      	b.n	8000fa6 <__aeabi_fsub+0x96>
 8001190:	0003      	movs	r3, r0
 8001192:	4463      	add	r3, ip
 8001194:	015a      	lsls	r2, r3, #5
 8001196:	d594      	bpl.n	80010c2 <__aeabi_fsub+0x1b2>
 8001198:	4a2b      	ldr	r2, [pc, #172]	; (8001248 <__aeabi_fsub+0x338>)
 800119a:	3501      	adds	r5, #1
 800119c:	4013      	ands	r3, r2
 800119e:	e790      	b.n	80010c2 <__aeabi_fsub+0x1b2>
 80011a0:	4663      	mov	r3, ip
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d0af      	beq.n	8001106 <__aeabi_fsub+0x1f6>
 80011a6:	1e53      	subs	r3, r2, #1
 80011a8:	2a01      	cmp	r2, #1
 80011aa:	d015      	beq.n	80011d8 <__aeabi_fsub+0x2c8>
 80011ac:	2aff      	cmp	r2, #255	; 0xff
 80011ae:	d02a      	beq.n	8001206 <__aeabi_fsub+0x2f6>
 80011b0:	001a      	movs	r2, r3
 80011b2:	e752      	b.n	800105a <__aeabi_fsub+0x14a>
 80011b4:	4662      	mov	r2, ip
 80011b6:	2a00      	cmp	r2, #0
 80011b8:	d191      	bne.n	80010de <__aeabi_fsub+0x1ce>
 80011ba:	2800      	cmp	r0, #0
 80011bc:	d198      	bne.n	80010f0 <__aeabi_fsub+0x1e0>
 80011be:	2680      	movs	r6, #128	; 0x80
 80011c0:	2400      	movs	r4, #0
 80011c2:	22ff      	movs	r2, #255	; 0xff
 80011c4:	03f6      	lsls	r6, r6, #15
 80011c6:	e6ee      	b.n	8000fa6 <__aeabi_fsub+0x96>
 80011c8:	000c      	movs	r4, r1
 80011ca:	4643      	mov	r3, r8
 80011cc:	0015      	movs	r5, r2
 80011ce:	e77c      	b.n	80010ca <__aeabi_fsub+0x1ba>
 80011d0:	4663      	mov	r3, ip
 80011d2:	000c      	movs	r4, r1
 80011d4:	1ac6      	subs	r6, r0, r3
 80011d6:	e6c9      	b.n	8000f6c <__aeabi_fsub+0x5c>
 80011d8:	0003      	movs	r3, r0
 80011da:	4463      	add	r3, ip
 80011dc:	2501      	movs	r5, #1
 80011de:	015a      	lsls	r2, r3, #5
 80011e0:	d400      	bmi.n	80011e4 <__aeabi_fsub+0x2d4>
 80011e2:	e76e      	b.n	80010c2 <__aeabi_fsub+0x1b2>
 80011e4:	2502      	movs	r5, #2
 80011e6:	e6fa      	b.n	8000fde <__aeabi_fsub+0xce>
 80011e8:	4663      	mov	r3, ip
 80011ea:	2501      	movs	r5, #1
 80011ec:	1a1b      	subs	r3, r3, r0
 80011ee:	e6b8      	b.n	8000f62 <__aeabi_fsub+0x52>
 80011f0:	4664      	mov	r4, ip
 80011f2:	2320      	movs	r3, #32
 80011f4:	40d4      	lsrs	r4, r2
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	4662      	mov	r2, ip
 80011fa:	409a      	lsls	r2, r3
 80011fc:	0013      	movs	r3, r2
 80011fe:	1e5a      	subs	r2, r3, #1
 8001200:	4193      	sbcs	r3, r2
 8001202:	4323      	orrs	r3, r4
 8001204:	e7a2      	b.n	800114c <__aeabi_fsub+0x23c>
 8001206:	4643      	mov	r3, r8
 8001208:	e774      	b.n	80010f4 <__aeabi_fsub+0x1e4>
 800120a:	4661      	mov	r1, ip
 800120c:	2320      	movs	r3, #32
 800120e:	40d1      	lsrs	r1, r2
 8001210:	1a9b      	subs	r3, r3, r2
 8001212:	4662      	mov	r2, ip
 8001214:	409a      	lsls	r2, r3
 8001216:	0013      	movs	r3, r2
 8001218:	1e5a      	subs	r2, r3, #1
 800121a:	4193      	sbcs	r3, r2
 800121c:	430b      	orrs	r3, r1
 800121e:	e720      	b.n	8001062 <__aeabi_fsub+0x152>
 8001220:	4663      	mov	r3, ip
 8001222:	000c      	movs	r4, r1
 8001224:	2501      	movs	r5, #1
 8001226:	1ac3      	subs	r3, r0, r3
 8001228:	e69b      	b.n	8000f62 <__aeabi_fsub+0x52>
 800122a:	2800      	cmp	r0, #0
 800122c:	d099      	beq.n	8001162 <__aeabi_fsub+0x252>
 800122e:	000c      	movs	r4, r1
 8001230:	4646      	mov	r6, r8
 8001232:	2200      	movs	r2, #0
 8001234:	e6b7      	b.n	8000fa6 <__aeabi_fsub+0x96>
 8001236:	4646      	mov	r6, r8
 8001238:	2200      	movs	r2, #0
 800123a:	e6b4      	b.n	8000fa6 <__aeabi_fsub+0x96>
 800123c:	2b00      	cmp	r3, #0
 800123e:	d000      	beq.n	8001242 <__aeabi_fsub+0x332>
 8001240:	e73f      	b.n	80010c2 <__aeabi_fsub+0x1b2>
 8001242:	2400      	movs	r4, #0
 8001244:	2600      	movs	r6, #0
 8001246:	e6ae      	b.n	8000fa6 <__aeabi_fsub+0x96>
 8001248:	fbffffff 	.word	0xfbffffff
 800124c:	7dffffff 	.word	0x7dffffff

08001250 <__aeabi_f2iz>:
 8001250:	0241      	lsls	r1, r0, #9
 8001252:	0042      	lsls	r2, r0, #1
 8001254:	0fc3      	lsrs	r3, r0, #31
 8001256:	0a49      	lsrs	r1, r1, #9
 8001258:	2000      	movs	r0, #0
 800125a:	0e12      	lsrs	r2, r2, #24
 800125c:	2a7e      	cmp	r2, #126	; 0x7e
 800125e:	dd03      	ble.n	8001268 <__aeabi_f2iz+0x18>
 8001260:	2a9d      	cmp	r2, #157	; 0x9d
 8001262:	dd02      	ble.n	800126a <__aeabi_f2iz+0x1a>
 8001264:	4a09      	ldr	r2, [pc, #36]	; (800128c <__aeabi_f2iz+0x3c>)
 8001266:	1898      	adds	r0, r3, r2
 8001268:	4770      	bx	lr
 800126a:	2080      	movs	r0, #128	; 0x80
 800126c:	0400      	lsls	r0, r0, #16
 800126e:	4301      	orrs	r1, r0
 8001270:	2a95      	cmp	r2, #149	; 0x95
 8001272:	dc07      	bgt.n	8001284 <__aeabi_f2iz+0x34>
 8001274:	2096      	movs	r0, #150	; 0x96
 8001276:	1a82      	subs	r2, r0, r2
 8001278:	40d1      	lsrs	r1, r2
 800127a:	4248      	negs	r0, r1
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1f3      	bne.n	8001268 <__aeabi_f2iz+0x18>
 8001280:	0008      	movs	r0, r1
 8001282:	e7f1      	b.n	8001268 <__aeabi_f2iz+0x18>
 8001284:	3a96      	subs	r2, #150	; 0x96
 8001286:	4091      	lsls	r1, r2
 8001288:	e7f7      	b.n	800127a <__aeabi_f2iz+0x2a>
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	7fffffff 	.word	0x7fffffff

08001290 <__aeabi_i2f>:
 8001290:	b570      	push	{r4, r5, r6, lr}
 8001292:	2800      	cmp	r0, #0
 8001294:	d013      	beq.n	80012be <__aeabi_i2f+0x2e>
 8001296:	17c3      	asrs	r3, r0, #31
 8001298:	18c5      	adds	r5, r0, r3
 800129a:	405d      	eors	r5, r3
 800129c:	0fc4      	lsrs	r4, r0, #31
 800129e:	0028      	movs	r0, r5
 80012a0:	f001 ffa6 	bl	80031f0 <__clzsi2>
 80012a4:	239e      	movs	r3, #158	; 0x9e
 80012a6:	0001      	movs	r1, r0
 80012a8:	1a1b      	subs	r3, r3, r0
 80012aa:	2b96      	cmp	r3, #150	; 0x96
 80012ac:	dc0f      	bgt.n	80012ce <__aeabi_i2f+0x3e>
 80012ae:	2808      	cmp	r0, #8
 80012b0:	d031      	beq.n	8001316 <__aeabi_i2f+0x86>
 80012b2:	3908      	subs	r1, #8
 80012b4:	408d      	lsls	r5, r1
 80012b6:	026d      	lsls	r5, r5, #9
 80012b8:	0a6d      	lsrs	r5, r5, #9
 80012ba:	b2d8      	uxtb	r0, r3
 80012bc:	e002      	b.n	80012c4 <__aeabi_i2f+0x34>
 80012be:	2400      	movs	r4, #0
 80012c0:	2000      	movs	r0, #0
 80012c2:	2500      	movs	r5, #0
 80012c4:	05c0      	lsls	r0, r0, #23
 80012c6:	4328      	orrs	r0, r5
 80012c8:	07e4      	lsls	r4, r4, #31
 80012ca:	4320      	orrs	r0, r4
 80012cc:	bd70      	pop	{r4, r5, r6, pc}
 80012ce:	2b99      	cmp	r3, #153	; 0x99
 80012d0:	dd0c      	ble.n	80012ec <__aeabi_i2f+0x5c>
 80012d2:	2205      	movs	r2, #5
 80012d4:	1a12      	subs	r2, r2, r0
 80012d6:	0028      	movs	r0, r5
 80012d8:	40d0      	lsrs	r0, r2
 80012da:	0002      	movs	r2, r0
 80012dc:	0008      	movs	r0, r1
 80012de:	301b      	adds	r0, #27
 80012e0:	4085      	lsls	r5, r0
 80012e2:	0028      	movs	r0, r5
 80012e4:	1e45      	subs	r5, r0, #1
 80012e6:	41a8      	sbcs	r0, r5
 80012e8:	4302      	orrs	r2, r0
 80012ea:	0015      	movs	r5, r2
 80012ec:	2905      	cmp	r1, #5
 80012ee:	dc16      	bgt.n	800131e <__aeabi_i2f+0x8e>
 80012f0:	002a      	movs	r2, r5
 80012f2:	480f      	ldr	r0, [pc, #60]	; (8001330 <__aeabi_i2f+0xa0>)
 80012f4:	4002      	ands	r2, r0
 80012f6:	076e      	lsls	r6, r5, #29
 80012f8:	d009      	beq.n	800130e <__aeabi_i2f+0x7e>
 80012fa:	260f      	movs	r6, #15
 80012fc:	4035      	ands	r5, r6
 80012fe:	2d04      	cmp	r5, #4
 8001300:	d005      	beq.n	800130e <__aeabi_i2f+0x7e>
 8001302:	3204      	adds	r2, #4
 8001304:	0155      	lsls	r5, r2, #5
 8001306:	d502      	bpl.n	800130e <__aeabi_i2f+0x7e>
 8001308:	239f      	movs	r3, #159	; 0x9f
 800130a:	4002      	ands	r2, r0
 800130c:	1a5b      	subs	r3, r3, r1
 800130e:	0192      	lsls	r2, r2, #6
 8001310:	0a55      	lsrs	r5, r2, #9
 8001312:	b2d8      	uxtb	r0, r3
 8001314:	e7d6      	b.n	80012c4 <__aeabi_i2f+0x34>
 8001316:	026d      	lsls	r5, r5, #9
 8001318:	2096      	movs	r0, #150	; 0x96
 800131a:	0a6d      	lsrs	r5, r5, #9
 800131c:	e7d2      	b.n	80012c4 <__aeabi_i2f+0x34>
 800131e:	1f4a      	subs	r2, r1, #5
 8001320:	4095      	lsls	r5, r2
 8001322:	002a      	movs	r2, r5
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <__aeabi_i2f+0xa0>)
 8001326:	4002      	ands	r2, r0
 8001328:	076e      	lsls	r6, r5, #29
 800132a:	d0f0      	beq.n	800130e <__aeabi_i2f+0x7e>
 800132c:	e7e5      	b.n	80012fa <__aeabi_i2f+0x6a>
 800132e:	46c0      	nop			; (mov r8, r8)
 8001330:	fbffffff 	.word	0xfbffffff

08001334 <__aeabi_ui2f>:
 8001334:	b570      	push	{r4, r5, r6, lr}
 8001336:	1e04      	subs	r4, r0, #0
 8001338:	d00e      	beq.n	8001358 <__aeabi_ui2f+0x24>
 800133a:	f001 ff59 	bl	80031f0 <__clzsi2>
 800133e:	239e      	movs	r3, #158	; 0x9e
 8001340:	0001      	movs	r1, r0
 8001342:	1a1b      	subs	r3, r3, r0
 8001344:	2b96      	cmp	r3, #150	; 0x96
 8001346:	dc0c      	bgt.n	8001362 <__aeabi_ui2f+0x2e>
 8001348:	2808      	cmp	r0, #8
 800134a:	d02c      	beq.n	80013a6 <__aeabi_ui2f+0x72>
 800134c:	3908      	subs	r1, #8
 800134e:	408c      	lsls	r4, r1
 8001350:	0264      	lsls	r4, r4, #9
 8001352:	0a64      	lsrs	r4, r4, #9
 8001354:	b2d8      	uxtb	r0, r3
 8001356:	e001      	b.n	800135c <__aeabi_ui2f+0x28>
 8001358:	2000      	movs	r0, #0
 800135a:	2400      	movs	r4, #0
 800135c:	05c0      	lsls	r0, r0, #23
 800135e:	4320      	orrs	r0, r4
 8001360:	bd70      	pop	{r4, r5, r6, pc}
 8001362:	2b99      	cmp	r3, #153	; 0x99
 8001364:	dd0a      	ble.n	800137c <__aeabi_ui2f+0x48>
 8001366:	0002      	movs	r2, r0
 8001368:	0020      	movs	r0, r4
 800136a:	321b      	adds	r2, #27
 800136c:	4090      	lsls	r0, r2
 800136e:	0002      	movs	r2, r0
 8001370:	1e50      	subs	r0, r2, #1
 8001372:	4182      	sbcs	r2, r0
 8001374:	2005      	movs	r0, #5
 8001376:	1a40      	subs	r0, r0, r1
 8001378:	40c4      	lsrs	r4, r0
 800137a:	4314      	orrs	r4, r2
 800137c:	2905      	cmp	r1, #5
 800137e:	dc16      	bgt.n	80013ae <__aeabi_ui2f+0x7a>
 8001380:	0022      	movs	r2, r4
 8001382:	480f      	ldr	r0, [pc, #60]	; (80013c0 <__aeabi_ui2f+0x8c>)
 8001384:	4002      	ands	r2, r0
 8001386:	0765      	lsls	r5, r4, #29
 8001388:	d009      	beq.n	800139e <__aeabi_ui2f+0x6a>
 800138a:	250f      	movs	r5, #15
 800138c:	402c      	ands	r4, r5
 800138e:	2c04      	cmp	r4, #4
 8001390:	d005      	beq.n	800139e <__aeabi_ui2f+0x6a>
 8001392:	3204      	adds	r2, #4
 8001394:	0154      	lsls	r4, r2, #5
 8001396:	d502      	bpl.n	800139e <__aeabi_ui2f+0x6a>
 8001398:	239f      	movs	r3, #159	; 0x9f
 800139a:	4002      	ands	r2, r0
 800139c:	1a5b      	subs	r3, r3, r1
 800139e:	0192      	lsls	r2, r2, #6
 80013a0:	0a54      	lsrs	r4, r2, #9
 80013a2:	b2d8      	uxtb	r0, r3
 80013a4:	e7da      	b.n	800135c <__aeabi_ui2f+0x28>
 80013a6:	0264      	lsls	r4, r4, #9
 80013a8:	2096      	movs	r0, #150	; 0x96
 80013aa:	0a64      	lsrs	r4, r4, #9
 80013ac:	e7d6      	b.n	800135c <__aeabi_ui2f+0x28>
 80013ae:	1f4a      	subs	r2, r1, #5
 80013b0:	4094      	lsls	r4, r2
 80013b2:	0022      	movs	r2, r4
 80013b4:	4802      	ldr	r0, [pc, #8]	; (80013c0 <__aeabi_ui2f+0x8c>)
 80013b6:	4002      	ands	r2, r0
 80013b8:	0765      	lsls	r5, r4, #29
 80013ba:	d0f0      	beq.n	800139e <__aeabi_ui2f+0x6a>
 80013bc:	e7e5      	b.n	800138a <__aeabi_ui2f+0x56>
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	fbffffff 	.word	0xfbffffff

080013c4 <__aeabi_dadd>:
 80013c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c6:	464f      	mov	r7, r9
 80013c8:	4646      	mov	r6, r8
 80013ca:	46d6      	mov	lr, sl
 80013cc:	0004      	movs	r4, r0
 80013ce:	b5c0      	push	{r6, r7, lr}
 80013d0:	001f      	movs	r7, r3
 80013d2:	030b      	lsls	r3, r1, #12
 80013d4:	0010      	movs	r0, r2
 80013d6:	004e      	lsls	r6, r1, #1
 80013d8:	0a5b      	lsrs	r3, r3, #9
 80013da:	0fcd      	lsrs	r5, r1, #31
 80013dc:	0f61      	lsrs	r1, r4, #29
 80013de:	007a      	lsls	r2, r7, #1
 80013e0:	4319      	orrs	r1, r3
 80013e2:	00e3      	lsls	r3, r4, #3
 80013e4:	033c      	lsls	r4, r7, #12
 80013e6:	0fff      	lsrs	r7, r7, #31
 80013e8:	46bc      	mov	ip, r7
 80013ea:	0a64      	lsrs	r4, r4, #9
 80013ec:	0f47      	lsrs	r7, r0, #29
 80013ee:	4327      	orrs	r7, r4
 80013f0:	0d76      	lsrs	r6, r6, #21
 80013f2:	0d52      	lsrs	r2, r2, #21
 80013f4:	00c0      	lsls	r0, r0, #3
 80013f6:	46b9      	mov	r9, r7
 80013f8:	4680      	mov	r8, r0
 80013fa:	1ab7      	subs	r7, r6, r2
 80013fc:	4565      	cmp	r5, ip
 80013fe:	d100      	bne.n	8001402 <__aeabi_dadd+0x3e>
 8001400:	e09b      	b.n	800153a <__aeabi_dadd+0x176>
 8001402:	2f00      	cmp	r7, #0
 8001404:	dc00      	bgt.n	8001408 <__aeabi_dadd+0x44>
 8001406:	e084      	b.n	8001512 <__aeabi_dadd+0x14e>
 8001408:	2a00      	cmp	r2, #0
 800140a:	d100      	bne.n	800140e <__aeabi_dadd+0x4a>
 800140c:	e0be      	b.n	800158c <__aeabi_dadd+0x1c8>
 800140e:	4ac8      	ldr	r2, [pc, #800]	; (8001730 <__aeabi_dadd+0x36c>)
 8001410:	4296      	cmp	r6, r2
 8001412:	d100      	bne.n	8001416 <__aeabi_dadd+0x52>
 8001414:	e124      	b.n	8001660 <__aeabi_dadd+0x29c>
 8001416:	2280      	movs	r2, #128	; 0x80
 8001418:	464c      	mov	r4, r9
 800141a:	0412      	lsls	r2, r2, #16
 800141c:	4314      	orrs	r4, r2
 800141e:	46a1      	mov	r9, r4
 8001420:	2f38      	cmp	r7, #56	; 0x38
 8001422:	dd00      	ble.n	8001426 <__aeabi_dadd+0x62>
 8001424:	e167      	b.n	80016f6 <__aeabi_dadd+0x332>
 8001426:	2f1f      	cmp	r7, #31
 8001428:	dd00      	ble.n	800142c <__aeabi_dadd+0x68>
 800142a:	e1d6      	b.n	80017da <__aeabi_dadd+0x416>
 800142c:	2220      	movs	r2, #32
 800142e:	464c      	mov	r4, r9
 8001430:	1bd2      	subs	r2, r2, r7
 8001432:	4094      	lsls	r4, r2
 8001434:	46a2      	mov	sl, r4
 8001436:	4644      	mov	r4, r8
 8001438:	40fc      	lsrs	r4, r7
 800143a:	0020      	movs	r0, r4
 800143c:	4654      	mov	r4, sl
 800143e:	4304      	orrs	r4, r0
 8001440:	4640      	mov	r0, r8
 8001442:	4090      	lsls	r0, r2
 8001444:	1e42      	subs	r2, r0, #1
 8001446:	4190      	sbcs	r0, r2
 8001448:	464a      	mov	r2, r9
 800144a:	40fa      	lsrs	r2, r7
 800144c:	4304      	orrs	r4, r0
 800144e:	1a89      	subs	r1, r1, r2
 8001450:	1b1c      	subs	r4, r3, r4
 8001452:	42a3      	cmp	r3, r4
 8001454:	4192      	sbcs	r2, r2
 8001456:	4252      	negs	r2, r2
 8001458:	1a8b      	subs	r3, r1, r2
 800145a:	469a      	mov	sl, r3
 800145c:	4653      	mov	r3, sl
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	d400      	bmi.n	8001464 <__aeabi_dadd+0xa0>
 8001462:	e0d4      	b.n	800160e <__aeabi_dadd+0x24a>
 8001464:	4653      	mov	r3, sl
 8001466:	025a      	lsls	r2, r3, #9
 8001468:	0a53      	lsrs	r3, r2, #9
 800146a:	469a      	mov	sl, r3
 800146c:	4653      	mov	r3, sl
 800146e:	2b00      	cmp	r3, #0
 8001470:	d100      	bne.n	8001474 <__aeabi_dadd+0xb0>
 8001472:	e104      	b.n	800167e <__aeabi_dadd+0x2ba>
 8001474:	4650      	mov	r0, sl
 8001476:	f001 febb 	bl	80031f0 <__clzsi2>
 800147a:	0003      	movs	r3, r0
 800147c:	3b08      	subs	r3, #8
 800147e:	2220      	movs	r2, #32
 8001480:	0020      	movs	r0, r4
 8001482:	1ad2      	subs	r2, r2, r3
 8001484:	4651      	mov	r1, sl
 8001486:	40d0      	lsrs	r0, r2
 8001488:	4099      	lsls	r1, r3
 800148a:	0002      	movs	r2, r0
 800148c:	409c      	lsls	r4, r3
 800148e:	430a      	orrs	r2, r1
 8001490:	42b3      	cmp	r3, r6
 8001492:	da00      	bge.n	8001496 <__aeabi_dadd+0xd2>
 8001494:	e102      	b.n	800169c <__aeabi_dadd+0x2d8>
 8001496:	1b9b      	subs	r3, r3, r6
 8001498:	1c59      	adds	r1, r3, #1
 800149a:	291f      	cmp	r1, #31
 800149c:	dd00      	ble.n	80014a0 <__aeabi_dadd+0xdc>
 800149e:	e0a7      	b.n	80015f0 <__aeabi_dadd+0x22c>
 80014a0:	2320      	movs	r3, #32
 80014a2:	0010      	movs	r0, r2
 80014a4:	0026      	movs	r6, r4
 80014a6:	1a5b      	subs	r3, r3, r1
 80014a8:	409c      	lsls	r4, r3
 80014aa:	4098      	lsls	r0, r3
 80014ac:	40ce      	lsrs	r6, r1
 80014ae:	40ca      	lsrs	r2, r1
 80014b0:	1e63      	subs	r3, r4, #1
 80014b2:	419c      	sbcs	r4, r3
 80014b4:	4330      	orrs	r0, r6
 80014b6:	4692      	mov	sl, r2
 80014b8:	2600      	movs	r6, #0
 80014ba:	4304      	orrs	r4, r0
 80014bc:	0763      	lsls	r3, r4, #29
 80014be:	d009      	beq.n	80014d4 <__aeabi_dadd+0x110>
 80014c0:	230f      	movs	r3, #15
 80014c2:	4023      	ands	r3, r4
 80014c4:	2b04      	cmp	r3, #4
 80014c6:	d005      	beq.n	80014d4 <__aeabi_dadd+0x110>
 80014c8:	1d23      	adds	r3, r4, #4
 80014ca:	42a3      	cmp	r3, r4
 80014cc:	41a4      	sbcs	r4, r4
 80014ce:	4264      	negs	r4, r4
 80014d0:	44a2      	add	sl, r4
 80014d2:	001c      	movs	r4, r3
 80014d4:	4653      	mov	r3, sl
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	d400      	bmi.n	80014dc <__aeabi_dadd+0x118>
 80014da:	e09b      	b.n	8001614 <__aeabi_dadd+0x250>
 80014dc:	4b94      	ldr	r3, [pc, #592]	; (8001730 <__aeabi_dadd+0x36c>)
 80014de:	3601      	adds	r6, #1
 80014e0:	429e      	cmp	r6, r3
 80014e2:	d100      	bne.n	80014e6 <__aeabi_dadd+0x122>
 80014e4:	e0b8      	b.n	8001658 <__aeabi_dadd+0x294>
 80014e6:	4653      	mov	r3, sl
 80014e8:	4992      	ldr	r1, [pc, #584]	; (8001734 <__aeabi_dadd+0x370>)
 80014ea:	08e4      	lsrs	r4, r4, #3
 80014ec:	400b      	ands	r3, r1
 80014ee:	0019      	movs	r1, r3
 80014f0:	075b      	lsls	r3, r3, #29
 80014f2:	4323      	orrs	r3, r4
 80014f4:	0572      	lsls	r2, r6, #21
 80014f6:	024c      	lsls	r4, r1, #9
 80014f8:	0b24      	lsrs	r4, r4, #12
 80014fa:	0d52      	lsrs	r2, r2, #21
 80014fc:	0512      	lsls	r2, r2, #20
 80014fe:	07ed      	lsls	r5, r5, #31
 8001500:	4322      	orrs	r2, r4
 8001502:	432a      	orrs	r2, r5
 8001504:	0018      	movs	r0, r3
 8001506:	0011      	movs	r1, r2
 8001508:	bce0      	pop	{r5, r6, r7}
 800150a:	46ba      	mov	sl, r7
 800150c:	46b1      	mov	r9, r6
 800150e:	46a8      	mov	r8, r5
 8001510:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001512:	2f00      	cmp	r7, #0
 8001514:	d048      	beq.n	80015a8 <__aeabi_dadd+0x1e4>
 8001516:	1b97      	subs	r7, r2, r6
 8001518:	2e00      	cmp	r6, #0
 800151a:	d000      	beq.n	800151e <__aeabi_dadd+0x15a>
 800151c:	e10e      	b.n	800173c <__aeabi_dadd+0x378>
 800151e:	000c      	movs	r4, r1
 8001520:	431c      	orrs	r4, r3
 8001522:	d100      	bne.n	8001526 <__aeabi_dadd+0x162>
 8001524:	e1b7      	b.n	8001896 <__aeabi_dadd+0x4d2>
 8001526:	1e7c      	subs	r4, r7, #1
 8001528:	2f01      	cmp	r7, #1
 800152a:	d100      	bne.n	800152e <__aeabi_dadd+0x16a>
 800152c:	e226      	b.n	800197c <__aeabi_dadd+0x5b8>
 800152e:	4d80      	ldr	r5, [pc, #512]	; (8001730 <__aeabi_dadd+0x36c>)
 8001530:	42af      	cmp	r7, r5
 8001532:	d100      	bne.n	8001536 <__aeabi_dadd+0x172>
 8001534:	e1d5      	b.n	80018e2 <__aeabi_dadd+0x51e>
 8001536:	0027      	movs	r7, r4
 8001538:	e107      	b.n	800174a <__aeabi_dadd+0x386>
 800153a:	2f00      	cmp	r7, #0
 800153c:	dc00      	bgt.n	8001540 <__aeabi_dadd+0x17c>
 800153e:	e0b2      	b.n	80016a6 <__aeabi_dadd+0x2e2>
 8001540:	2a00      	cmp	r2, #0
 8001542:	d047      	beq.n	80015d4 <__aeabi_dadd+0x210>
 8001544:	4a7a      	ldr	r2, [pc, #488]	; (8001730 <__aeabi_dadd+0x36c>)
 8001546:	4296      	cmp	r6, r2
 8001548:	d100      	bne.n	800154c <__aeabi_dadd+0x188>
 800154a:	e089      	b.n	8001660 <__aeabi_dadd+0x29c>
 800154c:	2280      	movs	r2, #128	; 0x80
 800154e:	464c      	mov	r4, r9
 8001550:	0412      	lsls	r2, r2, #16
 8001552:	4314      	orrs	r4, r2
 8001554:	46a1      	mov	r9, r4
 8001556:	2f38      	cmp	r7, #56	; 0x38
 8001558:	dc6b      	bgt.n	8001632 <__aeabi_dadd+0x26e>
 800155a:	2f1f      	cmp	r7, #31
 800155c:	dc00      	bgt.n	8001560 <__aeabi_dadd+0x19c>
 800155e:	e16e      	b.n	800183e <__aeabi_dadd+0x47a>
 8001560:	003a      	movs	r2, r7
 8001562:	4648      	mov	r0, r9
 8001564:	3a20      	subs	r2, #32
 8001566:	40d0      	lsrs	r0, r2
 8001568:	4684      	mov	ip, r0
 800156a:	2f20      	cmp	r7, #32
 800156c:	d007      	beq.n	800157e <__aeabi_dadd+0x1ba>
 800156e:	2240      	movs	r2, #64	; 0x40
 8001570:	4648      	mov	r0, r9
 8001572:	1bd2      	subs	r2, r2, r7
 8001574:	4090      	lsls	r0, r2
 8001576:	0002      	movs	r2, r0
 8001578:	4640      	mov	r0, r8
 800157a:	4310      	orrs	r0, r2
 800157c:	4680      	mov	r8, r0
 800157e:	4640      	mov	r0, r8
 8001580:	1e42      	subs	r2, r0, #1
 8001582:	4190      	sbcs	r0, r2
 8001584:	4662      	mov	r2, ip
 8001586:	0004      	movs	r4, r0
 8001588:	4314      	orrs	r4, r2
 800158a:	e057      	b.n	800163c <__aeabi_dadd+0x278>
 800158c:	464a      	mov	r2, r9
 800158e:	4302      	orrs	r2, r0
 8001590:	d100      	bne.n	8001594 <__aeabi_dadd+0x1d0>
 8001592:	e103      	b.n	800179c <__aeabi_dadd+0x3d8>
 8001594:	1e7a      	subs	r2, r7, #1
 8001596:	2f01      	cmp	r7, #1
 8001598:	d100      	bne.n	800159c <__aeabi_dadd+0x1d8>
 800159a:	e193      	b.n	80018c4 <__aeabi_dadd+0x500>
 800159c:	4c64      	ldr	r4, [pc, #400]	; (8001730 <__aeabi_dadd+0x36c>)
 800159e:	42a7      	cmp	r7, r4
 80015a0:	d100      	bne.n	80015a4 <__aeabi_dadd+0x1e0>
 80015a2:	e18a      	b.n	80018ba <__aeabi_dadd+0x4f6>
 80015a4:	0017      	movs	r7, r2
 80015a6:	e73b      	b.n	8001420 <__aeabi_dadd+0x5c>
 80015a8:	4c63      	ldr	r4, [pc, #396]	; (8001738 <__aeabi_dadd+0x374>)
 80015aa:	1c72      	adds	r2, r6, #1
 80015ac:	4222      	tst	r2, r4
 80015ae:	d000      	beq.n	80015b2 <__aeabi_dadd+0x1ee>
 80015b0:	e0e0      	b.n	8001774 <__aeabi_dadd+0x3b0>
 80015b2:	000a      	movs	r2, r1
 80015b4:	431a      	orrs	r2, r3
 80015b6:	2e00      	cmp	r6, #0
 80015b8:	d000      	beq.n	80015bc <__aeabi_dadd+0x1f8>
 80015ba:	e174      	b.n	80018a6 <__aeabi_dadd+0x4e2>
 80015bc:	2a00      	cmp	r2, #0
 80015be:	d100      	bne.n	80015c2 <__aeabi_dadd+0x1fe>
 80015c0:	e1d0      	b.n	8001964 <__aeabi_dadd+0x5a0>
 80015c2:	464a      	mov	r2, r9
 80015c4:	4302      	orrs	r2, r0
 80015c6:	d000      	beq.n	80015ca <__aeabi_dadd+0x206>
 80015c8:	e1e3      	b.n	8001992 <__aeabi_dadd+0x5ce>
 80015ca:	074a      	lsls	r2, r1, #29
 80015cc:	08db      	lsrs	r3, r3, #3
 80015ce:	4313      	orrs	r3, r2
 80015d0:	08c9      	lsrs	r1, r1, #3
 80015d2:	e029      	b.n	8001628 <__aeabi_dadd+0x264>
 80015d4:	464a      	mov	r2, r9
 80015d6:	4302      	orrs	r2, r0
 80015d8:	d100      	bne.n	80015dc <__aeabi_dadd+0x218>
 80015da:	e17d      	b.n	80018d8 <__aeabi_dadd+0x514>
 80015dc:	1e7a      	subs	r2, r7, #1
 80015de:	2f01      	cmp	r7, #1
 80015e0:	d100      	bne.n	80015e4 <__aeabi_dadd+0x220>
 80015e2:	e0e0      	b.n	80017a6 <__aeabi_dadd+0x3e2>
 80015e4:	4c52      	ldr	r4, [pc, #328]	; (8001730 <__aeabi_dadd+0x36c>)
 80015e6:	42a7      	cmp	r7, r4
 80015e8:	d100      	bne.n	80015ec <__aeabi_dadd+0x228>
 80015ea:	e166      	b.n	80018ba <__aeabi_dadd+0x4f6>
 80015ec:	0017      	movs	r7, r2
 80015ee:	e7b2      	b.n	8001556 <__aeabi_dadd+0x192>
 80015f0:	0010      	movs	r0, r2
 80015f2:	3b1f      	subs	r3, #31
 80015f4:	40d8      	lsrs	r0, r3
 80015f6:	2920      	cmp	r1, #32
 80015f8:	d003      	beq.n	8001602 <__aeabi_dadd+0x23e>
 80015fa:	2340      	movs	r3, #64	; 0x40
 80015fc:	1a5b      	subs	r3, r3, r1
 80015fe:	409a      	lsls	r2, r3
 8001600:	4314      	orrs	r4, r2
 8001602:	1e63      	subs	r3, r4, #1
 8001604:	419c      	sbcs	r4, r3
 8001606:	2300      	movs	r3, #0
 8001608:	2600      	movs	r6, #0
 800160a:	469a      	mov	sl, r3
 800160c:	4304      	orrs	r4, r0
 800160e:	0763      	lsls	r3, r4, #29
 8001610:	d000      	beq.n	8001614 <__aeabi_dadd+0x250>
 8001612:	e755      	b.n	80014c0 <__aeabi_dadd+0xfc>
 8001614:	4652      	mov	r2, sl
 8001616:	08e3      	lsrs	r3, r4, #3
 8001618:	0752      	lsls	r2, r2, #29
 800161a:	4313      	orrs	r3, r2
 800161c:	4652      	mov	r2, sl
 800161e:	0037      	movs	r7, r6
 8001620:	08d1      	lsrs	r1, r2, #3
 8001622:	4a43      	ldr	r2, [pc, #268]	; (8001730 <__aeabi_dadd+0x36c>)
 8001624:	4297      	cmp	r7, r2
 8001626:	d01f      	beq.n	8001668 <__aeabi_dadd+0x2a4>
 8001628:	0309      	lsls	r1, r1, #12
 800162a:	057a      	lsls	r2, r7, #21
 800162c:	0b0c      	lsrs	r4, r1, #12
 800162e:	0d52      	lsrs	r2, r2, #21
 8001630:	e764      	b.n	80014fc <__aeabi_dadd+0x138>
 8001632:	4642      	mov	r2, r8
 8001634:	464c      	mov	r4, r9
 8001636:	4314      	orrs	r4, r2
 8001638:	1e62      	subs	r2, r4, #1
 800163a:	4194      	sbcs	r4, r2
 800163c:	18e4      	adds	r4, r4, r3
 800163e:	429c      	cmp	r4, r3
 8001640:	4192      	sbcs	r2, r2
 8001642:	4252      	negs	r2, r2
 8001644:	4692      	mov	sl, r2
 8001646:	448a      	add	sl, r1
 8001648:	4653      	mov	r3, sl
 800164a:	021b      	lsls	r3, r3, #8
 800164c:	d5df      	bpl.n	800160e <__aeabi_dadd+0x24a>
 800164e:	4b38      	ldr	r3, [pc, #224]	; (8001730 <__aeabi_dadd+0x36c>)
 8001650:	3601      	adds	r6, #1
 8001652:	429e      	cmp	r6, r3
 8001654:	d000      	beq.n	8001658 <__aeabi_dadd+0x294>
 8001656:	e0b3      	b.n	80017c0 <__aeabi_dadd+0x3fc>
 8001658:	0032      	movs	r2, r6
 800165a:	2400      	movs	r4, #0
 800165c:	2300      	movs	r3, #0
 800165e:	e74d      	b.n	80014fc <__aeabi_dadd+0x138>
 8001660:	074a      	lsls	r2, r1, #29
 8001662:	08db      	lsrs	r3, r3, #3
 8001664:	4313      	orrs	r3, r2
 8001666:	08c9      	lsrs	r1, r1, #3
 8001668:	001a      	movs	r2, r3
 800166a:	430a      	orrs	r2, r1
 800166c:	d100      	bne.n	8001670 <__aeabi_dadd+0x2ac>
 800166e:	e200      	b.n	8001a72 <__aeabi_dadd+0x6ae>
 8001670:	2480      	movs	r4, #128	; 0x80
 8001672:	0324      	lsls	r4, r4, #12
 8001674:	430c      	orrs	r4, r1
 8001676:	0324      	lsls	r4, r4, #12
 8001678:	4a2d      	ldr	r2, [pc, #180]	; (8001730 <__aeabi_dadd+0x36c>)
 800167a:	0b24      	lsrs	r4, r4, #12
 800167c:	e73e      	b.n	80014fc <__aeabi_dadd+0x138>
 800167e:	0020      	movs	r0, r4
 8001680:	f001 fdb6 	bl	80031f0 <__clzsi2>
 8001684:	0003      	movs	r3, r0
 8001686:	3318      	adds	r3, #24
 8001688:	2b1f      	cmp	r3, #31
 800168a:	dc00      	bgt.n	800168e <__aeabi_dadd+0x2ca>
 800168c:	e6f7      	b.n	800147e <__aeabi_dadd+0xba>
 800168e:	0022      	movs	r2, r4
 8001690:	3808      	subs	r0, #8
 8001692:	4082      	lsls	r2, r0
 8001694:	2400      	movs	r4, #0
 8001696:	42b3      	cmp	r3, r6
 8001698:	db00      	blt.n	800169c <__aeabi_dadd+0x2d8>
 800169a:	e6fc      	b.n	8001496 <__aeabi_dadd+0xd2>
 800169c:	1af6      	subs	r6, r6, r3
 800169e:	4b25      	ldr	r3, [pc, #148]	; (8001734 <__aeabi_dadd+0x370>)
 80016a0:	401a      	ands	r2, r3
 80016a2:	4692      	mov	sl, r2
 80016a4:	e70a      	b.n	80014bc <__aeabi_dadd+0xf8>
 80016a6:	2f00      	cmp	r7, #0
 80016a8:	d02b      	beq.n	8001702 <__aeabi_dadd+0x33e>
 80016aa:	1b97      	subs	r7, r2, r6
 80016ac:	2e00      	cmp	r6, #0
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dadd+0x2ee>
 80016b0:	e0b8      	b.n	8001824 <__aeabi_dadd+0x460>
 80016b2:	4c1f      	ldr	r4, [pc, #124]	; (8001730 <__aeabi_dadd+0x36c>)
 80016b4:	42a2      	cmp	r2, r4
 80016b6:	d100      	bne.n	80016ba <__aeabi_dadd+0x2f6>
 80016b8:	e11c      	b.n	80018f4 <__aeabi_dadd+0x530>
 80016ba:	2480      	movs	r4, #128	; 0x80
 80016bc:	0424      	lsls	r4, r4, #16
 80016be:	4321      	orrs	r1, r4
 80016c0:	2f38      	cmp	r7, #56	; 0x38
 80016c2:	dd00      	ble.n	80016c6 <__aeabi_dadd+0x302>
 80016c4:	e11e      	b.n	8001904 <__aeabi_dadd+0x540>
 80016c6:	2f1f      	cmp	r7, #31
 80016c8:	dd00      	ble.n	80016cc <__aeabi_dadd+0x308>
 80016ca:	e19e      	b.n	8001a0a <__aeabi_dadd+0x646>
 80016cc:	2620      	movs	r6, #32
 80016ce:	000c      	movs	r4, r1
 80016d0:	1bf6      	subs	r6, r6, r7
 80016d2:	0018      	movs	r0, r3
 80016d4:	40b3      	lsls	r3, r6
 80016d6:	40b4      	lsls	r4, r6
 80016d8:	40f8      	lsrs	r0, r7
 80016da:	1e5e      	subs	r6, r3, #1
 80016dc:	41b3      	sbcs	r3, r6
 80016de:	40f9      	lsrs	r1, r7
 80016e0:	4304      	orrs	r4, r0
 80016e2:	431c      	orrs	r4, r3
 80016e4:	4489      	add	r9, r1
 80016e6:	4444      	add	r4, r8
 80016e8:	4544      	cmp	r4, r8
 80016ea:	419b      	sbcs	r3, r3
 80016ec:	425b      	negs	r3, r3
 80016ee:	444b      	add	r3, r9
 80016f0:	469a      	mov	sl, r3
 80016f2:	0016      	movs	r6, r2
 80016f4:	e7a8      	b.n	8001648 <__aeabi_dadd+0x284>
 80016f6:	4642      	mov	r2, r8
 80016f8:	464c      	mov	r4, r9
 80016fa:	4314      	orrs	r4, r2
 80016fc:	1e62      	subs	r2, r4, #1
 80016fe:	4194      	sbcs	r4, r2
 8001700:	e6a6      	b.n	8001450 <__aeabi_dadd+0x8c>
 8001702:	4c0d      	ldr	r4, [pc, #52]	; (8001738 <__aeabi_dadd+0x374>)
 8001704:	1c72      	adds	r2, r6, #1
 8001706:	4222      	tst	r2, r4
 8001708:	d000      	beq.n	800170c <__aeabi_dadd+0x348>
 800170a:	e0a8      	b.n	800185e <__aeabi_dadd+0x49a>
 800170c:	000a      	movs	r2, r1
 800170e:	431a      	orrs	r2, r3
 8001710:	2e00      	cmp	r6, #0
 8001712:	d000      	beq.n	8001716 <__aeabi_dadd+0x352>
 8001714:	e10a      	b.n	800192c <__aeabi_dadd+0x568>
 8001716:	2a00      	cmp	r2, #0
 8001718:	d100      	bne.n	800171c <__aeabi_dadd+0x358>
 800171a:	e15e      	b.n	80019da <__aeabi_dadd+0x616>
 800171c:	464a      	mov	r2, r9
 800171e:	4302      	orrs	r2, r0
 8001720:	d000      	beq.n	8001724 <__aeabi_dadd+0x360>
 8001722:	e161      	b.n	80019e8 <__aeabi_dadd+0x624>
 8001724:	074a      	lsls	r2, r1, #29
 8001726:	08db      	lsrs	r3, r3, #3
 8001728:	4313      	orrs	r3, r2
 800172a:	08c9      	lsrs	r1, r1, #3
 800172c:	e77c      	b.n	8001628 <__aeabi_dadd+0x264>
 800172e:	46c0      	nop			; (mov r8, r8)
 8001730:	000007ff 	.word	0x000007ff
 8001734:	ff7fffff 	.word	0xff7fffff
 8001738:	000007fe 	.word	0x000007fe
 800173c:	4ccf      	ldr	r4, [pc, #828]	; (8001a7c <__aeabi_dadd+0x6b8>)
 800173e:	42a2      	cmp	r2, r4
 8001740:	d100      	bne.n	8001744 <__aeabi_dadd+0x380>
 8001742:	e0ce      	b.n	80018e2 <__aeabi_dadd+0x51e>
 8001744:	2480      	movs	r4, #128	; 0x80
 8001746:	0424      	lsls	r4, r4, #16
 8001748:	4321      	orrs	r1, r4
 800174a:	2f38      	cmp	r7, #56	; 0x38
 800174c:	dc5b      	bgt.n	8001806 <__aeabi_dadd+0x442>
 800174e:	2f1f      	cmp	r7, #31
 8001750:	dd00      	ble.n	8001754 <__aeabi_dadd+0x390>
 8001752:	e0dc      	b.n	800190e <__aeabi_dadd+0x54a>
 8001754:	2520      	movs	r5, #32
 8001756:	000c      	movs	r4, r1
 8001758:	1bed      	subs	r5, r5, r7
 800175a:	001e      	movs	r6, r3
 800175c:	40ab      	lsls	r3, r5
 800175e:	40ac      	lsls	r4, r5
 8001760:	40fe      	lsrs	r6, r7
 8001762:	1e5d      	subs	r5, r3, #1
 8001764:	41ab      	sbcs	r3, r5
 8001766:	4334      	orrs	r4, r6
 8001768:	40f9      	lsrs	r1, r7
 800176a:	431c      	orrs	r4, r3
 800176c:	464b      	mov	r3, r9
 800176e:	1a5b      	subs	r3, r3, r1
 8001770:	4699      	mov	r9, r3
 8001772:	e04c      	b.n	800180e <__aeabi_dadd+0x44a>
 8001774:	464a      	mov	r2, r9
 8001776:	1a1c      	subs	r4, r3, r0
 8001778:	1a88      	subs	r0, r1, r2
 800177a:	42a3      	cmp	r3, r4
 800177c:	4192      	sbcs	r2, r2
 800177e:	4252      	negs	r2, r2
 8001780:	4692      	mov	sl, r2
 8001782:	0002      	movs	r2, r0
 8001784:	4650      	mov	r0, sl
 8001786:	1a12      	subs	r2, r2, r0
 8001788:	4692      	mov	sl, r2
 800178a:	0212      	lsls	r2, r2, #8
 800178c:	d478      	bmi.n	8001880 <__aeabi_dadd+0x4bc>
 800178e:	4653      	mov	r3, sl
 8001790:	4323      	orrs	r3, r4
 8001792:	d000      	beq.n	8001796 <__aeabi_dadd+0x3d2>
 8001794:	e66a      	b.n	800146c <__aeabi_dadd+0xa8>
 8001796:	2100      	movs	r1, #0
 8001798:	2500      	movs	r5, #0
 800179a:	e745      	b.n	8001628 <__aeabi_dadd+0x264>
 800179c:	074a      	lsls	r2, r1, #29
 800179e:	08db      	lsrs	r3, r3, #3
 80017a0:	4313      	orrs	r3, r2
 80017a2:	08c9      	lsrs	r1, r1, #3
 80017a4:	e73d      	b.n	8001622 <__aeabi_dadd+0x25e>
 80017a6:	181c      	adds	r4, r3, r0
 80017a8:	429c      	cmp	r4, r3
 80017aa:	419b      	sbcs	r3, r3
 80017ac:	4449      	add	r1, r9
 80017ae:	468a      	mov	sl, r1
 80017b0:	425b      	negs	r3, r3
 80017b2:	449a      	add	sl, r3
 80017b4:	4653      	mov	r3, sl
 80017b6:	2601      	movs	r6, #1
 80017b8:	021b      	lsls	r3, r3, #8
 80017ba:	d400      	bmi.n	80017be <__aeabi_dadd+0x3fa>
 80017bc:	e727      	b.n	800160e <__aeabi_dadd+0x24a>
 80017be:	2602      	movs	r6, #2
 80017c0:	4652      	mov	r2, sl
 80017c2:	4baf      	ldr	r3, [pc, #700]	; (8001a80 <__aeabi_dadd+0x6bc>)
 80017c4:	2101      	movs	r1, #1
 80017c6:	401a      	ands	r2, r3
 80017c8:	0013      	movs	r3, r2
 80017ca:	4021      	ands	r1, r4
 80017cc:	0862      	lsrs	r2, r4, #1
 80017ce:	430a      	orrs	r2, r1
 80017d0:	07dc      	lsls	r4, r3, #31
 80017d2:	085b      	lsrs	r3, r3, #1
 80017d4:	469a      	mov	sl, r3
 80017d6:	4314      	orrs	r4, r2
 80017d8:	e670      	b.n	80014bc <__aeabi_dadd+0xf8>
 80017da:	003a      	movs	r2, r7
 80017dc:	464c      	mov	r4, r9
 80017de:	3a20      	subs	r2, #32
 80017e0:	40d4      	lsrs	r4, r2
 80017e2:	46a4      	mov	ip, r4
 80017e4:	2f20      	cmp	r7, #32
 80017e6:	d007      	beq.n	80017f8 <__aeabi_dadd+0x434>
 80017e8:	2240      	movs	r2, #64	; 0x40
 80017ea:	4648      	mov	r0, r9
 80017ec:	1bd2      	subs	r2, r2, r7
 80017ee:	4090      	lsls	r0, r2
 80017f0:	0002      	movs	r2, r0
 80017f2:	4640      	mov	r0, r8
 80017f4:	4310      	orrs	r0, r2
 80017f6:	4680      	mov	r8, r0
 80017f8:	4640      	mov	r0, r8
 80017fa:	1e42      	subs	r2, r0, #1
 80017fc:	4190      	sbcs	r0, r2
 80017fe:	4662      	mov	r2, ip
 8001800:	0004      	movs	r4, r0
 8001802:	4314      	orrs	r4, r2
 8001804:	e624      	b.n	8001450 <__aeabi_dadd+0x8c>
 8001806:	4319      	orrs	r1, r3
 8001808:	000c      	movs	r4, r1
 800180a:	1e63      	subs	r3, r4, #1
 800180c:	419c      	sbcs	r4, r3
 800180e:	4643      	mov	r3, r8
 8001810:	1b1c      	subs	r4, r3, r4
 8001812:	45a0      	cmp	r8, r4
 8001814:	419b      	sbcs	r3, r3
 8001816:	4649      	mov	r1, r9
 8001818:	425b      	negs	r3, r3
 800181a:	1acb      	subs	r3, r1, r3
 800181c:	469a      	mov	sl, r3
 800181e:	4665      	mov	r5, ip
 8001820:	0016      	movs	r6, r2
 8001822:	e61b      	b.n	800145c <__aeabi_dadd+0x98>
 8001824:	000c      	movs	r4, r1
 8001826:	431c      	orrs	r4, r3
 8001828:	d100      	bne.n	800182c <__aeabi_dadd+0x468>
 800182a:	e0c7      	b.n	80019bc <__aeabi_dadd+0x5f8>
 800182c:	1e7c      	subs	r4, r7, #1
 800182e:	2f01      	cmp	r7, #1
 8001830:	d100      	bne.n	8001834 <__aeabi_dadd+0x470>
 8001832:	e0f9      	b.n	8001a28 <__aeabi_dadd+0x664>
 8001834:	4e91      	ldr	r6, [pc, #580]	; (8001a7c <__aeabi_dadd+0x6b8>)
 8001836:	42b7      	cmp	r7, r6
 8001838:	d05c      	beq.n	80018f4 <__aeabi_dadd+0x530>
 800183a:	0027      	movs	r7, r4
 800183c:	e740      	b.n	80016c0 <__aeabi_dadd+0x2fc>
 800183e:	2220      	movs	r2, #32
 8001840:	464c      	mov	r4, r9
 8001842:	4640      	mov	r0, r8
 8001844:	1bd2      	subs	r2, r2, r7
 8001846:	4094      	lsls	r4, r2
 8001848:	40f8      	lsrs	r0, r7
 800184a:	4304      	orrs	r4, r0
 800184c:	4640      	mov	r0, r8
 800184e:	4090      	lsls	r0, r2
 8001850:	1e42      	subs	r2, r0, #1
 8001852:	4190      	sbcs	r0, r2
 8001854:	464a      	mov	r2, r9
 8001856:	40fa      	lsrs	r2, r7
 8001858:	4304      	orrs	r4, r0
 800185a:	1889      	adds	r1, r1, r2
 800185c:	e6ee      	b.n	800163c <__aeabi_dadd+0x278>
 800185e:	4c87      	ldr	r4, [pc, #540]	; (8001a7c <__aeabi_dadd+0x6b8>)
 8001860:	42a2      	cmp	r2, r4
 8001862:	d100      	bne.n	8001866 <__aeabi_dadd+0x4a2>
 8001864:	e6f9      	b.n	800165a <__aeabi_dadd+0x296>
 8001866:	1818      	adds	r0, r3, r0
 8001868:	4298      	cmp	r0, r3
 800186a:	419b      	sbcs	r3, r3
 800186c:	4449      	add	r1, r9
 800186e:	425b      	negs	r3, r3
 8001870:	18cb      	adds	r3, r1, r3
 8001872:	07dc      	lsls	r4, r3, #31
 8001874:	0840      	lsrs	r0, r0, #1
 8001876:	085b      	lsrs	r3, r3, #1
 8001878:	469a      	mov	sl, r3
 800187a:	0016      	movs	r6, r2
 800187c:	4304      	orrs	r4, r0
 800187e:	e6c6      	b.n	800160e <__aeabi_dadd+0x24a>
 8001880:	4642      	mov	r2, r8
 8001882:	1ad4      	subs	r4, r2, r3
 8001884:	45a0      	cmp	r8, r4
 8001886:	4180      	sbcs	r0, r0
 8001888:	464b      	mov	r3, r9
 800188a:	4240      	negs	r0, r0
 800188c:	1a59      	subs	r1, r3, r1
 800188e:	1a0b      	subs	r3, r1, r0
 8001890:	469a      	mov	sl, r3
 8001892:	4665      	mov	r5, ip
 8001894:	e5ea      	b.n	800146c <__aeabi_dadd+0xa8>
 8001896:	464b      	mov	r3, r9
 8001898:	464a      	mov	r2, r9
 800189a:	08c0      	lsrs	r0, r0, #3
 800189c:	075b      	lsls	r3, r3, #29
 800189e:	4665      	mov	r5, ip
 80018a0:	4303      	orrs	r3, r0
 80018a2:	08d1      	lsrs	r1, r2, #3
 80018a4:	e6bd      	b.n	8001622 <__aeabi_dadd+0x25e>
 80018a6:	2a00      	cmp	r2, #0
 80018a8:	d000      	beq.n	80018ac <__aeabi_dadd+0x4e8>
 80018aa:	e08e      	b.n	80019ca <__aeabi_dadd+0x606>
 80018ac:	464b      	mov	r3, r9
 80018ae:	4303      	orrs	r3, r0
 80018b0:	d117      	bne.n	80018e2 <__aeabi_dadd+0x51e>
 80018b2:	2180      	movs	r1, #128	; 0x80
 80018b4:	2500      	movs	r5, #0
 80018b6:	0309      	lsls	r1, r1, #12
 80018b8:	e6da      	b.n	8001670 <__aeabi_dadd+0x2ac>
 80018ba:	074a      	lsls	r2, r1, #29
 80018bc:	08db      	lsrs	r3, r3, #3
 80018be:	4313      	orrs	r3, r2
 80018c0:	08c9      	lsrs	r1, r1, #3
 80018c2:	e6d1      	b.n	8001668 <__aeabi_dadd+0x2a4>
 80018c4:	1a1c      	subs	r4, r3, r0
 80018c6:	464a      	mov	r2, r9
 80018c8:	42a3      	cmp	r3, r4
 80018ca:	419b      	sbcs	r3, r3
 80018cc:	1a89      	subs	r1, r1, r2
 80018ce:	425b      	negs	r3, r3
 80018d0:	1acb      	subs	r3, r1, r3
 80018d2:	469a      	mov	sl, r3
 80018d4:	2601      	movs	r6, #1
 80018d6:	e5c1      	b.n	800145c <__aeabi_dadd+0x98>
 80018d8:	074a      	lsls	r2, r1, #29
 80018da:	08db      	lsrs	r3, r3, #3
 80018dc:	4313      	orrs	r3, r2
 80018de:	08c9      	lsrs	r1, r1, #3
 80018e0:	e69f      	b.n	8001622 <__aeabi_dadd+0x25e>
 80018e2:	4643      	mov	r3, r8
 80018e4:	08d8      	lsrs	r0, r3, #3
 80018e6:	464b      	mov	r3, r9
 80018e8:	464a      	mov	r2, r9
 80018ea:	075b      	lsls	r3, r3, #29
 80018ec:	4665      	mov	r5, ip
 80018ee:	4303      	orrs	r3, r0
 80018f0:	08d1      	lsrs	r1, r2, #3
 80018f2:	e6b9      	b.n	8001668 <__aeabi_dadd+0x2a4>
 80018f4:	4643      	mov	r3, r8
 80018f6:	08d8      	lsrs	r0, r3, #3
 80018f8:	464b      	mov	r3, r9
 80018fa:	464a      	mov	r2, r9
 80018fc:	075b      	lsls	r3, r3, #29
 80018fe:	4303      	orrs	r3, r0
 8001900:	08d1      	lsrs	r1, r2, #3
 8001902:	e6b1      	b.n	8001668 <__aeabi_dadd+0x2a4>
 8001904:	4319      	orrs	r1, r3
 8001906:	000c      	movs	r4, r1
 8001908:	1e63      	subs	r3, r4, #1
 800190a:	419c      	sbcs	r4, r3
 800190c:	e6eb      	b.n	80016e6 <__aeabi_dadd+0x322>
 800190e:	003c      	movs	r4, r7
 8001910:	000d      	movs	r5, r1
 8001912:	3c20      	subs	r4, #32
 8001914:	40e5      	lsrs	r5, r4
 8001916:	2f20      	cmp	r7, #32
 8001918:	d003      	beq.n	8001922 <__aeabi_dadd+0x55e>
 800191a:	2440      	movs	r4, #64	; 0x40
 800191c:	1be4      	subs	r4, r4, r7
 800191e:	40a1      	lsls	r1, r4
 8001920:	430b      	orrs	r3, r1
 8001922:	001c      	movs	r4, r3
 8001924:	1e63      	subs	r3, r4, #1
 8001926:	419c      	sbcs	r4, r3
 8001928:	432c      	orrs	r4, r5
 800192a:	e770      	b.n	800180e <__aeabi_dadd+0x44a>
 800192c:	2a00      	cmp	r2, #0
 800192e:	d0e1      	beq.n	80018f4 <__aeabi_dadd+0x530>
 8001930:	464a      	mov	r2, r9
 8001932:	4302      	orrs	r2, r0
 8001934:	d0c1      	beq.n	80018ba <__aeabi_dadd+0x4f6>
 8001936:	074a      	lsls	r2, r1, #29
 8001938:	08db      	lsrs	r3, r3, #3
 800193a:	4313      	orrs	r3, r2
 800193c:	2280      	movs	r2, #128	; 0x80
 800193e:	08c9      	lsrs	r1, r1, #3
 8001940:	0312      	lsls	r2, r2, #12
 8001942:	4211      	tst	r1, r2
 8001944:	d008      	beq.n	8001958 <__aeabi_dadd+0x594>
 8001946:	4648      	mov	r0, r9
 8001948:	08c4      	lsrs	r4, r0, #3
 800194a:	4214      	tst	r4, r2
 800194c:	d104      	bne.n	8001958 <__aeabi_dadd+0x594>
 800194e:	4643      	mov	r3, r8
 8001950:	0021      	movs	r1, r4
 8001952:	08db      	lsrs	r3, r3, #3
 8001954:	0742      	lsls	r2, r0, #29
 8001956:	4313      	orrs	r3, r2
 8001958:	0f5a      	lsrs	r2, r3, #29
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	0752      	lsls	r2, r2, #29
 800195e:	08db      	lsrs	r3, r3, #3
 8001960:	4313      	orrs	r3, r2
 8001962:	e681      	b.n	8001668 <__aeabi_dadd+0x2a4>
 8001964:	464b      	mov	r3, r9
 8001966:	4303      	orrs	r3, r0
 8001968:	d100      	bne.n	800196c <__aeabi_dadd+0x5a8>
 800196a:	e714      	b.n	8001796 <__aeabi_dadd+0x3d2>
 800196c:	464b      	mov	r3, r9
 800196e:	464a      	mov	r2, r9
 8001970:	08c0      	lsrs	r0, r0, #3
 8001972:	075b      	lsls	r3, r3, #29
 8001974:	4665      	mov	r5, ip
 8001976:	4303      	orrs	r3, r0
 8001978:	08d1      	lsrs	r1, r2, #3
 800197a:	e655      	b.n	8001628 <__aeabi_dadd+0x264>
 800197c:	1ac4      	subs	r4, r0, r3
 800197e:	45a0      	cmp	r8, r4
 8001980:	4180      	sbcs	r0, r0
 8001982:	464b      	mov	r3, r9
 8001984:	4240      	negs	r0, r0
 8001986:	1a59      	subs	r1, r3, r1
 8001988:	1a0b      	subs	r3, r1, r0
 800198a:	469a      	mov	sl, r3
 800198c:	4665      	mov	r5, ip
 800198e:	2601      	movs	r6, #1
 8001990:	e564      	b.n	800145c <__aeabi_dadd+0x98>
 8001992:	1a1c      	subs	r4, r3, r0
 8001994:	464a      	mov	r2, r9
 8001996:	42a3      	cmp	r3, r4
 8001998:	4180      	sbcs	r0, r0
 800199a:	1a8a      	subs	r2, r1, r2
 800199c:	4240      	negs	r0, r0
 800199e:	1a12      	subs	r2, r2, r0
 80019a0:	4692      	mov	sl, r2
 80019a2:	0212      	lsls	r2, r2, #8
 80019a4:	d549      	bpl.n	8001a3a <__aeabi_dadd+0x676>
 80019a6:	4642      	mov	r2, r8
 80019a8:	1ad4      	subs	r4, r2, r3
 80019aa:	45a0      	cmp	r8, r4
 80019ac:	4180      	sbcs	r0, r0
 80019ae:	464b      	mov	r3, r9
 80019b0:	4240      	negs	r0, r0
 80019b2:	1a59      	subs	r1, r3, r1
 80019b4:	1a0b      	subs	r3, r1, r0
 80019b6:	469a      	mov	sl, r3
 80019b8:	4665      	mov	r5, ip
 80019ba:	e57f      	b.n	80014bc <__aeabi_dadd+0xf8>
 80019bc:	464b      	mov	r3, r9
 80019be:	464a      	mov	r2, r9
 80019c0:	08c0      	lsrs	r0, r0, #3
 80019c2:	075b      	lsls	r3, r3, #29
 80019c4:	4303      	orrs	r3, r0
 80019c6:	08d1      	lsrs	r1, r2, #3
 80019c8:	e62b      	b.n	8001622 <__aeabi_dadd+0x25e>
 80019ca:	464a      	mov	r2, r9
 80019cc:	08db      	lsrs	r3, r3, #3
 80019ce:	4302      	orrs	r2, r0
 80019d0:	d138      	bne.n	8001a44 <__aeabi_dadd+0x680>
 80019d2:	074a      	lsls	r2, r1, #29
 80019d4:	4313      	orrs	r3, r2
 80019d6:	08c9      	lsrs	r1, r1, #3
 80019d8:	e646      	b.n	8001668 <__aeabi_dadd+0x2a4>
 80019da:	464b      	mov	r3, r9
 80019dc:	464a      	mov	r2, r9
 80019de:	08c0      	lsrs	r0, r0, #3
 80019e0:	075b      	lsls	r3, r3, #29
 80019e2:	4303      	orrs	r3, r0
 80019e4:	08d1      	lsrs	r1, r2, #3
 80019e6:	e61f      	b.n	8001628 <__aeabi_dadd+0x264>
 80019e8:	181c      	adds	r4, r3, r0
 80019ea:	429c      	cmp	r4, r3
 80019ec:	419b      	sbcs	r3, r3
 80019ee:	4449      	add	r1, r9
 80019f0:	468a      	mov	sl, r1
 80019f2:	425b      	negs	r3, r3
 80019f4:	449a      	add	sl, r3
 80019f6:	4653      	mov	r3, sl
 80019f8:	021b      	lsls	r3, r3, #8
 80019fa:	d400      	bmi.n	80019fe <__aeabi_dadd+0x63a>
 80019fc:	e607      	b.n	800160e <__aeabi_dadd+0x24a>
 80019fe:	4652      	mov	r2, sl
 8001a00:	4b1f      	ldr	r3, [pc, #124]	; (8001a80 <__aeabi_dadd+0x6bc>)
 8001a02:	2601      	movs	r6, #1
 8001a04:	401a      	ands	r2, r3
 8001a06:	4692      	mov	sl, r2
 8001a08:	e601      	b.n	800160e <__aeabi_dadd+0x24a>
 8001a0a:	003c      	movs	r4, r7
 8001a0c:	000e      	movs	r6, r1
 8001a0e:	3c20      	subs	r4, #32
 8001a10:	40e6      	lsrs	r6, r4
 8001a12:	2f20      	cmp	r7, #32
 8001a14:	d003      	beq.n	8001a1e <__aeabi_dadd+0x65a>
 8001a16:	2440      	movs	r4, #64	; 0x40
 8001a18:	1be4      	subs	r4, r4, r7
 8001a1a:	40a1      	lsls	r1, r4
 8001a1c:	430b      	orrs	r3, r1
 8001a1e:	001c      	movs	r4, r3
 8001a20:	1e63      	subs	r3, r4, #1
 8001a22:	419c      	sbcs	r4, r3
 8001a24:	4334      	orrs	r4, r6
 8001a26:	e65e      	b.n	80016e6 <__aeabi_dadd+0x322>
 8001a28:	4443      	add	r3, r8
 8001a2a:	4283      	cmp	r3, r0
 8001a2c:	4180      	sbcs	r0, r0
 8001a2e:	4449      	add	r1, r9
 8001a30:	468a      	mov	sl, r1
 8001a32:	4240      	negs	r0, r0
 8001a34:	001c      	movs	r4, r3
 8001a36:	4482      	add	sl, r0
 8001a38:	e6bc      	b.n	80017b4 <__aeabi_dadd+0x3f0>
 8001a3a:	4653      	mov	r3, sl
 8001a3c:	4323      	orrs	r3, r4
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dadd+0x67e>
 8001a40:	e6a9      	b.n	8001796 <__aeabi_dadd+0x3d2>
 8001a42:	e5e4      	b.n	800160e <__aeabi_dadd+0x24a>
 8001a44:	074a      	lsls	r2, r1, #29
 8001a46:	4313      	orrs	r3, r2
 8001a48:	2280      	movs	r2, #128	; 0x80
 8001a4a:	08c9      	lsrs	r1, r1, #3
 8001a4c:	0312      	lsls	r2, r2, #12
 8001a4e:	4211      	tst	r1, r2
 8001a50:	d009      	beq.n	8001a66 <__aeabi_dadd+0x6a2>
 8001a52:	4648      	mov	r0, r9
 8001a54:	08c4      	lsrs	r4, r0, #3
 8001a56:	4214      	tst	r4, r2
 8001a58:	d105      	bne.n	8001a66 <__aeabi_dadd+0x6a2>
 8001a5a:	4643      	mov	r3, r8
 8001a5c:	4665      	mov	r5, ip
 8001a5e:	0021      	movs	r1, r4
 8001a60:	08db      	lsrs	r3, r3, #3
 8001a62:	0742      	lsls	r2, r0, #29
 8001a64:	4313      	orrs	r3, r2
 8001a66:	0f5a      	lsrs	r2, r3, #29
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	08db      	lsrs	r3, r3, #3
 8001a6c:	0752      	lsls	r2, r2, #29
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	e5fa      	b.n	8001668 <__aeabi_dadd+0x2a4>
 8001a72:	2300      	movs	r3, #0
 8001a74:	4a01      	ldr	r2, [pc, #4]	; (8001a7c <__aeabi_dadd+0x6b8>)
 8001a76:	001c      	movs	r4, r3
 8001a78:	e540      	b.n	80014fc <__aeabi_dadd+0x138>
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	000007ff 	.word	0x000007ff
 8001a80:	ff7fffff 	.word	0xff7fffff

08001a84 <__aeabi_ddiv>:
 8001a84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a86:	4657      	mov	r7, sl
 8001a88:	464e      	mov	r6, r9
 8001a8a:	4645      	mov	r5, r8
 8001a8c:	46de      	mov	lr, fp
 8001a8e:	b5e0      	push	{r5, r6, r7, lr}
 8001a90:	030c      	lsls	r4, r1, #12
 8001a92:	001f      	movs	r7, r3
 8001a94:	004b      	lsls	r3, r1, #1
 8001a96:	4681      	mov	r9, r0
 8001a98:	4692      	mov	sl, r2
 8001a9a:	0005      	movs	r5, r0
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	0b24      	lsrs	r4, r4, #12
 8001aa0:	0d5b      	lsrs	r3, r3, #21
 8001aa2:	0fce      	lsrs	r6, r1, #31
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_ddiv+0x26>
 8001aa8:	e152      	b.n	8001d50 <__aeabi_ddiv+0x2cc>
 8001aaa:	4ad2      	ldr	r2, [pc, #840]	; (8001df4 <__aeabi_ddiv+0x370>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d100      	bne.n	8001ab2 <__aeabi_ddiv+0x2e>
 8001ab0:	e16e      	b.n	8001d90 <__aeabi_ddiv+0x30c>
 8001ab2:	0f42      	lsrs	r2, r0, #29
 8001ab4:	00e4      	lsls	r4, r4, #3
 8001ab6:	4314      	orrs	r4, r2
 8001ab8:	2280      	movs	r2, #128	; 0x80
 8001aba:	0412      	lsls	r2, r2, #16
 8001abc:	4322      	orrs	r2, r4
 8001abe:	4690      	mov	r8, r2
 8001ac0:	4acd      	ldr	r2, [pc, #820]	; (8001df8 <__aeabi_ddiv+0x374>)
 8001ac2:	00c5      	lsls	r5, r0, #3
 8001ac4:	4693      	mov	fp, r2
 8001ac6:	449b      	add	fp, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	4699      	mov	r9, r3
 8001acc:	9300      	str	r3, [sp, #0]
 8001ace:	033c      	lsls	r4, r7, #12
 8001ad0:	007b      	lsls	r3, r7, #1
 8001ad2:	4650      	mov	r0, sl
 8001ad4:	0b24      	lsrs	r4, r4, #12
 8001ad6:	0d5b      	lsrs	r3, r3, #21
 8001ad8:	0fff      	lsrs	r7, r7, #31
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_ddiv+0x5c>
 8001ade:	e11a      	b.n	8001d16 <__aeabi_ddiv+0x292>
 8001ae0:	4ac4      	ldr	r2, [pc, #784]	; (8001df4 <__aeabi_ddiv+0x370>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d100      	bne.n	8001ae8 <__aeabi_ddiv+0x64>
 8001ae6:	e15e      	b.n	8001da6 <__aeabi_ddiv+0x322>
 8001ae8:	0f42      	lsrs	r2, r0, #29
 8001aea:	00e4      	lsls	r4, r4, #3
 8001aec:	4322      	orrs	r2, r4
 8001aee:	2480      	movs	r4, #128	; 0x80
 8001af0:	0424      	lsls	r4, r4, #16
 8001af2:	4314      	orrs	r4, r2
 8001af4:	4ac0      	ldr	r2, [pc, #768]	; (8001df8 <__aeabi_ddiv+0x374>)
 8001af6:	00c1      	lsls	r1, r0, #3
 8001af8:	4694      	mov	ip, r2
 8001afa:	465a      	mov	r2, fp
 8001afc:	4463      	add	r3, ip
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	469b      	mov	fp, r3
 8001b02:	2000      	movs	r0, #0
 8001b04:	0033      	movs	r3, r6
 8001b06:	407b      	eors	r3, r7
 8001b08:	469a      	mov	sl, r3
 8001b0a:	464b      	mov	r3, r9
 8001b0c:	2b0f      	cmp	r3, #15
 8001b0e:	d827      	bhi.n	8001b60 <__aeabi_ddiv+0xdc>
 8001b10:	4aba      	ldr	r2, [pc, #744]	; (8001dfc <__aeabi_ddiv+0x378>)
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	58d3      	ldr	r3, [r2, r3]
 8001b16:	469f      	mov	pc, r3
 8001b18:	46b2      	mov	sl, r6
 8001b1a:	9b00      	ldr	r3, [sp, #0]
 8001b1c:	2b02      	cmp	r3, #2
 8001b1e:	d016      	beq.n	8001b4e <__aeabi_ddiv+0xca>
 8001b20:	2b03      	cmp	r3, #3
 8001b22:	d100      	bne.n	8001b26 <__aeabi_ddiv+0xa2>
 8001b24:	e287      	b.n	8002036 <__aeabi_ddiv+0x5b2>
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d000      	beq.n	8001b2c <__aeabi_ddiv+0xa8>
 8001b2a:	e0d5      	b.n	8001cd8 <__aeabi_ddiv+0x254>
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2500      	movs	r5, #0
 8001b32:	051b      	lsls	r3, r3, #20
 8001b34:	4313      	orrs	r3, r2
 8001b36:	4652      	mov	r2, sl
 8001b38:	07d2      	lsls	r2, r2, #31
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	0028      	movs	r0, r5
 8001b3e:	0019      	movs	r1, r3
 8001b40:	b005      	add	sp, #20
 8001b42:	bcf0      	pop	{r4, r5, r6, r7}
 8001b44:	46bb      	mov	fp, r7
 8001b46:	46b2      	mov	sl, r6
 8001b48:	46a9      	mov	r9, r5
 8001b4a:	46a0      	mov	r8, r4
 8001b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b4e:	2200      	movs	r2, #0
 8001b50:	2500      	movs	r5, #0
 8001b52:	4ba8      	ldr	r3, [pc, #672]	; (8001df4 <__aeabi_ddiv+0x370>)
 8001b54:	e7ed      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001b56:	46ba      	mov	sl, r7
 8001b58:	46a0      	mov	r8, r4
 8001b5a:	000d      	movs	r5, r1
 8001b5c:	9000      	str	r0, [sp, #0]
 8001b5e:	e7dc      	b.n	8001b1a <__aeabi_ddiv+0x96>
 8001b60:	4544      	cmp	r4, r8
 8001b62:	d200      	bcs.n	8001b66 <__aeabi_ddiv+0xe2>
 8001b64:	e1c4      	b.n	8001ef0 <__aeabi_ddiv+0x46c>
 8001b66:	d100      	bne.n	8001b6a <__aeabi_ddiv+0xe6>
 8001b68:	e1bf      	b.n	8001eea <__aeabi_ddiv+0x466>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	425b      	negs	r3, r3
 8001b6e:	469c      	mov	ip, r3
 8001b70:	002e      	movs	r6, r5
 8001b72:	4640      	mov	r0, r8
 8001b74:	2500      	movs	r5, #0
 8001b76:	44e3      	add	fp, ip
 8001b78:	0223      	lsls	r3, r4, #8
 8001b7a:	0e0c      	lsrs	r4, r1, #24
 8001b7c:	431c      	orrs	r4, r3
 8001b7e:	0c1b      	lsrs	r3, r3, #16
 8001b80:	4699      	mov	r9, r3
 8001b82:	0423      	lsls	r3, r4, #16
 8001b84:	020a      	lsls	r2, r1, #8
 8001b86:	0c1f      	lsrs	r7, r3, #16
 8001b88:	4649      	mov	r1, r9
 8001b8a:	9200      	str	r2, [sp, #0]
 8001b8c:	9701      	str	r7, [sp, #4]
 8001b8e:	f7fe fb5d 	bl	800024c <__aeabi_uidivmod>
 8001b92:	0002      	movs	r2, r0
 8001b94:	437a      	muls	r2, r7
 8001b96:	040b      	lsls	r3, r1, #16
 8001b98:	0c31      	lsrs	r1, r6, #16
 8001b9a:	4680      	mov	r8, r0
 8001b9c:	4319      	orrs	r1, r3
 8001b9e:	428a      	cmp	r2, r1
 8001ba0:	d907      	bls.n	8001bb2 <__aeabi_ddiv+0x12e>
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	425b      	negs	r3, r3
 8001ba6:	469c      	mov	ip, r3
 8001ba8:	1909      	adds	r1, r1, r4
 8001baa:	44e0      	add	r8, ip
 8001bac:	428c      	cmp	r4, r1
 8001bae:	d800      	bhi.n	8001bb2 <__aeabi_ddiv+0x12e>
 8001bb0:	e201      	b.n	8001fb6 <__aeabi_ddiv+0x532>
 8001bb2:	1a88      	subs	r0, r1, r2
 8001bb4:	4649      	mov	r1, r9
 8001bb6:	f7fe fb49 	bl	800024c <__aeabi_uidivmod>
 8001bba:	9a01      	ldr	r2, [sp, #4]
 8001bbc:	0436      	lsls	r6, r6, #16
 8001bbe:	4342      	muls	r2, r0
 8001bc0:	0409      	lsls	r1, r1, #16
 8001bc2:	0c36      	lsrs	r6, r6, #16
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	430e      	orrs	r6, r1
 8001bc8:	42b2      	cmp	r2, r6
 8001bca:	d904      	bls.n	8001bd6 <__aeabi_ddiv+0x152>
 8001bcc:	1936      	adds	r6, r6, r4
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	42b4      	cmp	r4, r6
 8001bd2:	d800      	bhi.n	8001bd6 <__aeabi_ddiv+0x152>
 8001bd4:	e1e9      	b.n	8001faa <__aeabi_ddiv+0x526>
 8001bd6:	1ab0      	subs	r0, r6, r2
 8001bd8:	4642      	mov	r2, r8
 8001bda:	9e00      	ldr	r6, [sp, #0]
 8001bdc:	0412      	lsls	r2, r2, #16
 8001bde:	431a      	orrs	r2, r3
 8001be0:	0c33      	lsrs	r3, r6, #16
 8001be2:	001f      	movs	r7, r3
 8001be4:	0c11      	lsrs	r1, r2, #16
 8001be6:	4690      	mov	r8, r2
 8001be8:	9302      	str	r3, [sp, #8]
 8001bea:	0413      	lsls	r3, r2, #16
 8001bec:	0432      	lsls	r2, r6, #16
 8001bee:	0c16      	lsrs	r6, r2, #16
 8001bf0:	0032      	movs	r2, r6
 8001bf2:	0c1b      	lsrs	r3, r3, #16
 8001bf4:	435a      	muls	r2, r3
 8001bf6:	9603      	str	r6, [sp, #12]
 8001bf8:	437b      	muls	r3, r7
 8001bfa:	434e      	muls	r6, r1
 8001bfc:	4379      	muls	r1, r7
 8001bfe:	0c17      	lsrs	r7, r2, #16
 8001c00:	46bc      	mov	ip, r7
 8001c02:	199b      	adds	r3, r3, r6
 8001c04:	4463      	add	r3, ip
 8001c06:	429e      	cmp	r6, r3
 8001c08:	d903      	bls.n	8001c12 <__aeabi_ddiv+0x18e>
 8001c0a:	2680      	movs	r6, #128	; 0x80
 8001c0c:	0276      	lsls	r6, r6, #9
 8001c0e:	46b4      	mov	ip, r6
 8001c10:	4461      	add	r1, ip
 8001c12:	0c1e      	lsrs	r6, r3, #16
 8001c14:	1871      	adds	r1, r6, r1
 8001c16:	0416      	lsls	r6, r2, #16
 8001c18:	041b      	lsls	r3, r3, #16
 8001c1a:	0c36      	lsrs	r6, r6, #16
 8001c1c:	199e      	adds	r6, r3, r6
 8001c1e:	4288      	cmp	r0, r1
 8001c20:	d302      	bcc.n	8001c28 <__aeabi_ddiv+0x1a4>
 8001c22:	d112      	bne.n	8001c4a <__aeabi_ddiv+0x1c6>
 8001c24:	42b5      	cmp	r5, r6
 8001c26:	d210      	bcs.n	8001c4a <__aeabi_ddiv+0x1c6>
 8001c28:	4643      	mov	r3, r8
 8001c2a:	1e5a      	subs	r2, r3, #1
 8001c2c:	9b00      	ldr	r3, [sp, #0]
 8001c2e:	469c      	mov	ip, r3
 8001c30:	4465      	add	r5, ip
 8001c32:	001f      	movs	r7, r3
 8001c34:	429d      	cmp	r5, r3
 8001c36:	419b      	sbcs	r3, r3
 8001c38:	425b      	negs	r3, r3
 8001c3a:	191b      	adds	r3, r3, r4
 8001c3c:	18c0      	adds	r0, r0, r3
 8001c3e:	4284      	cmp	r4, r0
 8001c40:	d200      	bcs.n	8001c44 <__aeabi_ddiv+0x1c0>
 8001c42:	e19e      	b.n	8001f82 <__aeabi_ddiv+0x4fe>
 8001c44:	d100      	bne.n	8001c48 <__aeabi_ddiv+0x1c4>
 8001c46:	e199      	b.n	8001f7c <__aeabi_ddiv+0x4f8>
 8001c48:	4690      	mov	r8, r2
 8001c4a:	1bae      	subs	r6, r5, r6
 8001c4c:	42b5      	cmp	r5, r6
 8001c4e:	41ad      	sbcs	r5, r5
 8001c50:	1a40      	subs	r0, r0, r1
 8001c52:	426d      	negs	r5, r5
 8001c54:	1b40      	subs	r0, r0, r5
 8001c56:	4284      	cmp	r4, r0
 8001c58:	d100      	bne.n	8001c5c <__aeabi_ddiv+0x1d8>
 8001c5a:	e1d2      	b.n	8002002 <__aeabi_ddiv+0x57e>
 8001c5c:	4649      	mov	r1, r9
 8001c5e:	f7fe faf5 	bl	800024c <__aeabi_uidivmod>
 8001c62:	9a01      	ldr	r2, [sp, #4]
 8001c64:	040b      	lsls	r3, r1, #16
 8001c66:	4342      	muls	r2, r0
 8001c68:	0c31      	lsrs	r1, r6, #16
 8001c6a:	0005      	movs	r5, r0
 8001c6c:	4319      	orrs	r1, r3
 8001c6e:	428a      	cmp	r2, r1
 8001c70:	d900      	bls.n	8001c74 <__aeabi_ddiv+0x1f0>
 8001c72:	e16c      	b.n	8001f4e <__aeabi_ddiv+0x4ca>
 8001c74:	1a88      	subs	r0, r1, r2
 8001c76:	4649      	mov	r1, r9
 8001c78:	f7fe fae8 	bl	800024c <__aeabi_uidivmod>
 8001c7c:	9a01      	ldr	r2, [sp, #4]
 8001c7e:	0436      	lsls	r6, r6, #16
 8001c80:	4342      	muls	r2, r0
 8001c82:	0409      	lsls	r1, r1, #16
 8001c84:	0c36      	lsrs	r6, r6, #16
 8001c86:	0003      	movs	r3, r0
 8001c88:	430e      	orrs	r6, r1
 8001c8a:	42b2      	cmp	r2, r6
 8001c8c:	d900      	bls.n	8001c90 <__aeabi_ddiv+0x20c>
 8001c8e:	e153      	b.n	8001f38 <__aeabi_ddiv+0x4b4>
 8001c90:	9803      	ldr	r0, [sp, #12]
 8001c92:	1ab6      	subs	r6, r6, r2
 8001c94:	0002      	movs	r2, r0
 8001c96:	042d      	lsls	r5, r5, #16
 8001c98:	431d      	orrs	r5, r3
 8001c9a:	9f02      	ldr	r7, [sp, #8]
 8001c9c:	042b      	lsls	r3, r5, #16
 8001c9e:	0c1b      	lsrs	r3, r3, #16
 8001ca0:	435a      	muls	r2, r3
 8001ca2:	437b      	muls	r3, r7
 8001ca4:	469c      	mov	ip, r3
 8001ca6:	0c29      	lsrs	r1, r5, #16
 8001ca8:	4348      	muls	r0, r1
 8001caa:	0c13      	lsrs	r3, r2, #16
 8001cac:	4484      	add	ip, r0
 8001cae:	4463      	add	r3, ip
 8001cb0:	4379      	muls	r1, r7
 8001cb2:	4298      	cmp	r0, r3
 8001cb4:	d903      	bls.n	8001cbe <__aeabi_ddiv+0x23a>
 8001cb6:	2080      	movs	r0, #128	; 0x80
 8001cb8:	0240      	lsls	r0, r0, #9
 8001cba:	4684      	mov	ip, r0
 8001cbc:	4461      	add	r1, ip
 8001cbe:	0c18      	lsrs	r0, r3, #16
 8001cc0:	0412      	lsls	r2, r2, #16
 8001cc2:	041b      	lsls	r3, r3, #16
 8001cc4:	0c12      	lsrs	r2, r2, #16
 8001cc6:	1840      	adds	r0, r0, r1
 8001cc8:	189b      	adds	r3, r3, r2
 8001cca:	4286      	cmp	r6, r0
 8001ccc:	d200      	bcs.n	8001cd0 <__aeabi_ddiv+0x24c>
 8001cce:	e100      	b.n	8001ed2 <__aeabi_ddiv+0x44e>
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_ddiv+0x250>
 8001cd2:	e0fb      	b.n	8001ecc <__aeabi_ddiv+0x448>
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	431d      	orrs	r5, r3
 8001cd8:	4b49      	ldr	r3, [pc, #292]	; (8001e00 <__aeabi_ddiv+0x37c>)
 8001cda:	445b      	add	r3, fp
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	dc00      	bgt.n	8001ce2 <__aeabi_ddiv+0x25e>
 8001ce0:	e0aa      	b.n	8001e38 <__aeabi_ddiv+0x3b4>
 8001ce2:	076a      	lsls	r2, r5, #29
 8001ce4:	d000      	beq.n	8001ce8 <__aeabi_ddiv+0x264>
 8001ce6:	e13d      	b.n	8001f64 <__aeabi_ddiv+0x4e0>
 8001ce8:	08e9      	lsrs	r1, r5, #3
 8001cea:	4642      	mov	r2, r8
 8001cec:	01d2      	lsls	r2, r2, #7
 8001cee:	d506      	bpl.n	8001cfe <__aeabi_ddiv+0x27a>
 8001cf0:	4642      	mov	r2, r8
 8001cf2:	4b44      	ldr	r3, [pc, #272]	; (8001e04 <__aeabi_ddiv+0x380>)
 8001cf4:	401a      	ands	r2, r3
 8001cf6:	2380      	movs	r3, #128	; 0x80
 8001cf8:	4690      	mov	r8, r2
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	445b      	add	r3, fp
 8001cfe:	4a42      	ldr	r2, [pc, #264]	; (8001e08 <__aeabi_ddiv+0x384>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	dd00      	ble.n	8001d06 <__aeabi_ddiv+0x282>
 8001d04:	e723      	b.n	8001b4e <__aeabi_ddiv+0xca>
 8001d06:	4642      	mov	r2, r8
 8001d08:	055b      	lsls	r3, r3, #21
 8001d0a:	0755      	lsls	r5, r2, #29
 8001d0c:	0252      	lsls	r2, r2, #9
 8001d0e:	430d      	orrs	r5, r1
 8001d10:	0b12      	lsrs	r2, r2, #12
 8001d12:	0d5b      	lsrs	r3, r3, #21
 8001d14:	e70d      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001d16:	4651      	mov	r1, sl
 8001d18:	4321      	orrs	r1, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_ddiv+0x29a>
 8001d1c:	e07c      	b.n	8001e18 <__aeabi_ddiv+0x394>
 8001d1e:	2c00      	cmp	r4, #0
 8001d20:	d100      	bne.n	8001d24 <__aeabi_ddiv+0x2a0>
 8001d22:	e0fb      	b.n	8001f1c <__aeabi_ddiv+0x498>
 8001d24:	0020      	movs	r0, r4
 8001d26:	f001 fa63 	bl	80031f0 <__clzsi2>
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	3a0b      	subs	r2, #11
 8001d2e:	231d      	movs	r3, #29
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	4652      	mov	r2, sl
 8001d34:	0001      	movs	r1, r0
 8001d36:	40da      	lsrs	r2, r3
 8001d38:	4653      	mov	r3, sl
 8001d3a:	3908      	subs	r1, #8
 8001d3c:	408b      	lsls	r3, r1
 8001d3e:	408c      	lsls	r4, r1
 8001d40:	0019      	movs	r1, r3
 8001d42:	4314      	orrs	r4, r2
 8001d44:	4b31      	ldr	r3, [pc, #196]	; (8001e0c <__aeabi_ddiv+0x388>)
 8001d46:	4458      	add	r0, fp
 8001d48:	469b      	mov	fp, r3
 8001d4a:	4483      	add	fp, r0
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	e6d9      	b.n	8001b04 <__aeabi_ddiv+0x80>
 8001d50:	0003      	movs	r3, r0
 8001d52:	4323      	orrs	r3, r4
 8001d54:	4698      	mov	r8, r3
 8001d56:	d044      	beq.n	8001de2 <__aeabi_ddiv+0x35e>
 8001d58:	2c00      	cmp	r4, #0
 8001d5a:	d100      	bne.n	8001d5e <__aeabi_ddiv+0x2da>
 8001d5c:	e0cf      	b.n	8001efe <__aeabi_ddiv+0x47a>
 8001d5e:	0020      	movs	r0, r4
 8001d60:	f001 fa46 	bl	80031f0 <__clzsi2>
 8001d64:	0001      	movs	r1, r0
 8001d66:	0002      	movs	r2, r0
 8001d68:	390b      	subs	r1, #11
 8001d6a:	231d      	movs	r3, #29
 8001d6c:	1a5b      	subs	r3, r3, r1
 8001d6e:	4649      	mov	r1, r9
 8001d70:	0010      	movs	r0, r2
 8001d72:	40d9      	lsrs	r1, r3
 8001d74:	3808      	subs	r0, #8
 8001d76:	4084      	lsls	r4, r0
 8001d78:	000b      	movs	r3, r1
 8001d7a:	464d      	mov	r5, r9
 8001d7c:	4323      	orrs	r3, r4
 8001d7e:	4698      	mov	r8, r3
 8001d80:	4085      	lsls	r5, r0
 8001d82:	4b23      	ldr	r3, [pc, #140]	; (8001e10 <__aeabi_ddiv+0x38c>)
 8001d84:	1a9b      	subs	r3, r3, r2
 8001d86:	469b      	mov	fp, r3
 8001d88:	2300      	movs	r3, #0
 8001d8a:	4699      	mov	r9, r3
 8001d8c:	9300      	str	r3, [sp, #0]
 8001d8e:	e69e      	b.n	8001ace <__aeabi_ddiv+0x4a>
 8001d90:	0002      	movs	r2, r0
 8001d92:	4322      	orrs	r2, r4
 8001d94:	4690      	mov	r8, r2
 8001d96:	d11d      	bne.n	8001dd4 <__aeabi_ddiv+0x350>
 8001d98:	2208      	movs	r2, #8
 8001d9a:	469b      	mov	fp, r3
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	2500      	movs	r5, #0
 8001da0:	4691      	mov	r9, r2
 8001da2:	9300      	str	r3, [sp, #0]
 8001da4:	e693      	b.n	8001ace <__aeabi_ddiv+0x4a>
 8001da6:	4651      	mov	r1, sl
 8001da8:	4321      	orrs	r1, r4
 8001daa:	d109      	bne.n	8001dc0 <__aeabi_ddiv+0x33c>
 8001dac:	2302      	movs	r3, #2
 8001dae:	464a      	mov	r2, r9
 8001db0:	431a      	orrs	r2, r3
 8001db2:	4b18      	ldr	r3, [pc, #96]	; (8001e14 <__aeabi_ddiv+0x390>)
 8001db4:	4691      	mov	r9, r2
 8001db6:	469c      	mov	ip, r3
 8001db8:	2400      	movs	r4, #0
 8001dba:	2002      	movs	r0, #2
 8001dbc:	44e3      	add	fp, ip
 8001dbe:	e6a1      	b.n	8001b04 <__aeabi_ddiv+0x80>
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	464a      	mov	r2, r9
 8001dc4:	431a      	orrs	r2, r3
 8001dc6:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <__aeabi_ddiv+0x390>)
 8001dc8:	4691      	mov	r9, r2
 8001dca:	469c      	mov	ip, r3
 8001dcc:	4651      	mov	r1, sl
 8001dce:	2003      	movs	r0, #3
 8001dd0:	44e3      	add	fp, ip
 8001dd2:	e697      	b.n	8001b04 <__aeabi_ddiv+0x80>
 8001dd4:	220c      	movs	r2, #12
 8001dd6:	469b      	mov	fp, r3
 8001dd8:	2303      	movs	r3, #3
 8001dda:	46a0      	mov	r8, r4
 8001ddc:	4691      	mov	r9, r2
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	e675      	b.n	8001ace <__aeabi_ddiv+0x4a>
 8001de2:	2304      	movs	r3, #4
 8001de4:	4699      	mov	r9, r3
 8001de6:	2300      	movs	r3, #0
 8001de8:	469b      	mov	fp, r3
 8001dea:	3301      	adds	r3, #1
 8001dec:	2500      	movs	r5, #0
 8001dee:	9300      	str	r3, [sp, #0]
 8001df0:	e66d      	b.n	8001ace <__aeabi_ddiv+0x4a>
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	000007ff 	.word	0x000007ff
 8001df8:	fffffc01 	.word	0xfffffc01
 8001dfc:	0800a6d0 	.word	0x0800a6d0
 8001e00:	000003ff 	.word	0x000003ff
 8001e04:	feffffff 	.word	0xfeffffff
 8001e08:	000007fe 	.word	0x000007fe
 8001e0c:	000003f3 	.word	0x000003f3
 8001e10:	fffffc0d 	.word	0xfffffc0d
 8001e14:	fffff801 	.word	0xfffff801
 8001e18:	464a      	mov	r2, r9
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	4691      	mov	r9, r2
 8001e20:	2400      	movs	r4, #0
 8001e22:	2001      	movs	r0, #1
 8001e24:	e66e      	b.n	8001b04 <__aeabi_ddiv+0x80>
 8001e26:	2300      	movs	r3, #0
 8001e28:	2280      	movs	r2, #128	; 0x80
 8001e2a:	469a      	mov	sl, r3
 8001e2c:	2500      	movs	r5, #0
 8001e2e:	4b88      	ldr	r3, [pc, #544]	; (8002050 <__aeabi_ddiv+0x5cc>)
 8001e30:	0312      	lsls	r2, r2, #12
 8001e32:	e67e      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001e34:	2501      	movs	r5, #1
 8001e36:	426d      	negs	r5, r5
 8001e38:	2201      	movs	r2, #1
 8001e3a:	1ad2      	subs	r2, r2, r3
 8001e3c:	2a38      	cmp	r2, #56	; 0x38
 8001e3e:	dd00      	ble.n	8001e42 <__aeabi_ddiv+0x3be>
 8001e40:	e674      	b.n	8001b2c <__aeabi_ddiv+0xa8>
 8001e42:	2a1f      	cmp	r2, #31
 8001e44:	dc00      	bgt.n	8001e48 <__aeabi_ddiv+0x3c4>
 8001e46:	e0bd      	b.n	8001fc4 <__aeabi_ddiv+0x540>
 8001e48:	211f      	movs	r1, #31
 8001e4a:	4249      	negs	r1, r1
 8001e4c:	1acb      	subs	r3, r1, r3
 8001e4e:	4641      	mov	r1, r8
 8001e50:	40d9      	lsrs	r1, r3
 8001e52:	000b      	movs	r3, r1
 8001e54:	2a20      	cmp	r2, #32
 8001e56:	d004      	beq.n	8001e62 <__aeabi_ddiv+0x3de>
 8001e58:	4641      	mov	r1, r8
 8001e5a:	4a7e      	ldr	r2, [pc, #504]	; (8002054 <__aeabi_ddiv+0x5d0>)
 8001e5c:	445a      	add	r2, fp
 8001e5e:	4091      	lsls	r1, r2
 8001e60:	430d      	orrs	r5, r1
 8001e62:	0029      	movs	r1, r5
 8001e64:	1e4a      	subs	r2, r1, #1
 8001e66:	4191      	sbcs	r1, r2
 8001e68:	4319      	orrs	r1, r3
 8001e6a:	2307      	movs	r3, #7
 8001e6c:	001d      	movs	r5, r3
 8001e6e:	2200      	movs	r2, #0
 8001e70:	400d      	ands	r5, r1
 8001e72:	420b      	tst	r3, r1
 8001e74:	d100      	bne.n	8001e78 <__aeabi_ddiv+0x3f4>
 8001e76:	e0d0      	b.n	800201a <__aeabi_ddiv+0x596>
 8001e78:	220f      	movs	r2, #15
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	400a      	ands	r2, r1
 8001e7e:	2a04      	cmp	r2, #4
 8001e80:	d100      	bne.n	8001e84 <__aeabi_ddiv+0x400>
 8001e82:	e0c7      	b.n	8002014 <__aeabi_ddiv+0x590>
 8001e84:	1d0a      	adds	r2, r1, #4
 8001e86:	428a      	cmp	r2, r1
 8001e88:	4189      	sbcs	r1, r1
 8001e8a:	4249      	negs	r1, r1
 8001e8c:	185b      	adds	r3, r3, r1
 8001e8e:	0011      	movs	r1, r2
 8001e90:	021a      	lsls	r2, r3, #8
 8001e92:	d400      	bmi.n	8001e96 <__aeabi_ddiv+0x412>
 8001e94:	e0be      	b.n	8002014 <__aeabi_ddiv+0x590>
 8001e96:	2301      	movs	r3, #1
 8001e98:	2200      	movs	r2, #0
 8001e9a:	2500      	movs	r5, #0
 8001e9c:	e649      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001e9e:	2280      	movs	r2, #128	; 0x80
 8001ea0:	4643      	mov	r3, r8
 8001ea2:	0312      	lsls	r2, r2, #12
 8001ea4:	4213      	tst	r3, r2
 8001ea6:	d008      	beq.n	8001eba <__aeabi_ddiv+0x436>
 8001ea8:	4214      	tst	r4, r2
 8001eaa:	d106      	bne.n	8001eba <__aeabi_ddiv+0x436>
 8001eac:	4322      	orrs	r2, r4
 8001eae:	0312      	lsls	r2, r2, #12
 8001eb0:	46ba      	mov	sl, r7
 8001eb2:	000d      	movs	r5, r1
 8001eb4:	4b66      	ldr	r3, [pc, #408]	; (8002050 <__aeabi_ddiv+0x5cc>)
 8001eb6:	0b12      	lsrs	r2, r2, #12
 8001eb8:	e63b      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001eba:	2280      	movs	r2, #128	; 0x80
 8001ebc:	4643      	mov	r3, r8
 8001ebe:	0312      	lsls	r2, r2, #12
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	0312      	lsls	r2, r2, #12
 8001ec4:	46b2      	mov	sl, r6
 8001ec6:	4b62      	ldr	r3, [pc, #392]	; (8002050 <__aeabi_ddiv+0x5cc>)
 8001ec8:	0b12      	lsrs	r2, r2, #12
 8001eca:	e632      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_ddiv+0x44e>
 8001ed0:	e702      	b.n	8001cd8 <__aeabi_ddiv+0x254>
 8001ed2:	19a6      	adds	r6, r4, r6
 8001ed4:	1e6a      	subs	r2, r5, #1
 8001ed6:	42a6      	cmp	r6, r4
 8001ed8:	d200      	bcs.n	8001edc <__aeabi_ddiv+0x458>
 8001eda:	e089      	b.n	8001ff0 <__aeabi_ddiv+0x56c>
 8001edc:	4286      	cmp	r6, r0
 8001ede:	d200      	bcs.n	8001ee2 <__aeabi_ddiv+0x45e>
 8001ee0:	e09f      	b.n	8002022 <__aeabi_ddiv+0x59e>
 8001ee2:	d100      	bne.n	8001ee6 <__aeabi_ddiv+0x462>
 8001ee4:	e0af      	b.n	8002046 <__aeabi_ddiv+0x5c2>
 8001ee6:	0015      	movs	r5, r2
 8001ee8:	e6f4      	b.n	8001cd4 <__aeabi_ddiv+0x250>
 8001eea:	42a9      	cmp	r1, r5
 8001eec:	d900      	bls.n	8001ef0 <__aeabi_ddiv+0x46c>
 8001eee:	e63c      	b.n	8001b6a <__aeabi_ddiv+0xe6>
 8001ef0:	4643      	mov	r3, r8
 8001ef2:	07de      	lsls	r6, r3, #31
 8001ef4:	0858      	lsrs	r0, r3, #1
 8001ef6:	086b      	lsrs	r3, r5, #1
 8001ef8:	431e      	orrs	r6, r3
 8001efa:	07ed      	lsls	r5, r5, #31
 8001efc:	e63c      	b.n	8001b78 <__aeabi_ddiv+0xf4>
 8001efe:	f001 f977 	bl	80031f0 <__clzsi2>
 8001f02:	0001      	movs	r1, r0
 8001f04:	0002      	movs	r2, r0
 8001f06:	3115      	adds	r1, #21
 8001f08:	3220      	adds	r2, #32
 8001f0a:	291c      	cmp	r1, #28
 8001f0c:	dc00      	bgt.n	8001f10 <__aeabi_ddiv+0x48c>
 8001f0e:	e72c      	b.n	8001d6a <__aeabi_ddiv+0x2e6>
 8001f10:	464b      	mov	r3, r9
 8001f12:	3808      	subs	r0, #8
 8001f14:	4083      	lsls	r3, r0
 8001f16:	2500      	movs	r5, #0
 8001f18:	4698      	mov	r8, r3
 8001f1a:	e732      	b.n	8001d82 <__aeabi_ddiv+0x2fe>
 8001f1c:	f001 f968 	bl	80031f0 <__clzsi2>
 8001f20:	0003      	movs	r3, r0
 8001f22:	001a      	movs	r2, r3
 8001f24:	3215      	adds	r2, #21
 8001f26:	3020      	adds	r0, #32
 8001f28:	2a1c      	cmp	r2, #28
 8001f2a:	dc00      	bgt.n	8001f2e <__aeabi_ddiv+0x4aa>
 8001f2c:	e6ff      	b.n	8001d2e <__aeabi_ddiv+0x2aa>
 8001f2e:	4654      	mov	r4, sl
 8001f30:	3b08      	subs	r3, #8
 8001f32:	2100      	movs	r1, #0
 8001f34:	409c      	lsls	r4, r3
 8001f36:	e705      	b.n	8001d44 <__aeabi_ddiv+0x2c0>
 8001f38:	1936      	adds	r6, r6, r4
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	42b4      	cmp	r4, r6
 8001f3e:	d900      	bls.n	8001f42 <__aeabi_ddiv+0x4be>
 8001f40:	e6a6      	b.n	8001c90 <__aeabi_ddiv+0x20c>
 8001f42:	42b2      	cmp	r2, r6
 8001f44:	d800      	bhi.n	8001f48 <__aeabi_ddiv+0x4c4>
 8001f46:	e6a3      	b.n	8001c90 <__aeabi_ddiv+0x20c>
 8001f48:	1e83      	subs	r3, r0, #2
 8001f4a:	1936      	adds	r6, r6, r4
 8001f4c:	e6a0      	b.n	8001c90 <__aeabi_ddiv+0x20c>
 8001f4e:	1909      	adds	r1, r1, r4
 8001f50:	3d01      	subs	r5, #1
 8001f52:	428c      	cmp	r4, r1
 8001f54:	d900      	bls.n	8001f58 <__aeabi_ddiv+0x4d4>
 8001f56:	e68d      	b.n	8001c74 <__aeabi_ddiv+0x1f0>
 8001f58:	428a      	cmp	r2, r1
 8001f5a:	d800      	bhi.n	8001f5e <__aeabi_ddiv+0x4da>
 8001f5c:	e68a      	b.n	8001c74 <__aeabi_ddiv+0x1f0>
 8001f5e:	1e85      	subs	r5, r0, #2
 8001f60:	1909      	adds	r1, r1, r4
 8001f62:	e687      	b.n	8001c74 <__aeabi_ddiv+0x1f0>
 8001f64:	220f      	movs	r2, #15
 8001f66:	402a      	ands	r2, r5
 8001f68:	2a04      	cmp	r2, #4
 8001f6a:	d100      	bne.n	8001f6e <__aeabi_ddiv+0x4ea>
 8001f6c:	e6bc      	b.n	8001ce8 <__aeabi_ddiv+0x264>
 8001f6e:	1d29      	adds	r1, r5, #4
 8001f70:	42a9      	cmp	r1, r5
 8001f72:	41ad      	sbcs	r5, r5
 8001f74:	426d      	negs	r5, r5
 8001f76:	08c9      	lsrs	r1, r1, #3
 8001f78:	44a8      	add	r8, r5
 8001f7a:	e6b6      	b.n	8001cea <__aeabi_ddiv+0x266>
 8001f7c:	42af      	cmp	r7, r5
 8001f7e:	d900      	bls.n	8001f82 <__aeabi_ddiv+0x4fe>
 8001f80:	e662      	b.n	8001c48 <__aeabi_ddiv+0x1c4>
 8001f82:	4281      	cmp	r1, r0
 8001f84:	d804      	bhi.n	8001f90 <__aeabi_ddiv+0x50c>
 8001f86:	d000      	beq.n	8001f8a <__aeabi_ddiv+0x506>
 8001f88:	e65e      	b.n	8001c48 <__aeabi_ddiv+0x1c4>
 8001f8a:	42ae      	cmp	r6, r5
 8001f8c:	d800      	bhi.n	8001f90 <__aeabi_ddiv+0x50c>
 8001f8e:	e65b      	b.n	8001c48 <__aeabi_ddiv+0x1c4>
 8001f90:	2302      	movs	r3, #2
 8001f92:	425b      	negs	r3, r3
 8001f94:	469c      	mov	ip, r3
 8001f96:	9b00      	ldr	r3, [sp, #0]
 8001f98:	44e0      	add	r8, ip
 8001f9a:	469c      	mov	ip, r3
 8001f9c:	4465      	add	r5, ip
 8001f9e:	429d      	cmp	r5, r3
 8001fa0:	419b      	sbcs	r3, r3
 8001fa2:	425b      	negs	r3, r3
 8001fa4:	191b      	adds	r3, r3, r4
 8001fa6:	18c0      	adds	r0, r0, r3
 8001fa8:	e64f      	b.n	8001c4a <__aeabi_ddiv+0x1c6>
 8001faa:	42b2      	cmp	r2, r6
 8001fac:	d800      	bhi.n	8001fb0 <__aeabi_ddiv+0x52c>
 8001fae:	e612      	b.n	8001bd6 <__aeabi_ddiv+0x152>
 8001fb0:	1e83      	subs	r3, r0, #2
 8001fb2:	1936      	adds	r6, r6, r4
 8001fb4:	e60f      	b.n	8001bd6 <__aeabi_ddiv+0x152>
 8001fb6:	428a      	cmp	r2, r1
 8001fb8:	d800      	bhi.n	8001fbc <__aeabi_ddiv+0x538>
 8001fba:	e5fa      	b.n	8001bb2 <__aeabi_ddiv+0x12e>
 8001fbc:	1e83      	subs	r3, r0, #2
 8001fbe:	4698      	mov	r8, r3
 8001fc0:	1909      	adds	r1, r1, r4
 8001fc2:	e5f6      	b.n	8001bb2 <__aeabi_ddiv+0x12e>
 8001fc4:	4b24      	ldr	r3, [pc, #144]	; (8002058 <__aeabi_ddiv+0x5d4>)
 8001fc6:	0028      	movs	r0, r5
 8001fc8:	445b      	add	r3, fp
 8001fca:	4641      	mov	r1, r8
 8001fcc:	409d      	lsls	r5, r3
 8001fce:	4099      	lsls	r1, r3
 8001fd0:	40d0      	lsrs	r0, r2
 8001fd2:	1e6b      	subs	r3, r5, #1
 8001fd4:	419d      	sbcs	r5, r3
 8001fd6:	4643      	mov	r3, r8
 8001fd8:	4301      	orrs	r1, r0
 8001fda:	4329      	orrs	r1, r5
 8001fdc:	40d3      	lsrs	r3, r2
 8001fde:	074a      	lsls	r2, r1, #29
 8001fe0:	d100      	bne.n	8001fe4 <__aeabi_ddiv+0x560>
 8001fe2:	e755      	b.n	8001e90 <__aeabi_ddiv+0x40c>
 8001fe4:	220f      	movs	r2, #15
 8001fe6:	400a      	ands	r2, r1
 8001fe8:	2a04      	cmp	r2, #4
 8001fea:	d000      	beq.n	8001fee <__aeabi_ddiv+0x56a>
 8001fec:	e74a      	b.n	8001e84 <__aeabi_ddiv+0x400>
 8001fee:	e74f      	b.n	8001e90 <__aeabi_ddiv+0x40c>
 8001ff0:	0015      	movs	r5, r2
 8001ff2:	4286      	cmp	r6, r0
 8001ff4:	d000      	beq.n	8001ff8 <__aeabi_ddiv+0x574>
 8001ff6:	e66d      	b.n	8001cd4 <__aeabi_ddiv+0x250>
 8001ff8:	9a00      	ldr	r2, [sp, #0]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d000      	beq.n	8002000 <__aeabi_ddiv+0x57c>
 8001ffe:	e669      	b.n	8001cd4 <__aeabi_ddiv+0x250>
 8002000:	e66a      	b.n	8001cd8 <__aeabi_ddiv+0x254>
 8002002:	4b16      	ldr	r3, [pc, #88]	; (800205c <__aeabi_ddiv+0x5d8>)
 8002004:	445b      	add	r3, fp
 8002006:	2b00      	cmp	r3, #0
 8002008:	dc00      	bgt.n	800200c <__aeabi_ddiv+0x588>
 800200a:	e713      	b.n	8001e34 <__aeabi_ddiv+0x3b0>
 800200c:	2501      	movs	r5, #1
 800200e:	2100      	movs	r1, #0
 8002010:	44a8      	add	r8, r5
 8002012:	e66a      	b.n	8001cea <__aeabi_ddiv+0x266>
 8002014:	075d      	lsls	r5, r3, #29
 8002016:	025b      	lsls	r3, r3, #9
 8002018:	0b1a      	lsrs	r2, r3, #12
 800201a:	08c9      	lsrs	r1, r1, #3
 800201c:	2300      	movs	r3, #0
 800201e:	430d      	orrs	r5, r1
 8002020:	e587      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8002022:	9900      	ldr	r1, [sp, #0]
 8002024:	3d02      	subs	r5, #2
 8002026:	004a      	lsls	r2, r1, #1
 8002028:	428a      	cmp	r2, r1
 800202a:	41bf      	sbcs	r7, r7
 800202c:	427f      	negs	r7, r7
 800202e:	193f      	adds	r7, r7, r4
 8002030:	19f6      	adds	r6, r6, r7
 8002032:	9200      	str	r2, [sp, #0]
 8002034:	e7dd      	b.n	8001ff2 <__aeabi_ddiv+0x56e>
 8002036:	2280      	movs	r2, #128	; 0x80
 8002038:	4643      	mov	r3, r8
 800203a:	0312      	lsls	r2, r2, #12
 800203c:	431a      	orrs	r2, r3
 800203e:	0312      	lsls	r2, r2, #12
 8002040:	4b03      	ldr	r3, [pc, #12]	; (8002050 <__aeabi_ddiv+0x5cc>)
 8002042:	0b12      	lsrs	r2, r2, #12
 8002044:	e575      	b.n	8001b32 <__aeabi_ddiv+0xae>
 8002046:	9900      	ldr	r1, [sp, #0]
 8002048:	4299      	cmp	r1, r3
 800204a:	d3ea      	bcc.n	8002022 <__aeabi_ddiv+0x59e>
 800204c:	0015      	movs	r5, r2
 800204e:	e7d3      	b.n	8001ff8 <__aeabi_ddiv+0x574>
 8002050:	000007ff 	.word	0x000007ff
 8002054:	0000043e 	.word	0x0000043e
 8002058:	0000041e 	.word	0x0000041e
 800205c:	000003ff 	.word	0x000003ff

08002060 <__eqdf2>:
 8002060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002062:	464e      	mov	r6, r9
 8002064:	4645      	mov	r5, r8
 8002066:	46de      	mov	lr, fp
 8002068:	4657      	mov	r7, sl
 800206a:	4690      	mov	r8, r2
 800206c:	b5e0      	push	{r5, r6, r7, lr}
 800206e:	0017      	movs	r7, r2
 8002070:	031a      	lsls	r2, r3, #12
 8002072:	0b12      	lsrs	r2, r2, #12
 8002074:	0005      	movs	r5, r0
 8002076:	4684      	mov	ip, r0
 8002078:	4819      	ldr	r0, [pc, #100]	; (80020e0 <__eqdf2+0x80>)
 800207a:	030e      	lsls	r6, r1, #12
 800207c:	004c      	lsls	r4, r1, #1
 800207e:	4691      	mov	r9, r2
 8002080:	005a      	lsls	r2, r3, #1
 8002082:	0fdb      	lsrs	r3, r3, #31
 8002084:	469b      	mov	fp, r3
 8002086:	0b36      	lsrs	r6, r6, #12
 8002088:	0d64      	lsrs	r4, r4, #21
 800208a:	0fc9      	lsrs	r1, r1, #31
 800208c:	0d52      	lsrs	r2, r2, #21
 800208e:	4284      	cmp	r4, r0
 8002090:	d019      	beq.n	80020c6 <__eqdf2+0x66>
 8002092:	4282      	cmp	r2, r0
 8002094:	d010      	beq.n	80020b8 <__eqdf2+0x58>
 8002096:	2001      	movs	r0, #1
 8002098:	4294      	cmp	r4, r2
 800209a:	d10e      	bne.n	80020ba <__eqdf2+0x5a>
 800209c:	454e      	cmp	r6, r9
 800209e:	d10c      	bne.n	80020ba <__eqdf2+0x5a>
 80020a0:	2001      	movs	r0, #1
 80020a2:	45c4      	cmp	ip, r8
 80020a4:	d109      	bne.n	80020ba <__eqdf2+0x5a>
 80020a6:	4559      	cmp	r1, fp
 80020a8:	d017      	beq.n	80020da <__eqdf2+0x7a>
 80020aa:	2c00      	cmp	r4, #0
 80020ac:	d105      	bne.n	80020ba <__eqdf2+0x5a>
 80020ae:	0030      	movs	r0, r6
 80020b0:	4328      	orrs	r0, r5
 80020b2:	1e43      	subs	r3, r0, #1
 80020b4:	4198      	sbcs	r0, r3
 80020b6:	e000      	b.n	80020ba <__eqdf2+0x5a>
 80020b8:	2001      	movs	r0, #1
 80020ba:	bcf0      	pop	{r4, r5, r6, r7}
 80020bc:	46bb      	mov	fp, r7
 80020be:	46b2      	mov	sl, r6
 80020c0:	46a9      	mov	r9, r5
 80020c2:	46a0      	mov	r8, r4
 80020c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020c6:	0033      	movs	r3, r6
 80020c8:	2001      	movs	r0, #1
 80020ca:	432b      	orrs	r3, r5
 80020cc:	d1f5      	bne.n	80020ba <__eqdf2+0x5a>
 80020ce:	42a2      	cmp	r2, r4
 80020d0:	d1f3      	bne.n	80020ba <__eqdf2+0x5a>
 80020d2:	464b      	mov	r3, r9
 80020d4:	433b      	orrs	r3, r7
 80020d6:	d1f0      	bne.n	80020ba <__eqdf2+0x5a>
 80020d8:	e7e2      	b.n	80020a0 <__eqdf2+0x40>
 80020da:	2000      	movs	r0, #0
 80020dc:	e7ed      	b.n	80020ba <__eqdf2+0x5a>
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	000007ff 	.word	0x000007ff

080020e4 <__gedf2>:
 80020e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020e6:	4647      	mov	r7, r8
 80020e8:	46ce      	mov	lr, r9
 80020ea:	0004      	movs	r4, r0
 80020ec:	0018      	movs	r0, r3
 80020ee:	0016      	movs	r6, r2
 80020f0:	031b      	lsls	r3, r3, #12
 80020f2:	0b1b      	lsrs	r3, r3, #12
 80020f4:	4d2d      	ldr	r5, [pc, #180]	; (80021ac <__gedf2+0xc8>)
 80020f6:	004a      	lsls	r2, r1, #1
 80020f8:	4699      	mov	r9, r3
 80020fa:	b580      	push	{r7, lr}
 80020fc:	0043      	lsls	r3, r0, #1
 80020fe:	030f      	lsls	r7, r1, #12
 8002100:	46a4      	mov	ip, r4
 8002102:	46b0      	mov	r8, r6
 8002104:	0b3f      	lsrs	r7, r7, #12
 8002106:	0d52      	lsrs	r2, r2, #21
 8002108:	0fc9      	lsrs	r1, r1, #31
 800210a:	0d5b      	lsrs	r3, r3, #21
 800210c:	0fc0      	lsrs	r0, r0, #31
 800210e:	42aa      	cmp	r2, r5
 8002110:	d021      	beq.n	8002156 <__gedf2+0x72>
 8002112:	42ab      	cmp	r3, r5
 8002114:	d013      	beq.n	800213e <__gedf2+0x5a>
 8002116:	2a00      	cmp	r2, #0
 8002118:	d122      	bne.n	8002160 <__gedf2+0x7c>
 800211a:	433c      	orrs	r4, r7
 800211c:	2b00      	cmp	r3, #0
 800211e:	d102      	bne.n	8002126 <__gedf2+0x42>
 8002120:	464d      	mov	r5, r9
 8002122:	432e      	orrs	r6, r5
 8002124:	d022      	beq.n	800216c <__gedf2+0x88>
 8002126:	2c00      	cmp	r4, #0
 8002128:	d010      	beq.n	800214c <__gedf2+0x68>
 800212a:	4281      	cmp	r1, r0
 800212c:	d022      	beq.n	8002174 <__gedf2+0x90>
 800212e:	2002      	movs	r0, #2
 8002130:	3901      	subs	r1, #1
 8002132:	4008      	ands	r0, r1
 8002134:	3801      	subs	r0, #1
 8002136:	bcc0      	pop	{r6, r7}
 8002138:	46b9      	mov	r9, r7
 800213a:	46b0      	mov	r8, r6
 800213c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800213e:	464d      	mov	r5, r9
 8002140:	432e      	orrs	r6, r5
 8002142:	d129      	bne.n	8002198 <__gedf2+0xb4>
 8002144:	2a00      	cmp	r2, #0
 8002146:	d1f0      	bne.n	800212a <__gedf2+0x46>
 8002148:	433c      	orrs	r4, r7
 800214a:	d1ee      	bne.n	800212a <__gedf2+0x46>
 800214c:	2800      	cmp	r0, #0
 800214e:	d1f2      	bne.n	8002136 <__gedf2+0x52>
 8002150:	2001      	movs	r0, #1
 8002152:	4240      	negs	r0, r0
 8002154:	e7ef      	b.n	8002136 <__gedf2+0x52>
 8002156:	003d      	movs	r5, r7
 8002158:	4325      	orrs	r5, r4
 800215a:	d11d      	bne.n	8002198 <__gedf2+0xb4>
 800215c:	4293      	cmp	r3, r2
 800215e:	d0ee      	beq.n	800213e <__gedf2+0x5a>
 8002160:	2b00      	cmp	r3, #0
 8002162:	d1e2      	bne.n	800212a <__gedf2+0x46>
 8002164:	464c      	mov	r4, r9
 8002166:	4326      	orrs	r6, r4
 8002168:	d1df      	bne.n	800212a <__gedf2+0x46>
 800216a:	e7e0      	b.n	800212e <__gedf2+0x4a>
 800216c:	2000      	movs	r0, #0
 800216e:	2c00      	cmp	r4, #0
 8002170:	d0e1      	beq.n	8002136 <__gedf2+0x52>
 8002172:	e7dc      	b.n	800212e <__gedf2+0x4a>
 8002174:	429a      	cmp	r2, r3
 8002176:	dc0a      	bgt.n	800218e <__gedf2+0xaa>
 8002178:	dbe8      	blt.n	800214c <__gedf2+0x68>
 800217a:	454f      	cmp	r7, r9
 800217c:	d8d7      	bhi.n	800212e <__gedf2+0x4a>
 800217e:	d00e      	beq.n	800219e <__gedf2+0xba>
 8002180:	2000      	movs	r0, #0
 8002182:	454f      	cmp	r7, r9
 8002184:	d2d7      	bcs.n	8002136 <__gedf2+0x52>
 8002186:	2900      	cmp	r1, #0
 8002188:	d0e2      	beq.n	8002150 <__gedf2+0x6c>
 800218a:	0008      	movs	r0, r1
 800218c:	e7d3      	b.n	8002136 <__gedf2+0x52>
 800218e:	4243      	negs	r3, r0
 8002190:	4158      	adcs	r0, r3
 8002192:	0040      	lsls	r0, r0, #1
 8002194:	3801      	subs	r0, #1
 8002196:	e7ce      	b.n	8002136 <__gedf2+0x52>
 8002198:	2002      	movs	r0, #2
 800219a:	4240      	negs	r0, r0
 800219c:	e7cb      	b.n	8002136 <__gedf2+0x52>
 800219e:	45c4      	cmp	ip, r8
 80021a0:	d8c5      	bhi.n	800212e <__gedf2+0x4a>
 80021a2:	2000      	movs	r0, #0
 80021a4:	45c4      	cmp	ip, r8
 80021a6:	d2c6      	bcs.n	8002136 <__gedf2+0x52>
 80021a8:	e7ed      	b.n	8002186 <__gedf2+0xa2>
 80021aa:	46c0      	nop			; (mov r8, r8)
 80021ac:	000007ff 	.word	0x000007ff

080021b0 <__ledf2>:
 80021b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021b2:	4647      	mov	r7, r8
 80021b4:	46ce      	mov	lr, r9
 80021b6:	0004      	movs	r4, r0
 80021b8:	0018      	movs	r0, r3
 80021ba:	0016      	movs	r6, r2
 80021bc:	031b      	lsls	r3, r3, #12
 80021be:	0b1b      	lsrs	r3, r3, #12
 80021c0:	4d2c      	ldr	r5, [pc, #176]	; (8002274 <__ledf2+0xc4>)
 80021c2:	004a      	lsls	r2, r1, #1
 80021c4:	4699      	mov	r9, r3
 80021c6:	b580      	push	{r7, lr}
 80021c8:	0043      	lsls	r3, r0, #1
 80021ca:	030f      	lsls	r7, r1, #12
 80021cc:	46a4      	mov	ip, r4
 80021ce:	46b0      	mov	r8, r6
 80021d0:	0b3f      	lsrs	r7, r7, #12
 80021d2:	0d52      	lsrs	r2, r2, #21
 80021d4:	0fc9      	lsrs	r1, r1, #31
 80021d6:	0d5b      	lsrs	r3, r3, #21
 80021d8:	0fc0      	lsrs	r0, r0, #31
 80021da:	42aa      	cmp	r2, r5
 80021dc:	d00d      	beq.n	80021fa <__ledf2+0x4a>
 80021de:	42ab      	cmp	r3, r5
 80021e0:	d010      	beq.n	8002204 <__ledf2+0x54>
 80021e2:	2a00      	cmp	r2, #0
 80021e4:	d127      	bne.n	8002236 <__ledf2+0x86>
 80021e6:	433c      	orrs	r4, r7
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d111      	bne.n	8002210 <__ledf2+0x60>
 80021ec:	464d      	mov	r5, r9
 80021ee:	432e      	orrs	r6, r5
 80021f0:	d10e      	bne.n	8002210 <__ledf2+0x60>
 80021f2:	2000      	movs	r0, #0
 80021f4:	2c00      	cmp	r4, #0
 80021f6:	d015      	beq.n	8002224 <__ledf2+0x74>
 80021f8:	e00e      	b.n	8002218 <__ledf2+0x68>
 80021fa:	003d      	movs	r5, r7
 80021fc:	4325      	orrs	r5, r4
 80021fe:	d110      	bne.n	8002222 <__ledf2+0x72>
 8002200:	4293      	cmp	r3, r2
 8002202:	d118      	bne.n	8002236 <__ledf2+0x86>
 8002204:	464d      	mov	r5, r9
 8002206:	432e      	orrs	r6, r5
 8002208:	d10b      	bne.n	8002222 <__ledf2+0x72>
 800220a:	2a00      	cmp	r2, #0
 800220c:	d102      	bne.n	8002214 <__ledf2+0x64>
 800220e:	433c      	orrs	r4, r7
 8002210:	2c00      	cmp	r4, #0
 8002212:	d00b      	beq.n	800222c <__ledf2+0x7c>
 8002214:	4281      	cmp	r1, r0
 8002216:	d014      	beq.n	8002242 <__ledf2+0x92>
 8002218:	2002      	movs	r0, #2
 800221a:	3901      	subs	r1, #1
 800221c:	4008      	ands	r0, r1
 800221e:	3801      	subs	r0, #1
 8002220:	e000      	b.n	8002224 <__ledf2+0x74>
 8002222:	2002      	movs	r0, #2
 8002224:	bcc0      	pop	{r6, r7}
 8002226:	46b9      	mov	r9, r7
 8002228:	46b0      	mov	r8, r6
 800222a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800222c:	2800      	cmp	r0, #0
 800222e:	d1f9      	bne.n	8002224 <__ledf2+0x74>
 8002230:	2001      	movs	r0, #1
 8002232:	4240      	negs	r0, r0
 8002234:	e7f6      	b.n	8002224 <__ledf2+0x74>
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1ec      	bne.n	8002214 <__ledf2+0x64>
 800223a:	464c      	mov	r4, r9
 800223c:	4326      	orrs	r6, r4
 800223e:	d1e9      	bne.n	8002214 <__ledf2+0x64>
 8002240:	e7ea      	b.n	8002218 <__ledf2+0x68>
 8002242:	429a      	cmp	r2, r3
 8002244:	dd04      	ble.n	8002250 <__ledf2+0xa0>
 8002246:	4243      	negs	r3, r0
 8002248:	4158      	adcs	r0, r3
 800224a:	0040      	lsls	r0, r0, #1
 800224c:	3801      	subs	r0, #1
 800224e:	e7e9      	b.n	8002224 <__ledf2+0x74>
 8002250:	429a      	cmp	r2, r3
 8002252:	dbeb      	blt.n	800222c <__ledf2+0x7c>
 8002254:	454f      	cmp	r7, r9
 8002256:	d8df      	bhi.n	8002218 <__ledf2+0x68>
 8002258:	d006      	beq.n	8002268 <__ledf2+0xb8>
 800225a:	2000      	movs	r0, #0
 800225c:	454f      	cmp	r7, r9
 800225e:	d2e1      	bcs.n	8002224 <__ledf2+0x74>
 8002260:	2900      	cmp	r1, #0
 8002262:	d0e5      	beq.n	8002230 <__ledf2+0x80>
 8002264:	0008      	movs	r0, r1
 8002266:	e7dd      	b.n	8002224 <__ledf2+0x74>
 8002268:	45c4      	cmp	ip, r8
 800226a:	d8d5      	bhi.n	8002218 <__ledf2+0x68>
 800226c:	2000      	movs	r0, #0
 800226e:	45c4      	cmp	ip, r8
 8002270:	d2d8      	bcs.n	8002224 <__ledf2+0x74>
 8002272:	e7f5      	b.n	8002260 <__ledf2+0xb0>
 8002274:	000007ff 	.word	0x000007ff

08002278 <__aeabi_dmul>:
 8002278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800227a:	4645      	mov	r5, r8
 800227c:	46de      	mov	lr, fp
 800227e:	4657      	mov	r7, sl
 8002280:	464e      	mov	r6, r9
 8002282:	b5e0      	push	{r5, r6, r7, lr}
 8002284:	001f      	movs	r7, r3
 8002286:	030b      	lsls	r3, r1, #12
 8002288:	0b1b      	lsrs	r3, r3, #12
 800228a:	469b      	mov	fp, r3
 800228c:	004d      	lsls	r5, r1, #1
 800228e:	0fcb      	lsrs	r3, r1, #31
 8002290:	0004      	movs	r4, r0
 8002292:	4691      	mov	r9, r2
 8002294:	4698      	mov	r8, r3
 8002296:	b087      	sub	sp, #28
 8002298:	0d6d      	lsrs	r5, r5, #21
 800229a:	d100      	bne.n	800229e <__aeabi_dmul+0x26>
 800229c:	e1cd      	b.n	800263a <__aeabi_dmul+0x3c2>
 800229e:	4bce      	ldr	r3, [pc, #824]	; (80025d8 <__aeabi_dmul+0x360>)
 80022a0:	429d      	cmp	r5, r3
 80022a2:	d100      	bne.n	80022a6 <__aeabi_dmul+0x2e>
 80022a4:	e1e9      	b.n	800267a <__aeabi_dmul+0x402>
 80022a6:	465a      	mov	r2, fp
 80022a8:	0f43      	lsrs	r3, r0, #29
 80022aa:	00d2      	lsls	r2, r2, #3
 80022ac:	4313      	orrs	r3, r2
 80022ae:	2280      	movs	r2, #128	; 0x80
 80022b0:	0412      	lsls	r2, r2, #16
 80022b2:	431a      	orrs	r2, r3
 80022b4:	00c3      	lsls	r3, r0, #3
 80022b6:	469a      	mov	sl, r3
 80022b8:	4bc8      	ldr	r3, [pc, #800]	; (80025dc <__aeabi_dmul+0x364>)
 80022ba:	4693      	mov	fp, r2
 80022bc:	469c      	mov	ip, r3
 80022be:	2300      	movs	r3, #0
 80022c0:	2600      	movs	r6, #0
 80022c2:	4465      	add	r5, ip
 80022c4:	9300      	str	r3, [sp, #0]
 80022c6:	033c      	lsls	r4, r7, #12
 80022c8:	007b      	lsls	r3, r7, #1
 80022ca:	4648      	mov	r0, r9
 80022cc:	0b24      	lsrs	r4, r4, #12
 80022ce:	0d5b      	lsrs	r3, r3, #21
 80022d0:	0fff      	lsrs	r7, r7, #31
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dmul+0x60>
 80022d6:	e189      	b.n	80025ec <__aeabi_dmul+0x374>
 80022d8:	4abf      	ldr	r2, [pc, #764]	; (80025d8 <__aeabi_dmul+0x360>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d019      	beq.n	8002312 <__aeabi_dmul+0x9a>
 80022de:	0f42      	lsrs	r2, r0, #29
 80022e0:	00e4      	lsls	r4, r4, #3
 80022e2:	4322      	orrs	r2, r4
 80022e4:	2480      	movs	r4, #128	; 0x80
 80022e6:	0424      	lsls	r4, r4, #16
 80022e8:	4314      	orrs	r4, r2
 80022ea:	4abc      	ldr	r2, [pc, #752]	; (80025dc <__aeabi_dmul+0x364>)
 80022ec:	2100      	movs	r1, #0
 80022ee:	4694      	mov	ip, r2
 80022f0:	4642      	mov	r2, r8
 80022f2:	4463      	add	r3, ip
 80022f4:	195b      	adds	r3, r3, r5
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	9b01      	ldr	r3, [sp, #4]
 80022fa:	407a      	eors	r2, r7
 80022fc:	3301      	adds	r3, #1
 80022fe:	00c0      	lsls	r0, r0, #3
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	9302      	str	r3, [sp, #8]
 8002304:	2e0a      	cmp	r6, #10
 8002306:	dd1c      	ble.n	8002342 <__aeabi_dmul+0xca>
 8002308:	003a      	movs	r2, r7
 800230a:	2e0b      	cmp	r6, #11
 800230c:	d05e      	beq.n	80023cc <__aeabi_dmul+0x154>
 800230e:	4647      	mov	r7, r8
 8002310:	e056      	b.n	80023c0 <__aeabi_dmul+0x148>
 8002312:	4649      	mov	r1, r9
 8002314:	4bb0      	ldr	r3, [pc, #704]	; (80025d8 <__aeabi_dmul+0x360>)
 8002316:	4321      	orrs	r1, r4
 8002318:	18eb      	adds	r3, r5, r3
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	2900      	cmp	r1, #0
 800231e:	d12a      	bne.n	8002376 <__aeabi_dmul+0xfe>
 8002320:	2080      	movs	r0, #128	; 0x80
 8002322:	2202      	movs	r2, #2
 8002324:	0100      	lsls	r0, r0, #4
 8002326:	002b      	movs	r3, r5
 8002328:	4684      	mov	ip, r0
 800232a:	4316      	orrs	r6, r2
 800232c:	4642      	mov	r2, r8
 800232e:	4463      	add	r3, ip
 8002330:	407a      	eors	r2, r7
 8002332:	b2d2      	uxtb	r2, r2
 8002334:	9302      	str	r3, [sp, #8]
 8002336:	2e0a      	cmp	r6, #10
 8002338:	dd00      	ble.n	800233c <__aeabi_dmul+0xc4>
 800233a:	e231      	b.n	80027a0 <__aeabi_dmul+0x528>
 800233c:	2000      	movs	r0, #0
 800233e:	2400      	movs	r4, #0
 8002340:	2102      	movs	r1, #2
 8002342:	2e02      	cmp	r6, #2
 8002344:	dc26      	bgt.n	8002394 <__aeabi_dmul+0x11c>
 8002346:	3e01      	subs	r6, #1
 8002348:	2e01      	cmp	r6, #1
 800234a:	d852      	bhi.n	80023f2 <__aeabi_dmul+0x17a>
 800234c:	2902      	cmp	r1, #2
 800234e:	d04c      	beq.n	80023ea <__aeabi_dmul+0x172>
 8002350:	2901      	cmp	r1, #1
 8002352:	d000      	beq.n	8002356 <__aeabi_dmul+0xde>
 8002354:	e118      	b.n	8002588 <__aeabi_dmul+0x310>
 8002356:	2300      	movs	r3, #0
 8002358:	2400      	movs	r4, #0
 800235a:	2500      	movs	r5, #0
 800235c:	051b      	lsls	r3, r3, #20
 800235e:	4323      	orrs	r3, r4
 8002360:	07d2      	lsls	r2, r2, #31
 8002362:	4313      	orrs	r3, r2
 8002364:	0028      	movs	r0, r5
 8002366:	0019      	movs	r1, r3
 8002368:	b007      	add	sp, #28
 800236a:	bcf0      	pop	{r4, r5, r6, r7}
 800236c:	46bb      	mov	fp, r7
 800236e:	46b2      	mov	sl, r6
 8002370:	46a9      	mov	r9, r5
 8002372:	46a0      	mov	r8, r4
 8002374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002376:	2180      	movs	r1, #128	; 0x80
 8002378:	2203      	movs	r2, #3
 800237a:	0109      	lsls	r1, r1, #4
 800237c:	002b      	movs	r3, r5
 800237e:	468c      	mov	ip, r1
 8002380:	4316      	orrs	r6, r2
 8002382:	4642      	mov	r2, r8
 8002384:	4463      	add	r3, ip
 8002386:	407a      	eors	r2, r7
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	2e0a      	cmp	r6, #10
 800238e:	dd00      	ble.n	8002392 <__aeabi_dmul+0x11a>
 8002390:	e228      	b.n	80027e4 <__aeabi_dmul+0x56c>
 8002392:	2103      	movs	r1, #3
 8002394:	2501      	movs	r5, #1
 8002396:	40b5      	lsls	r5, r6
 8002398:	46ac      	mov	ip, r5
 800239a:	26a6      	movs	r6, #166	; 0xa6
 800239c:	4663      	mov	r3, ip
 800239e:	00f6      	lsls	r6, r6, #3
 80023a0:	4035      	ands	r5, r6
 80023a2:	4233      	tst	r3, r6
 80023a4:	d10b      	bne.n	80023be <__aeabi_dmul+0x146>
 80023a6:	2690      	movs	r6, #144	; 0x90
 80023a8:	00b6      	lsls	r6, r6, #2
 80023aa:	4233      	tst	r3, r6
 80023ac:	d118      	bne.n	80023e0 <__aeabi_dmul+0x168>
 80023ae:	3eb9      	subs	r6, #185	; 0xb9
 80023b0:	3eff      	subs	r6, #255	; 0xff
 80023b2:	421e      	tst	r6, r3
 80023b4:	d01d      	beq.n	80023f2 <__aeabi_dmul+0x17a>
 80023b6:	46a3      	mov	fp, r4
 80023b8:	4682      	mov	sl, r0
 80023ba:	9100      	str	r1, [sp, #0]
 80023bc:	e000      	b.n	80023c0 <__aeabi_dmul+0x148>
 80023be:	0017      	movs	r7, r2
 80023c0:	9900      	ldr	r1, [sp, #0]
 80023c2:	003a      	movs	r2, r7
 80023c4:	2902      	cmp	r1, #2
 80023c6:	d010      	beq.n	80023ea <__aeabi_dmul+0x172>
 80023c8:	465c      	mov	r4, fp
 80023ca:	4650      	mov	r0, sl
 80023cc:	2903      	cmp	r1, #3
 80023ce:	d1bf      	bne.n	8002350 <__aeabi_dmul+0xd8>
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	031b      	lsls	r3, r3, #12
 80023d4:	431c      	orrs	r4, r3
 80023d6:	0324      	lsls	r4, r4, #12
 80023d8:	0005      	movs	r5, r0
 80023da:	4b7f      	ldr	r3, [pc, #508]	; (80025d8 <__aeabi_dmul+0x360>)
 80023dc:	0b24      	lsrs	r4, r4, #12
 80023de:	e7bd      	b.n	800235c <__aeabi_dmul+0xe4>
 80023e0:	2480      	movs	r4, #128	; 0x80
 80023e2:	2200      	movs	r2, #0
 80023e4:	4b7c      	ldr	r3, [pc, #496]	; (80025d8 <__aeabi_dmul+0x360>)
 80023e6:	0324      	lsls	r4, r4, #12
 80023e8:	e7b8      	b.n	800235c <__aeabi_dmul+0xe4>
 80023ea:	2400      	movs	r4, #0
 80023ec:	2500      	movs	r5, #0
 80023ee:	4b7a      	ldr	r3, [pc, #488]	; (80025d8 <__aeabi_dmul+0x360>)
 80023f0:	e7b4      	b.n	800235c <__aeabi_dmul+0xe4>
 80023f2:	4653      	mov	r3, sl
 80023f4:	041e      	lsls	r6, r3, #16
 80023f6:	0c36      	lsrs	r6, r6, #16
 80023f8:	0c1f      	lsrs	r7, r3, #16
 80023fa:	0033      	movs	r3, r6
 80023fc:	0c01      	lsrs	r1, r0, #16
 80023fe:	0400      	lsls	r0, r0, #16
 8002400:	0c00      	lsrs	r0, r0, #16
 8002402:	4343      	muls	r3, r0
 8002404:	4698      	mov	r8, r3
 8002406:	0003      	movs	r3, r0
 8002408:	437b      	muls	r3, r7
 800240a:	4699      	mov	r9, r3
 800240c:	0033      	movs	r3, r6
 800240e:	434b      	muls	r3, r1
 8002410:	469c      	mov	ip, r3
 8002412:	4643      	mov	r3, r8
 8002414:	000d      	movs	r5, r1
 8002416:	0c1b      	lsrs	r3, r3, #16
 8002418:	469a      	mov	sl, r3
 800241a:	437d      	muls	r5, r7
 800241c:	44cc      	add	ip, r9
 800241e:	44d4      	add	ip, sl
 8002420:	9500      	str	r5, [sp, #0]
 8002422:	45e1      	cmp	r9, ip
 8002424:	d904      	bls.n	8002430 <__aeabi_dmul+0x1b8>
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	025b      	lsls	r3, r3, #9
 800242a:	4699      	mov	r9, r3
 800242c:	444d      	add	r5, r9
 800242e:	9500      	str	r5, [sp, #0]
 8002430:	4663      	mov	r3, ip
 8002432:	0c1b      	lsrs	r3, r3, #16
 8002434:	001d      	movs	r5, r3
 8002436:	4663      	mov	r3, ip
 8002438:	041b      	lsls	r3, r3, #16
 800243a:	469c      	mov	ip, r3
 800243c:	4643      	mov	r3, r8
 800243e:	041b      	lsls	r3, r3, #16
 8002440:	0c1b      	lsrs	r3, r3, #16
 8002442:	4698      	mov	r8, r3
 8002444:	4663      	mov	r3, ip
 8002446:	4443      	add	r3, r8
 8002448:	9303      	str	r3, [sp, #12]
 800244a:	0c23      	lsrs	r3, r4, #16
 800244c:	4698      	mov	r8, r3
 800244e:	0033      	movs	r3, r6
 8002450:	0424      	lsls	r4, r4, #16
 8002452:	0c24      	lsrs	r4, r4, #16
 8002454:	4363      	muls	r3, r4
 8002456:	469c      	mov	ip, r3
 8002458:	0023      	movs	r3, r4
 800245a:	437b      	muls	r3, r7
 800245c:	4699      	mov	r9, r3
 800245e:	4643      	mov	r3, r8
 8002460:	435e      	muls	r6, r3
 8002462:	435f      	muls	r7, r3
 8002464:	444e      	add	r6, r9
 8002466:	4663      	mov	r3, ip
 8002468:	46b2      	mov	sl, r6
 800246a:	0c1e      	lsrs	r6, r3, #16
 800246c:	4456      	add	r6, sl
 800246e:	45b1      	cmp	r9, r6
 8002470:	d903      	bls.n	800247a <__aeabi_dmul+0x202>
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	025b      	lsls	r3, r3, #9
 8002476:	4699      	mov	r9, r3
 8002478:	444f      	add	r7, r9
 800247a:	0c33      	lsrs	r3, r6, #16
 800247c:	4699      	mov	r9, r3
 800247e:	003b      	movs	r3, r7
 8002480:	444b      	add	r3, r9
 8002482:	9305      	str	r3, [sp, #20]
 8002484:	4663      	mov	r3, ip
 8002486:	46ac      	mov	ip, r5
 8002488:	041f      	lsls	r7, r3, #16
 800248a:	0c3f      	lsrs	r7, r7, #16
 800248c:	0436      	lsls	r6, r6, #16
 800248e:	19f6      	adds	r6, r6, r7
 8002490:	44b4      	add	ip, r6
 8002492:	4663      	mov	r3, ip
 8002494:	9304      	str	r3, [sp, #16]
 8002496:	465b      	mov	r3, fp
 8002498:	0c1b      	lsrs	r3, r3, #16
 800249a:	469c      	mov	ip, r3
 800249c:	465b      	mov	r3, fp
 800249e:	041f      	lsls	r7, r3, #16
 80024a0:	0c3f      	lsrs	r7, r7, #16
 80024a2:	003b      	movs	r3, r7
 80024a4:	4343      	muls	r3, r0
 80024a6:	4699      	mov	r9, r3
 80024a8:	4663      	mov	r3, ip
 80024aa:	4343      	muls	r3, r0
 80024ac:	469a      	mov	sl, r3
 80024ae:	464b      	mov	r3, r9
 80024b0:	4660      	mov	r0, ip
 80024b2:	0c1b      	lsrs	r3, r3, #16
 80024b4:	469b      	mov	fp, r3
 80024b6:	4348      	muls	r0, r1
 80024b8:	4379      	muls	r1, r7
 80024ba:	4451      	add	r1, sl
 80024bc:	4459      	add	r1, fp
 80024be:	458a      	cmp	sl, r1
 80024c0:	d903      	bls.n	80024ca <__aeabi_dmul+0x252>
 80024c2:	2380      	movs	r3, #128	; 0x80
 80024c4:	025b      	lsls	r3, r3, #9
 80024c6:	469a      	mov	sl, r3
 80024c8:	4450      	add	r0, sl
 80024ca:	0c0b      	lsrs	r3, r1, #16
 80024cc:	469a      	mov	sl, r3
 80024ce:	464b      	mov	r3, r9
 80024d0:	041b      	lsls	r3, r3, #16
 80024d2:	0c1b      	lsrs	r3, r3, #16
 80024d4:	4699      	mov	r9, r3
 80024d6:	003b      	movs	r3, r7
 80024d8:	4363      	muls	r3, r4
 80024da:	0409      	lsls	r1, r1, #16
 80024dc:	4645      	mov	r5, r8
 80024de:	4449      	add	r1, r9
 80024e0:	4699      	mov	r9, r3
 80024e2:	4663      	mov	r3, ip
 80024e4:	435c      	muls	r4, r3
 80024e6:	436b      	muls	r3, r5
 80024e8:	469c      	mov	ip, r3
 80024ea:	464b      	mov	r3, r9
 80024ec:	0c1b      	lsrs	r3, r3, #16
 80024ee:	4698      	mov	r8, r3
 80024f0:	436f      	muls	r7, r5
 80024f2:	193f      	adds	r7, r7, r4
 80024f4:	4447      	add	r7, r8
 80024f6:	4450      	add	r0, sl
 80024f8:	42bc      	cmp	r4, r7
 80024fa:	d903      	bls.n	8002504 <__aeabi_dmul+0x28c>
 80024fc:	2380      	movs	r3, #128	; 0x80
 80024fe:	025b      	lsls	r3, r3, #9
 8002500:	4698      	mov	r8, r3
 8002502:	44c4      	add	ip, r8
 8002504:	9b04      	ldr	r3, [sp, #16]
 8002506:	9d00      	ldr	r5, [sp, #0]
 8002508:	4698      	mov	r8, r3
 800250a:	4445      	add	r5, r8
 800250c:	42b5      	cmp	r5, r6
 800250e:	41b6      	sbcs	r6, r6
 8002510:	4273      	negs	r3, r6
 8002512:	4698      	mov	r8, r3
 8002514:	464b      	mov	r3, r9
 8002516:	041e      	lsls	r6, r3, #16
 8002518:	9b05      	ldr	r3, [sp, #20]
 800251a:	043c      	lsls	r4, r7, #16
 800251c:	4699      	mov	r9, r3
 800251e:	0c36      	lsrs	r6, r6, #16
 8002520:	19a4      	adds	r4, r4, r6
 8002522:	444c      	add	r4, r9
 8002524:	46a1      	mov	r9, r4
 8002526:	4683      	mov	fp, r0
 8002528:	186e      	adds	r6, r5, r1
 800252a:	44c1      	add	r9, r8
 800252c:	428e      	cmp	r6, r1
 800252e:	4189      	sbcs	r1, r1
 8002530:	44cb      	add	fp, r9
 8002532:	465d      	mov	r5, fp
 8002534:	4249      	negs	r1, r1
 8002536:	186d      	adds	r5, r5, r1
 8002538:	429c      	cmp	r4, r3
 800253a:	41a4      	sbcs	r4, r4
 800253c:	45c1      	cmp	r9, r8
 800253e:	419b      	sbcs	r3, r3
 8002540:	4583      	cmp	fp, r0
 8002542:	4180      	sbcs	r0, r0
 8002544:	428d      	cmp	r5, r1
 8002546:	4189      	sbcs	r1, r1
 8002548:	425b      	negs	r3, r3
 800254a:	4264      	negs	r4, r4
 800254c:	431c      	orrs	r4, r3
 800254e:	4240      	negs	r0, r0
 8002550:	9b03      	ldr	r3, [sp, #12]
 8002552:	4249      	negs	r1, r1
 8002554:	4301      	orrs	r1, r0
 8002556:	0270      	lsls	r0, r6, #9
 8002558:	0c3f      	lsrs	r7, r7, #16
 800255a:	4318      	orrs	r0, r3
 800255c:	19e4      	adds	r4, r4, r7
 800255e:	1e47      	subs	r7, r0, #1
 8002560:	41b8      	sbcs	r0, r7
 8002562:	1864      	adds	r4, r4, r1
 8002564:	4464      	add	r4, ip
 8002566:	0df6      	lsrs	r6, r6, #23
 8002568:	0261      	lsls	r1, r4, #9
 800256a:	4330      	orrs	r0, r6
 800256c:	0dec      	lsrs	r4, r5, #23
 800256e:	026e      	lsls	r6, r5, #9
 8002570:	430c      	orrs	r4, r1
 8002572:	4330      	orrs	r0, r6
 8002574:	01c9      	lsls	r1, r1, #7
 8002576:	d400      	bmi.n	800257a <__aeabi_dmul+0x302>
 8002578:	e0f1      	b.n	800275e <__aeabi_dmul+0x4e6>
 800257a:	2101      	movs	r1, #1
 800257c:	0843      	lsrs	r3, r0, #1
 800257e:	4001      	ands	r1, r0
 8002580:	430b      	orrs	r3, r1
 8002582:	07e0      	lsls	r0, r4, #31
 8002584:	4318      	orrs	r0, r3
 8002586:	0864      	lsrs	r4, r4, #1
 8002588:	4915      	ldr	r1, [pc, #84]	; (80025e0 <__aeabi_dmul+0x368>)
 800258a:	9b02      	ldr	r3, [sp, #8]
 800258c:	468c      	mov	ip, r1
 800258e:	4463      	add	r3, ip
 8002590:	2b00      	cmp	r3, #0
 8002592:	dc00      	bgt.n	8002596 <__aeabi_dmul+0x31e>
 8002594:	e097      	b.n	80026c6 <__aeabi_dmul+0x44e>
 8002596:	0741      	lsls	r1, r0, #29
 8002598:	d009      	beq.n	80025ae <__aeabi_dmul+0x336>
 800259a:	210f      	movs	r1, #15
 800259c:	4001      	ands	r1, r0
 800259e:	2904      	cmp	r1, #4
 80025a0:	d005      	beq.n	80025ae <__aeabi_dmul+0x336>
 80025a2:	1d01      	adds	r1, r0, #4
 80025a4:	4281      	cmp	r1, r0
 80025a6:	4180      	sbcs	r0, r0
 80025a8:	4240      	negs	r0, r0
 80025aa:	1824      	adds	r4, r4, r0
 80025ac:	0008      	movs	r0, r1
 80025ae:	01e1      	lsls	r1, r4, #7
 80025b0:	d506      	bpl.n	80025c0 <__aeabi_dmul+0x348>
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	00c9      	lsls	r1, r1, #3
 80025b6:	468c      	mov	ip, r1
 80025b8:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <__aeabi_dmul+0x36c>)
 80025ba:	401c      	ands	r4, r3
 80025bc:	9b02      	ldr	r3, [sp, #8]
 80025be:	4463      	add	r3, ip
 80025c0:	4909      	ldr	r1, [pc, #36]	; (80025e8 <__aeabi_dmul+0x370>)
 80025c2:	428b      	cmp	r3, r1
 80025c4:	dd00      	ble.n	80025c8 <__aeabi_dmul+0x350>
 80025c6:	e710      	b.n	80023ea <__aeabi_dmul+0x172>
 80025c8:	0761      	lsls	r1, r4, #29
 80025ca:	08c5      	lsrs	r5, r0, #3
 80025cc:	0264      	lsls	r4, r4, #9
 80025ce:	055b      	lsls	r3, r3, #21
 80025d0:	430d      	orrs	r5, r1
 80025d2:	0b24      	lsrs	r4, r4, #12
 80025d4:	0d5b      	lsrs	r3, r3, #21
 80025d6:	e6c1      	b.n	800235c <__aeabi_dmul+0xe4>
 80025d8:	000007ff 	.word	0x000007ff
 80025dc:	fffffc01 	.word	0xfffffc01
 80025e0:	000003ff 	.word	0x000003ff
 80025e4:	feffffff 	.word	0xfeffffff
 80025e8:	000007fe 	.word	0x000007fe
 80025ec:	464b      	mov	r3, r9
 80025ee:	4323      	orrs	r3, r4
 80025f0:	d059      	beq.n	80026a6 <__aeabi_dmul+0x42e>
 80025f2:	2c00      	cmp	r4, #0
 80025f4:	d100      	bne.n	80025f8 <__aeabi_dmul+0x380>
 80025f6:	e0a3      	b.n	8002740 <__aeabi_dmul+0x4c8>
 80025f8:	0020      	movs	r0, r4
 80025fa:	f000 fdf9 	bl	80031f0 <__clzsi2>
 80025fe:	0001      	movs	r1, r0
 8002600:	0003      	movs	r3, r0
 8002602:	390b      	subs	r1, #11
 8002604:	221d      	movs	r2, #29
 8002606:	1a52      	subs	r2, r2, r1
 8002608:	4649      	mov	r1, r9
 800260a:	0018      	movs	r0, r3
 800260c:	40d1      	lsrs	r1, r2
 800260e:	464a      	mov	r2, r9
 8002610:	3808      	subs	r0, #8
 8002612:	4082      	lsls	r2, r0
 8002614:	4084      	lsls	r4, r0
 8002616:	0010      	movs	r0, r2
 8002618:	430c      	orrs	r4, r1
 800261a:	4a74      	ldr	r2, [pc, #464]	; (80027ec <__aeabi_dmul+0x574>)
 800261c:	1aeb      	subs	r3, r5, r3
 800261e:	4694      	mov	ip, r2
 8002620:	4642      	mov	r2, r8
 8002622:	4463      	add	r3, ip
 8002624:	9301      	str	r3, [sp, #4]
 8002626:	9b01      	ldr	r3, [sp, #4]
 8002628:	407a      	eors	r2, r7
 800262a:	3301      	adds	r3, #1
 800262c:	2100      	movs	r1, #0
 800262e:	b2d2      	uxtb	r2, r2
 8002630:	9302      	str	r3, [sp, #8]
 8002632:	2e0a      	cmp	r6, #10
 8002634:	dd00      	ble.n	8002638 <__aeabi_dmul+0x3c0>
 8002636:	e667      	b.n	8002308 <__aeabi_dmul+0x90>
 8002638:	e683      	b.n	8002342 <__aeabi_dmul+0xca>
 800263a:	465b      	mov	r3, fp
 800263c:	4303      	orrs	r3, r0
 800263e:	469a      	mov	sl, r3
 8002640:	d02a      	beq.n	8002698 <__aeabi_dmul+0x420>
 8002642:	465b      	mov	r3, fp
 8002644:	2b00      	cmp	r3, #0
 8002646:	d06d      	beq.n	8002724 <__aeabi_dmul+0x4ac>
 8002648:	4658      	mov	r0, fp
 800264a:	f000 fdd1 	bl	80031f0 <__clzsi2>
 800264e:	0001      	movs	r1, r0
 8002650:	0003      	movs	r3, r0
 8002652:	390b      	subs	r1, #11
 8002654:	221d      	movs	r2, #29
 8002656:	1a52      	subs	r2, r2, r1
 8002658:	0021      	movs	r1, r4
 800265a:	0018      	movs	r0, r3
 800265c:	465d      	mov	r5, fp
 800265e:	40d1      	lsrs	r1, r2
 8002660:	3808      	subs	r0, #8
 8002662:	4085      	lsls	r5, r0
 8002664:	000a      	movs	r2, r1
 8002666:	4084      	lsls	r4, r0
 8002668:	432a      	orrs	r2, r5
 800266a:	4693      	mov	fp, r2
 800266c:	46a2      	mov	sl, r4
 800266e:	4d5f      	ldr	r5, [pc, #380]	; (80027ec <__aeabi_dmul+0x574>)
 8002670:	2600      	movs	r6, #0
 8002672:	1aed      	subs	r5, r5, r3
 8002674:	2300      	movs	r3, #0
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	e625      	b.n	80022c6 <__aeabi_dmul+0x4e>
 800267a:	465b      	mov	r3, fp
 800267c:	4303      	orrs	r3, r0
 800267e:	469a      	mov	sl, r3
 8002680:	d105      	bne.n	800268e <__aeabi_dmul+0x416>
 8002682:	2300      	movs	r3, #0
 8002684:	469b      	mov	fp, r3
 8002686:	3302      	adds	r3, #2
 8002688:	2608      	movs	r6, #8
 800268a:	9300      	str	r3, [sp, #0]
 800268c:	e61b      	b.n	80022c6 <__aeabi_dmul+0x4e>
 800268e:	2303      	movs	r3, #3
 8002690:	4682      	mov	sl, r0
 8002692:	260c      	movs	r6, #12
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	e616      	b.n	80022c6 <__aeabi_dmul+0x4e>
 8002698:	2300      	movs	r3, #0
 800269a:	469b      	mov	fp, r3
 800269c:	3301      	adds	r3, #1
 800269e:	2604      	movs	r6, #4
 80026a0:	2500      	movs	r5, #0
 80026a2:	9300      	str	r3, [sp, #0]
 80026a4:	e60f      	b.n	80022c6 <__aeabi_dmul+0x4e>
 80026a6:	4642      	mov	r2, r8
 80026a8:	3301      	adds	r3, #1
 80026aa:	9501      	str	r5, [sp, #4]
 80026ac:	431e      	orrs	r6, r3
 80026ae:	9b01      	ldr	r3, [sp, #4]
 80026b0:	407a      	eors	r2, r7
 80026b2:	3301      	adds	r3, #1
 80026b4:	2400      	movs	r4, #0
 80026b6:	2000      	movs	r0, #0
 80026b8:	2101      	movs	r1, #1
 80026ba:	b2d2      	uxtb	r2, r2
 80026bc:	9302      	str	r3, [sp, #8]
 80026be:	2e0a      	cmp	r6, #10
 80026c0:	dd00      	ble.n	80026c4 <__aeabi_dmul+0x44c>
 80026c2:	e621      	b.n	8002308 <__aeabi_dmul+0x90>
 80026c4:	e63d      	b.n	8002342 <__aeabi_dmul+0xca>
 80026c6:	2101      	movs	r1, #1
 80026c8:	1ac9      	subs	r1, r1, r3
 80026ca:	2938      	cmp	r1, #56	; 0x38
 80026cc:	dd00      	ble.n	80026d0 <__aeabi_dmul+0x458>
 80026ce:	e642      	b.n	8002356 <__aeabi_dmul+0xde>
 80026d0:	291f      	cmp	r1, #31
 80026d2:	dd47      	ble.n	8002764 <__aeabi_dmul+0x4ec>
 80026d4:	261f      	movs	r6, #31
 80026d6:	0025      	movs	r5, r4
 80026d8:	4276      	negs	r6, r6
 80026da:	1af3      	subs	r3, r6, r3
 80026dc:	40dd      	lsrs	r5, r3
 80026de:	002b      	movs	r3, r5
 80026e0:	2920      	cmp	r1, #32
 80026e2:	d005      	beq.n	80026f0 <__aeabi_dmul+0x478>
 80026e4:	4942      	ldr	r1, [pc, #264]	; (80027f0 <__aeabi_dmul+0x578>)
 80026e6:	9d02      	ldr	r5, [sp, #8]
 80026e8:	468c      	mov	ip, r1
 80026ea:	4465      	add	r5, ip
 80026ec:	40ac      	lsls	r4, r5
 80026ee:	4320      	orrs	r0, r4
 80026f0:	1e41      	subs	r1, r0, #1
 80026f2:	4188      	sbcs	r0, r1
 80026f4:	4318      	orrs	r0, r3
 80026f6:	2307      	movs	r3, #7
 80026f8:	001d      	movs	r5, r3
 80026fa:	2400      	movs	r4, #0
 80026fc:	4005      	ands	r5, r0
 80026fe:	4203      	tst	r3, r0
 8002700:	d04a      	beq.n	8002798 <__aeabi_dmul+0x520>
 8002702:	230f      	movs	r3, #15
 8002704:	2400      	movs	r4, #0
 8002706:	4003      	ands	r3, r0
 8002708:	2b04      	cmp	r3, #4
 800270a:	d042      	beq.n	8002792 <__aeabi_dmul+0x51a>
 800270c:	1d03      	adds	r3, r0, #4
 800270e:	4283      	cmp	r3, r0
 8002710:	4180      	sbcs	r0, r0
 8002712:	4240      	negs	r0, r0
 8002714:	1824      	adds	r4, r4, r0
 8002716:	0018      	movs	r0, r3
 8002718:	0223      	lsls	r3, r4, #8
 800271a:	d53a      	bpl.n	8002792 <__aeabi_dmul+0x51a>
 800271c:	2301      	movs	r3, #1
 800271e:	2400      	movs	r4, #0
 8002720:	2500      	movs	r5, #0
 8002722:	e61b      	b.n	800235c <__aeabi_dmul+0xe4>
 8002724:	f000 fd64 	bl	80031f0 <__clzsi2>
 8002728:	0001      	movs	r1, r0
 800272a:	0003      	movs	r3, r0
 800272c:	3115      	adds	r1, #21
 800272e:	3320      	adds	r3, #32
 8002730:	291c      	cmp	r1, #28
 8002732:	dd8f      	ble.n	8002654 <__aeabi_dmul+0x3dc>
 8002734:	3808      	subs	r0, #8
 8002736:	2200      	movs	r2, #0
 8002738:	4084      	lsls	r4, r0
 800273a:	4692      	mov	sl, r2
 800273c:	46a3      	mov	fp, r4
 800273e:	e796      	b.n	800266e <__aeabi_dmul+0x3f6>
 8002740:	f000 fd56 	bl	80031f0 <__clzsi2>
 8002744:	0001      	movs	r1, r0
 8002746:	0003      	movs	r3, r0
 8002748:	3115      	adds	r1, #21
 800274a:	3320      	adds	r3, #32
 800274c:	291c      	cmp	r1, #28
 800274e:	dc00      	bgt.n	8002752 <__aeabi_dmul+0x4da>
 8002750:	e758      	b.n	8002604 <__aeabi_dmul+0x38c>
 8002752:	0002      	movs	r2, r0
 8002754:	464c      	mov	r4, r9
 8002756:	3a08      	subs	r2, #8
 8002758:	2000      	movs	r0, #0
 800275a:	4094      	lsls	r4, r2
 800275c:	e75d      	b.n	800261a <__aeabi_dmul+0x3a2>
 800275e:	9b01      	ldr	r3, [sp, #4]
 8002760:	9302      	str	r3, [sp, #8]
 8002762:	e711      	b.n	8002588 <__aeabi_dmul+0x310>
 8002764:	4b23      	ldr	r3, [pc, #140]	; (80027f4 <__aeabi_dmul+0x57c>)
 8002766:	0026      	movs	r6, r4
 8002768:	469c      	mov	ip, r3
 800276a:	0003      	movs	r3, r0
 800276c:	9d02      	ldr	r5, [sp, #8]
 800276e:	40cb      	lsrs	r3, r1
 8002770:	4465      	add	r5, ip
 8002772:	40ae      	lsls	r6, r5
 8002774:	431e      	orrs	r6, r3
 8002776:	0003      	movs	r3, r0
 8002778:	40ab      	lsls	r3, r5
 800277a:	1e58      	subs	r0, r3, #1
 800277c:	4183      	sbcs	r3, r0
 800277e:	0030      	movs	r0, r6
 8002780:	4318      	orrs	r0, r3
 8002782:	40cc      	lsrs	r4, r1
 8002784:	0743      	lsls	r3, r0, #29
 8002786:	d0c7      	beq.n	8002718 <__aeabi_dmul+0x4a0>
 8002788:	230f      	movs	r3, #15
 800278a:	4003      	ands	r3, r0
 800278c:	2b04      	cmp	r3, #4
 800278e:	d1bd      	bne.n	800270c <__aeabi_dmul+0x494>
 8002790:	e7c2      	b.n	8002718 <__aeabi_dmul+0x4a0>
 8002792:	0765      	lsls	r5, r4, #29
 8002794:	0264      	lsls	r4, r4, #9
 8002796:	0b24      	lsrs	r4, r4, #12
 8002798:	08c0      	lsrs	r0, r0, #3
 800279a:	2300      	movs	r3, #0
 800279c:	4305      	orrs	r5, r0
 800279e:	e5dd      	b.n	800235c <__aeabi_dmul+0xe4>
 80027a0:	2500      	movs	r5, #0
 80027a2:	2302      	movs	r3, #2
 80027a4:	2e0f      	cmp	r6, #15
 80027a6:	d10c      	bne.n	80027c2 <__aeabi_dmul+0x54a>
 80027a8:	2480      	movs	r4, #128	; 0x80
 80027aa:	465b      	mov	r3, fp
 80027ac:	0324      	lsls	r4, r4, #12
 80027ae:	4223      	tst	r3, r4
 80027b0:	d00e      	beq.n	80027d0 <__aeabi_dmul+0x558>
 80027b2:	4221      	tst	r1, r4
 80027b4:	d10c      	bne.n	80027d0 <__aeabi_dmul+0x558>
 80027b6:	430c      	orrs	r4, r1
 80027b8:	0324      	lsls	r4, r4, #12
 80027ba:	003a      	movs	r2, r7
 80027bc:	4b0e      	ldr	r3, [pc, #56]	; (80027f8 <__aeabi_dmul+0x580>)
 80027be:	0b24      	lsrs	r4, r4, #12
 80027c0:	e5cc      	b.n	800235c <__aeabi_dmul+0xe4>
 80027c2:	2e0b      	cmp	r6, #11
 80027c4:	d000      	beq.n	80027c8 <__aeabi_dmul+0x550>
 80027c6:	e5a2      	b.n	800230e <__aeabi_dmul+0x96>
 80027c8:	468b      	mov	fp, r1
 80027ca:	46aa      	mov	sl, r5
 80027cc:	9300      	str	r3, [sp, #0]
 80027ce:	e5f7      	b.n	80023c0 <__aeabi_dmul+0x148>
 80027d0:	2480      	movs	r4, #128	; 0x80
 80027d2:	465b      	mov	r3, fp
 80027d4:	0324      	lsls	r4, r4, #12
 80027d6:	431c      	orrs	r4, r3
 80027d8:	0324      	lsls	r4, r4, #12
 80027da:	4642      	mov	r2, r8
 80027dc:	4655      	mov	r5, sl
 80027de:	4b06      	ldr	r3, [pc, #24]	; (80027f8 <__aeabi_dmul+0x580>)
 80027e0:	0b24      	lsrs	r4, r4, #12
 80027e2:	e5bb      	b.n	800235c <__aeabi_dmul+0xe4>
 80027e4:	464d      	mov	r5, r9
 80027e6:	0021      	movs	r1, r4
 80027e8:	2303      	movs	r3, #3
 80027ea:	e7db      	b.n	80027a4 <__aeabi_dmul+0x52c>
 80027ec:	fffffc0d 	.word	0xfffffc0d
 80027f0:	0000043e 	.word	0x0000043e
 80027f4:	0000041e 	.word	0x0000041e
 80027f8:	000007ff 	.word	0x000007ff

080027fc <__aeabi_dsub>:
 80027fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027fe:	4657      	mov	r7, sl
 8002800:	464e      	mov	r6, r9
 8002802:	4645      	mov	r5, r8
 8002804:	46de      	mov	lr, fp
 8002806:	b5e0      	push	{r5, r6, r7, lr}
 8002808:	000d      	movs	r5, r1
 800280a:	0004      	movs	r4, r0
 800280c:	0019      	movs	r1, r3
 800280e:	0010      	movs	r0, r2
 8002810:	032b      	lsls	r3, r5, #12
 8002812:	0a5b      	lsrs	r3, r3, #9
 8002814:	0f62      	lsrs	r2, r4, #29
 8002816:	431a      	orrs	r2, r3
 8002818:	00e3      	lsls	r3, r4, #3
 800281a:	030c      	lsls	r4, r1, #12
 800281c:	0a64      	lsrs	r4, r4, #9
 800281e:	0f47      	lsrs	r7, r0, #29
 8002820:	4327      	orrs	r7, r4
 8002822:	4cd0      	ldr	r4, [pc, #832]	; (8002b64 <__aeabi_dsub+0x368>)
 8002824:	006e      	lsls	r6, r5, #1
 8002826:	4691      	mov	r9, r2
 8002828:	b083      	sub	sp, #12
 800282a:	004a      	lsls	r2, r1, #1
 800282c:	00c0      	lsls	r0, r0, #3
 800282e:	4698      	mov	r8, r3
 8002830:	46a2      	mov	sl, r4
 8002832:	0d76      	lsrs	r6, r6, #21
 8002834:	0fed      	lsrs	r5, r5, #31
 8002836:	0d52      	lsrs	r2, r2, #21
 8002838:	0fc9      	lsrs	r1, r1, #31
 800283a:	9001      	str	r0, [sp, #4]
 800283c:	42a2      	cmp	r2, r4
 800283e:	d100      	bne.n	8002842 <__aeabi_dsub+0x46>
 8002840:	e0b9      	b.n	80029b6 <__aeabi_dsub+0x1ba>
 8002842:	2401      	movs	r4, #1
 8002844:	4061      	eors	r1, r4
 8002846:	468b      	mov	fp, r1
 8002848:	428d      	cmp	r5, r1
 800284a:	d100      	bne.n	800284e <__aeabi_dsub+0x52>
 800284c:	e08d      	b.n	800296a <__aeabi_dsub+0x16e>
 800284e:	1ab4      	subs	r4, r6, r2
 8002850:	46a4      	mov	ip, r4
 8002852:	2c00      	cmp	r4, #0
 8002854:	dc00      	bgt.n	8002858 <__aeabi_dsub+0x5c>
 8002856:	e0b7      	b.n	80029c8 <__aeabi_dsub+0x1cc>
 8002858:	2a00      	cmp	r2, #0
 800285a:	d100      	bne.n	800285e <__aeabi_dsub+0x62>
 800285c:	e0cb      	b.n	80029f6 <__aeabi_dsub+0x1fa>
 800285e:	4ac1      	ldr	r2, [pc, #772]	; (8002b64 <__aeabi_dsub+0x368>)
 8002860:	4296      	cmp	r6, r2
 8002862:	d100      	bne.n	8002866 <__aeabi_dsub+0x6a>
 8002864:	e186      	b.n	8002b74 <__aeabi_dsub+0x378>
 8002866:	2280      	movs	r2, #128	; 0x80
 8002868:	0412      	lsls	r2, r2, #16
 800286a:	4317      	orrs	r7, r2
 800286c:	4662      	mov	r2, ip
 800286e:	2a38      	cmp	r2, #56	; 0x38
 8002870:	dd00      	ble.n	8002874 <__aeabi_dsub+0x78>
 8002872:	e1a4      	b.n	8002bbe <__aeabi_dsub+0x3c2>
 8002874:	2a1f      	cmp	r2, #31
 8002876:	dd00      	ble.n	800287a <__aeabi_dsub+0x7e>
 8002878:	e21d      	b.n	8002cb6 <__aeabi_dsub+0x4ba>
 800287a:	4661      	mov	r1, ip
 800287c:	2220      	movs	r2, #32
 800287e:	003c      	movs	r4, r7
 8002880:	1a52      	subs	r2, r2, r1
 8002882:	0001      	movs	r1, r0
 8002884:	4090      	lsls	r0, r2
 8002886:	4094      	lsls	r4, r2
 8002888:	1e42      	subs	r2, r0, #1
 800288a:	4190      	sbcs	r0, r2
 800288c:	4662      	mov	r2, ip
 800288e:	46a0      	mov	r8, r4
 8002890:	4664      	mov	r4, ip
 8002892:	40d7      	lsrs	r7, r2
 8002894:	464a      	mov	r2, r9
 8002896:	40e1      	lsrs	r1, r4
 8002898:	4644      	mov	r4, r8
 800289a:	1bd2      	subs	r2, r2, r7
 800289c:	4691      	mov	r9, r2
 800289e:	430c      	orrs	r4, r1
 80028a0:	4304      	orrs	r4, r0
 80028a2:	1b1c      	subs	r4, r3, r4
 80028a4:	42a3      	cmp	r3, r4
 80028a6:	4192      	sbcs	r2, r2
 80028a8:	464b      	mov	r3, r9
 80028aa:	4252      	negs	r2, r2
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	469a      	mov	sl, r3
 80028b0:	4653      	mov	r3, sl
 80028b2:	021b      	lsls	r3, r3, #8
 80028b4:	d400      	bmi.n	80028b8 <__aeabi_dsub+0xbc>
 80028b6:	e12b      	b.n	8002b10 <__aeabi_dsub+0x314>
 80028b8:	4653      	mov	r3, sl
 80028ba:	025a      	lsls	r2, r3, #9
 80028bc:	0a53      	lsrs	r3, r2, #9
 80028be:	469a      	mov	sl, r3
 80028c0:	4653      	mov	r3, sl
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d100      	bne.n	80028c8 <__aeabi_dsub+0xcc>
 80028c6:	e166      	b.n	8002b96 <__aeabi_dsub+0x39a>
 80028c8:	4650      	mov	r0, sl
 80028ca:	f000 fc91 	bl	80031f0 <__clzsi2>
 80028ce:	0003      	movs	r3, r0
 80028d0:	3b08      	subs	r3, #8
 80028d2:	2220      	movs	r2, #32
 80028d4:	0020      	movs	r0, r4
 80028d6:	1ad2      	subs	r2, r2, r3
 80028d8:	4651      	mov	r1, sl
 80028da:	40d0      	lsrs	r0, r2
 80028dc:	4099      	lsls	r1, r3
 80028de:	0002      	movs	r2, r0
 80028e0:	409c      	lsls	r4, r3
 80028e2:	430a      	orrs	r2, r1
 80028e4:	429e      	cmp	r6, r3
 80028e6:	dd00      	ble.n	80028ea <__aeabi_dsub+0xee>
 80028e8:	e164      	b.n	8002bb4 <__aeabi_dsub+0x3b8>
 80028ea:	1b9b      	subs	r3, r3, r6
 80028ec:	1c59      	adds	r1, r3, #1
 80028ee:	291f      	cmp	r1, #31
 80028f0:	dd00      	ble.n	80028f4 <__aeabi_dsub+0xf8>
 80028f2:	e0fe      	b.n	8002af2 <__aeabi_dsub+0x2f6>
 80028f4:	2320      	movs	r3, #32
 80028f6:	0010      	movs	r0, r2
 80028f8:	0026      	movs	r6, r4
 80028fa:	1a5b      	subs	r3, r3, r1
 80028fc:	409c      	lsls	r4, r3
 80028fe:	4098      	lsls	r0, r3
 8002900:	40ce      	lsrs	r6, r1
 8002902:	40ca      	lsrs	r2, r1
 8002904:	1e63      	subs	r3, r4, #1
 8002906:	419c      	sbcs	r4, r3
 8002908:	4330      	orrs	r0, r6
 800290a:	4692      	mov	sl, r2
 800290c:	2600      	movs	r6, #0
 800290e:	4304      	orrs	r4, r0
 8002910:	0763      	lsls	r3, r4, #29
 8002912:	d009      	beq.n	8002928 <__aeabi_dsub+0x12c>
 8002914:	230f      	movs	r3, #15
 8002916:	4023      	ands	r3, r4
 8002918:	2b04      	cmp	r3, #4
 800291a:	d005      	beq.n	8002928 <__aeabi_dsub+0x12c>
 800291c:	1d23      	adds	r3, r4, #4
 800291e:	42a3      	cmp	r3, r4
 8002920:	41a4      	sbcs	r4, r4
 8002922:	4264      	negs	r4, r4
 8002924:	44a2      	add	sl, r4
 8002926:	001c      	movs	r4, r3
 8002928:	4653      	mov	r3, sl
 800292a:	021b      	lsls	r3, r3, #8
 800292c:	d400      	bmi.n	8002930 <__aeabi_dsub+0x134>
 800292e:	e0f2      	b.n	8002b16 <__aeabi_dsub+0x31a>
 8002930:	4b8c      	ldr	r3, [pc, #560]	; (8002b64 <__aeabi_dsub+0x368>)
 8002932:	3601      	adds	r6, #1
 8002934:	429e      	cmp	r6, r3
 8002936:	d100      	bne.n	800293a <__aeabi_dsub+0x13e>
 8002938:	e10f      	b.n	8002b5a <__aeabi_dsub+0x35e>
 800293a:	4653      	mov	r3, sl
 800293c:	498a      	ldr	r1, [pc, #552]	; (8002b68 <__aeabi_dsub+0x36c>)
 800293e:	08e4      	lsrs	r4, r4, #3
 8002940:	400b      	ands	r3, r1
 8002942:	0019      	movs	r1, r3
 8002944:	075b      	lsls	r3, r3, #29
 8002946:	4323      	orrs	r3, r4
 8002948:	0572      	lsls	r2, r6, #21
 800294a:	024c      	lsls	r4, r1, #9
 800294c:	0b24      	lsrs	r4, r4, #12
 800294e:	0d52      	lsrs	r2, r2, #21
 8002950:	0512      	lsls	r2, r2, #20
 8002952:	4322      	orrs	r2, r4
 8002954:	07ed      	lsls	r5, r5, #31
 8002956:	432a      	orrs	r2, r5
 8002958:	0018      	movs	r0, r3
 800295a:	0011      	movs	r1, r2
 800295c:	b003      	add	sp, #12
 800295e:	bcf0      	pop	{r4, r5, r6, r7}
 8002960:	46bb      	mov	fp, r7
 8002962:	46b2      	mov	sl, r6
 8002964:	46a9      	mov	r9, r5
 8002966:	46a0      	mov	r8, r4
 8002968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800296a:	1ab4      	subs	r4, r6, r2
 800296c:	46a4      	mov	ip, r4
 800296e:	2c00      	cmp	r4, #0
 8002970:	dd59      	ble.n	8002a26 <__aeabi_dsub+0x22a>
 8002972:	2a00      	cmp	r2, #0
 8002974:	d100      	bne.n	8002978 <__aeabi_dsub+0x17c>
 8002976:	e0b0      	b.n	8002ada <__aeabi_dsub+0x2de>
 8002978:	4556      	cmp	r6, sl
 800297a:	d100      	bne.n	800297e <__aeabi_dsub+0x182>
 800297c:	e0fa      	b.n	8002b74 <__aeabi_dsub+0x378>
 800297e:	2280      	movs	r2, #128	; 0x80
 8002980:	0412      	lsls	r2, r2, #16
 8002982:	4317      	orrs	r7, r2
 8002984:	4662      	mov	r2, ip
 8002986:	2a38      	cmp	r2, #56	; 0x38
 8002988:	dd00      	ble.n	800298c <__aeabi_dsub+0x190>
 800298a:	e0d4      	b.n	8002b36 <__aeabi_dsub+0x33a>
 800298c:	2a1f      	cmp	r2, #31
 800298e:	dc00      	bgt.n	8002992 <__aeabi_dsub+0x196>
 8002990:	e1c0      	b.n	8002d14 <__aeabi_dsub+0x518>
 8002992:	0039      	movs	r1, r7
 8002994:	3a20      	subs	r2, #32
 8002996:	40d1      	lsrs	r1, r2
 8002998:	4662      	mov	r2, ip
 800299a:	2a20      	cmp	r2, #32
 800299c:	d006      	beq.n	80029ac <__aeabi_dsub+0x1b0>
 800299e:	4664      	mov	r4, ip
 80029a0:	2240      	movs	r2, #64	; 0x40
 80029a2:	1b12      	subs	r2, r2, r4
 80029a4:	003c      	movs	r4, r7
 80029a6:	4094      	lsls	r4, r2
 80029a8:	4304      	orrs	r4, r0
 80029aa:	9401      	str	r4, [sp, #4]
 80029ac:	9c01      	ldr	r4, [sp, #4]
 80029ae:	1e62      	subs	r2, r4, #1
 80029b0:	4194      	sbcs	r4, r2
 80029b2:	430c      	orrs	r4, r1
 80029b4:	e0c3      	b.n	8002b3e <__aeabi_dsub+0x342>
 80029b6:	003c      	movs	r4, r7
 80029b8:	4304      	orrs	r4, r0
 80029ba:	d02b      	beq.n	8002a14 <__aeabi_dsub+0x218>
 80029bc:	468b      	mov	fp, r1
 80029be:	428d      	cmp	r5, r1
 80029c0:	d02e      	beq.n	8002a20 <__aeabi_dsub+0x224>
 80029c2:	4c6a      	ldr	r4, [pc, #424]	; (8002b6c <__aeabi_dsub+0x370>)
 80029c4:	46a4      	mov	ip, r4
 80029c6:	44b4      	add	ip, r6
 80029c8:	4664      	mov	r4, ip
 80029ca:	2c00      	cmp	r4, #0
 80029cc:	d05f      	beq.n	8002a8e <__aeabi_dsub+0x292>
 80029ce:	1b94      	subs	r4, r2, r6
 80029d0:	46a4      	mov	ip, r4
 80029d2:	2e00      	cmp	r6, #0
 80029d4:	d000      	beq.n	80029d8 <__aeabi_dsub+0x1dc>
 80029d6:	e120      	b.n	8002c1a <__aeabi_dsub+0x41e>
 80029d8:	464c      	mov	r4, r9
 80029da:	431c      	orrs	r4, r3
 80029dc:	d100      	bne.n	80029e0 <__aeabi_dsub+0x1e4>
 80029de:	e1c7      	b.n	8002d70 <__aeabi_dsub+0x574>
 80029e0:	4661      	mov	r1, ip
 80029e2:	1e4c      	subs	r4, r1, #1
 80029e4:	2901      	cmp	r1, #1
 80029e6:	d100      	bne.n	80029ea <__aeabi_dsub+0x1ee>
 80029e8:	e223      	b.n	8002e32 <__aeabi_dsub+0x636>
 80029ea:	4d5e      	ldr	r5, [pc, #376]	; (8002b64 <__aeabi_dsub+0x368>)
 80029ec:	45ac      	cmp	ip, r5
 80029ee:	d100      	bne.n	80029f2 <__aeabi_dsub+0x1f6>
 80029f0:	e1d8      	b.n	8002da4 <__aeabi_dsub+0x5a8>
 80029f2:	46a4      	mov	ip, r4
 80029f4:	e11a      	b.n	8002c2c <__aeabi_dsub+0x430>
 80029f6:	003a      	movs	r2, r7
 80029f8:	4302      	orrs	r2, r0
 80029fa:	d100      	bne.n	80029fe <__aeabi_dsub+0x202>
 80029fc:	e0e4      	b.n	8002bc8 <__aeabi_dsub+0x3cc>
 80029fe:	0022      	movs	r2, r4
 8002a00:	3a01      	subs	r2, #1
 8002a02:	2c01      	cmp	r4, #1
 8002a04:	d100      	bne.n	8002a08 <__aeabi_dsub+0x20c>
 8002a06:	e1c3      	b.n	8002d90 <__aeabi_dsub+0x594>
 8002a08:	4956      	ldr	r1, [pc, #344]	; (8002b64 <__aeabi_dsub+0x368>)
 8002a0a:	428c      	cmp	r4, r1
 8002a0c:	d100      	bne.n	8002a10 <__aeabi_dsub+0x214>
 8002a0e:	e0b1      	b.n	8002b74 <__aeabi_dsub+0x378>
 8002a10:	4694      	mov	ip, r2
 8002a12:	e72b      	b.n	800286c <__aeabi_dsub+0x70>
 8002a14:	2401      	movs	r4, #1
 8002a16:	4061      	eors	r1, r4
 8002a18:	468b      	mov	fp, r1
 8002a1a:	428d      	cmp	r5, r1
 8002a1c:	d000      	beq.n	8002a20 <__aeabi_dsub+0x224>
 8002a1e:	e716      	b.n	800284e <__aeabi_dsub+0x52>
 8002a20:	4952      	ldr	r1, [pc, #328]	; (8002b6c <__aeabi_dsub+0x370>)
 8002a22:	468c      	mov	ip, r1
 8002a24:	44b4      	add	ip, r6
 8002a26:	4664      	mov	r4, ip
 8002a28:	2c00      	cmp	r4, #0
 8002a2a:	d100      	bne.n	8002a2e <__aeabi_dsub+0x232>
 8002a2c:	e0d3      	b.n	8002bd6 <__aeabi_dsub+0x3da>
 8002a2e:	1b91      	subs	r1, r2, r6
 8002a30:	468c      	mov	ip, r1
 8002a32:	2e00      	cmp	r6, #0
 8002a34:	d100      	bne.n	8002a38 <__aeabi_dsub+0x23c>
 8002a36:	e15e      	b.n	8002cf6 <__aeabi_dsub+0x4fa>
 8002a38:	494a      	ldr	r1, [pc, #296]	; (8002b64 <__aeabi_dsub+0x368>)
 8002a3a:	428a      	cmp	r2, r1
 8002a3c:	d100      	bne.n	8002a40 <__aeabi_dsub+0x244>
 8002a3e:	e1be      	b.n	8002dbe <__aeabi_dsub+0x5c2>
 8002a40:	2180      	movs	r1, #128	; 0x80
 8002a42:	464c      	mov	r4, r9
 8002a44:	0409      	lsls	r1, r1, #16
 8002a46:	430c      	orrs	r4, r1
 8002a48:	46a1      	mov	r9, r4
 8002a4a:	4661      	mov	r1, ip
 8002a4c:	2938      	cmp	r1, #56	; 0x38
 8002a4e:	dd00      	ble.n	8002a52 <__aeabi_dsub+0x256>
 8002a50:	e1ba      	b.n	8002dc8 <__aeabi_dsub+0x5cc>
 8002a52:	291f      	cmp	r1, #31
 8002a54:	dd00      	ble.n	8002a58 <__aeabi_dsub+0x25c>
 8002a56:	e227      	b.n	8002ea8 <__aeabi_dsub+0x6ac>
 8002a58:	2420      	movs	r4, #32
 8002a5a:	1a64      	subs	r4, r4, r1
 8002a5c:	4649      	mov	r1, r9
 8002a5e:	40a1      	lsls	r1, r4
 8002a60:	001e      	movs	r6, r3
 8002a62:	4688      	mov	r8, r1
 8002a64:	4661      	mov	r1, ip
 8002a66:	40a3      	lsls	r3, r4
 8002a68:	40ce      	lsrs	r6, r1
 8002a6a:	4641      	mov	r1, r8
 8002a6c:	1e5c      	subs	r4, r3, #1
 8002a6e:	41a3      	sbcs	r3, r4
 8002a70:	4331      	orrs	r1, r6
 8002a72:	4319      	orrs	r1, r3
 8002a74:	000c      	movs	r4, r1
 8002a76:	4663      	mov	r3, ip
 8002a78:	4649      	mov	r1, r9
 8002a7a:	40d9      	lsrs	r1, r3
 8002a7c:	187f      	adds	r7, r7, r1
 8002a7e:	1824      	adds	r4, r4, r0
 8002a80:	4284      	cmp	r4, r0
 8002a82:	419b      	sbcs	r3, r3
 8002a84:	425b      	negs	r3, r3
 8002a86:	469a      	mov	sl, r3
 8002a88:	0016      	movs	r6, r2
 8002a8a:	44ba      	add	sl, r7
 8002a8c:	e05d      	b.n	8002b4a <__aeabi_dsub+0x34e>
 8002a8e:	4c38      	ldr	r4, [pc, #224]	; (8002b70 <__aeabi_dsub+0x374>)
 8002a90:	1c72      	adds	r2, r6, #1
 8002a92:	4222      	tst	r2, r4
 8002a94:	d000      	beq.n	8002a98 <__aeabi_dsub+0x29c>
 8002a96:	e0df      	b.n	8002c58 <__aeabi_dsub+0x45c>
 8002a98:	464a      	mov	r2, r9
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	2e00      	cmp	r6, #0
 8002a9e:	d000      	beq.n	8002aa2 <__aeabi_dsub+0x2a6>
 8002aa0:	e15c      	b.n	8002d5c <__aeabi_dsub+0x560>
 8002aa2:	2a00      	cmp	r2, #0
 8002aa4:	d100      	bne.n	8002aa8 <__aeabi_dsub+0x2ac>
 8002aa6:	e1cf      	b.n	8002e48 <__aeabi_dsub+0x64c>
 8002aa8:	003a      	movs	r2, r7
 8002aaa:	4302      	orrs	r2, r0
 8002aac:	d100      	bne.n	8002ab0 <__aeabi_dsub+0x2b4>
 8002aae:	e17f      	b.n	8002db0 <__aeabi_dsub+0x5b4>
 8002ab0:	1a1c      	subs	r4, r3, r0
 8002ab2:	464a      	mov	r2, r9
 8002ab4:	42a3      	cmp	r3, r4
 8002ab6:	4189      	sbcs	r1, r1
 8002ab8:	1bd2      	subs	r2, r2, r7
 8002aba:	4249      	negs	r1, r1
 8002abc:	1a52      	subs	r2, r2, r1
 8002abe:	4692      	mov	sl, r2
 8002ac0:	0212      	lsls	r2, r2, #8
 8002ac2:	d400      	bmi.n	8002ac6 <__aeabi_dsub+0x2ca>
 8002ac4:	e20a      	b.n	8002edc <__aeabi_dsub+0x6e0>
 8002ac6:	1ac4      	subs	r4, r0, r3
 8002ac8:	42a0      	cmp	r0, r4
 8002aca:	4180      	sbcs	r0, r0
 8002acc:	464b      	mov	r3, r9
 8002ace:	4240      	negs	r0, r0
 8002ad0:	1aff      	subs	r7, r7, r3
 8002ad2:	1a3b      	subs	r3, r7, r0
 8002ad4:	469a      	mov	sl, r3
 8002ad6:	465d      	mov	r5, fp
 8002ad8:	e71a      	b.n	8002910 <__aeabi_dsub+0x114>
 8002ada:	003a      	movs	r2, r7
 8002adc:	4302      	orrs	r2, r0
 8002ade:	d073      	beq.n	8002bc8 <__aeabi_dsub+0x3cc>
 8002ae0:	0022      	movs	r2, r4
 8002ae2:	3a01      	subs	r2, #1
 8002ae4:	2c01      	cmp	r4, #1
 8002ae6:	d100      	bne.n	8002aea <__aeabi_dsub+0x2ee>
 8002ae8:	e0cb      	b.n	8002c82 <__aeabi_dsub+0x486>
 8002aea:	4554      	cmp	r4, sl
 8002aec:	d042      	beq.n	8002b74 <__aeabi_dsub+0x378>
 8002aee:	4694      	mov	ip, r2
 8002af0:	e748      	b.n	8002984 <__aeabi_dsub+0x188>
 8002af2:	0010      	movs	r0, r2
 8002af4:	3b1f      	subs	r3, #31
 8002af6:	40d8      	lsrs	r0, r3
 8002af8:	2920      	cmp	r1, #32
 8002afa:	d003      	beq.n	8002b04 <__aeabi_dsub+0x308>
 8002afc:	2340      	movs	r3, #64	; 0x40
 8002afe:	1a5b      	subs	r3, r3, r1
 8002b00:	409a      	lsls	r2, r3
 8002b02:	4314      	orrs	r4, r2
 8002b04:	1e63      	subs	r3, r4, #1
 8002b06:	419c      	sbcs	r4, r3
 8002b08:	2300      	movs	r3, #0
 8002b0a:	2600      	movs	r6, #0
 8002b0c:	469a      	mov	sl, r3
 8002b0e:	4304      	orrs	r4, r0
 8002b10:	0763      	lsls	r3, r4, #29
 8002b12:	d000      	beq.n	8002b16 <__aeabi_dsub+0x31a>
 8002b14:	e6fe      	b.n	8002914 <__aeabi_dsub+0x118>
 8002b16:	4652      	mov	r2, sl
 8002b18:	08e3      	lsrs	r3, r4, #3
 8002b1a:	0752      	lsls	r2, r2, #29
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	4652      	mov	r2, sl
 8002b20:	46b4      	mov	ip, r6
 8002b22:	08d2      	lsrs	r2, r2, #3
 8002b24:	490f      	ldr	r1, [pc, #60]	; (8002b64 <__aeabi_dsub+0x368>)
 8002b26:	458c      	cmp	ip, r1
 8002b28:	d02a      	beq.n	8002b80 <__aeabi_dsub+0x384>
 8002b2a:	0312      	lsls	r2, r2, #12
 8002b2c:	0b14      	lsrs	r4, r2, #12
 8002b2e:	4662      	mov	r2, ip
 8002b30:	0552      	lsls	r2, r2, #21
 8002b32:	0d52      	lsrs	r2, r2, #21
 8002b34:	e70c      	b.n	8002950 <__aeabi_dsub+0x154>
 8002b36:	003c      	movs	r4, r7
 8002b38:	4304      	orrs	r4, r0
 8002b3a:	1e62      	subs	r2, r4, #1
 8002b3c:	4194      	sbcs	r4, r2
 8002b3e:	18e4      	adds	r4, r4, r3
 8002b40:	429c      	cmp	r4, r3
 8002b42:	4192      	sbcs	r2, r2
 8002b44:	4252      	negs	r2, r2
 8002b46:	444a      	add	r2, r9
 8002b48:	4692      	mov	sl, r2
 8002b4a:	4653      	mov	r3, sl
 8002b4c:	021b      	lsls	r3, r3, #8
 8002b4e:	d5df      	bpl.n	8002b10 <__aeabi_dsub+0x314>
 8002b50:	4b04      	ldr	r3, [pc, #16]	; (8002b64 <__aeabi_dsub+0x368>)
 8002b52:	3601      	adds	r6, #1
 8002b54:	429e      	cmp	r6, r3
 8002b56:	d000      	beq.n	8002b5a <__aeabi_dsub+0x35e>
 8002b58:	e0a0      	b.n	8002c9c <__aeabi_dsub+0x4a0>
 8002b5a:	0032      	movs	r2, r6
 8002b5c:	2400      	movs	r4, #0
 8002b5e:	2300      	movs	r3, #0
 8002b60:	e6f6      	b.n	8002950 <__aeabi_dsub+0x154>
 8002b62:	46c0      	nop			; (mov r8, r8)
 8002b64:	000007ff 	.word	0x000007ff
 8002b68:	ff7fffff 	.word	0xff7fffff
 8002b6c:	fffff801 	.word	0xfffff801
 8002b70:	000007fe 	.word	0x000007fe
 8002b74:	08db      	lsrs	r3, r3, #3
 8002b76:	464a      	mov	r2, r9
 8002b78:	0752      	lsls	r2, r2, #29
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	464a      	mov	r2, r9
 8002b7e:	08d2      	lsrs	r2, r2, #3
 8002b80:	0019      	movs	r1, r3
 8002b82:	4311      	orrs	r1, r2
 8002b84:	d100      	bne.n	8002b88 <__aeabi_dsub+0x38c>
 8002b86:	e1b5      	b.n	8002ef4 <__aeabi_dsub+0x6f8>
 8002b88:	2480      	movs	r4, #128	; 0x80
 8002b8a:	0324      	lsls	r4, r4, #12
 8002b8c:	4314      	orrs	r4, r2
 8002b8e:	0324      	lsls	r4, r4, #12
 8002b90:	4ad5      	ldr	r2, [pc, #852]	; (8002ee8 <__aeabi_dsub+0x6ec>)
 8002b92:	0b24      	lsrs	r4, r4, #12
 8002b94:	e6dc      	b.n	8002950 <__aeabi_dsub+0x154>
 8002b96:	0020      	movs	r0, r4
 8002b98:	f000 fb2a 	bl	80031f0 <__clzsi2>
 8002b9c:	0003      	movs	r3, r0
 8002b9e:	3318      	adds	r3, #24
 8002ba0:	2b1f      	cmp	r3, #31
 8002ba2:	dc00      	bgt.n	8002ba6 <__aeabi_dsub+0x3aa>
 8002ba4:	e695      	b.n	80028d2 <__aeabi_dsub+0xd6>
 8002ba6:	0022      	movs	r2, r4
 8002ba8:	3808      	subs	r0, #8
 8002baa:	4082      	lsls	r2, r0
 8002bac:	2400      	movs	r4, #0
 8002bae:	429e      	cmp	r6, r3
 8002bb0:	dc00      	bgt.n	8002bb4 <__aeabi_dsub+0x3b8>
 8002bb2:	e69a      	b.n	80028ea <__aeabi_dsub+0xee>
 8002bb4:	1af6      	subs	r6, r6, r3
 8002bb6:	4bcd      	ldr	r3, [pc, #820]	; (8002eec <__aeabi_dsub+0x6f0>)
 8002bb8:	401a      	ands	r2, r3
 8002bba:	4692      	mov	sl, r2
 8002bbc:	e6a8      	b.n	8002910 <__aeabi_dsub+0x114>
 8002bbe:	003c      	movs	r4, r7
 8002bc0:	4304      	orrs	r4, r0
 8002bc2:	1e62      	subs	r2, r4, #1
 8002bc4:	4194      	sbcs	r4, r2
 8002bc6:	e66c      	b.n	80028a2 <__aeabi_dsub+0xa6>
 8002bc8:	464a      	mov	r2, r9
 8002bca:	08db      	lsrs	r3, r3, #3
 8002bcc:	0752      	lsls	r2, r2, #29
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	464a      	mov	r2, r9
 8002bd2:	08d2      	lsrs	r2, r2, #3
 8002bd4:	e7a6      	b.n	8002b24 <__aeabi_dsub+0x328>
 8002bd6:	4cc6      	ldr	r4, [pc, #792]	; (8002ef0 <__aeabi_dsub+0x6f4>)
 8002bd8:	1c72      	adds	r2, r6, #1
 8002bda:	4222      	tst	r2, r4
 8002bdc:	d000      	beq.n	8002be0 <__aeabi_dsub+0x3e4>
 8002bde:	e0ac      	b.n	8002d3a <__aeabi_dsub+0x53e>
 8002be0:	464a      	mov	r2, r9
 8002be2:	431a      	orrs	r2, r3
 8002be4:	2e00      	cmp	r6, #0
 8002be6:	d000      	beq.n	8002bea <__aeabi_dsub+0x3ee>
 8002be8:	e105      	b.n	8002df6 <__aeabi_dsub+0x5fa>
 8002bea:	2a00      	cmp	r2, #0
 8002bec:	d100      	bne.n	8002bf0 <__aeabi_dsub+0x3f4>
 8002bee:	e156      	b.n	8002e9e <__aeabi_dsub+0x6a2>
 8002bf0:	003a      	movs	r2, r7
 8002bf2:	4302      	orrs	r2, r0
 8002bf4:	d100      	bne.n	8002bf8 <__aeabi_dsub+0x3fc>
 8002bf6:	e0db      	b.n	8002db0 <__aeabi_dsub+0x5b4>
 8002bf8:	181c      	adds	r4, r3, r0
 8002bfa:	429c      	cmp	r4, r3
 8002bfc:	419b      	sbcs	r3, r3
 8002bfe:	444f      	add	r7, r9
 8002c00:	46ba      	mov	sl, r7
 8002c02:	425b      	negs	r3, r3
 8002c04:	449a      	add	sl, r3
 8002c06:	4653      	mov	r3, sl
 8002c08:	021b      	lsls	r3, r3, #8
 8002c0a:	d400      	bmi.n	8002c0e <__aeabi_dsub+0x412>
 8002c0c:	e780      	b.n	8002b10 <__aeabi_dsub+0x314>
 8002c0e:	4652      	mov	r2, sl
 8002c10:	4bb6      	ldr	r3, [pc, #728]	; (8002eec <__aeabi_dsub+0x6f0>)
 8002c12:	2601      	movs	r6, #1
 8002c14:	401a      	ands	r2, r3
 8002c16:	4692      	mov	sl, r2
 8002c18:	e77a      	b.n	8002b10 <__aeabi_dsub+0x314>
 8002c1a:	4cb3      	ldr	r4, [pc, #716]	; (8002ee8 <__aeabi_dsub+0x6ec>)
 8002c1c:	42a2      	cmp	r2, r4
 8002c1e:	d100      	bne.n	8002c22 <__aeabi_dsub+0x426>
 8002c20:	e0c0      	b.n	8002da4 <__aeabi_dsub+0x5a8>
 8002c22:	2480      	movs	r4, #128	; 0x80
 8002c24:	464d      	mov	r5, r9
 8002c26:	0424      	lsls	r4, r4, #16
 8002c28:	4325      	orrs	r5, r4
 8002c2a:	46a9      	mov	r9, r5
 8002c2c:	4664      	mov	r4, ip
 8002c2e:	2c38      	cmp	r4, #56	; 0x38
 8002c30:	dc53      	bgt.n	8002cda <__aeabi_dsub+0x4de>
 8002c32:	4661      	mov	r1, ip
 8002c34:	2c1f      	cmp	r4, #31
 8002c36:	dd00      	ble.n	8002c3a <__aeabi_dsub+0x43e>
 8002c38:	e0cd      	b.n	8002dd6 <__aeabi_dsub+0x5da>
 8002c3a:	2520      	movs	r5, #32
 8002c3c:	001e      	movs	r6, r3
 8002c3e:	1b2d      	subs	r5, r5, r4
 8002c40:	464c      	mov	r4, r9
 8002c42:	40ab      	lsls	r3, r5
 8002c44:	40ac      	lsls	r4, r5
 8002c46:	40ce      	lsrs	r6, r1
 8002c48:	1e5d      	subs	r5, r3, #1
 8002c4a:	41ab      	sbcs	r3, r5
 8002c4c:	4334      	orrs	r4, r6
 8002c4e:	4323      	orrs	r3, r4
 8002c50:	464c      	mov	r4, r9
 8002c52:	40cc      	lsrs	r4, r1
 8002c54:	1b3f      	subs	r7, r7, r4
 8002c56:	e045      	b.n	8002ce4 <__aeabi_dsub+0x4e8>
 8002c58:	464a      	mov	r2, r9
 8002c5a:	1a1c      	subs	r4, r3, r0
 8002c5c:	1bd1      	subs	r1, r2, r7
 8002c5e:	42a3      	cmp	r3, r4
 8002c60:	4192      	sbcs	r2, r2
 8002c62:	4252      	negs	r2, r2
 8002c64:	4692      	mov	sl, r2
 8002c66:	000a      	movs	r2, r1
 8002c68:	4651      	mov	r1, sl
 8002c6a:	1a52      	subs	r2, r2, r1
 8002c6c:	4692      	mov	sl, r2
 8002c6e:	0212      	lsls	r2, r2, #8
 8002c70:	d500      	bpl.n	8002c74 <__aeabi_dsub+0x478>
 8002c72:	e083      	b.n	8002d7c <__aeabi_dsub+0x580>
 8002c74:	4653      	mov	r3, sl
 8002c76:	4323      	orrs	r3, r4
 8002c78:	d000      	beq.n	8002c7c <__aeabi_dsub+0x480>
 8002c7a:	e621      	b.n	80028c0 <__aeabi_dsub+0xc4>
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2500      	movs	r5, #0
 8002c80:	e753      	b.n	8002b2a <__aeabi_dsub+0x32e>
 8002c82:	181c      	adds	r4, r3, r0
 8002c84:	429c      	cmp	r4, r3
 8002c86:	419b      	sbcs	r3, r3
 8002c88:	444f      	add	r7, r9
 8002c8a:	46ba      	mov	sl, r7
 8002c8c:	425b      	negs	r3, r3
 8002c8e:	449a      	add	sl, r3
 8002c90:	4653      	mov	r3, sl
 8002c92:	2601      	movs	r6, #1
 8002c94:	021b      	lsls	r3, r3, #8
 8002c96:	d400      	bmi.n	8002c9a <__aeabi_dsub+0x49e>
 8002c98:	e73a      	b.n	8002b10 <__aeabi_dsub+0x314>
 8002c9a:	2602      	movs	r6, #2
 8002c9c:	4652      	mov	r2, sl
 8002c9e:	4b93      	ldr	r3, [pc, #588]	; (8002eec <__aeabi_dsub+0x6f0>)
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	0013      	movs	r3, r2
 8002ca6:	4021      	ands	r1, r4
 8002ca8:	0862      	lsrs	r2, r4, #1
 8002caa:	430a      	orrs	r2, r1
 8002cac:	07dc      	lsls	r4, r3, #31
 8002cae:	085b      	lsrs	r3, r3, #1
 8002cb0:	469a      	mov	sl, r3
 8002cb2:	4314      	orrs	r4, r2
 8002cb4:	e62c      	b.n	8002910 <__aeabi_dsub+0x114>
 8002cb6:	0039      	movs	r1, r7
 8002cb8:	3a20      	subs	r2, #32
 8002cba:	40d1      	lsrs	r1, r2
 8002cbc:	4662      	mov	r2, ip
 8002cbe:	2a20      	cmp	r2, #32
 8002cc0:	d006      	beq.n	8002cd0 <__aeabi_dsub+0x4d4>
 8002cc2:	4664      	mov	r4, ip
 8002cc4:	2240      	movs	r2, #64	; 0x40
 8002cc6:	1b12      	subs	r2, r2, r4
 8002cc8:	003c      	movs	r4, r7
 8002cca:	4094      	lsls	r4, r2
 8002ccc:	4304      	orrs	r4, r0
 8002cce:	9401      	str	r4, [sp, #4]
 8002cd0:	9c01      	ldr	r4, [sp, #4]
 8002cd2:	1e62      	subs	r2, r4, #1
 8002cd4:	4194      	sbcs	r4, r2
 8002cd6:	430c      	orrs	r4, r1
 8002cd8:	e5e3      	b.n	80028a2 <__aeabi_dsub+0xa6>
 8002cda:	4649      	mov	r1, r9
 8002cdc:	4319      	orrs	r1, r3
 8002cde:	000b      	movs	r3, r1
 8002ce0:	1e5c      	subs	r4, r3, #1
 8002ce2:	41a3      	sbcs	r3, r4
 8002ce4:	1ac4      	subs	r4, r0, r3
 8002ce6:	42a0      	cmp	r0, r4
 8002ce8:	419b      	sbcs	r3, r3
 8002cea:	425b      	negs	r3, r3
 8002cec:	1afb      	subs	r3, r7, r3
 8002cee:	469a      	mov	sl, r3
 8002cf0:	465d      	mov	r5, fp
 8002cf2:	0016      	movs	r6, r2
 8002cf4:	e5dc      	b.n	80028b0 <__aeabi_dsub+0xb4>
 8002cf6:	4649      	mov	r1, r9
 8002cf8:	4319      	orrs	r1, r3
 8002cfa:	d100      	bne.n	8002cfe <__aeabi_dsub+0x502>
 8002cfc:	e0ae      	b.n	8002e5c <__aeabi_dsub+0x660>
 8002cfe:	4661      	mov	r1, ip
 8002d00:	4664      	mov	r4, ip
 8002d02:	3901      	subs	r1, #1
 8002d04:	2c01      	cmp	r4, #1
 8002d06:	d100      	bne.n	8002d0a <__aeabi_dsub+0x50e>
 8002d08:	e0e0      	b.n	8002ecc <__aeabi_dsub+0x6d0>
 8002d0a:	4c77      	ldr	r4, [pc, #476]	; (8002ee8 <__aeabi_dsub+0x6ec>)
 8002d0c:	45a4      	cmp	ip, r4
 8002d0e:	d056      	beq.n	8002dbe <__aeabi_dsub+0x5c2>
 8002d10:	468c      	mov	ip, r1
 8002d12:	e69a      	b.n	8002a4a <__aeabi_dsub+0x24e>
 8002d14:	4661      	mov	r1, ip
 8002d16:	2220      	movs	r2, #32
 8002d18:	003c      	movs	r4, r7
 8002d1a:	1a52      	subs	r2, r2, r1
 8002d1c:	4094      	lsls	r4, r2
 8002d1e:	0001      	movs	r1, r0
 8002d20:	4090      	lsls	r0, r2
 8002d22:	46a0      	mov	r8, r4
 8002d24:	4664      	mov	r4, ip
 8002d26:	1e42      	subs	r2, r0, #1
 8002d28:	4190      	sbcs	r0, r2
 8002d2a:	4662      	mov	r2, ip
 8002d2c:	40e1      	lsrs	r1, r4
 8002d2e:	4644      	mov	r4, r8
 8002d30:	40d7      	lsrs	r7, r2
 8002d32:	430c      	orrs	r4, r1
 8002d34:	4304      	orrs	r4, r0
 8002d36:	44b9      	add	r9, r7
 8002d38:	e701      	b.n	8002b3e <__aeabi_dsub+0x342>
 8002d3a:	496b      	ldr	r1, [pc, #428]	; (8002ee8 <__aeabi_dsub+0x6ec>)
 8002d3c:	428a      	cmp	r2, r1
 8002d3e:	d100      	bne.n	8002d42 <__aeabi_dsub+0x546>
 8002d40:	e70c      	b.n	8002b5c <__aeabi_dsub+0x360>
 8002d42:	1818      	adds	r0, r3, r0
 8002d44:	4298      	cmp	r0, r3
 8002d46:	419b      	sbcs	r3, r3
 8002d48:	444f      	add	r7, r9
 8002d4a:	425b      	negs	r3, r3
 8002d4c:	18fb      	adds	r3, r7, r3
 8002d4e:	07dc      	lsls	r4, r3, #31
 8002d50:	0840      	lsrs	r0, r0, #1
 8002d52:	085b      	lsrs	r3, r3, #1
 8002d54:	469a      	mov	sl, r3
 8002d56:	0016      	movs	r6, r2
 8002d58:	4304      	orrs	r4, r0
 8002d5a:	e6d9      	b.n	8002b10 <__aeabi_dsub+0x314>
 8002d5c:	2a00      	cmp	r2, #0
 8002d5e:	d000      	beq.n	8002d62 <__aeabi_dsub+0x566>
 8002d60:	e081      	b.n	8002e66 <__aeabi_dsub+0x66a>
 8002d62:	003b      	movs	r3, r7
 8002d64:	4303      	orrs	r3, r0
 8002d66:	d11d      	bne.n	8002da4 <__aeabi_dsub+0x5a8>
 8002d68:	2280      	movs	r2, #128	; 0x80
 8002d6a:	2500      	movs	r5, #0
 8002d6c:	0312      	lsls	r2, r2, #12
 8002d6e:	e70b      	b.n	8002b88 <__aeabi_dsub+0x38c>
 8002d70:	08c0      	lsrs	r0, r0, #3
 8002d72:	077b      	lsls	r3, r7, #29
 8002d74:	465d      	mov	r5, fp
 8002d76:	4303      	orrs	r3, r0
 8002d78:	08fa      	lsrs	r2, r7, #3
 8002d7a:	e6d3      	b.n	8002b24 <__aeabi_dsub+0x328>
 8002d7c:	1ac4      	subs	r4, r0, r3
 8002d7e:	42a0      	cmp	r0, r4
 8002d80:	4180      	sbcs	r0, r0
 8002d82:	464b      	mov	r3, r9
 8002d84:	4240      	negs	r0, r0
 8002d86:	1aff      	subs	r7, r7, r3
 8002d88:	1a3b      	subs	r3, r7, r0
 8002d8a:	469a      	mov	sl, r3
 8002d8c:	465d      	mov	r5, fp
 8002d8e:	e597      	b.n	80028c0 <__aeabi_dsub+0xc4>
 8002d90:	1a1c      	subs	r4, r3, r0
 8002d92:	464a      	mov	r2, r9
 8002d94:	42a3      	cmp	r3, r4
 8002d96:	419b      	sbcs	r3, r3
 8002d98:	1bd7      	subs	r7, r2, r7
 8002d9a:	425b      	negs	r3, r3
 8002d9c:	1afb      	subs	r3, r7, r3
 8002d9e:	469a      	mov	sl, r3
 8002da0:	2601      	movs	r6, #1
 8002da2:	e585      	b.n	80028b0 <__aeabi_dsub+0xb4>
 8002da4:	08c0      	lsrs	r0, r0, #3
 8002da6:	077b      	lsls	r3, r7, #29
 8002da8:	465d      	mov	r5, fp
 8002daa:	4303      	orrs	r3, r0
 8002dac:	08fa      	lsrs	r2, r7, #3
 8002dae:	e6e7      	b.n	8002b80 <__aeabi_dsub+0x384>
 8002db0:	464a      	mov	r2, r9
 8002db2:	08db      	lsrs	r3, r3, #3
 8002db4:	0752      	lsls	r2, r2, #29
 8002db6:	4313      	orrs	r3, r2
 8002db8:	464a      	mov	r2, r9
 8002dba:	08d2      	lsrs	r2, r2, #3
 8002dbc:	e6b5      	b.n	8002b2a <__aeabi_dsub+0x32e>
 8002dbe:	08c0      	lsrs	r0, r0, #3
 8002dc0:	077b      	lsls	r3, r7, #29
 8002dc2:	4303      	orrs	r3, r0
 8002dc4:	08fa      	lsrs	r2, r7, #3
 8002dc6:	e6db      	b.n	8002b80 <__aeabi_dsub+0x384>
 8002dc8:	4649      	mov	r1, r9
 8002dca:	4319      	orrs	r1, r3
 8002dcc:	000b      	movs	r3, r1
 8002dce:	1e59      	subs	r1, r3, #1
 8002dd0:	418b      	sbcs	r3, r1
 8002dd2:	001c      	movs	r4, r3
 8002dd4:	e653      	b.n	8002a7e <__aeabi_dsub+0x282>
 8002dd6:	464d      	mov	r5, r9
 8002dd8:	3c20      	subs	r4, #32
 8002dda:	40e5      	lsrs	r5, r4
 8002ddc:	2920      	cmp	r1, #32
 8002dde:	d005      	beq.n	8002dec <__aeabi_dsub+0x5f0>
 8002de0:	2440      	movs	r4, #64	; 0x40
 8002de2:	1a64      	subs	r4, r4, r1
 8002de4:	4649      	mov	r1, r9
 8002de6:	40a1      	lsls	r1, r4
 8002de8:	430b      	orrs	r3, r1
 8002dea:	4698      	mov	r8, r3
 8002dec:	4643      	mov	r3, r8
 8002dee:	1e5c      	subs	r4, r3, #1
 8002df0:	41a3      	sbcs	r3, r4
 8002df2:	432b      	orrs	r3, r5
 8002df4:	e776      	b.n	8002ce4 <__aeabi_dsub+0x4e8>
 8002df6:	2a00      	cmp	r2, #0
 8002df8:	d0e1      	beq.n	8002dbe <__aeabi_dsub+0x5c2>
 8002dfa:	003a      	movs	r2, r7
 8002dfc:	08db      	lsrs	r3, r3, #3
 8002dfe:	4302      	orrs	r2, r0
 8002e00:	d100      	bne.n	8002e04 <__aeabi_dsub+0x608>
 8002e02:	e6b8      	b.n	8002b76 <__aeabi_dsub+0x37a>
 8002e04:	464a      	mov	r2, r9
 8002e06:	0752      	lsls	r2, r2, #29
 8002e08:	2480      	movs	r4, #128	; 0x80
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	464a      	mov	r2, r9
 8002e0e:	0324      	lsls	r4, r4, #12
 8002e10:	08d2      	lsrs	r2, r2, #3
 8002e12:	4222      	tst	r2, r4
 8002e14:	d007      	beq.n	8002e26 <__aeabi_dsub+0x62a>
 8002e16:	08fe      	lsrs	r6, r7, #3
 8002e18:	4226      	tst	r6, r4
 8002e1a:	d104      	bne.n	8002e26 <__aeabi_dsub+0x62a>
 8002e1c:	465d      	mov	r5, fp
 8002e1e:	0032      	movs	r2, r6
 8002e20:	08c3      	lsrs	r3, r0, #3
 8002e22:	077f      	lsls	r7, r7, #29
 8002e24:	433b      	orrs	r3, r7
 8002e26:	0f59      	lsrs	r1, r3, #29
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	0749      	lsls	r1, r1, #29
 8002e2c:	08db      	lsrs	r3, r3, #3
 8002e2e:	430b      	orrs	r3, r1
 8002e30:	e6a6      	b.n	8002b80 <__aeabi_dsub+0x384>
 8002e32:	1ac4      	subs	r4, r0, r3
 8002e34:	42a0      	cmp	r0, r4
 8002e36:	4180      	sbcs	r0, r0
 8002e38:	464b      	mov	r3, r9
 8002e3a:	4240      	negs	r0, r0
 8002e3c:	1aff      	subs	r7, r7, r3
 8002e3e:	1a3b      	subs	r3, r7, r0
 8002e40:	469a      	mov	sl, r3
 8002e42:	465d      	mov	r5, fp
 8002e44:	2601      	movs	r6, #1
 8002e46:	e533      	b.n	80028b0 <__aeabi_dsub+0xb4>
 8002e48:	003b      	movs	r3, r7
 8002e4a:	4303      	orrs	r3, r0
 8002e4c:	d100      	bne.n	8002e50 <__aeabi_dsub+0x654>
 8002e4e:	e715      	b.n	8002c7c <__aeabi_dsub+0x480>
 8002e50:	08c0      	lsrs	r0, r0, #3
 8002e52:	077b      	lsls	r3, r7, #29
 8002e54:	465d      	mov	r5, fp
 8002e56:	4303      	orrs	r3, r0
 8002e58:	08fa      	lsrs	r2, r7, #3
 8002e5a:	e666      	b.n	8002b2a <__aeabi_dsub+0x32e>
 8002e5c:	08c0      	lsrs	r0, r0, #3
 8002e5e:	077b      	lsls	r3, r7, #29
 8002e60:	4303      	orrs	r3, r0
 8002e62:	08fa      	lsrs	r2, r7, #3
 8002e64:	e65e      	b.n	8002b24 <__aeabi_dsub+0x328>
 8002e66:	003a      	movs	r2, r7
 8002e68:	08db      	lsrs	r3, r3, #3
 8002e6a:	4302      	orrs	r2, r0
 8002e6c:	d100      	bne.n	8002e70 <__aeabi_dsub+0x674>
 8002e6e:	e682      	b.n	8002b76 <__aeabi_dsub+0x37a>
 8002e70:	464a      	mov	r2, r9
 8002e72:	0752      	lsls	r2, r2, #29
 8002e74:	2480      	movs	r4, #128	; 0x80
 8002e76:	4313      	orrs	r3, r2
 8002e78:	464a      	mov	r2, r9
 8002e7a:	0324      	lsls	r4, r4, #12
 8002e7c:	08d2      	lsrs	r2, r2, #3
 8002e7e:	4222      	tst	r2, r4
 8002e80:	d007      	beq.n	8002e92 <__aeabi_dsub+0x696>
 8002e82:	08fe      	lsrs	r6, r7, #3
 8002e84:	4226      	tst	r6, r4
 8002e86:	d104      	bne.n	8002e92 <__aeabi_dsub+0x696>
 8002e88:	465d      	mov	r5, fp
 8002e8a:	0032      	movs	r2, r6
 8002e8c:	08c3      	lsrs	r3, r0, #3
 8002e8e:	077f      	lsls	r7, r7, #29
 8002e90:	433b      	orrs	r3, r7
 8002e92:	0f59      	lsrs	r1, r3, #29
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	08db      	lsrs	r3, r3, #3
 8002e98:	0749      	lsls	r1, r1, #29
 8002e9a:	430b      	orrs	r3, r1
 8002e9c:	e670      	b.n	8002b80 <__aeabi_dsub+0x384>
 8002e9e:	08c0      	lsrs	r0, r0, #3
 8002ea0:	077b      	lsls	r3, r7, #29
 8002ea2:	4303      	orrs	r3, r0
 8002ea4:	08fa      	lsrs	r2, r7, #3
 8002ea6:	e640      	b.n	8002b2a <__aeabi_dsub+0x32e>
 8002ea8:	464c      	mov	r4, r9
 8002eaa:	3920      	subs	r1, #32
 8002eac:	40cc      	lsrs	r4, r1
 8002eae:	4661      	mov	r1, ip
 8002eb0:	2920      	cmp	r1, #32
 8002eb2:	d006      	beq.n	8002ec2 <__aeabi_dsub+0x6c6>
 8002eb4:	4666      	mov	r6, ip
 8002eb6:	2140      	movs	r1, #64	; 0x40
 8002eb8:	1b89      	subs	r1, r1, r6
 8002eba:	464e      	mov	r6, r9
 8002ebc:	408e      	lsls	r6, r1
 8002ebe:	4333      	orrs	r3, r6
 8002ec0:	4698      	mov	r8, r3
 8002ec2:	4643      	mov	r3, r8
 8002ec4:	1e59      	subs	r1, r3, #1
 8002ec6:	418b      	sbcs	r3, r1
 8002ec8:	431c      	orrs	r4, r3
 8002eca:	e5d8      	b.n	8002a7e <__aeabi_dsub+0x282>
 8002ecc:	181c      	adds	r4, r3, r0
 8002ece:	4284      	cmp	r4, r0
 8002ed0:	4180      	sbcs	r0, r0
 8002ed2:	444f      	add	r7, r9
 8002ed4:	46ba      	mov	sl, r7
 8002ed6:	4240      	negs	r0, r0
 8002ed8:	4482      	add	sl, r0
 8002eda:	e6d9      	b.n	8002c90 <__aeabi_dsub+0x494>
 8002edc:	4653      	mov	r3, sl
 8002ede:	4323      	orrs	r3, r4
 8002ee0:	d100      	bne.n	8002ee4 <__aeabi_dsub+0x6e8>
 8002ee2:	e6cb      	b.n	8002c7c <__aeabi_dsub+0x480>
 8002ee4:	e614      	b.n	8002b10 <__aeabi_dsub+0x314>
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	000007ff 	.word	0x000007ff
 8002eec:	ff7fffff 	.word	0xff7fffff
 8002ef0:	000007fe 	.word	0x000007fe
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	4a01      	ldr	r2, [pc, #4]	; (8002efc <__aeabi_dsub+0x700>)
 8002ef8:	001c      	movs	r4, r3
 8002efa:	e529      	b.n	8002950 <__aeabi_dsub+0x154>
 8002efc:	000007ff 	.word	0x000007ff

08002f00 <__aeabi_dcmpun>:
 8002f00:	b570      	push	{r4, r5, r6, lr}
 8002f02:	0005      	movs	r5, r0
 8002f04:	480c      	ldr	r0, [pc, #48]	; (8002f38 <__aeabi_dcmpun+0x38>)
 8002f06:	031c      	lsls	r4, r3, #12
 8002f08:	0016      	movs	r6, r2
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	030a      	lsls	r2, r1, #12
 8002f0e:	0049      	lsls	r1, r1, #1
 8002f10:	0b12      	lsrs	r2, r2, #12
 8002f12:	0d49      	lsrs	r1, r1, #21
 8002f14:	0b24      	lsrs	r4, r4, #12
 8002f16:	0d5b      	lsrs	r3, r3, #21
 8002f18:	4281      	cmp	r1, r0
 8002f1a:	d008      	beq.n	8002f2e <__aeabi_dcmpun+0x2e>
 8002f1c:	4a06      	ldr	r2, [pc, #24]	; (8002f38 <__aeabi_dcmpun+0x38>)
 8002f1e:	2000      	movs	r0, #0
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d103      	bne.n	8002f2c <__aeabi_dcmpun+0x2c>
 8002f24:	0020      	movs	r0, r4
 8002f26:	4330      	orrs	r0, r6
 8002f28:	1e43      	subs	r3, r0, #1
 8002f2a:	4198      	sbcs	r0, r3
 8002f2c:	bd70      	pop	{r4, r5, r6, pc}
 8002f2e:	2001      	movs	r0, #1
 8002f30:	432a      	orrs	r2, r5
 8002f32:	d1fb      	bne.n	8002f2c <__aeabi_dcmpun+0x2c>
 8002f34:	e7f2      	b.n	8002f1c <__aeabi_dcmpun+0x1c>
 8002f36:	46c0      	nop			; (mov r8, r8)
 8002f38:	000007ff 	.word	0x000007ff

08002f3c <__aeabi_d2iz>:
 8002f3c:	000a      	movs	r2, r1
 8002f3e:	b530      	push	{r4, r5, lr}
 8002f40:	4c13      	ldr	r4, [pc, #76]	; (8002f90 <__aeabi_d2iz+0x54>)
 8002f42:	0053      	lsls	r3, r2, #1
 8002f44:	0309      	lsls	r1, r1, #12
 8002f46:	0005      	movs	r5, r0
 8002f48:	0b09      	lsrs	r1, r1, #12
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	0d5b      	lsrs	r3, r3, #21
 8002f4e:	0fd2      	lsrs	r2, r2, #31
 8002f50:	42a3      	cmp	r3, r4
 8002f52:	dd04      	ble.n	8002f5e <__aeabi_d2iz+0x22>
 8002f54:	480f      	ldr	r0, [pc, #60]	; (8002f94 <__aeabi_d2iz+0x58>)
 8002f56:	4283      	cmp	r3, r0
 8002f58:	dd02      	ble.n	8002f60 <__aeabi_d2iz+0x24>
 8002f5a:	4b0f      	ldr	r3, [pc, #60]	; (8002f98 <__aeabi_d2iz+0x5c>)
 8002f5c:	18d0      	adds	r0, r2, r3
 8002f5e:	bd30      	pop	{r4, r5, pc}
 8002f60:	2080      	movs	r0, #128	; 0x80
 8002f62:	0340      	lsls	r0, r0, #13
 8002f64:	4301      	orrs	r1, r0
 8002f66:	480d      	ldr	r0, [pc, #52]	; (8002f9c <__aeabi_d2iz+0x60>)
 8002f68:	1ac0      	subs	r0, r0, r3
 8002f6a:	281f      	cmp	r0, #31
 8002f6c:	dd08      	ble.n	8002f80 <__aeabi_d2iz+0x44>
 8002f6e:	480c      	ldr	r0, [pc, #48]	; (8002fa0 <__aeabi_d2iz+0x64>)
 8002f70:	1ac3      	subs	r3, r0, r3
 8002f72:	40d9      	lsrs	r1, r3
 8002f74:	000b      	movs	r3, r1
 8002f76:	4258      	negs	r0, r3
 8002f78:	2a00      	cmp	r2, #0
 8002f7a:	d1f0      	bne.n	8002f5e <__aeabi_d2iz+0x22>
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	e7ee      	b.n	8002f5e <__aeabi_d2iz+0x22>
 8002f80:	4c08      	ldr	r4, [pc, #32]	; (8002fa4 <__aeabi_d2iz+0x68>)
 8002f82:	40c5      	lsrs	r5, r0
 8002f84:	46a4      	mov	ip, r4
 8002f86:	4463      	add	r3, ip
 8002f88:	4099      	lsls	r1, r3
 8002f8a:	000b      	movs	r3, r1
 8002f8c:	432b      	orrs	r3, r5
 8002f8e:	e7f2      	b.n	8002f76 <__aeabi_d2iz+0x3a>
 8002f90:	000003fe 	.word	0x000003fe
 8002f94:	0000041d 	.word	0x0000041d
 8002f98:	7fffffff 	.word	0x7fffffff
 8002f9c:	00000433 	.word	0x00000433
 8002fa0:	00000413 	.word	0x00000413
 8002fa4:	fffffbed 	.word	0xfffffbed

08002fa8 <__aeabi_i2d>:
 8002fa8:	b570      	push	{r4, r5, r6, lr}
 8002faa:	2800      	cmp	r0, #0
 8002fac:	d016      	beq.n	8002fdc <__aeabi_i2d+0x34>
 8002fae:	17c3      	asrs	r3, r0, #31
 8002fb0:	18c5      	adds	r5, r0, r3
 8002fb2:	405d      	eors	r5, r3
 8002fb4:	0fc4      	lsrs	r4, r0, #31
 8002fb6:	0028      	movs	r0, r5
 8002fb8:	f000 f91a 	bl	80031f0 <__clzsi2>
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <__aeabi_i2d+0x5c>)
 8002fbe:	1a1b      	subs	r3, r3, r0
 8002fc0:	280a      	cmp	r0, #10
 8002fc2:	dc16      	bgt.n	8002ff2 <__aeabi_i2d+0x4a>
 8002fc4:	0002      	movs	r2, r0
 8002fc6:	002e      	movs	r6, r5
 8002fc8:	3215      	adds	r2, #21
 8002fca:	4096      	lsls	r6, r2
 8002fcc:	220b      	movs	r2, #11
 8002fce:	1a12      	subs	r2, r2, r0
 8002fd0:	40d5      	lsrs	r5, r2
 8002fd2:	055b      	lsls	r3, r3, #21
 8002fd4:	032d      	lsls	r5, r5, #12
 8002fd6:	0b2d      	lsrs	r5, r5, #12
 8002fd8:	0d5b      	lsrs	r3, r3, #21
 8002fda:	e003      	b.n	8002fe4 <__aeabi_i2d+0x3c>
 8002fdc:	2400      	movs	r4, #0
 8002fde:	2300      	movs	r3, #0
 8002fe0:	2500      	movs	r5, #0
 8002fe2:	2600      	movs	r6, #0
 8002fe4:	051b      	lsls	r3, r3, #20
 8002fe6:	432b      	orrs	r3, r5
 8002fe8:	07e4      	lsls	r4, r4, #31
 8002fea:	4323      	orrs	r3, r4
 8002fec:	0030      	movs	r0, r6
 8002fee:	0019      	movs	r1, r3
 8002ff0:	bd70      	pop	{r4, r5, r6, pc}
 8002ff2:	380b      	subs	r0, #11
 8002ff4:	4085      	lsls	r5, r0
 8002ff6:	055b      	lsls	r3, r3, #21
 8002ff8:	032d      	lsls	r5, r5, #12
 8002ffa:	2600      	movs	r6, #0
 8002ffc:	0b2d      	lsrs	r5, r5, #12
 8002ffe:	0d5b      	lsrs	r3, r3, #21
 8003000:	e7f0      	b.n	8002fe4 <__aeabi_i2d+0x3c>
 8003002:	46c0      	nop			; (mov r8, r8)
 8003004:	0000041e 	.word	0x0000041e

08003008 <__aeabi_ui2d>:
 8003008:	b510      	push	{r4, lr}
 800300a:	1e04      	subs	r4, r0, #0
 800300c:	d010      	beq.n	8003030 <__aeabi_ui2d+0x28>
 800300e:	f000 f8ef 	bl	80031f0 <__clzsi2>
 8003012:	4b0f      	ldr	r3, [pc, #60]	; (8003050 <__aeabi_ui2d+0x48>)
 8003014:	1a1b      	subs	r3, r3, r0
 8003016:	280a      	cmp	r0, #10
 8003018:	dc11      	bgt.n	800303e <__aeabi_ui2d+0x36>
 800301a:	220b      	movs	r2, #11
 800301c:	0021      	movs	r1, r4
 800301e:	1a12      	subs	r2, r2, r0
 8003020:	40d1      	lsrs	r1, r2
 8003022:	3015      	adds	r0, #21
 8003024:	030a      	lsls	r2, r1, #12
 8003026:	055b      	lsls	r3, r3, #21
 8003028:	4084      	lsls	r4, r0
 800302a:	0b12      	lsrs	r2, r2, #12
 800302c:	0d5b      	lsrs	r3, r3, #21
 800302e:	e001      	b.n	8003034 <__aeabi_ui2d+0x2c>
 8003030:	2300      	movs	r3, #0
 8003032:	2200      	movs	r2, #0
 8003034:	051b      	lsls	r3, r3, #20
 8003036:	4313      	orrs	r3, r2
 8003038:	0020      	movs	r0, r4
 800303a:	0019      	movs	r1, r3
 800303c:	bd10      	pop	{r4, pc}
 800303e:	0022      	movs	r2, r4
 8003040:	380b      	subs	r0, #11
 8003042:	4082      	lsls	r2, r0
 8003044:	055b      	lsls	r3, r3, #21
 8003046:	0312      	lsls	r2, r2, #12
 8003048:	2400      	movs	r4, #0
 800304a:	0b12      	lsrs	r2, r2, #12
 800304c:	0d5b      	lsrs	r3, r3, #21
 800304e:	e7f1      	b.n	8003034 <__aeabi_ui2d+0x2c>
 8003050:	0000041e 	.word	0x0000041e

08003054 <__aeabi_f2d>:
 8003054:	b570      	push	{r4, r5, r6, lr}
 8003056:	0242      	lsls	r2, r0, #9
 8003058:	0043      	lsls	r3, r0, #1
 800305a:	0fc4      	lsrs	r4, r0, #31
 800305c:	20fe      	movs	r0, #254	; 0xfe
 800305e:	0e1b      	lsrs	r3, r3, #24
 8003060:	1c59      	adds	r1, r3, #1
 8003062:	0a55      	lsrs	r5, r2, #9
 8003064:	4208      	tst	r0, r1
 8003066:	d00c      	beq.n	8003082 <__aeabi_f2d+0x2e>
 8003068:	21e0      	movs	r1, #224	; 0xe0
 800306a:	0089      	lsls	r1, r1, #2
 800306c:	468c      	mov	ip, r1
 800306e:	076d      	lsls	r5, r5, #29
 8003070:	0b12      	lsrs	r2, r2, #12
 8003072:	4463      	add	r3, ip
 8003074:	051b      	lsls	r3, r3, #20
 8003076:	4313      	orrs	r3, r2
 8003078:	07e4      	lsls	r4, r4, #31
 800307a:	4323      	orrs	r3, r4
 800307c:	0028      	movs	r0, r5
 800307e:	0019      	movs	r1, r3
 8003080:	bd70      	pop	{r4, r5, r6, pc}
 8003082:	2b00      	cmp	r3, #0
 8003084:	d114      	bne.n	80030b0 <__aeabi_f2d+0x5c>
 8003086:	2d00      	cmp	r5, #0
 8003088:	d01b      	beq.n	80030c2 <__aeabi_f2d+0x6e>
 800308a:	0028      	movs	r0, r5
 800308c:	f000 f8b0 	bl	80031f0 <__clzsi2>
 8003090:	280a      	cmp	r0, #10
 8003092:	dc1c      	bgt.n	80030ce <__aeabi_f2d+0x7a>
 8003094:	230b      	movs	r3, #11
 8003096:	002a      	movs	r2, r5
 8003098:	1a1b      	subs	r3, r3, r0
 800309a:	40da      	lsrs	r2, r3
 800309c:	0003      	movs	r3, r0
 800309e:	3315      	adds	r3, #21
 80030a0:	409d      	lsls	r5, r3
 80030a2:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <__aeabi_f2d+0x88>)
 80030a4:	0312      	lsls	r2, r2, #12
 80030a6:	1a1b      	subs	r3, r3, r0
 80030a8:	055b      	lsls	r3, r3, #21
 80030aa:	0b12      	lsrs	r2, r2, #12
 80030ac:	0d5b      	lsrs	r3, r3, #21
 80030ae:	e7e1      	b.n	8003074 <__aeabi_f2d+0x20>
 80030b0:	2d00      	cmp	r5, #0
 80030b2:	d009      	beq.n	80030c8 <__aeabi_f2d+0x74>
 80030b4:	0b13      	lsrs	r3, r2, #12
 80030b6:	2280      	movs	r2, #128	; 0x80
 80030b8:	0312      	lsls	r2, r2, #12
 80030ba:	431a      	orrs	r2, r3
 80030bc:	076d      	lsls	r5, r5, #29
 80030be:	4b08      	ldr	r3, [pc, #32]	; (80030e0 <__aeabi_f2d+0x8c>)
 80030c0:	e7d8      	b.n	8003074 <__aeabi_f2d+0x20>
 80030c2:	2300      	movs	r3, #0
 80030c4:	2200      	movs	r2, #0
 80030c6:	e7d5      	b.n	8003074 <__aeabi_f2d+0x20>
 80030c8:	2200      	movs	r2, #0
 80030ca:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <__aeabi_f2d+0x8c>)
 80030cc:	e7d2      	b.n	8003074 <__aeabi_f2d+0x20>
 80030ce:	0003      	movs	r3, r0
 80030d0:	002a      	movs	r2, r5
 80030d2:	3b0b      	subs	r3, #11
 80030d4:	409a      	lsls	r2, r3
 80030d6:	2500      	movs	r5, #0
 80030d8:	e7e3      	b.n	80030a2 <__aeabi_f2d+0x4e>
 80030da:	46c0      	nop			; (mov r8, r8)
 80030dc:	00000389 	.word	0x00000389
 80030e0:	000007ff 	.word	0x000007ff

080030e4 <__aeabi_d2f>:
 80030e4:	0002      	movs	r2, r0
 80030e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030e8:	004b      	lsls	r3, r1, #1
 80030ea:	030d      	lsls	r5, r1, #12
 80030ec:	0f40      	lsrs	r0, r0, #29
 80030ee:	0d5b      	lsrs	r3, r3, #21
 80030f0:	0fcc      	lsrs	r4, r1, #31
 80030f2:	0a6d      	lsrs	r5, r5, #9
 80030f4:	493a      	ldr	r1, [pc, #232]	; (80031e0 <__aeabi_d2f+0xfc>)
 80030f6:	4305      	orrs	r5, r0
 80030f8:	1c58      	adds	r0, r3, #1
 80030fa:	00d7      	lsls	r7, r2, #3
 80030fc:	4208      	tst	r0, r1
 80030fe:	d00a      	beq.n	8003116 <__aeabi_d2f+0x32>
 8003100:	4938      	ldr	r1, [pc, #224]	; (80031e4 <__aeabi_d2f+0x100>)
 8003102:	1859      	adds	r1, r3, r1
 8003104:	29fe      	cmp	r1, #254	; 0xfe
 8003106:	dd16      	ble.n	8003136 <__aeabi_d2f+0x52>
 8003108:	20ff      	movs	r0, #255	; 0xff
 800310a:	2200      	movs	r2, #0
 800310c:	05c0      	lsls	r0, r0, #23
 800310e:	4310      	orrs	r0, r2
 8003110:	07e4      	lsls	r4, r4, #31
 8003112:	4320      	orrs	r0, r4
 8003114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003116:	2b00      	cmp	r3, #0
 8003118:	d106      	bne.n	8003128 <__aeabi_d2f+0x44>
 800311a:	433d      	orrs	r5, r7
 800311c:	d026      	beq.n	800316c <__aeabi_d2f+0x88>
 800311e:	2205      	movs	r2, #5
 8003120:	0192      	lsls	r2, r2, #6
 8003122:	0a52      	lsrs	r2, r2, #9
 8003124:	b2d8      	uxtb	r0, r3
 8003126:	e7f1      	b.n	800310c <__aeabi_d2f+0x28>
 8003128:	432f      	orrs	r7, r5
 800312a:	d0ed      	beq.n	8003108 <__aeabi_d2f+0x24>
 800312c:	2280      	movs	r2, #128	; 0x80
 800312e:	03d2      	lsls	r2, r2, #15
 8003130:	20ff      	movs	r0, #255	; 0xff
 8003132:	432a      	orrs	r2, r5
 8003134:	e7ea      	b.n	800310c <__aeabi_d2f+0x28>
 8003136:	2900      	cmp	r1, #0
 8003138:	dd1b      	ble.n	8003172 <__aeabi_d2f+0x8e>
 800313a:	0192      	lsls	r2, r2, #6
 800313c:	1e50      	subs	r0, r2, #1
 800313e:	4182      	sbcs	r2, r0
 8003140:	00ed      	lsls	r5, r5, #3
 8003142:	0f7f      	lsrs	r7, r7, #29
 8003144:	432a      	orrs	r2, r5
 8003146:	433a      	orrs	r2, r7
 8003148:	0753      	lsls	r3, r2, #29
 800314a:	d047      	beq.n	80031dc <__aeabi_d2f+0xf8>
 800314c:	230f      	movs	r3, #15
 800314e:	4013      	ands	r3, r2
 8003150:	2b04      	cmp	r3, #4
 8003152:	d000      	beq.n	8003156 <__aeabi_d2f+0x72>
 8003154:	3204      	adds	r2, #4
 8003156:	2380      	movs	r3, #128	; 0x80
 8003158:	04db      	lsls	r3, r3, #19
 800315a:	4013      	ands	r3, r2
 800315c:	d03e      	beq.n	80031dc <__aeabi_d2f+0xf8>
 800315e:	1c48      	adds	r0, r1, #1
 8003160:	29fe      	cmp	r1, #254	; 0xfe
 8003162:	d0d1      	beq.n	8003108 <__aeabi_d2f+0x24>
 8003164:	0192      	lsls	r2, r2, #6
 8003166:	0a52      	lsrs	r2, r2, #9
 8003168:	b2c0      	uxtb	r0, r0
 800316a:	e7cf      	b.n	800310c <__aeabi_d2f+0x28>
 800316c:	2000      	movs	r0, #0
 800316e:	2200      	movs	r2, #0
 8003170:	e7cc      	b.n	800310c <__aeabi_d2f+0x28>
 8003172:	000a      	movs	r2, r1
 8003174:	3217      	adds	r2, #23
 8003176:	db2f      	blt.n	80031d8 <__aeabi_d2f+0xf4>
 8003178:	2680      	movs	r6, #128	; 0x80
 800317a:	0436      	lsls	r6, r6, #16
 800317c:	432e      	orrs	r6, r5
 800317e:	251e      	movs	r5, #30
 8003180:	1a6d      	subs	r5, r5, r1
 8003182:	2d1f      	cmp	r5, #31
 8003184:	dd11      	ble.n	80031aa <__aeabi_d2f+0xc6>
 8003186:	2202      	movs	r2, #2
 8003188:	4252      	negs	r2, r2
 800318a:	1a52      	subs	r2, r2, r1
 800318c:	0031      	movs	r1, r6
 800318e:	40d1      	lsrs	r1, r2
 8003190:	2d20      	cmp	r5, #32
 8003192:	d004      	beq.n	800319e <__aeabi_d2f+0xba>
 8003194:	4a14      	ldr	r2, [pc, #80]	; (80031e8 <__aeabi_d2f+0x104>)
 8003196:	4694      	mov	ip, r2
 8003198:	4463      	add	r3, ip
 800319a:	409e      	lsls	r6, r3
 800319c:	4337      	orrs	r7, r6
 800319e:	003a      	movs	r2, r7
 80031a0:	1e53      	subs	r3, r2, #1
 80031a2:	419a      	sbcs	r2, r3
 80031a4:	430a      	orrs	r2, r1
 80031a6:	2100      	movs	r1, #0
 80031a8:	e7ce      	b.n	8003148 <__aeabi_d2f+0x64>
 80031aa:	4a10      	ldr	r2, [pc, #64]	; (80031ec <__aeabi_d2f+0x108>)
 80031ac:	0038      	movs	r0, r7
 80031ae:	4694      	mov	ip, r2
 80031b0:	4463      	add	r3, ip
 80031b2:	4098      	lsls	r0, r3
 80031b4:	003a      	movs	r2, r7
 80031b6:	1e41      	subs	r1, r0, #1
 80031b8:	4188      	sbcs	r0, r1
 80031ba:	409e      	lsls	r6, r3
 80031bc:	40ea      	lsrs	r2, r5
 80031be:	4330      	orrs	r0, r6
 80031c0:	4302      	orrs	r2, r0
 80031c2:	2100      	movs	r1, #0
 80031c4:	0753      	lsls	r3, r2, #29
 80031c6:	d1c1      	bne.n	800314c <__aeabi_d2f+0x68>
 80031c8:	2180      	movs	r1, #128	; 0x80
 80031ca:	0013      	movs	r3, r2
 80031cc:	04c9      	lsls	r1, r1, #19
 80031ce:	2001      	movs	r0, #1
 80031d0:	400b      	ands	r3, r1
 80031d2:	420a      	tst	r2, r1
 80031d4:	d1c6      	bne.n	8003164 <__aeabi_d2f+0x80>
 80031d6:	e7a3      	b.n	8003120 <__aeabi_d2f+0x3c>
 80031d8:	2300      	movs	r3, #0
 80031da:	e7a0      	b.n	800311e <__aeabi_d2f+0x3a>
 80031dc:	000b      	movs	r3, r1
 80031de:	e79f      	b.n	8003120 <__aeabi_d2f+0x3c>
 80031e0:	000007fe 	.word	0x000007fe
 80031e4:	fffffc80 	.word	0xfffffc80
 80031e8:	fffffca2 	.word	0xfffffca2
 80031ec:	fffffc82 	.word	0xfffffc82

080031f0 <__clzsi2>:
 80031f0:	211c      	movs	r1, #28
 80031f2:	2301      	movs	r3, #1
 80031f4:	041b      	lsls	r3, r3, #16
 80031f6:	4298      	cmp	r0, r3
 80031f8:	d301      	bcc.n	80031fe <__clzsi2+0xe>
 80031fa:	0c00      	lsrs	r0, r0, #16
 80031fc:	3910      	subs	r1, #16
 80031fe:	0a1b      	lsrs	r3, r3, #8
 8003200:	4298      	cmp	r0, r3
 8003202:	d301      	bcc.n	8003208 <__clzsi2+0x18>
 8003204:	0a00      	lsrs	r0, r0, #8
 8003206:	3908      	subs	r1, #8
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	4298      	cmp	r0, r3
 800320c:	d301      	bcc.n	8003212 <__clzsi2+0x22>
 800320e:	0900      	lsrs	r0, r0, #4
 8003210:	3904      	subs	r1, #4
 8003212:	a202      	add	r2, pc, #8	; (adr r2, 800321c <__clzsi2+0x2c>)
 8003214:	5c10      	ldrb	r0, [r2, r0]
 8003216:	1840      	adds	r0, r0, r1
 8003218:	4770      	bx	lr
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	02020304 	.word	0x02020304
 8003220:	01010101 	.word	0x01010101
	...

0800322c <Encoder_Run>:
float valor_Encoder   = 12.0;//valor inicial del encoder
float paso_Encoder    = 0.1; //con 12 sube aprox +-0.1V
/* Private functions ---------------------------------------------------------*/

/* Exported functions --------------------------------------------------------*/
float Encoder_Run(void){
 800322c:	b570      	push	{r4, r5, r6, lr}
    //FUNCION PARA LEER EL ENCODER ROTATIVOS, me base de aqui: https://www.youtube.com/watch?v=6c5nL2tcCs0&t=607s
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversión implícita pierde precisión entera: 'int' a 'uint8_t'"
 800322e:	2140      	movs	r1, #64	; 0x40
 8003230:	481c      	ldr	r0, [pc, #112]	; (80032a4 <Encoder_Run+0x78>)
 8003232:	f002 fa53 	bl	80056dc <HAL_GPIO_ReadPin>
 8003236:	2120      	movs	r1, #32
 8003238:	0004      	movs	r4, r0
 800323a:	481a      	ldr	r0, [pc, #104]	; (80032a4 <Encoder_Run+0x78>)
 800323c:	f002 fa4e 	bl	80056dc <HAL_GPIO_ReadPin>
 8003240:	0064      	lsls	r4, r4, #1
 8003242:	4b19      	ldr	r3, [pc, #100]	; (80032a8 <Encoder_Run+0x7c>)
    bit_armado = ((bit_anterior << 2) | bit_actual);
 8003244:	4a19      	ldr	r2, [pc, #100]	; (80032ac <Encoder_Run+0x80>)
    bit_actual = ((HAL_GPIO_ReadPin(DT_GPIO_Port, DT_Pin) << 1) | HAL_GPIO_ReadPin(CLK_GPIO_Port, CLK_Pin));                  //convierto a 'uint8_t' el valor ya que al compilar me daba un warning "la conversión implícita pierde precisión entera: 'int' a 'uint8_t'"
 8003246:	4320      	orrs	r0, r4
 8003248:	b2c0      	uxtb	r0, r0
 800324a:	7018      	strb	r0, [r3, #0]
    bit_armado = ((bit_anterior << 2) | bit_actual);
 800324c:	7813      	ldrb	r3, [r2, #0]
 800324e:	4918      	ldr	r1, [pc, #96]	; (80032b0 <Encoder_Run+0x84>)
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	4303      	orrs	r3, r0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	4c17      	ldr	r4, [pc, #92]	; (80032b4 <Encoder_Run+0x88>)
 8003258:	700b      	strb	r3, [r1, #0]
    bit_anterior = bit_actual;
 800325a:	7010      	strb	r0, [r2, #0]

    //Lectura de encoder rotativo de 20 posiciones
    if(bit_armado==14){//horario
 800325c:	2b0e      	cmp	r3, #14
 800325e:	d119      	bne.n	8003294 <Encoder_Run+0x68>
    	valor_Encoder-=paso_Encoder;
 8003260:	4b15      	ldr	r3, [pc, #84]	; (80032b8 <Encoder_Run+0x8c>)
 8003262:	6820      	ldr	r0, [r4, #0]
 8003264:	6819      	ldr	r1, [r3, #0]
 8003266:	f7fd fe53 	bl	8000f10 <__aeabi_fsub>
    }
    if(bit_armado==4){//antihorario
    	valor_Encoder+=paso_Encoder;
 800326a:	6020      	str	r0, [r4, #0]

    //Lectura de encoder rotativo de 30 posiciones
    //if( (bit_armado==14)||(bit_armado==7) ) valor_Encoder+=10;//horario
    //if( (bit_armado==4) ||(bit_armado==2) ) valor_Encoder-=10;//antihorario

    if(valor_Encoder <= val_Min_Encoder) valor_Encoder = val_Min_Encoder;
 800326c:	4b13      	ldr	r3, [pc, #76]	; (80032bc <Encoder_Run+0x90>)
 800326e:	6820      	ldr	r0, [r4, #0]
 8003270:	681d      	ldr	r5, [r3, #0]
 8003272:	1c29      	adds	r1, r5, #0
 8003274:	f7fd f940 	bl	80004f8 <__aeabi_fcmple>
 8003278:	2800      	cmp	r0, #0
 800327a:	d000      	beq.n	800327e <Encoder_Run+0x52>
 800327c:	6025      	str	r5, [r4, #0]
    if(valor_Encoder >= val_Max_Encoder) valor_Encoder = val_Max_Encoder;
 800327e:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <Encoder_Run+0x94>)
 8003280:	6820      	ldr	r0, [r4, #0]
 8003282:	681d      	ldr	r5, [r3, #0]
 8003284:	1c29      	adds	r1, r5, #0
 8003286:	f7fd f94b 	bl	8000520 <__aeabi_fcmpge>
 800328a:	2800      	cmp	r0, #0
 800328c:	d000      	beq.n	8003290 <Encoder_Run+0x64>
 800328e:	6025      	str	r5, [r4, #0]

    return valor_Encoder;
 8003290:	6820      	ldr	r0, [r4, #0]
}
 8003292:	bd70      	pop	{r4, r5, r6, pc}
    if(bit_armado==4){//antihorario
 8003294:	2b04      	cmp	r3, #4
 8003296:	d1e9      	bne.n	800326c <Encoder_Run+0x40>
    	valor_Encoder+=paso_Encoder;
 8003298:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <Encoder_Run+0x8c>)
 800329a:	6821      	ldr	r1, [r4, #0]
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	f7fd f97f 	bl	80005a0 <__aeabi_fadd>
 80032a2:	e7e2      	b.n	800326a <Encoder_Run+0x3e>
 80032a4:	48000400 	.word	0x48000400
 80032a8:	2000020c 	.word	0x2000020c
 80032ac:	2000020d 	.word	0x2000020d
 80032b0:	2000020e 	.word	0x2000020e
 80032b4:	20000008 	.word	0x20000008
 80032b8:	20000000 	.word	0x20000000
 80032bc:	20000210 	.word	0x20000210
 80032c0:	20000004 	.word	0x20000004

080032c4 <INA226_Init_DMA>:
/* Private macros ------------------------------------------------------------*/
/* Variables -----------------------------------------------------------------*/
Anglas_IN226 ina;
/* Private functions ---------------------------------------------------------*/
/* Exported functions --------------------------------------------------------*/
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80032c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t datos[3];
	uint8_t MSB,LSB;
	uint16_t REGISTER;

	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80032c6:	4d34      	ldr	r5, [pc, #208]	; (8003398 <INA226_Init_DMA+0xd4>)
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80032c8:	b085      	sub	sp, #20
	ina.Rshunt = resMiliohmios; //esto lo hago porq necesito Rshunt para la funcion "INA226_Alert_Limit_Write"
 80032ca:	81ea      	strh	r2, [r5, #14]
	 * bit 11-9 : 100 (AVG=128, promedio de numero de muestras)
	 * bit  8-6 : 100 (T=1.1ms, tiempo de conversion de Vbus)
	 * bit  5-3 : 111 (T=8.24ms, tiempo de conversion de Vshunt)
	 * bit  2-0 : 111 (Shunt & Bus continuo, modo de operacion)
	*/
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80032cc:	2280      	movs	r2, #128	; 0x80
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80032ce:	9000      	str	r0, [sp, #0]
 80032d0:	9101      	str	r1, [sp, #4]
 80032d2:	a90a      	add	r1, sp, #40	; 0x28
 80032d4:	8808      	ldrh	r0, [r1, #0]
 80032d6:	a90b      	add	r1, sp, #44	; 0x2c
 80032d8:	880c      	ldrh	r4, [r1, #0]
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80032da:	025b      	lsls	r3, r3, #9
 80032dc:	00e4      	lsls	r4, r4, #3
 80032de:	4323      	orrs	r3, r4
 80032e0:	0180      	lsls	r0, r0, #6
 80032e2:	4303      	orrs	r3, r0
 80032e4:	01d2      	lsls	r2, r2, #7
 80032e6:	4313      	orrs	r3, r2

	MSB = (uint8_t)(REGISTER >> 8);
	LSB = (uint8_t)(REGISTER & 0xFF);

	datos[0] = INA_CONFIGURATION_REGISTER;
 80032e8:	2200      	movs	r2, #0
void INA226_Init_DMA(const double Maximum_Expected_Current, const uint16_t resMiliohmios, uint16_t AVG, uint16_t Time_Vbus, uint16_t Time_Vshunt, uint16_t ModeOperation){
 80032ea:	a90c      	add	r1, sp, #48	; 0x30
 80032ec:	8809      	ldrh	r1, [r1, #0]
	datos[0] = INA_CONFIGURATION_REGISTER;
 80032ee:	ac03      	add	r4, sp, #12
	REGISTER = NO_RESET_INA226|(AVG << 9)|(Time_Vbus << 6)|(Time_Vshunt << 3)|ModeOperation;
 80032f0:	4319      	orrs	r1, r3
 80032f2:	b289      	uxth	r1, r1
	datos[1] = MSB;
	datos[2] = LSB;
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 80032f4:	4e29      	ldr	r6, [pc, #164]	; (800339c <INA226_Init_DMA+0xd8>)
	datos[0] = INA_CONFIGURATION_REGISTER;
 80032f6:	7022      	strb	r2, [r4, #0]
	MSB = (uint8_t)(REGISTER >> 8);
 80032f8:	0a0a      	lsrs	r2, r1, #8
	datos[1] = MSB;
 80032fa:	7062      	strb	r2, [r4, #1]
	datos[2] = LSB;
 80032fc:	70a1      	strb	r1, [r4, #2]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 80032fe:	2303      	movs	r3, #3
 8003300:	0022      	movs	r2, r4
 8003302:	2180      	movs	r1, #128	; 0x80
 8003304:	0030      	movs	r0, r6
 8003306:	f002 fad7 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800330a:	0030      	movs	r0, r6
 800330c:	f003 fa27 	bl	800675e <HAL_I2C_GetState>
 8003310:	2820      	cmp	r0, #32
 8003312:	d1fa      	bne.n	800330a <INA226_Init_DMA+0x46>

	ina.current_LSB = (Maximum_Expected_Current*1000000000/32768); // Conseguir el mejor LSB posible en nA
 8003314:	9800      	ldr	r0, [sp, #0]
 8003316:	9901      	ldr	r1, [sp, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	4b21      	ldr	r3, [pc, #132]	; (80033a0 <INA226_Init_DMA+0xdc>)
 800331c:	f7fe ffac 	bl	8002278 <__aeabi_dmul>
 8003320:	23fc      	movs	r3, #252	; 0xfc
 8003322:	2200      	movs	r2, #0
 8003324:	059b      	lsls	r3, r3, #22
 8003326:	f7fe ffa7 	bl	8002278 <__aeabi_dmul>
 800332a:	f7fd f91b 	bl	8000564 <__aeabi_d2uiz>
 800332e:	6068      	str	r0, [r5, #4]
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 8003330:	f7fe f800 	bl	8001334 <__aeabi_ui2f>
 8003334:	1c07      	adds	r7, r0, #0
 8003336:	89e8      	ldrh	r0, [r5, #14]
 8003338:	f7fd ffaa 	bl	8001290 <__aeabi_i2f>
 800333c:	1c39      	adds	r1, r7, #0
 800333e:	f7fd fc99 	bl	8000c74 <__aeabi_fmul>
 8003342:	4918      	ldr	r1, [pc, #96]	; (80033a4 <INA226_Init_DMA+0xe0>)
 8003344:	f7fd facc 	bl	80008e0 <__aeabi_fdiv>
 8003348:	1c01      	adds	r1, r0, #0
 800334a:	4817      	ldr	r0, [pc, #92]	; (80033a8 <INA226_Init_DMA+0xe4>)
 800334c:	f7fd fac8 	bl	80008e0 <__aeabi_fdiv>
 8003350:	f7fd f8f0 	bl	8000534 <__aeabi_f2uiz>
 8003354:	b283      	uxth	r3, r0
 8003356:	806b      	strh	r3, [r5, #2]

	//La formula para "power_LSB" es solo multiplicar "current_LSB" por 25 (pag.16 datasheet)
	//Lo resto 900 para calibrar(probar desde 600 - 1500 )
	//Lo divido entre 1000 porq el numero es muy grande y para la operacion de "INA226_Power()" el numero excede de uint32_t
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003358:	4914      	ldr	r1, [pc, #80]	; (80033ac <INA226_Init_DMA+0xe8>)
 800335a:	1c38      	adds	r0, r7, #0
	ina.calibration = (float)5120000 / ((float)ina.current_LSB * ina.Rshunt/1000);  // Compute calibration register(CAL)
 800335c:	9300      	str	r3, [sp, #0]
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 800335e:	f7fd fc89 	bl	8000c74 <__aeabi_fmul>
 8003362:	4910      	ldr	r1, [pc, #64]	; (80033a4 <INA226_Init_DMA+0xe0>)
 8003364:	f7fd fabc 	bl	80008e0 <__aeabi_fdiv>
 8003368:	f7fd f8e4 	bl	8000534 <__aeabi_f2uiz>

	MSB = (uint8_t)(ina.calibration >> 8);
	LSB = (uint8_t)(ina.calibration & 0xFF);

	datos[0] = INA_CALIBRATION_REGISTER;
 800336c:	2305      	movs	r3, #5
 800336e:	7023      	strb	r3, [r4, #0]
	MSB = (uint8_t)(ina.calibration >> 8);
 8003370:	9b00      	ldr	r3, [sp, #0]
	ina.power_LSB   = (float)25 * ina.current_LSB/1000;
 8003372:	60a8      	str	r0, [r5, #8]
	MSB = (uint8_t)(ina.calibration >> 8);
 8003374:	0a1b      	lsrs	r3, r3, #8
	datos[1] = MSB;
 8003376:	7063      	strb	r3, [r4, #1]
	datos[2] = LSB;
 8003378:	9b00      	ldr	r3, [sp, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 800337a:	0022      	movs	r2, r4
	datos[2] = LSB;
 800337c:	70a3      	strb	r3, [r4, #2]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 3);
 800337e:	2180      	movs	r1, #128	; 0x80
 8003380:	2303      	movs	r3, #3
 8003382:	0030      	movs	r0, r6
 8003384:	f002 fa98 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003388:	0030      	movs	r0, r6
 800338a:	f003 f9e8 	bl	800675e <HAL_I2C_GetState>
 800338e:	2820      	cmp	r0, #32
 8003390:	d1fa      	bne.n	8003388 <INA226_Init_DMA+0xc4>
}
 8003392:	b005      	add	sp, #20
 8003394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	20000214 	.word	0x20000214
 800339c:	20000740 	.word	0x20000740
 80033a0:	41cdcd65 	.word	0x41cdcd65
 80033a4:	447a0000 	.word	0x447a0000
 80033a8:	4a9c4000 	.word	0x4a9c4000
 80033ac:	41c80000 	.word	0x41c80000

080033b0 <INA226_Vshunt_DMA>:

float INA226_Vshunt_DMA(void){
 80033b0:	b513      	push	{r0, r1, r4, lr}
	uint16_t dato;
	uint32_t Vshunt;
	uint8_t datos[3];

	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 80033b2:	2301      	movs	r3, #1
 80033b4:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80033b6:	4c15      	ldr	r4, [pc, #84]	; (800340c <INA226_Vshunt_DMA+0x5c>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 80033b8:	7113      	strb	r3, [r2, #4]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80033ba:	2180      	movs	r1, #128	; 0x80
 80033bc:	0020      	movs	r0, r4
 80033be:	aa01      	add	r2, sp, #4
 80033c0:	f002 fa7a 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80033c4:	0020      	movs	r0, r4
 80033c6:	f003 f9ca 	bl	800675e <HAL_I2C_GetState>
 80033ca:	2820      	cmp	r0, #32
 80033cc:	d1fa      	bne.n	80033c4 <INA226_Vshunt_DMA+0x14>

	HAL_I2C_Master_Receive_DMA(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2);
 80033ce:	2302      	movs	r3, #2
 80033d0:	2181      	movs	r1, #129	; 0x81
 80033d2:	0020      	movs	r0, r4
 80033d4:	aa01      	add	r2, sp, #4
 80033d6:	f002 fb0d 	bl	80059f4 <HAL_I2C_Master_Receive_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80033da:	0020      	movs	r0, r4
 80033dc:	f003 f9bf 	bl	800675e <HAL_I2C_GetState>
 80033e0:	2820      	cmp	r0, #32
 80033e2:	d1fa      	bne.n	80033da <INA226_Vshunt_DMA+0x2a>

	dato = ((datos[0]<<8)|datos[1]);
 80033e4:	466b      	mov	r3, sp
 80033e6:	889b      	ldrh	r3, [r3, #4]

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80033e8:	4a09      	ldr	r2, [pc, #36]	; (8003410 <INA226_Vshunt_DMA+0x60>)
 80033ea:	ba5b      	rev16	r3, r3
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d80a      	bhi.n	8003408 <INA226_Vshunt_DMA+0x58>
		return 0;
	}else{
		Vshunt = (uint32_t)dato * INA_SHUNT_VOLTAGE_LSB;
 80033f2:	3807      	subs	r0, #7
 80033f4:	4358      	muls	r0, r3
		return Vshunt/10000.0;
 80033f6:	f7ff fe07 	bl	8003008 <__aeabi_ui2d>
 80033fa:	2200      	movs	r2, #0
 80033fc:	4b05      	ldr	r3, [pc, #20]	; (8003414 <INA226_Vshunt_DMA+0x64>)
 80033fe:	f7fe fb41 	bl	8001a84 <__aeabi_ddiv>
 8003402:	f7ff fe6f 	bl	80030e4 <__aeabi_d2f>
	}
}
 8003406:	bd16      	pop	{r1, r2, r4, pc}
		return 0;
 8003408:	2000      	movs	r0, #0
 800340a:	e7fc      	b.n	8003406 <INA226_Vshunt_DMA+0x56>
 800340c:	20000740 	.word	0x20000740
 8003410:	0000fffd 	.word	0x0000fffd
 8003414:	40c38800 	.word	0x40c38800

08003418 <INA226_Vbus_DMA>:

float INA226_Vbus_DMA(void){
 8003418:	b513      	push	{r0, r1, r4, lr}
	uint16_t dato;
	uint32_t Vbus;
	uint8_t datos[3];

	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 800341a:	2302      	movs	r3, #2
 800341c:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 800341e:	4c13      	ldr	r4, [pc, #76]	; (800346c <INA226_Vbus_DMA+0x54>)
	datos[0] = INA_BUS_VOLTAGE_REGISTER;
 8003420:	7113      	strb	r3, [r2, #4]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003422:	2180      	movs	r1, #128	; 0x80
 8003424:	0020      	movs	r0, r4
 8003426:	3b01      	subs	r3, #1
 8003428:	aa01      	add	r2, sp, #4
 800342a:	f002 fa45 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800342e:	0020      	movs	r0, r4
 8003430:	f003 f995 	bl	800675e <HAL_I2C_GetState>
 8003434:	2820      	cmp	r0, #32
 8003436:	d1fa      	bne.n	800342e <INA226_Vbus_DMA+0x16>

	HAL_I2C_Master_Receive_DMA(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2);
 8003438:	2302      	movs	r3, #2
 800343a:	2181      	movs	r1, #129	; 0x81
 800343c:	0020      	movs	r0, r4
 800343e:	aa01      	add	r2, sp, #4
 8003440:	f002 fad8 	bl	80059f4 <HAL_I2C_Master_Receive_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003444:	0020      	movs	r0, r4
 8003446:	f003 f98a 	bl	800675e <HAL_I2C_GetState>
 800344a:	2820      	cmp	r0, #32
 800344c:	d1fa      	bne.n	8003444 <INA226_Vbus_DMA+0x2c>

	dato = ((datos[0]<<8)|datos[1]);
	Vbus = (uint32_t)dato * INA_BUS_VOLTAGE_LSB;
 800344e:	466b      	mov	r3, sp
 8003450:	889b      	ldrh	r3, [r3, #4]
 8003452:	305d      	adds	r0, #93	; 0x5d
 8003454:	ba5b      	rev16	r3, r3
 8003456:	b29b      	uxth	r3, r3
 8003458:	4358      	muls	r0, r3

	return Vbus/100000.0;//Voltios;
 800345a:	f7ff fdd5 	bl	8003008 <__aeabi_ui2d>
 800345e:	2200      	movs	r2, #0
 8003460:	4b03      	ldr	r3, [pc, #12]	; (8003470 <INA226_Vbus_DMA+0x58>)
 8003462:	f7fe fb0f 	bl	8001a84 <__aeabi_ddiv>
 8003466:	f7ff fe3d 	bl	80030e4 <__aeabi_d2f>
}
 800346a:	bd16      	pop	{r1, r2, r4, pc}
 800346c:	20000740 	.word	0x20000740
 8003470:	40f86a00 	.word	0x40f86a00

08003474 <INA226_Current_DMA>:
	uint16_t dato;
	uint32_t current;
	uint8_t datos[3];

	//todo esto es lo mismo que float INA226_Vshunt(void) ya que si ingreso esta funcion dentro de esta funcion, no me deja hacer debug
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003474:	2301      	movs	r3, #1
float INA226_Current_DMA(void){
 8003476:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003478:	4d22      	ldr	r5, [pc, #136]	; (8003504 <INA226_Current_DMA+0x90>)
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 800347a:	ac01      	add	r4, sp, #4
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 800347c:	0022      	movs	r2, r4
 800347e:	2180      	movs	r1, #128	; 0x80
 8003480:	0028      	movs	r0, r5
	datos[0] = INA_SHUNT_VOLTAGE_REGISTER;
 8003482:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003484:	f002 fa18 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003488:	0028      	movs	r0, r5
 800348a:	f003 f968 	bl	800675e <HAL_I2C_GetState>
 800348e:	2820      	cmp	r0, #32
 8003490:	d1fa      	bne.n	8003488 <INA226_Current_DMA+0x14>

	HAL_I2C_Master_Receive_DMA(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2);
 8003492:	2302      	movs	r3, #2
 8003494:	0022      	movs	r2, r4
 8003496:	2181      	movs	r1, #129	; 0x81
 8003498:	0028      	movs	r0, r5
 800349a:	f002 faab 	bl	80059f4 <HAL_I2C_Master_Receive_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800349e:	0028      	movs	r0, r5
 80034a0:	f003 f95d 	bl	800675e <HAL_I2C_GetState>
 80034a4:	2820      	cmp	r0, #32
 80034a6:	d1fa      	bne.n	800349e <INA226_Current_DMA+0x2a>

	dato = ((datos[0]<<8)|datos[1]);

	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80034a8:	8823      	ldrh	r3, [r4, #0]
 80034aa:	4a17      	ldr	r2, [pc, #92]	; (8003508 <INA226_Current_DMA+0x94>)
 80034ac:	ba5b      	rev16	r3, r3
 80034ae:	b29b      	uxth	r3, r3
		return 0;
 80034b0:	2000      	movs	r0, #0
	if(dato >= 65534){//si no hay carga conectada, devuelve el dato 65535(puede oscilar entre 65534 y 65535)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d824      	bhi.n	8003500 <INA226_Current_DMA+0x8c>
	///////////////////////////////////////////////////////////////////////////////////////////////////////////
	}else{
		datos[0] = INA_CURRENT_REGISTER;
 80034b6:	2304      	movs	r3, #4
		HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80034b8:	0022      	movs	r2, r4
		datos[0] = INA_CURRENT_REGISTER;
 80034ba:	7023      	strb	r3, [r4, #0]
		HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 80034bc:	2180      	movs	r1, #128	; 0x80
 80034be:	0028      	movs	r0, r5
 80034c0:	3b03      	subs	r3, #3
 80034c2:	f002 f9f9 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80034c6:	0028      	movs	r0, r5
 80034c8:	f003 f949 	bl	800675e <HAL_I2C_GetState>
 80034cc:	2820      	cmp	r0, #32
 80034ce:	d1fa      	bne.n	80034c6 <INA226_Current_DMA+0x52>

		HAL_I2C_Master_Receive_DMA(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2);
 80034d0:	2302      	movs	r3, #2
 80034d2:	0022      	movs	r2, r4
 80034d4:	2181      	movs	r1, #129	; 0x81
 80034d6:	0028      	movs	r0, r5
 80034d8:	f002 fa8c 	bl	80059f4 <HAL_I2C_Master_Receive_DMA>
		while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80034dc:	0028      	movs	r0, r5
 80034de:	f003 f93e 	bl	800675e <HAL_I2C_GetState>
 80034e2:	2820      	cmp	r0, #32
 80034e4:	d1fa      	bne.n	80034dc <INA226_Current_DMA+0x68>

		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB - 3750);//restar un valor entre 3000 y 5000 para calibrar las medidas (estoy lo hice con prueba error)
 80034e6:	4a09      	ldr	r2, [pc, #36]	; (800350c <INA226_Current_DMA+0x98>)
 80034e8:	8823      	ldrh	r3, [r4, #0]
 80034ea:	6850      	ldr	r0, [r2, #4]
 80034ec:	4a08      	ldr	r2, [pc, #32]	; (8003510 <INA226_Current_DMA+0x9c>)
 80034ee:	ba5b      	rev16	r3, r3
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	1880      	adds	r0, r0, r2
 80034f4:	4358      	muls	r0, r3
		return current/1000000;//mA;
 80034f6:	4907      	ldr	r1, [pc, #28]	; (8003514 <INA226_Current_DMA+0xa0>)
 80034f8:	f7fc fe22 	bl	8000140 <__udivsi3>
 80034fc:	f7fd ff1a 	bl	8001334 <__aeabi_ui2f>
		HAL_I2C_Master_Receive(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2, 100);
		dato = ((datos[0]<<8)|datos[1]);
		current = (uint32_t)dato * (ina.current_LSB-900);
		return current/1000000.0;//mA;
	}*/
}
 8003500:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	20000740 	.word	0x20000740
 8003508:	0000fffd 	.word	0x0000fffd
 800350c:	20000214 	.word	0x20000214
 8003510:	fffff15a 	.word	0xfffff15a
 8003514:	000f4240 	.word	0x000f4240

08003518 <INA226_Power_DMA>:

float INA226_Power_DMA(void){
 8003518:	b513      	push	{r0, r1, r4, lr}
	uint16_t dato;
	uint32_t power;
	uint8_t datos[3];

	datos[0] = INA_POWER_REGISTER;
 800351a:	2303      	movs	r3, #3
 800351c:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 800351e:	4c14      	ldr	r4, [pc, #80]	; (8003570 <INA226_Power_DMA+0x58>)
	datos[0] = INA_POWER_REGISTER;
 8003520:	7113      	strb	r3, [r2, #4]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, INA226_I2C_ADDRESS_WRITE, (uint8_t*)datos, 1);
 8003522:	2180      	movs	r1, #128	; 0x80
 8003524:	0020      	movs	r0, r4
 8003526:	3b02      	subs	r3, #2
 8003528:	aa01      	add	r2, sp, #4
 800352a:	f002 f9c5 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 800352e:	0020      	movs	r0, r4
 8003530:	f003 f915 	bl	800675e <HAL_I2C_GetState>
 8003534:	2820      	cmp	r0, #32
 8003536:	d1fa      	bne.n	800352e <INA226_Power_DMA+0x16>

	HAL_I2C_Master_Receive_DMA(&hi2c1, INA226_I2C_ADDRESS_READ, (uint8_t*)datos, 2);
 8003538:	2302      	movs	r3, #2
 800353a:	2181      	movs	r1, #129	; 0x81
 800353c:	0020      	movs	r0, r4
 800353e:	aa01      	add	r2, sp, #4
 8003540:	f002 fa58 	bl	80059f4 <HAL_I2C_Master_Receive_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003544:	0020      	movs	r0, r4
 8003546:	f003 f90a 	bl	800675e <HAL_I2C_GetState>
 800354a:	2820      	cmp	r0, #32
 800354c:	d1fa      	bne.n	8003544 <INA226_Power_DMA+0x2c>

	dato = ((datos[0]<<8)|datos[1]);
	power = (uint32_t)dato * ina.power_LSB;
 800354e:	466b      	mov	r3, sp
 8003550:	4a08      	ldr	r2, [pc, #32]	; (8003574 <INA226_Power_DMA+0x5c>)
 8003552:	889b      	ldrh	r3, [r3, #4]
 8003554:	6890      	ldr	r0, [r2, #8]
 8003556:	ba5b      	rev16	r3, r3
 8003558:	b29b      	uxth	r3, r3
 800355a:	4358      	muls	r0, r3
	return power/1000000.0;//Watts;
 800355c:	f7ff fd54 	bl	8003008 <__aeabi_ui2d>
 8003560:	2200      	movs	r2, #0
 8003562:	4b05      	ldr	r3, [pc, #20]	; (8003578 <INA226_Power_DMA+0x60>)
 8003564:	f7fe fa8e 	bl	8001a84 <__aeabi_ddiv>
 8003568:	f7ff fdbc 	bl	80030e4 <__aeabi_d2f>
}
 800356c:	bd16      	pop	{r1, r2, r4, pc}
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	20000740 	.word	0x20000740
 8003574:	20000214 	.word	0x20000214
 8003578:	412e8480 	.word	0x412e8480

0800357c <OLED_Write_Command_3bytes>:

	OLED_Clear_DMA();
}

void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 800357c:	2300      	movs	r3, #0
void OLED_Write_Command_3bytes(uint8_t byte1, uint8_t byte2, uint8_t byte3){
 800357e:	b537      	push	{r0, r1, r2, r4, r5, lr}
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4);
 8003580:	4d08      	ldr	r5, [pc, #32]	; (80035a4 <OLED_Write_Command_3bytes+0x28>)
	uint8_t datos[4] = {CMD, byte1, byte2, byte3};
 8003582:	ac01      	add	r4, sp, #4
 8003584:	7023      	strb	r3, [r4, #0]
 8003586:	7060      	strb	r0, [r4, #1]
 8003588:	70a1      	strb	r1, [r4, #2]
 800358a:	70e2      	strb	r2, [r4, #3]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 4);
 800358c:	2178      	movs	r1, #120	; 0x78
 800358e:	0022      	movs	r2, r4
 8003590:	0028      	movs	r0, r5
 8003592:	3304      	adds	r3, #4
 8003594:	f002 f990 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003598:	0028      	movs	r0, r5
 800359a:	f003 f8e0 	bl	800675e <HAL_I2C_GetState>
 800359e:	2820      	cmp	r0, #32
 80035a0:	d1fa      	bne.n	8003598 <OLED_Write_Command_3bytes+0x1c>
}
 80035a2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 80035a4:	20000740 	.word	0x20000740

080035a8 <OLED_Write_Data_1byte>:

void OLED_Write_Data_1byte(uint8_t byte1){
 80035a8:	b513      	push	{r0, r1, r4, lr}
	uint8_t datos[2] = {DAT, byte1};
 80035aa:	2340      	movs	r3, #64	; 0x40
 80035ac:	466a      	mov	r2, sp
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 80035ae:	4c07      	ldr	r4, [pc, #28]	; (80035cc <OLED_Write_Data_1byte+0x24>)
	uint8_t datos[2] = {DAT, byte1};
 80035b0:	7113      	strb	r3, [r2, #4]
 80035b2:	7150      	strb	r0, [r2, #5]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 80035b4:	2302      	movs	r3, #2
 80035b6:	2178      	movs	r1, #120	; 0x78
 80035b8:	0020      	movs	r0, r4
 80035ba:	aa01      	add	r2, sp, #4
 80035bc:	f002 f97c 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80035c0:	0020      	movs	r0, r4
 80035c2:	f003 f8cc 	bl	800675e <HAL_I2C_GetState>
 80035c6:	2820      	cmp	r0, #32
 80035c8:	d1fa      	bne.n	80035c0 <OLED_Write_Data_1byte+0x18>
}
 80035ca:	bd13      	pop	{r0, r1, r4, pc}
 80035cc:	20000740 	.word	0x20000740

080035d0 <OLED_Draw_Pixel>:

void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 80035d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80035d2:	001c      	movs	r4, r3
 80035d4:	0015      	movs	r5, r2
 80035d6:	ab06      	add	r3, sp, #24
	uint8_t datos[2];
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 80035d8:	000a      	movs	r2, r1
 80035da:	0001      	movs	r1, r0
 80035dc:	2022      	movs	r0, #34	; 0x22
void OLED_Draw_Pixel(uint8_t pag_inicio, uint8_t pag_final, uint8_t col_inicio, uint16_t col_final, uint8_t pixel){
 80035de:	781e      	ldrb	r6, [r3, #0]
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 80035e0:	f7ff ffcc 	bl	800357c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 80035e4:	b2e2      	uxtb	r2, r4
 80035e6:	0029      	movs	r1, r5
 80035e8:	2021      	movs	r0, #33	; 0x21
 80035ea:	f7ff ffc7 	bl	800357c <OLED_Write_Command_3bytes>

	datos[0] = DAT;
 80035ee:	466a      	mov	r2, sp
 80035f0:	2340      	movs	r3, #64	; 0x40
	datos[1] = pixel;

	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 80035f2:	4c07      	ldr	r4, [pc, #28]	; (8003610 <OLED_Draw_Pixel+0x40>)
	datos[0] = DAT;
 80035f4:	7113      	strb	r3, [r2, #4]
	datos[1] = pixel;
 80035f6:	7156      	strb	r6, [r2, #5]
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 2);
 80035f8:	2302      	movs	r3, #2
 80035fa:	2178      	movs	r1, #120	; 0x78
 80035fc:	0020      	movs	r0, r4
 80035fe:	aa01      	add	r2, sp, #4
 8003600:	f002 f95a 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003604:	0020      	movs	r0, r4
 8003606:	f003 f8aa 	bl	800675e <HAL_I2C_GetState>
 800360a:	2820      	cmp	r0, #32
 800360c:	d1fa      	bne.n	8003604 <OLED_Draw_Pixel+0x34>
}
 800360e:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
 8003610:	20000740 	.word	0x20000740

08003614 <OLED_Clear_DMA>:

//Para limpiar la pantalla oled, esta funcion va desde la pag 0 hasta la pag 7
//Para la columna el datasheet menciona (en modo de direccionamiento horizontal):
//Si el puntero de la dirección de la columna alcanza la dirección final de la columna, el puntero de la dirección de la columna se restablece a la dirección de inicio de la columna y el puntero de dirección de página aumenta en 1.
//Es por eso que pongo de la columna 0 hasta la columna 1023(128columnas*8paginas)
void OLED_Clear_DMA(void){
 8003614:	b5b0      	push	{r4, r5, r7, lr}
	uint8_t  pixel = 0;//lleno de ceros todos los pixeles
	//una pagina tiene 8pixeles de alto, entonces 128x8=1024, hay 1024 pixeles por pagina(cantidad de datos a enviar para limpiar la pantalla por cada pagina)
	//128x32: DAT +  512datos = 513
	//128x64: DAT + 1024datos = 1025
	//Es por eso que al tamaño de los datos[] a enviar le aumento 2
	uint8_t datos[col_final+2];
 8003616:	4b12      	ldr	r3, [pc, #72]	; (8003660 <OLED_Clear_DMA+0x4c>)
void OLED_Clear_DMA(void){
 8003618:	af00      	add	r7, sp, #0

	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 800361a:	2207      	movs	r2, #7
	uint8_t datos[col_final+2];
 800361c:	449d      	add	sp, r3
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_final);
 800361e:	2100      	movs	r1, #0
 8003620:	2022      	movs	r0, #34	; 0x22
 8003622:	f7ff ffab 	bl	800357c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_final);
 8003626:	22ff      	movs	r2, #255	; 0xff
 8003628:	2100      	movs	r1, #0
 800362a:	2021      	movs	r0, #33	; 0x21
 800362c:	f7ff ffa6 	bl	800357c <OLED_Write_Command_3bytes>
	uint8_t datos[col_final+2];
 8003630:	466c      	mov	r4, sp

	datos[0] = DAT;
 8003632:	2340      	movs	r3, #64	; 0x40

	for(int j=col_inicio;j<=col_final;j++){
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003634:	2280      	movs	r2, #128	; 0x80
	datos[0] = DAT;
 8003636:	7023      	strb	r3, [r4, #0]
		datos[j+1] = pixel;//dato[1], dato[2], dato[3], .... , dato[1023]
 8003638:	2100      	movs	r1, #0
 800363a:	1c60      	adds	r0, r4, #1
 800363c:	00d2      	lsls	r2, r2, #3
 800363e:	f004 fe6f 	bl	8008320 <memset>
		//HAL_Delay(10); //descomentar para probar la libreria y ver la impresion de pixeles de manera lenta
	}

	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, col_final+2);
 8003642:	4c08      	ldr	r4, [pc, #32]	; (8003664 <OLED_Clear_DMA+0x50>)
 8003644:	466a      	mov	r2, sp
 8003646:	2178      	movs	r1, #120	; 0x78
 8003648:	0020      	movs	r0, r4
 800364a:	4b07      	ldr	r3, [pc, #28]	; (8003668 <OLED_Clear_DMA+0x54>)
 800364c:	f002 f934 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 8003650:	0020      	movs	r0, r4
 8003652:	f003 f884 	bl	800675e <HAL_I2C_GetState>
 8003656:	2820      	cmp	r0, #32
 8003658:	d1fa      	bne.n	8003650 <OLED_Clear_DMA+0x3c>
}
 800365a:	46bd      	mov	sp, r7
 800365c:	bdb0      	pop	{r4, r5, r7, pc}
 800365e:	46c0      	nop			; (mov r8, r8)
 8003660:	fffffbf8 	.word	0xfffffbf8
 8003664:	20000740 	.word	0x20000740
 8003668:	00000401 	.word	0x00000401

0800366c <OLED_Init_DMA>:
void OLED_Init_DMA(void){
 800366c:	b530      	push	{r4, r5, lr}
	datos[0]  = CMD;
 800366e:	4b11      	ldr	r3, [pc, #68]	; (80036b4 <OLED_Init_DMA+0x48>)
void OLED_Init_DMA(void){
 8003670:	b089      	sub	sp, #36	; 0x24
	datos[0]  = CMD;
 8003672:	9301      	str	r3, [sp, #4]
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003674:	4b10      	ldr	r3, [pc, #64]	; (80036b8 <OLED_Init_DMA+0x4c>)
	HAL_Delay(100);
 8003676:	2064      	movs	r0, #100	; 0x64
	datos[4]  = SSD1306_SETMULTIPLEX;//0xA8
 8003678:	9302      	str	r3, [sp, #8]
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 800367a:	4b10      	ldr	r3, [pc, #64]	; (80036bc <OLED_Init_DMA+0x50>)
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 800367c:	ad01      	add	r5, sp, #4
	datos[8]  = (SSD1306_SETSTARTLINE | 0x00);  //0x40 ----> empezamos en la linea cero
 800367e:	9303      	str	r3, [sp, #12]
	datos[12] = HORIZONTAL_ADDRESSING_MODE;   //Modo de direccionamiento horizontal
 8003680:	4b0f      	ldr	r3, [pc, #60]	; (80036c0 <OLED_Init_DMA+0x54>)
 8003682:	9304      	str	r3, [sp, #16]
		case 64: datos[16] = 0x12;break;
 8003684:	4b0f      	ldr	r3, [pc, #60]	; (80036c4 <OLED_Init_DMA+0x58>)
 8003686:	9305      	str	r3, [sp, #20]
	datos[20] = 0xF1;						   //0xF1
 8003688:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <OLED_Init_DMA+0x5c>)
 800368a:	9306      	str	r3, [sp, #24]
	datos[24] = SSD1306_NORMALDISPLAY;	       //0xA6
 800368c:	4b0f      	ldr	r3, [pc, #60]	; (80036cc <OLED_Init_DMA+0x60>)
 800368e:	832b      	strh	r3, [r5, #24]
	HAL_Delay(100);
 8003690:	f001 faf2 	bl	8004c78 <HAL_Delay>
	HAL_I2C_Master_Transmit_DMA(&hi2c1, SSD1306_I2C_ADDRESS, (uint8_t*)datos, 26);
 8003694:	4c0e      	ldr	r4, [pc, #56]	; (80036d0 <OLED_Init_DMA+0x64>)
 8003696:	231a      	movs	r3, #26
 8003698:	002a      	movs	r2, r5
 800369a:	2178      	movs	r1, #120	; 0x78
 800369c:	0020      	movs	r0, r4
 800369e:	f002 f90b 	bl	80058b8 <HAL_I2C_Master_Transmit_DMA>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {}
 80036a2:	0020      	movs	r0, r4
 80036a4:	f003 f85b 	bl	800675e <HAL_I2C_GetState>
 80036a8:	2820      	cmp	r0, #32
 80036aa:	d1fa      	bne.n	80036a2 <OLED_Init_DMA+0x36>
	OLED_Clear_DMA();
 80036ac:	f7ff ffb2 	bl	8003614 <OLED_Clear_DMA>
}
 80036b0:	b009      	add	sp, #36	; 0x24
 80036b2:	bd30      	pop	{r4, r5, pc}
 80036b4:	80d5ae00 	.word	0x80d5ae00
 80036b8:	00d33fa8 	.word	0x00d33fa8
 80036bc:	20148d40 	.word	0x20148d40
 80036c0:	dac8a100 	.word	0xdac8a100
 80036c4:	d9cf8112 	.word	0xd9cf8112
 80036c8:	a440dbf1 	.word	0xa440dbf1
 80036cc:	ffffafa6 	.word	0xffffafa6
 80036d0:	20000740 	.word	0x20000740

080036d4 <OLED_Draw_8_Pixel>:

void OLED_Draw_8_Pixel(uint8_t pag_inicio, uint8_t col_inicio, uint8_t pixel_8bits){
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	000c      	movs	r4, r1
 80036d8:	0015      	movs	r5, r2
	OLED_Write_Command_3bytes(SSD1306_PAGEADDR,pag_inicio,pag_inicio);
 80036da:	0001      	movs	r1, r0
 80036dc:	0002      	movs	r2, r0
 80036de:	2022      	movs	r0, #34	; 0x22
 80036e0:	f7ff ff4c 	bl	800357c <OLED_Write_Command_3bytes>
	OLED_Write_Command_3bytes(SSD1306_COLUMNADDR,col_inicio,col_inicio);
 80036e4:	0022      	movs	r2, r4
 80036e6:	0021      	movs	r1, r4
 80036e8:	2021      	movs	r0, #33	; 0x21
 80036ea:	f7ff ff47 	bl	800357c <OLED_Write_Command_3bytes>
	OLED_Write_Data_1byte(pixel_8bits);
 80036ee:	0028      	movs	r0, r5
 80036f0:	f7ff ff5a 	bl	80035a8 <OLED_Write_Data_1byte>
}
 80036f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080036f8 <OLED_Print_Letra>:

void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 80036f8:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint16_t pos;     //variable para almacenar la posicion recuperada de la matriz o arreglo
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 80036fa:	3b20      	subs	r3, #32
void OLED_Print_Letra(uint8_t pag, uint8_t col, uint8_t font_size, char letra){ //pagina(0,7)  columna(0-127)    letra
 80036fc:	0007      	movs	r7, r0
 80036fe:	000c      	movs	r4, r1
 8003700:	b087      	sub	sp, #28
	letra = letra-32; //resto menos 32 para tener el codigo ASCCI
 8003702:	b2db      	uxtb	r3, r3

	switch(font_size){
 8003704:	2a02      	cmp	r2, #2
 8003706:	d014      	beq.n	8003732 <OLED_Print_Letra+0x3a>
 8003708:	2a03      	cmp	r2, #3
 800370a:	d037      	beq.n	800377c <OLED_Print_Letra+0x84>
 800370c:	2a01      	cmp	r2, #1
 800370e:	d104      	bne.n	800371a <OLED_Print_Letra+0x22>
		case 1:
				pos = letra * FONT_1_WIDTH;  //me ubico en su array correcto multiplicando por 6
 8003710:	2506      	movs	r5, #6
 8003712:	435d      	muls	r5, r3
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 8003714:	1dae      	adds	r6, r5, #6
 8003716:	42b5      	cmp	r5, r6
 8003718:	d101      	bne.n	800371e <OLED_Print_Letra+0x26>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
			pos3+=3;
		}
		break;
    }
}
 800371a:	b007      	add	sp, #28
 800371c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 800371e:	4b39      	ldr	r3, [pc, #228]	; (8003804 <OLED_Print_Letra+0x10c>)
 8003720:	b2e1      	uxtb	r1, r4
 8003722:	5d5a      	ldrb	r2, [r3, r5]
 8003724:	0038      	movs	r0, r7
					pos++;
 8003726:	3501      	adds	r5, #1
					OLED_Draw_8_Pixel(pag,i,FONT_1[pos]);
 8003728:	f7ff ffd4 	bl	80036d4 <OLED_Draw_8_Pixel>
					pos++;
 800372c:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_1_WIDTH; i++) {
 800372e:	3401      	adds	r4, #1
 8003730:	e7f1      	b.n	8003716 <OLED_Print_Letra+0x1e>
				pos = letra * (FONT_2_WIDTH*2);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 8003732:	2212      	movs	r2, #18
 8003734:	435a      	muls	r2, r3
 8003736:	0015      	movs	r5, r2
 8003738:	0016      	movs	r6, r2
 800373a:	9202      	str	r2, [sp, #8]
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 800373c:	3509      	adds	r5, #9
 800373e:	9101      	str	r1, [sp, #4]
 8003740:	42ae      	cmp	r6, r5
 8003742:	d10e      	bne.n	8003762 <OLED_Print_Letra+0x6a>
 8003744:	9e02      	ldr	r6, [sp, #8]
 8003746:	3612      	adds	r6, #18
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 8003748:	42b5      	cmp	r5, r6
 800374a:	d0e6      	beq.n	800371a <OLED_Print_Letra+0x22>
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 800374c:	4b2e      	ldr	r3, [pc, #184]	; (8003808 <OLED_Print_Letra+0x110>)
 800374e:	1c78      	adds	r0, r7, #1
 8003750:	5d5a      	ldrb	r2, [r3, r5]
 8003752:	b2e1      	uxtb	r1, r4
 8003754:	b2c0      	uxtb	r0, r0
					pos++;
 8003756:	3501      	adds	r5, #1
					OLED_Draw_8_Pixel(pag+1,i,FONT_2[pos]);
 8003758:	f7ff ffbc 	bl	80036d4 <OLED_Draw_8_Pixel>
					pos++;
 800375c:	b2ad      	uxth	r5, r5
				for(int i=col; i<col+FONT_2_WIDTH; i++) {      //9
 800375e:	3401      	adds	r4, #1
 8003760:	e7f2      	b.n	8003748 <OLED_Print_Letra+0x50>
					OLED_Draw_8_Pixel(pag,i,FONT_2[pos]);
 8003762:	4b29      	ldr	r3, [pc, #164]	; (8003808 <OLED_Print_Letra+0x110>)
 8003764:	0038      	movs	r0, r7
 8003766:	5d9a      	ldrb	r2, [r3, r6]
 8003768:	466b      	mov	r3, sp
 800376a:	7919      	ldrb	r1, [r3, #4]
 800376c:	f7ff ffb2 	bl	80036d4 <OLED_Draw_8_Pixel>
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003770:	9b01      	ldr	r3, [sp, #4]
					pos++;
 8003772:	3601      	adds	r6, #1
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003774:	3301      	adds	r3, #1
					pos++;
 8003776:	b2b6      	uxth	r6, r6
				for(int i=col; i<col+FONT_2_WIDTH; i++) {       //9
 8003778:	9301      	str	r3, [sp, #4]
 800377a:	e7e1      	b.n	8003740 <OLED_Print_Letra+0x48>
		pos = letra * (FONT_3_WIDTH*3);  //me ubico en su array correcto multiplico por 2 ya que la altura sera de 16pixeles utilizando 8pixles por pagina y en total usara 2 paginas
 800377c:	253c      	movs	r5, #60	; 0x3c
 800377e:	435d      	muls	r5, r3
 8003780:	002e      	movs	r6, r5
		uint16_t pos2 = (letra * (FONT_3_WIDTH*3))+1;
 8003782:	1c6b      	adds	r3, r5, #1
 8003784:	9301      	str	r3, [sp, #4]
		uint16_t pos3 = (letra * (FONT_3_WIDTH*3))+2;
 8003786:	1cab      	adds	r3, r5, #2
 8003788:	9302      	str	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 800378a:	333a      	adds	r3, #58	; 0x3a
 800378c:	9104      	str	r1, [sp, #16]
 800378e:	9305      	str	r3, [sp, #20]
 8003790:	9103      	str	r1, [sp, #12]
 8003792:	9b05      	ldr	r3, [sp, #20]
 8003794:	429e      	cmp	r6, r3
 8003796:	d119      	bne.n	80037cc <OLED_Print_Letra+0xd4>
 8003798:	002e      	movs	r6, r5
 800379a:	363d      	adds	r6, #61	; 0x3d
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 800379c:	9b01      	ldr	r3, [sp, #4]
 800379e:	42b3      	cmp	r3, r6
 80037a0:	d121      	bne.n	80037e6 <OLED_Print_Letra+0xee>
 80037a2:	353e      	adds	r5, #62	; 0x3e
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037a4:	9b02      	ldr	r3, [sp, #8]
 80037a6:	42ab      	cmp	r3, r5
 80037a8:	d0b7      	beq.n	800371a <OLED_Print_Letra+0x22>
			OLED_Draw_8_Pixel(pag+2,i,FONT_3[pos3]);
 80037aa:	4b18      	ldr	r3, [pc, #96]	; (800380c <OLED_Print_Letra+0x114>)
 80037ac:	9a02      	ldr	r2, [sp, #8]
 80037ae:	1cb8      	adds	r0, r7, #2
 80037b0:	5c9a      	ldrb	r2, [r3, r2]
 80037b2:	466b      	mov	r3, sp
 80037b4:	b2c0      	uxtb	r0, r0
 80037b6:	7c19      	ldrb	r1, [r3, #16]
 80037b8:	f7ff ff8c 	bl	80036d4 <OLED_Draw_8_Pixel>
			pos3+=3;
 80037bc:	9b02      	ldr	r3, [sp, #8]
 80037be:	3303      	adds	r3, #3
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	9302      	str	r3, [sp, #8]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037c4:	9b04      	ldr	r3, [sp, #16]
 80037c6:	3301      	adds	r3, #1
 80037c8:	9304      	str	r3, [sp, #16]
 80037ca:	e7eb      	b.n	80037a4 <OLED_Print_Letra+0xac>
			OLED_Draw_8_Pixel(pag,i,FONT_3[pos]);
 80037cc:	4b0f      	ldr	r3, [pc, #60]	; (800380c <OLED_Print_Letra+0x114>)
 80037ce:	0038      	movs	r0, r7
 80037d0:	5d9a      	ldrb	r2, [r3, r6]
 80037d2:	466b      	mov	r3, sp
 80037d4:	7b19      	ldrb	r1, [r3, #12]
 80037d6:	f7ff ff7d 	bl	80036d4 <OLED_Draw_8_Pixel>
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037da:	9b03      	ldr	r3, [sp, #12]
			pos+=3;
 80037dc:	3603      	adds	r6, #3
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037de:	3301      	adds	r3, #1
			pos+=3;
 80037e0:	b2b6      	uxth	r6, r6
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037e2:	9303      	str	r3, [sp, #12]
 80037e4:	e7d5      	b.n	8003792 <OLED_Print_Letra+0x9a>
			OLED_Draw_8_Pixel(pag+1,i,FONT_3[pos2]);
 80037e6:	4b09      	ldr	r3, [pc, #36]	; (800380c <OLED_Print_Letra+0x114>)
 80037e8:	9a01      	ldr	r2, [sp, #4]
 80037ea:	1c78      	adds	r0, r7, #1
 80037ec:	5c9a      	ldrb	r2, [r3, r2]
 80037ee:	b2e1      	uxtb	r1, r4
 80037f0:	b2c0      	uxtb	r0, r0
 80037f2:	f7ff ff6f 	bl	80036d4 <OLED_Draw_8_Pixel>
			pos2+=3;
 80037f6:	9b01      	ldr	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 80037f8:	3401      	adds	r4, #1
			pos2+=3;
 80037fa:	3303      	adds	r3, #3
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	9301      	str	r3, [sp, #4]
		for(int i=col; i<col+FONT_3_WIDTH; i++) {
 8003800:	e7cc      	b.n	800379c <OLED_Print_Letra+0xa4>
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	0800a710 	.word	0x0800a710
 8003808:	0800a938 	.word	0x0800a938
 800380c:	0800afe6 	.word	0x0800afe6

08003810 <OLED_Print_Text_DMA>:


void OLED_Print_Text_DMA(uint8_t pag, uint8_t col, uint8_t font_size, char *texto){
 8003810:	b570      	push	{r4, r5, r6, lr}
 8003812:	0006      	movs	r6, r0
 8003814:	000c      	movs	r4, r1
 8003816:	001d      	movs	r5, r3

	switch(font_size){
 8003818:	2a02      	cmp	r2, #2
 800381a:	d018      	beq.n	800384e <OLED_Print_Text_DMA+0x3e>
 800381c:	2a03      	cmp	r2, #3
 800381e:	d022      	beq.n	8003866 <OLED_Print_Text_DMA+0x56>
 8003820:	2a01      	cmp	r2, #1
 8003822:	d102      	bne.n	800382a <OLED_Print_Text_DMA+0x1a>
		case 1:
				while(*texto != '\0'){
 8003824:	782b      	ldrb	r3, [r5, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d100      	bne.n	800382c <OLED_Print_Text_DMA+0x1c>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
		}
		break;
		///////////////////////////////////////////////////////////////////////////
	}
}
 800382a:	bd70      	pop	{r4, r5, r6, pc}
					OLED_Print_Letra(pag,col,1,*texto++);
 800382c:	0021      	movs	r1, r4
 800382e:	2201      	movs	r2, #1
 8003830:	0030      	movs	r0, r6
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 8003832:	3406      	adds	r4, #6
					OLED_Print_Letra(pag,col,1,*texto++);
 8003834:	f7ff ff60 	bl	80036f8 <OLED_Print_Letra>
 8003838:	3501      	adds	r5, #1
					col=col+FONT_1_WIDTH; //aumento la posicion de la columna
 800383a:	b2e4      	uxtb	r4, r4
 800383c:	e7f2      	b.n	8003824 <OLED_Print_Text_DMA+0x14>
					OLED_Print_Letra(pag,col,2,*texto++);
 800383e:	0021      	movs	r1, r4
 8003840:	2202      	movs	r2, #2
 8003842:	0030      	movs	r0, r6
 8003844:	f7ff ff58 	bl	80036f8 <OLED_Print_Letra>
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 8003848:	3409      	adds	r4, #9
					OLED_Print_Letra(pag,col,2,*texto++);
 800384a:	3501      	adds	r5, #1
					col=col+FONT_2_WIDTH; //aumento la posicion de la columna 9/11
 800384c:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 800384e:	782b      	ldrb	r3, [r5, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d1f4      	bne.n	800383e <OLED_Print_Text_DMA+0x2e>
 8003854:	e7e9      	b.n	800382a <OLED_Print_Text_DMA+0x1a>
					OLED_Print_Letra(pag,col,3,*texto++);
 8003856:	0021      	movs	r1, r4
 8003858:	2203      	movs	r2, #3
 800385a:	0030      	movs	r0, r6
 800385c:	f7ff ff4c 	bl	80036f8 <OLED_Print_Letra>
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003860:	3414      	adds	r4, #20
					OLED_Print_Letra(pag,col,3,*texto++);
 8003862:	3501      	adds	r5, #1
					col=col+FONT_3_WIDTH; //aumento la posicion de la columna 9/11
 8003864:	b2e4      	uxtb	r4, r4
				while(*texto != '\0'){
 8003866:	782b      	ldrb	r3, [r5, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f4      	bne.n	8003856 <OLED_Print_Text_DMA+0x46>
 800386c:	e7dd      	b.n	800382a <OLED_Print_Text_DMA+0x1a>

0800386e <OLED_Imagen_Small_DMA>:
			k++;
		}
	}
}

void OLED_Imagen_Small_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 800386e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003870:	b087      	sub	sp, #28
 8003872:	9305      	str	r3, [sp, #20]
 8003874:	ab0c      	add	r3, sp, #48	; 0x30
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	000d      	movs	r5, r1
//			OLED_Draw_Pixel(pag,size_y/8, col,col+size_x, imagen[k]);
//			k++;
//		}
//	}

	for(int i=pag;i<pag+size_y/8;i++){
 800387a:	08db      	lsrs	r3, r3, #3
 800387c:	181b      	adds	r3, r3, r0
 800387e:	9303      	str	r3, [sp, #12]
	int k=0;
 8003880:	2300      	movs	r3, #0
	for(int i=pag;i<pag+size_y/8;i++){
 8003882:	0004      	movs	r4, r0
void OLED_Imagen_Small_DMA(uint8_t pag, uint8_t col, const unsigned char imagen[], uint8_t size_x, uint8_t size_y){
 8003884:	9204      	str	r2, [sp, #16]
	int k=0;
 8003886:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 8003888:	9b03      	ldr	r3, [sp, #12]
 800388a:	42a3      	cmp	r3, r4
 800388c:	dc01      	bgt.n	8003892 <OLED_Imagen_Small_DMA+0x24>
		for(int j=col;j<col+size_x;j++){
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
			k++;
		}
	}
}
 800388e:	b007      	add	sp, #28
 8003890:	bdf0      	pop	{r4, r5, r6, r7, pc}
		for(int j=col;j<col+size_x;j++){
 8003892:	002e      	movs	r6, r5
 8003894:	9b04      	ldr	r3, [sp, #16]
 8003896:	9a02      	ldr	r2, [sp, #8]
 8003898:	189f      	adds	r7, r3, r2
 800389a:	9b05      	ldr	r3, [sp, #20]
 800389c:	195b      	adds	r3, r3, r5
 800389e:	42b3      	cmp	r3, r6
 80038a0:	dc05      	bgt.n	80038ae <OLED_Imagen_Small_DMA+0x40>
 80038a2:	9a02      	ldr	r2, [sp, #8]
 80038a4:	1b5b      	subs	r3, r3, r5
 80038a6:	18d3      	adds	r3, r2, r3
 80038a8:	9302      	str	r3, [sp, #8]
	for(int i=pag;i<pag+size_y/8;i++){
 80038aa:	3401      	adds	r4, #1
 80038ac:	e7ec      	b.n	8003888 <OLED_Imagen_Small_DMA+0x1a>
			OLED_Draw_Pixel(i,i, j,j, imagen[k]);
 80038ae:	7839      	ldrb	r1, [r7, #0]
 80038b0:	b2e0      	uxtb	r0, r4
 80038b2:	b2b3      	uxth	r3, r6
 80038b4:	b2f2      	uxtb	r2, r6
 80038b6:	9100      	str	r1, [sp, #0]
 80038b8:	0001      	movs	r1, r0
 80038ba:	f7ff fe89 	bl	80035d0 <OLED_Draw_Pixel>
		for(int j=col;j<col+size_x;j++){
 80038be:	3601      	adds	r6, #1
 80038c0:	3701      	adds	r7, #1
 80038c2:	e7ea      	b.n	800389a <OLED_Imagen_Small_DMA+0x2c>

080038c4 <ee_write.part.0>:
#endif
  }
  return true;
}
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
 80038c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038c6:	0005      	movs	r5, r0
 80038c8:	0014      	movs	r4, r2
 80038ca:	b093      	sub	sp, #76	; 0x4c
 80038cc:	9103      	str	r1, [sp, #12]
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 80038ce:	002e      	movs	r6, r5
  HAL_FLASH_Unlock();
 80038d0:	f001 fd52 	bl	8005378 <HAL_FLASH_Unlock>
  for (uint32_t i = 0; i < len ; i+=2)
 80038d4:	0027      	movs	r7, r4
 80038d6:	9a03      	ldr	r2, [sp, #12]
 80038d8:	1b73      	subs	r3, r6, r5
 80038da:	429a      	cmp	r2, r3
 80038dc:	d808      	bhi.n	80038f0 <ee_write.part.0+0x2c>
 80038de:	002e      	movs	r6, r5
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 80038e0:	9a03      	ldr	r2, [sp, #12]
 80038e2:	1b73      	subs	r3, r6, r5
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d816      	bhi.n	8003916 <ee_write.part.0+0x52>
      HAL_FLASH_Lock();
      return false;
    }
  }
#endif
  HAL_FLASH_Lock();
 80038e8:	f001 fd5a 	bl	80053a0 <HAL_FLASH_Lock>
  return true;
 80038ec:	2001      	movs	r0, #1
 80038ee:	e010      	b.n	8003912 <ee_write.part.0+0x4e>
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 80038f0:	787a      	ldrb	r2, [r7, #1]
 80038f2:	783b      	ldrb	r3, [r7, #0]
 80038f4:	0212      	lsls	r2, r2, #8
 80038f6:	431a      	orrs	r2, r3
 80038f8:	4b2d      	ldr	r3, [pc, #180]	; (80039b0 <ee_write.part.0+0xec>)
 80038fa:	2001      	movs	r0, #1
 80038fc:	18f1      	adds	r1, r6, r3
 80038fe:	2300      	movs	r3, #0
 8003900:	f001 fd82 	bl	8005408 <HAL_FLASH_Program>
 8003904:	3702      	adds	r7, #2
 8003906:	3602      	adds	r6, #2
 8003908:	2800      	cmp	r0, #0
 800390a:	d0e4      	beq.n	80038d6 <ee_write.part.0+0x12>
      HAL_FLASH_Lock();
 800390c:	f001 fd48 	bl	80053a0 <HAL_FLASH_Lock>
      return false;
 8003910:	2000      	movs	r0, #0
}
 8003912:	b013      	add	sp, #76	; 0x4c
 8003914:	bdf0      	pop	{r4, r5, r6, r7, pc}
    uint64_t data64 = data[i];
 8003916:	2200      	movs	r2, #0
 8003918:	7823      	ldrb	r3, [r4, #0]
    data64 += data[i + 2] * 0x10000;
 800391a:	9207      	str	r2, [sp, #28]
    uint64_t data64 = data[i];
 800391c:	9300      	str	r3, [sp, #0]
    data64 += data[i + 1] * 0x100;
 800391e:	7863      	ldrb	r3, [r4, #1]
 8003920:	9205      	str	r2, [sp, #20]
 8003922:	021b      	lsls	r3, r3, #8
 8003924:	9304      	str	r3, [sp, #16]
    data64 += data[i + 2] * 0x10000;
 8003926:	78a3      	ldrb	r3, [r4, #2]
    uint64_t data64 = data[i];
 8003928:	9201      	str	r2, [sp, #4]
    data64 += data[i + 2] * 0x10000;
 800392a:	041b      	lsls	r3, r3, #16
 800392c:	9306      	str	r3, [sp, #24]
 800392e:	9806      	ldr	r0, [sp, #24]
 8003930:	9907      	ldr	r1, [sp, #28]
 8003932:	9a04      	ldr	r2, [sp, #16]
 8003934:	9b05      	ldr	r3, [sp, #20]
 8003936:	1812      	adds	r2, r2, r0
 8003938:	414b      	adcs	r3, r1
 800393a:	9800      	ldr	r0, [sp, #0]
 800393c:	9901      	ldr	r1, [sp, #4]
 800393e:	1812      	adds	r2, r2, r0
 8003940:	414b      	adcs	r3, r1
    data64 += data[i + 3] * 0x1000000;
 8003942:	78e1      	ldrb	r1, [r4, #3]
 8003944:	0609      	lsls	r1, r1, #24
 8003946:	9108      	str	r1, [sp, #32]
 8003948:	17c9      	asrs	r1, r1, #31
 800394a:	9109      	str	r1, [sp, #36]	; 0x24
 800394c:	9808      	ldr	r0, [sp, #32]
 800394e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003950:	1812      	adds	r2, r2, r0
 8003952:	414b      	adcs	r3, r1
    data64 += data[i + 4] * 0x100000000;
 8003954:	7921      	ldrb	r1, [r4, #4]
 8003956:	910b      	str	r1, [sp, #44]	; 0x2c
 8003958:	2100      	movs	r1, #0
 800395a:	910a      	str	r1, [sp, #40]	; 0x28
 800395c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800395e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003960:	1812      	adds	r2, r2, r0
 8003962:	414b      	adcs	r3, r1
    data64 += data[i + 5] * 0x10000000000;
 8003964:	7961      	ldrb	r1, [r4, #5]
 8003966:	0209      	lsls	r1, r1, #8
 8003968:	910d      	str	r1, [sp, #52]	; 0x34
 800396a:	2100      	movs	r1, #0
 800396c:	910c      	str	r1, [sp, #48]	; 0x30
 800396e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003970:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003972:	1812      	adds	r2, r2, r0
 8003974:	414b      	adcs	r3, r1
    data64 += data[i + 6] * 0x1000000000000;
 8003976:	79a1      	ldrb	r1, [r4, #6]
 8003978:	0409      	lsls	r1, r1, #16
 800397a:	910f      	str	r1, [sp, #60]	; 0x3c
 800397c:	2100      	movs	r1, #0
 800397e:	910e      	str	r1, [sp, #56]	; 0x38
 8003980:	980e      	ldr	r0, [sp, #56]	; 0x38
 8003982:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003984:	1812      	adds	r2, r2, r0
 8003986:	414b      	adcs	r3, r1
    data64 += data[i + 7] * 0x100000000000000;
 8003988:	79e1      	ldrb	r1, [r4, #7]
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800398a:	3408      	adds	r4, #8
    data64 += data[i + 7] * 0x100000000000000;
 800398c:	0609      	lsls	r1, r1, #24
 800398e:	9111      	str	r1, [sp, #68]	; 0x44
 8003990:	2100      	movs	r1, #0
 8003992:	9110      	str	r1, [sp, #64]	; 0x40
 8003994:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003996:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003998:	1812      	adds	r2, r2, r0
 800399a:	414b      	adcs	r3, r1
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 800399c:	4904      	ldr	r1, [pc, #16]	; (80039b0 <ee_write.part.0+0xec>)
 800399e:	2003      	movs	r0, #3
 80039a0:	1871      	adds	r1, r6, r1
 80039a2:	f001 fd31 	bl	8005408 <HAL_FLASH_Program>
 80039a6:	3608      	adds	r6, #8
 80039a8:	2800      	cmp	r0, #0
 80039aa:	d100      	bne.n	80039ae <ee_write.part.0+0xea>
 80039ac:	e798      	b.n	80038e0 <ee_write.part.0+0x1c>
 80039ae:	e7ad      	b.n	800390c <ee_write.part.0+0x48>
 80039b0:	0800f000 	.word	0x0800f000

080039b4 <ee_format>:
{
 80039b4:	b5f0      	push	{r4, r5, r6, r7, lr}
	flashErase.NbPages = 1;
 80039b6:	2601      	movs	r6, #1
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 80039b8:	2700      	movs	r7, #0
{
 80039ba:	b085      	sub	sp, #20
 80039bc:	0004      	movs	r4, r0
  HAL_FLASH_Unlock();
 80039be:	f001 fcdb 	bl	8005378 <HAL_FLASH_Unlock>
  flashErase.PageAddress = _EE_ADDR_INUSE;
 80039c2:	4b11      	ldr	r3, [pc, #68]	; (8003a08 <ee_format+0x54>)
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 80039c4:	4669      	mov	r1, sp
 80039c6:	a801      	add	r0, sp, #4
	flashErase.NbPages = 1;
 80039c8:	9603      	str	r6, [sp, #12]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 80039ca:	9302      	str	r3, [sp, #8]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 80039cc:	9701      	str	r7, [sp, #4]
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 80039ce:	f001 fd83 	bl	80054d8 <HAL_FLASHEx_Erase>
 80039d2:	0005      	movs	r5, r0
 80039d4:	42b8      	cmp	r0, r7
 80039d6:	d110      	bne.n	80039fa <ee_format+0x46>
    HAL_FLASH_Lock();
 80039d8:	f001 fce2 	bl	80053a0 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 80039dc:	9b00      	ldr	r3, [sp, #0]
 80039de:	3301      	adds	r3, #1
 80039e0:	d10f      	bne.n	8003a02 <ee_format+0x4e>
      if (keepRamData == false)
 80039e2:	42bc      	cmp	r4, r7
 80039e4:	d106      	bne.n	80039f4 <ee_format+0x40>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 80039e6:	2280      	movs	r2, #128	; 0x80
 80039e8:	21ff      	movs	r1, #255	; 0xff
 80039ea:	4808      	ldr	r0, [pc, #32]	; (8003a0c <ee_format+0x58>)
 80039ec:	00d2      	lsls	r2, r2, #3
 80039ee:	f004 fc97 	bl	8008320 <memset>
 80039f2:	0034      	movs	r4, r6
}
 80039f4:	0020      	movs	r0, r4
 80039f6:	b005      	add	sp, #20
 80039f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_FLASH_Lock();
 80039fa:	f001 fcd1 	bl	80053a0 <HAL_FLASH_Lock>
  return false;
 80039fe:	003c      	movs	r4, r7
 8003a00:	e7f8      	b.n	80039f4 <ee_format+0x40>
      return false;
 8003a02:	002c      	movs	r4, r5
 8003a04:	e7f6      	b.n	80039f4 <ee_format+0x40>
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	0800f000 	.word	0x0800f000
 8003a0c:	20000228 	.word	0x20000228

08003a10 <ee_read>:
{
 8003a10:	b530      	push	{r4, r5, lr}
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003a12:	2480      	movs	r4, #128	; 0x80
 8003a14:	1841      	adds	r1, r0, r1
{
 8003a16:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003a18:	00e4      	lsls	r4, r4, #3
    return false;
 8003a1a:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_SIZE)
 8003a1c:	42a1      	cmp	r1, r4
 8003a1e:	d803      	bhi.n	8003a28 <ee_read+0x18>
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003a20:	4c07      	ldr	r4, [pc, #28]	; (8003a40 <ee_read+0x30>)
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003a22:	4299      	cmp	r1, r3
 8003a24:	d801      	bhi.n	8003a2a <ee_read+0x1a>
  return true;
 8003a26:	2001      	movs	r0, #1
}
 8003a28:	bd30      	pop	{r4, r5, pc}
    if (data != NULL)
 8003a2a:	4806      	ldr	r0, [pc, #24]	; (8003a44 <ee_read+0x34>)
 8003a2c:	1818      	adds	r0, r3, r0
 8003a2e:	2a00      	cmp	r2, #0
 8003a30:	d002      	beq.n	8003a38 <ee_read+0x28>
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003a32:	7805      	ldrb	r5, [r0, #0]
 8003a34:	7015      	strb	r5, [r2, #0]
      data++;
 8003a36:	3201      	adds	r2, #1
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8003a38:	7800      	ldrb	r0, [r0, #0]
 8003a3a:	54e0      	strb	r0, [r4, r3]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	e7f0      	b.n	8003a22 <ee_read+0x12>
 8003a40:	20000228 	.word	0x20000228
 8003a44:	0800f000 	.word	0x0800f000

08003a48 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8003a48:	b570      	push	{r4, r5, r6, lr}
 8003a4a:	000c      	movs	r4, r1
 8003a4c:	0011      	movs	r1, r2
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003a4e:	2280      	movs	r2, #128	; 0x80
 8003a50:	1905      	adds	r5, r0, r4
{
 8003a52:	0003      	movs	r3, r0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003a54:	00d2      	lsls	r2, r2, #3
    return false;
 8003a56:	2000      	movs	r0, #0
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 8003a58:	4295      	cmp	r5, r2
 8003a5a:	d807      	bhi.n	8003a6c <ee_writeToRam+0x24>
    return false;
 8003a5c:	1e08      	subs	r0, r1, #0
  if (data == NULL)
 8003a5e:	d005      	beq.n	8003a6c <ee_writeToRam+0x24>
    return false;
  memcpy(&ee_ram[startVirtualAddress], data, len);
 8003a60:	4803      	ldr	r0, [pc, #12]	; (8003a70 <ee_writeToRam+0x28>)
 8003a62:	0022      	movs	r2, r4
 8003a64:	1818      	adds	r0, r3, r0
 8003a66:	f004 fced 	bl	8008444 <memcpy>
  return true;
 8003a6a:	2001      	movs	r0, #1
#else
  return false;
#endif
}
 8003a6c:	bd70      	pop	{r4, r5, r6, pc}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	20000228 	.word	0x20000228

08003a74 <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 8003a74:	b510      	push	{r4, lr}
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 8003a76:	2001      	movs	r0, #1
 8003a78:	f7ff ff9c 	bl	80039b4 <ee_format>
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d005      	beq.n	8003a8c <ee_commit+0x18>
  if (data == NULL)
 8003a80:	2180      	movs	r1, #128	; 0x80
 8003a82:	2000      	movs	r0, #0
 8003a84:	4a02      	ldr	r2, [pc, #8]	; (8003a90 <ee_commit+0x1c>)
 8003a86:	00c9      	lsls	r1, r1, #3
 8003a88:	f7ff ff1c 	bl	80038c4 <ee_write.part.0>
    return false;
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
#else
  return false;
#endif
}
 8003a8c:	bd10      	pop	{r4, pc}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	20000228 	.word	0x20000228

08003a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a94:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a96:	2410      	movs	r4, #16
{
 8003a98:	b096      	sub	sp, #88	; 0x58
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a9a:	222c      	movs	r2, #44	; 0x2c
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	a80b      	add	r0, sp, #44	; 0x2c
 8003aa0:	f004 fc3e 	bl	8008320 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003aa4:	0022      	movs	r2, r4
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	a801      	add	r0, sp, #4
 8003aaa:	f004 fc39 	bl	8008320 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003aae:	2214      	movs	r2, #20
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	a805      	add	r0, sp, #20
 8003ab4:	f004 fc34 	bl	8008320 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8003ab8:	2312      	movs	r3, #18
 8003aba:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003abc:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003abe:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ac0:	2602      	movs	r6, #2
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003ac2:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ac4:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ac6:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8003ac8:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003aca:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8003acc:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ace:	9612      	str	r6, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003ad0:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ad2:	f002 fe93 	bl	80067fc <HAL_RCC_OscConfig>
 8003ad6:	2800      	cmp	r0, #0
 8003ad8:	d001      	beq.n	8003ade <SystemClock_Config+0x4a>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ada:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003adc:	e7fe      	b.n	8003adc <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ade:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003ae0:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003ae2:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003ae4:	0029      	movs	r1, r5
 8003ae6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003ae8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003aea:	9602      	str	r6, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003aec:	f003 f8aa 	bl	8006c44 <HAL_RCC_ClockConfig>
 8003af0:	2800      	cmp	r0, #0
 8003af2:	d001      	beq.n	8003af8 <SystemClock_Config+0x64>
 8003af4:	b672      	cpsid	i
  while (1)
 8003af6:	e7fe      	b.n	8003af6 <SystemClock_Config+0x62>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003af8:	2320      	movs	r3, #32
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003afa:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003afc:	9305      	str	r3, [sp, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8003afe:	9408      	str	r4, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003b00:	f003 f924 	bl	8006d4c <HAL_RCCEx_PeriphCLKConfig>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	d001      	beq.n	8003b0c <SystemClock_Config+0x78>
 8003b08:	b672      	cpsid	i
  while (1)
 8003b0a:	e7fe      	b.n	8003b0a <SystemClock_Config+0x76>
}
 8003b0c:	b016      	add	sp, #88	; 0x58
 8003b0e:	bd70      	pop	{r4, r5, r6, pc}

08003b10 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 8003b10:	4b06      	ldr	r3, [pc, #24]	; (8003b2c <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8003b12:	6802      	ldr	r2, [r0, #0]
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003b14:	b510      	push	{r4, lr}
	if (htim->Instance == TIM6) {//Leemos el encoder cada 5ms
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d107      	bne.n	8003b2a <HAL_TIM_PeriodElapsedCallback+0x1a>
		VoutMath = Encoder_Run();
 8003b1a:	f7ff fb87 	bl	800322c <Encoder_Run>
 8003b1e:	4b04      	ldr	r3, [pc, #16]	; (8003b30 <HAL_TIM_PeriodElapsedCallback+0x20>)
		contMillis++;
 8003b20:	4a04      	ldr	r2, [pc, #16]	; (8003b34 <HAL_TIM_PeriodElapsedCallback+0x24>)
		VoutMath = Encoder_Run();
 8003b22:	6018      	str	r0, [r3, #0]
		contMillis++;
 8003b24:	8813      	ldrh	r3, [r2, #0]
 8003b26:	3301      	adds	r3, #1
 8003b28:	8013      	strh	r3, [r2, #0]
}
 8003b2a:	bd10      	pop	{r4, pc}
 8003b2c:	40001000 	.word	0x40001000
 8003b30:	20000638 	.word	0x20000638
 8003b34:	20000656 	.word	0x20000656

08003b38 <medirCorriente>:
void medirCorriente(void){
 8003b38:	b510      	push	{r4, lr}
	current = INA226_Current_DMA();
 8003b3a:	f7ff fc9b 	bl	8003474 <INA226_Current_DMA>
 8003b3e:	4b0e      	ldr	r3, [pc, #56]	; (8003b78 <medirCorriente+0x40>)
	if(current>=0){
 8003b40:	2100      	movs	r1, #0
	current = INA226_Current_DMA();
 8003b42:	6018      	str	r0, [r3, #0]
 8003b44:	1c04      	adds	r4, r0, #0
	if(current>=0){
 8003b46:	f7fc fceb 	bl	8000520 <__aeabi_fcmpge>
 8003b4a:	1e01      	subs	r1, r0, #0
 8003b4c:	d010      	beq.n	8003b70 <medirCorriente+0x38>
		sprintf(buff,"%4.0fmA",current);
 8003b4e:	1c20      	adds	r0, r4, #0
 8003b50:	f7ff fa80 	bl	8003054 <__aeabi_f2d>
 8003b54:	4c09      	ldr	r4, [pc, #36]	; (8003b7c <medirCorriente+0x44>)
 8003b56:	0002      	movs	r2, r0
 8003b58:	000b      	movs	r3, r1
 8003b5a:	0020      	movs	r0, r4
 8003b5c:	4908      	ldr	r1, [pc, #32]	; (8003b80 <medirCorriente+0x48>)
 8003b5e:	f004 fb73 	bl	8008248 <siprintf>
		OLED_Print_Text_DMA(6,0,2,buff);
 8003b62:	0023      	movs	r3, r4
 8003b64:	2202      	movs	r2, #2
 8003b66:	2100      	movs	r1, #0
		OLED_Print_Text_DMA(6,0,2,"   0mA");
 8003b68:	2006      	movs	r0, #6
 8003b6a:	f7ff fe51 	bl	8003810 <OLED_Print_Text_DMA>
}
 8003b6e:	bd10      	pop	{r4, pc}
		OLED_Print_Text_DMA(6,0,2,"   0mA");
 8003b70:	2202      	movs	r2, #2
 8003b72:	4b04      	ldr	r3, [pc, #16]	; (8003b84 <medirCorriente+0x4c>)
 8003b74:	e7f8      	b.n	8003b68 <medirCorriente+0x30>
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	20000658 	.word	0x20000658
 8003b7c:	20000644 	.word	0x20000644
 8003b80:	0800c66d 	.word	0x0800c66d
 8003b84:	0800c675 	.word	0x0800c675

08003b88 <medirPotencia>:
void medirPotencia(void){
 8003b88:	b510      	push	{r4, lr}
	power = INA226_Power_DMA();
 8003b8a:	f7ff fcc5 	bl	8003518 <INA226_Power_DMA>
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <medirPotencia+0x3c>)
    if(power>=0){
 8003b90:	2100      	movs	r1, #0
	power = INA226_Power_DMA();
 8003b92:	6018      	str	r0, [r3, #0]
 8003b94:	1c04      	adds	r4, r0, #0
    if(power>=0){
 8003b96:	f7fc fcc3 	bl	8000520 <__aeabi_fcmpge>
	    OLED_Print_Text_DMA(5,96,1,"0.0W ");
 8003b9a:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <medirPotencia+0x40>)
    if(power>=0){
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	d00a      	beq.n	8003bb6 <medirPotencia+0x2e>
	    sprintf(buff,"%2.1fW ",power);
 8003ba0:	1c20      	adds	r0, r4, #0
 8003ba2:	f7ff fa57 	bl	8003054 <__aeabi_f2d>
 8003ba6:	4c09      	ldr	r4, [pc, #36]	; (8003bcc <medirPotencia+0x44>)
 8003ba8:	000b      	movs	r3, r1
 8003baa:	0002      	movs	r2, r0
 8003bac:	4908      	ldr	r1, [pc, #32]	; (8003bd0 <medirPotencia+0x48>)
 8003bae:	0020      	movs	r0, r4
 8003bb0:	f004 fb4a 	bl	8008248 <siprintf>
	    OLED_Print_Text_DMA(5,96,1,buff);
 8003bb4:	0023      	movs	r3, r4
	    OLED_Print_Text_DMA(5,96,1,"0.0W ");
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	2160      	movs	r1, #96	; 0x60
 8003bba:	2005      	movs	r0, #5
 8003bbc:	f7ff fe28 	bl	8003810 <OLED_Print_Text_DMA>
}
 8003bc0:	bd10      	pop	{r4, pc}
 8003bc2:	46c0      	nop			; (mov r8, r8)
 8003bc4:	20000828 	.word	0x20000828
 8003bc8:	0800c684 	.word	0x0800c684
 8003bcc:	20000644 	.word	0x20000644
 8003bd0:	0800c67c 	.word	0x0800c67c

08003bd4 <Control_Estabilizar>:
void Control_Estabilizar(void){
 8003bd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003bd6:	4bcc      	ldr	r3, [pc, #816]	; (8003f08 <Control_Estabilizar+0x334>)
void Control_Estabilizar(void){
 8003bd8:	b085      	sub	sp, #20
    HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8003bda:	2100      	movs	r1, #0
 8003bdc:	0018      	movs	r0, r3
 8003bde:	9301      	str	r3, [sp, #4]
 8003be0:	f001 fa93 	bl	800510a <HAL_DAC_Start>
    if(VoutMath > voltage){
 8003be4:	4bc9      	ldr	r3, [pc, #804]	; (8003f0c <Control_Estabilizar+0x338>)
 8003be6:	681c      	ldr	r4, [r3, #0]
 8003be8:	4bc9      	ldr	r3, [pc, #804]	; (8003f10 <Control_Estabilizar+0x33c>)
 8003bea:	1c20      	adds	r0, r4, #0
 8003bec:	681d      	ldr	r5, [r3, #0]
 8003bee:	1c29      	adds	r1, r5, #0
 8003bf0:	f7fc fc8c 	bl	800050c <__aeabi_fcmpgt>
 8003bf4:	2800      	cmp	r0, #0
 8003bf6:	d02d      	beq.n	8003c54 <Control_Estabilizar+0x80>
    	difference = VoutMath - voltage;
 8003bf8:	1c29      	adds	r1, r5, #0
 8003bfa:	1c20      	adds	r0, r4, #0
 8003bfc:	f7fd f988 	bl	8000f10 <__aeabi_fsub>
 8003c00:	4bc4      	ldr	r3, [pc, #784]	; (8003f14 <Control_Estabilizar+0x340>)
    		ENCO=ENCO-step;
 8003c02:	4dc5      	ldr	r5, [pc, #788]	; (8003f18 <Control_Estabilizar+0x344>)
    	difference = VoutMath - voltage;
 8003c04:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 8003c06:	4bc5      	ldr	r3, [pc, #788]	; (8003f1c <Control_Estabilizar+0x348>)
    	difference = VoutMath - voltage;
 8003c08:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 8003c0a:	681e      	ldr	r6, [r3, #0]
 8003c0c:	f7ff fa22 	bl	8003054 <__aeabi_f2d>
 8003c10:	4ac3      	ldr	r2, [pc, #780]	; (8003f20 <Control_Estabilizar+0x34c>)
 8003c12:	4bc4      	ldr	r3, [pc, #784]	; (8003f24 <Control_Estabilizar+0x350>)
    		ENCO=ENCO-step;
 8003c14:	682f      	ldr	r7, [r5, #0]
    	if(difference>=0.001 && difference<=rango){
 8003c16:	f7fc fc49 	bl	80004ac <__aeabi_dcmpge>
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d056      	beq.n	8003ccc <Control_Estabilizar+0xf8>
 8003c1e:	1c31      	adds	r1, r6, #0
 8003c20:	1c20      	adds	r0, r4, #0
 8003c22:	f7fc fc69 	bl	80004f8 <__aeabi_fcmple>
 8003c26:	2800      	cmp	r0, #0
 8003c28:	d050      	beq.n	8003ccc <Control_Estabilizar+0xf8>
    		ENCO=ENCO-step;
 8003c2a:	4bbf      	ldr	r3, [pc, #764]	; (8003f28 <Control_Estabilizar+0x354>)
 8003c2c:	6819      	ldr	r1, [r3, #0]
    		ENCO=ENCO-step*4;
 8003c2e:	1c38      	adds	r0, r7, #0
 8003c30:	f7fd f96e 	bl	8000f10 <__aeabi_fsub>
 8003c34:	6028      	str	r0, [r5, #0]
    	PWM = encoder+ENCO;
 8003c36:	4bbd      	ldr	r3, [pc, #756]	; (8003f2c <Control_Estabilizar+0x358>)
 8003c38:	6829      	ldr	r1, [r5, #0]
 8003c3a:	6818      	ldr	r0, [r3, #0]
 8003c3c:	f7fc fcb0 	bl	80005a0 <__aeabi_fadd>
 8003c40:	4bbb      	ldr	r3, [pc, #748]	; (8003f30 <Control_Estabilizar+0x35c>)
 8003c42:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 8003c44:	f7fc fc76 	bl	8000534 <__aeabi_f2uiz>
 8003c48:	2200      	movs	r2, #0
 8003c4a:	0003      	movs	r3, r0
 8003c4c:	0011      	movs	r1, r2
 8003c4e:	9801      	ldr	r0, [sp, #4]
 8003c50:	f001 fa30 	bl	80050b4 <HAL_DAC_SetValue>
    if(VoutMath < voltage){
 8003c54:	4bad      	ldr	r3, [pc, #692]	; (8003f0c <Control_Estabilizar+0x338>)
 8003c56:	681d      	ldr	r5, [r3, #0]
 8003c58:	4bad      	ldr	r3, [pc, #692]	; (8003f10 <Control_Estabilizar+0x33c>)
 8003c5a:	1c28      	adds	r0, r5, #0
 8003c5c:	681c      	ldr	r4, [r3, #0]
 8003c5e:	1c21      	adds	r1, r4, #0
 8003c60:	f7fc fc40 	bl	80004e4 <__aeabi_fcmplt>
 8003c64:	2800      	cmp	r0, #0
 8003c66:	d02f      	beq.n	8003cc8 <Control_Estabilizar+0xf4>
    	difference = voltage - VoutMath;
 8003c68:	1c29      	adds	r1, r5, #0
 8003c6a:	1c20      	adds	r0, r4, #0
 8003c6c:	f7fd f950 	bl	8000f10 <__aeabi_fsub>
 8003c70:	4ba8      	ldr	r3, [pc, #672]	; (8003f14 <Control_Estabilizar+0x340>)
    		ENCO=ENCO+step;
 8003c72:	4da9      	ldr	r5, [pc, #676]	; (8003f18 <Control_Estabilizar+0x344>)
    	difference = voltage - VoutMath;
 8003c74:	6018      	str	r0, [r3, #0]
    	if(difference>=0.001 && difference<=rango){
 8003c76:	4ba9      	ldr	r3, [pc, #676]	; (8003f1c <Control_Estabilizar+0x348>)
    	difference = voltage - VoutMath;
 8003c78:	1c04      	adds	r4, r0, #0
    	if(difference>=0.001 && difference<=rango){
 8003c7a:	681e      	ldr	r6, [r3, #0]
 8003c7c:	f7ff f9ea 	bl	8003054 <__aeabi_f2d>
 8003c80:	4aa7      	ldr	r2, [pc, #668]	; (8003f20 <Control_Estabilizar+0x34c>)
 8003c82:	4ba8      	ldr	r3, [pc, #672]	; (8003f24 <Control_Estabilizar+0x350>)
    		ENCO=ENCO+step;
 8003c84:	682f      	ldr	r7, [r5, #0]
    	if(difference>=0.001 && difference<=rango){
 8003c86:	f7fc fc11 	bl	80004ac <__aeabi_dcmpge>
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d100      	bne.n	8003c90 <Control_Estabilizar+0xbc>
 8003c8e:	e0ab      	b.n	8003de8 <Control_Estabilizar+0x214>
 8003c90:	1c31      	adds	r1, r6, #0
 8003c92:	1c20      	adds	r0, r4, #0
 8003c94:	f7fc fc30 	bl	80004f8 <__aeabi_fcmple>
 8003c98:	2800      	cmp	r0, #0
 8003c9a:	d100      	bne.n	8003c9e <Control_Estabilizar+0xca>
 8003c9c:	e0a4      	b.n	8003de8 <Control_Estabilizar+0x214>
    		ENCO=ENCO+step;
 8003c9e:	4ba2      	ldr	r3, [pc, #648]	; (8003f28 <Control_Estabilizar+0x354>)
 8003ca0:	1c39      	adds	r1, r7, #0
 8003ca2:	6818      	ldr	r0, [r3, #0]
    		ENCO=ENCO+step*4;
 8003ca4:	f7fc fc7c 	bl	80005a0 <__aeabi_fadd>
 8003ca8:	6028      	str	r0, [r5, #0]
    	PWM = encoder+ENCO;
 8003caa:	4ba0      	ldr	r3, [pc, #640]	; (8003f2c <Control_Estabilizar+0x358>)
 8003cac:	6829      	ldr	r1, [r5, #0]
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	f7fc fc76 	bl	80005a0 <__aeabi_fadd>
 8003cb4:	4b9e      	ldr	r3, [pc, #632]	; (8003f30 <Control_Estabilizar+0x35c>)
 8003cb6:	6018      	str	r0, [r3, #0]
    	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, PWM);
 8003cb8:	f7fc fc3c 	bl	8000534 <__aeabi_f2uiz>
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	0003      	movs	r3, r0
 8003cc0:	0011      	movs	r1, r2
 8003cc2:	9801      	ldr	r0, [sp, #4]
 8003cc4:	f001 f9f6 	bl	80050b4 <HAL_DAC_SetValue>
}
 8003cc8:	b005      	add	sp, #20
 8003cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    	}else if(difference>rango && difference<=rango*2){
 8003ccc:	1c31      	adds	r1, r6, #0
 8003cce:	1c30      	adds	r0, r6, #0
 8003cd0:	f7fc fc66 	bl	80005a0 <__aeabi_fadd>
 8003cd4:	1c31      	adds	r1, r6, #0
 8003cd6:	9002      	str	r0, [sp, #8]
 8003cd8:	1c20      	adds	r0, r4, #0
 8003cda:	f7fc fc17 	bl	800050c <__aeabi_fcmpgt>
 8003cde:	2800      	cmp	r0, #0
 8003ce0:	d005      	beq.n	8003cee <Control_Estabilizar+0x11a>
 8003ce2:	9902      	ldr	r1, [sp, #8]
 8003ce4:	1c20      	adds	r0, r4, #0
 8003ce6:	f7fc fc07 	bl	80004f8 <__aeabi_fcmple>
 8003cea:	2800      	cmp	r0, #0
 8003cec:	d19d      	bne.n	8003c2a <Control_Estabilizar+0x56>
    	}else if(difference>rango*2 && difference<=rango*3){
 8003cee:	4991      	ldr	r1, [pc, #580]	; (8003f34 <Control_Estabilizar+0x360>)
 8003cf0:	1c30      	adds	r0, r6, #0
 8003cf2:	f7fc ffbf 	bl	8000c74 <__aeabi_fmul>
 8003cf6:	9902      	ldr	r1, [sp, #8]
 8003cf8:	9003      	str	r0, [sp, #12]
 8003cfa:	1c20      	adds	r0, r4, #0
 8003cfc:	f7fc fc06 	bl	800050c <__aeabi_fcmpgt>
 8003d00:	2800      	cmp	r0, #0
 8003d02:	d006      	beq.n	8003d12 <Control_Estabilizar+0x13e>
 8003d04:	9903      	ldr	r1, [sp, #12]
 8003d06:	1c20      	adds	r0, r4, #0
 8003d08:	f7fc fbf6 	bl	80004f8 <__aeabi_fcmple>
 8003d0c:	2800      	cmp	r0, #0
 8003d0e:	d000      	beq.n	8003d12 <Control_Estabilizar+0x13e>
 8003d10:	e78b      	b.n	8003c2a <Control_Estabilizar+0x56>
    	}else if(difference>rango*3 && difference<=rango*4){
 8003d12:	2181      	movs	r1, #129	; 0x81
 8003d14:	1c30      	adds	r0, r6, #0
 8003d16:	05c9      	lsls	r1, r1, #23
 8003d18:	f7fc ffac 	bl	8000c74 <__aeabi_fmul>
 8003d1c:	9903      	ldr	r1, [sp, #12]
 8003d1e:	9002      	str	r0, [sp, #8]
 8003d20:	1c20      	adds	r0, r4, #0
 8003d22:	f7fc fbf3 	bl	800050c <__aeabi_fcmpgt>
 8003d26:	2800      	cmp	r0, #0
 8003d28:	d006      	beq.n	8003d38 <Control_Estabilizar+0x164>
 8003d2a:	9902      	ldr	r1, [sp, #8]
 8003d2c:	1c20      	adds	r0, r4, #0
 8003d2e:	f7fc fbe3 	bl	80004f8 <__aeabi_fcmple>
 8003d32:	2800      	cmp	r0, #0
 8003d34:	d000      	beq.n	8003d38 <Control_Estabilizar+0x164>
 8003d36:	e778      	b.n	8003c2a <Control_Estabilizar+0x56>
    	}else if(difference>rango*4 && difference<=rango*5){
 8003d38:	497f      	ldr	r1, [pc, #508]	; (8003f38 <Control_Estabilizar+0x364>)
 8003d3a:	1c30      	adds	r0, r6, #0
 8003d3c:	f7fc ff9a 	bl	8000c74 <__aeabi_fmul>
 8003d40:	9902      	ldr	r1, [sp, #8]
 8003d42:	9003      	str	r0, [sp, #12]
 8003d44:	1c20      	adds	r0, r4, #0
 8003d46:	f7fc fbe1 	bl	800050c <__aeabi_fcmpgt>
 8003d4a:	2800      	cmp	r0, #0
 8003d4c:	d006      	beq.n	8003d5c <Control_Estabilizar+0x188>
 8003d4e:	9903      	ldr	r1, [sp, #12]
 8003d50:	1c20      	adds	r0, r4, #0
 8003d52:	f7fc fbd1 	bl	80004f8 <__aeabi_fcmple>
 8003d56:	2800      	cmp	r0, #0
 8003d58:	d000      	beq.n	8003d5c <Control_Estabilizar+0x188>
 8003d5a:	e766      	b.n	8003c2a <Control_Estabilizar+0x56>
    	}else if(difference>rango*5 && difference<=rango*6){
 8003d5c:	4977      	ldr	r1, [pc, #476]	; (8003f3c <Control_Estabilizar+0x368>)
 8003d5e:	1c30      	adds	r0, r6, #0
 8003d60:	f7fc ff88 	bl	8000c74 <__aeabi_fmul>
 8003d64:	9903      	ldr	r1, [sp, #12]
 8003d66:	9002      	str	r0, [sp, #8]
 8003d68:	1c20      	adds	r0, r4, #0
 8003d6a:	f7fc fbcf 	bl	800050c <__aeabi_fcmpgt>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d00c      	beq.n	8003d8c <Control_Estabilizar+0x1b8>
 8003d72:	9902      	ldr	r1, [sp, #8]
 8003d74:	1c20      	adds	r0, r4, #0
 8003d76:	f7fc fbbf 	bl	80004f8 <__aeabi_fcmple>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	d006      	beq.n	8003d8c <Control_Estabilizar+0x1b8>
    		ENCO=ENCO-step*2;
 8003d7e:	4b6a      	ldr	r3, [pc, #424]	; (8003f28 <Control_Estabilizar+0x354>)
 8003d80:	6818      	ldr	r0, [r3, #0]
 8003d82:	1c01      	adds	r1, r0, #0
 8003d84:	f7fc fc0c 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO-step*4;
 8003d88:	1c01      	adds	r1, r0, #0
 8003d8a:	e750      	b.n	8003c2e <Control_Estabilizar+0x5a>
    	}else if(difference>rango*6 && difference<=rango*7){
 8003d8c:	496c      	ldr	r1, [pc, #432]	; (8003f40 <Control_Estabilizar+0x36c>)
 8003d8e:	1c30      	adds	r0, r6, #0
 8003d90:	f7fc ff70 	bl	8000c74 <__aeabi_fmul>
 8003d94:	9902      	ldr	r1, [sp, #8]
 8003d96:	9003      	str	r0, [sp, #12]
 8003d98:	1c20      	adds	r0, r4, #0
 8003d9a:	f7fc fbb7 	bl	800050c <__aeabi_fcmpgt>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	d00b      	beq.n	8003dba <Control_Estabilizar+0x1e6>
 8003da2:	9903      	ldr	r1, [sp, #12]
 8003da4:	1c20      	adds	r0, r4, #0
 8003da6:	f7fc fba7 	bl	80004f8 <__aeabi_fcmple>
 8003daa:	2800      	cmp	r0, #0
 8003dac:	d005      	beq.n	8003dba <Control_Estabilizar+0x1e6>
    		ENCO=ENCO-step*3;
 8003dae:	4b5e      	ldr	r3, [pc, #376]	; (8003f28 <Control_Estabilizar+0x354>)
 8003db0:	4960      	ldr	r1, [pc, #384]	; (8003f34 <Control_Estabilizar+0x360>)
    		ENCO=ENCO-step*4;
 8003db2:	6818      	ldr	r0, [r3, #0]
 8003db4:	f7fc ff5e 	bl	8000c74 <__aeabi_fmul>
 8003db8:	e7e6      	b.n	8003d88 <Control_Estabilizar+0x1b4>
    	}else if(difference>rango*7 && difference<=rango*8){
 8003dba:	9903      	ldr	r1, [sp, #12]
 8003dbc:	1c20      	adds	r0, r4, #0
 8003dbe:	f7fc fba5 	bl	800050c <__aeabi_fcmpgt>
 8003dc2:	2800      	cmp	r0, #0
 8003dc4:	d100      	bne.n	8003dc8 <Control_Estabilizar+0x1f4>
 8003dc6:	e736      	b.n	8003c36 <Control_Estabilizar+0x62>
 8003dc8:	2182      	movs	r1, #130	; 0x82
 8003dca:	1c30      	adds	r0, r6, #0
 8003dcc:	05c9      	lsls	r1, r1, #23
 8003dce:	f7fc ff51 	bl	8000c74 <__aeabi_fmul>
 8003dd2:	1c01      	adds	r1, r0, #0
 8003dd4:	1c20      	adds	r0, r4, #0
 8003dd6:	f7fc fb8f 	bl	80004f8 <__aeabi_fcmple>
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	d100      	bne.n	8003de0 <Control_Estabilizar+0x20c>
 8003dde:	e72a      	b.n	8003c36 <Control_Estabilizar+0x62>
    		ENCO=ENCO-step*4;
 8003de0:	2181      	movs	r1, #129	; 0x81
 8003de2:	4b51      	ldr	r3, [pc, #324]	; (8003f28 <Control_Estabilizar+0x354>)
 8003de4:	05c9      	lsls	r1, r1, #23
 8003de6:	e7e4      	b.n	8003db2 <Control_Estabilizar+0x1de>
    	}else if(difference>rango && difference<=rango*2){
 8003de8:	1c31      	adds	r1, r6, #0
 8003dea:	1c30      	adds	r0, r6, #0
 8003dec:	f7fc fbd8 	bl	80005a0 <__aeabi_fadd>
 8003df0:	1c31      	adds	r1, r6, #0
 8003df2:	9002      	str	r0, [sp, #8]
 8003df4:	1c20      	adds	r0, r4, #0
 8003df6:	f7fc fb89 	bl	800050c <__aeabi_fcmpgt>
 8003dfa:	2800      	cmp	r0, #0
 8003dfc:	d006      	beq.n	8003e0c <Control_Estabilizar+0x238>
 8003dfe:	9902      	ldr	r1, [sp, #8]
 8003e00:	1c20      	adds	r0, r4, #0
 8003e02:	f7fc fb79 	bl	80004f8 <__aeabi_fcmple>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	d000      	beq.n	8003e0c <Control_Estabilizar+0x238>
 8003e0a:	e748      	b.n	8003c9e <Control_Estabilizar+0xca>
    	}else if(difference>rango*2 && difference<=rango*3){
 8003e0c:	4949      	ldr	r1, [pc, #292]	; (8003f34 <Control_Estabilizar+0x360>)
 8003e0e:	1c30      	adds	r0, r6, #0
 8003e10:	f7fc ff30 	bl	8000c74 <__aeabi_fmul>
 8003e14:	9902      	ldr	r1, [sp, #8]
 8003e16:	9003      	str	r0, [sp, #12]
 8003e18:	1c20      	adds	r0, r4, #0
 8003e1a:	f7fc fb77 	bl	800050c <__aeabi_fcmpgt>
 8003e1e:	2800      	cmp	r0, #0
 8003e20:	d006      	beq.n	8003e30 <Control_Estabilizar+0x25c>
 8003e22:	9903      	ldr	r1, [sp, #12]
 8003e24:	1c20      	adds	r0, r4, #0
 8003e26:	f7fc fb67 	bl	80004f8 <__aeabi_fcmple>
 8003e2a:	2800      	cmp	r0, #0
 8003e2c:	d000      	beq.n	8003e30 <Control_Estabilizar+0x25c>
 8003e2e:	e736      	b.n	8003c9e <Control_Estabilizar+0xca>
    	}else if(difference>rango*3 && difference<=rango*4){
 8003e30:	2181      	movs	r1, #129	; 0x81
 8003e32:	1c30      	adds	r0, r6, #0
 8003e34:	05c9      	lsls	r1, r1, #23
 8003e36:	f7fc ff1d 	bl	8000c74 <__aeabi_fmul>
 8003e3a:	9903      	ldr	r1, [sp, #12]
 8003e3c:	9002      	str	r0, [sp, #8]
 8003e3e:	1c20      	adds	r0, r4, #0
 8003e40:	f7fc fb64 	bl	800050c <__aeabi_fcmpgt>
 8003e44:	2800      	cmp	r0, #0
 8003e46:	d006      	beq.n	8003e56 <Control_Estabilizar+0x282>
 8003e48:	9902      	ldr	r1, [sp, #8]
 8003e4a:	1c20      	adds	r0, r4, #0
 8003e4c:	f7fc fb54 	bl	80004f8 <__aeabi_fcmple>
 8003e50:	2800      	cmp	r0, #0
 8003e52:	d000      	beq.n	8003e56 <Control_Estabilizar+0x282>
 8003e54:	e723      	b.n	8003c9e <Control_Estabilizar+0xca>
    	}else if(difference>rango*4 && difference<=rango*5){
 8003e56:	4938      	ldr	r1, [pc, #224]	; (8003f38 <Control_Estabilizar+0x364>)
 8003e58:	1c30      	adds	r0, r6, #0
 8003e5a:	f7fc ff0b 	bl	8000c74 <__aeabi_fmul>
 8003e5e:	9902      	ldr	r1, [sp, #8]
 8003e60:	9003      	str	r0, [sp, #12]
 8003e62:	1c20      	adds	r0, r4, #0
 8003e64:	f7fc fb52 	bl	800050c <__aeabi_fcmpgt>
 8003e68:	2800      	cmp	r0, #0
 8003e6a:	d006      	beq.n	8003e7a <Control_Estabilizar+0x2a6>
 8003e6c:	9903      	ldr	r1, [sp, #12]
 8003e6e:	1c20      	adds	r0, r4, #0
 8003e70:	f7fc fb42 	bl	80004f8 <__aeabi_fcmple>
 8003e74:	2800      	cmp	r0, #0
 8003e76:	d000      	beq.n	8003e7a <Control_Estabilizar+0x2a6>
 8003e78:	e711      	b.n	8003c9e <Control_Estabilizar+0xca>
    	}else if(difference>rango*5 && difference<=rango*6){
 8003e7a:	4930      	ldr	r1, [pc, #192]	; (8003f3c <Control_Estabilizar+0x368>)
 8003e7c:	1c30      	adds	r0, r6, #0
 8003e7e:	f7fc fef9 	bl	8000c74 <__aeabi_fmul>
 8003e82:	9903      	ldr	r1, [sp, #12]
 8003e84:	9002      	str	r0, [sp, #8]
 8003e86:	1c20      	adds	r0, r4, #0
 8003e88:	f7fc fb40 	bl	800050c <__aeabi_fcmpgt>
 8003e8c:	2800      	cmp	r0, #0
 8003e8e:	d00c      	beq.n	8003eaa <Control_Estabilizar+0x2d6>
 8003e90:	9902      	ldr	r1, [sp, #8]
 8003e92:	1c20      	adds	r0, r4, #0
 8003e94:	f7fc fb30 	bl	80004f8 <__aeabi_fcmple>
 8003e98:	2800      	cmp	r0, #0
 8003e9a:	d006      	beq.n	8003eaa <Control_Estabilizar+0x2d6>
    		ENCO=ENCO+step*2;
 8003e9c:	4b22      	ldr	r3, [pc, #136]	; (8003f28 <Control_Estabilizar+0x354>)
 8003e9e:	6818      	ldr	r0, [r3, #0]
 8003ea0:	1c01      	adds	r1, r0, #0
 8003ea2:	f7fc fb7d 	bl	80005a0 <__aeabi_fadd>
    		ENCO=ENCO+step*4;
 8003ea6:	1c39      	adds	r1, r7, #0
 8003ea8:	e6fc      	b.n	8003ca4 <Control_Estabilizar+0xd0>
    	}else if(difference>rango*6 && difference<=rango*7){
 8003eaa:	4925      	ldr	r1, [pc, #148]	; (8003f40 <Control_Estabilizar+0x36c>)
 8003eac:	1c30      	adds	r0, r6, #0
 8003eae:	f7fc fee1 	bl	8000c74 <__aeabi_fmul>
 8003eb2:	9902      	ldr	r1, [sp, #8]
 8003eb4:	9003      	str	r0, [sp, #12]
 8003eb6:	1c20      	adds	r0, r4, #0
 8003eb8:	f7fc fb28 	bl	800050c <__aeabi_fcmpgt>
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	d00b      	beq.n	8003ed8 <Control_Estabilizar+0x304>
 8003ec0:	9903      	ldr	r1, [sp, #12]
 8003ec2:	1c20      	adds	r0, r4, #0
 8003ec4:	f7fc fb18 	bl	80004f8 <__aeabi_fcmple>
 8003ec8:	2800      	cmp	r0, #0
 8003eca:	d005      	beq.n	8003ed8 <Control_Estabilizar+0x304>
    		ENCO=ENCO+step*3;
 8003ecc:	4b16      	ldr	r3, [pc, #88]	; (8003f28 <Control_Estabilizar+0x354>)
 8003ece:	4919      	ldr	r1, [pc, #100]	; (8003f34 <Control_Estabilizar+0x360>)
    		ENCO=ENCO+step*4;
 8003ed0:	6818      	ldr	r0, [r3, #0]
 8003ed2:	f7fc fecf 	bl	8000c74 <__aeabi_fmul>
 8003ed6:	e7e6      	b.n	8003ea6 <Control_Estabilizar+0x2d2>
    	}else if(difference>rango*7 && difference<=rango*8){
 8003ed8:	9903      	ldr	r1, [sp, #12]
 8003eda:	1c20      	adds	r0, r4, #0
 8003edc:	f7fc fb16 	bl	800050c <__aeabi_fcmpgt>
 8003ee0:	2800      	cmp	r0, #0
 8003ee2:	d100      	bne.n	8003ee6 <Control_Estabilizar+0x312>
 8003ee4:	e6e1      	b.n	8003caa <Control_Estabilizar+0xd6>
 8003ee6:	2182      	movs	r1, #130	; 0x82
 8003ee8:	1c30      	adds	r0, r6, #0
 8003eea:	05c9      	lsls	r1, r1, #23
 8003eec:	f7fc fec2 	bl	8000c74 <__aeabi_fmul>
 8003ef0:	1c01      	adds	r1, r0, #0
 8003ef2:	1c20      	adds	r0, r4, #0
 8003ef4:	f7fc fb00 	bl	80004f8 <__aeabi_fcmple>
 8003ef8:	2800      	cmp	r0, #0
 8003efa:	d100      	bne.n	8003efe <Control_Estabilizar+0x32a>
 8003efc:	e6d5      	b.n	8003caa <Control_Estabilizar+0xd6>
    		ENCO=ENCO+step*4;
 8003efe:	2181      	movs	r1, #129	; 0x81
 8003f00:	4b09      	ldr	r3, [pc, #36]	; (8003f28 <Control_Estabilizar+0x354>)
 8003f02:	05c9      	lsls	r1, r1, #23
 8003f04:	e7e4      	b.n	8003ed0 <Control_Estabilizar+0x2fc>
 8003f06:	46c0      	nop			; (mov r8, r8)
 8003f08:	200006a4 	.word	0x200006a4
 8003f0c:	20000638 	.word	0x20000638
 8003f10:	20000830 	.word	0x20000830
 8003f14:	2000065c 	.word	0x2000065c
 8003f18:	20000628 	.word	0x20000628
 8003f1c:	20000010 	.word	0x20000010
 8003f20:	d2f1a9fc 	.word	0xd2f1a9fc
 8003f24:	3f50624d 	.word	0x3f50624d
 8003f28:	20000014 	.word	0x20000014
 8003f2c:	20000660 	.word	0x20000660
 8003f30:	2000062c 	.word	0x2000062c
 8003f34:	40400000 	.word	0x40400000
 8003f38:	40a00000 	.word	0x40a00000
 8003f3c:	40c00000 	.word	0x40c00000
 8003f40:	40e00000 	.word	0x40e00000

08003f44 <PWM_set_Freq_DutyCycle>:
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003f46:	4c13      	ldr	r4, [pc, #76]	; (8003f94 <PWM_set_Freq_DutyCycle+0x50>)
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003f48:	000d      	movs	r5, r1
 8003f4a:	9001      	str	r0, [sp, #4]
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003f4c:	2100      	movs	r1, #0
 8003f4e:	0020      	movs	r0, r4
void PWM_set_Freq_DutyCycle(uint16_t freq, uint8_t duty, uint32_t tiempo){
 8003f50:	0016      	movs	r6, r2
    HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1);
 8003f52:	f003 fb7f 	bl	8007654 <HAL_TIM_PWM_Start>
	freq = freqOsc/(freq*prescaler);
 8003f56:	2118      	movs	r1, #24
 8003f58:	9b01      	ldr	r3, [sp, #4]
 8003f5a:	480f      	ldr	r0, [pc, #60]	; (8003f98 <PWM_set_Freq_DutyCycle+0x54>)
 8003f5c:	4359      	muls	r1, r3
 8003f5e:	f7fc f8ef 	bl	8000140 <__udivsi3>
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8003f62:	6827      	ldr	r7, [r4, #0]
 8003f64:	b280      	uxth	r0, r0
 8003f66:	62f8      	str	r0, [r7, #44]	; 0x2c
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8003f68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
	__HAL_TIM_SET_AUTORELOAD(&htim15,freq);//Si quiero cambiar la frecuencia modifico: __HAL_TIM_SET_AUTORELOAD(&htim15, frecuencia que quiero)
 8003f6a:	60e0      	str	r0, [r4, #12]
	valor_CCR = (__HAL_TIM_GET_AUTORELOAD(&htim15)+1)*duty/100;//__HAL_TIM_GET_AUTORELOAD(&htim15): esto es el valor de 10-1 osea 9, por eso le sumo 1 para volver a tener 10, y por 0.5 ya que quiero 50% del duty cycle
 8003f6c:	3201      	adds	r2, #1
 8003f6e:	1c28      	adds	r0, r5, #0
 8003f70:	2d64      	cmp	r5, #100	; 0x64
 8003f72:	d900      	bls.n	8003f76 <PWM_set_Freq_DutyCycle+0x32>
 8003f74:	2064      	movs	r0, #100	; 0x64
 8003f76:	b2c0      	uxtb	r0, r0
 8003f78:	4350      	muls	r0, r2
 8003f7a:	2164      	movs	r1, #100	; 0x64
 8003f7c:	f7fc f8e0 	bl	8000140 <__udivsi3>
 8003f80:	b280      	uxth	r0, r0
    __HAL_TIM_SET_COMPARE(&htim15, TIM_CHANNEL_1, valor_CCR);
 8003f82:	6378      	str	r0, [r7, #52]	; 0x34
    HAL_Delay(tiempo);
 8003f84:	0030      	movs	r0, r6
 8003f86:	f000 fe77 	bl	8004c78 <HAL_Delay>
    HAL_TIM_PWM_Stop(&htim15, TIM_CHANNEL_1);
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	0020      	movs	r0, r4
 8003f8e:	f003 fbaf 	bl	80076f0 <HAL_TIM_PWM_Stop>
}
 8003f92:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003f94:	20000794 	.word	0x20000794
 8003f98:	02dc6c00 	.word	0x02dc6c00

08003f9c <main>:
{
 8003f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f9e:	b0a3      	sub	sp, #140	; 0x8c
  HAL_Init();
 8003fa0:	f000 fe48 	bl	8004c34 <HAL_Init>
  SystemClock_Config();
 8003fa4:	f7ff fd76 	bl	8003a94 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa8:	2214      	movs	r2, #20
 8003faa:	2100      	movs	r1, #0
 8003fac:	a81a      	add	r0, sp, #104	; 0x68
 8003fae:	f004 f9b7 	bl	8008320 <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fb2:	2280      	movs	r2, #128	; 0x80
 8003fb4:	4eae      	ldr	r6, [pc, #696]	; (8004270 <main+0x2d4>)
 8003fb6:	03d2      	lsls	r2, r2, #15
 8003fb8:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003fba:	2580      	movs	r5, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	6173      	str	r3, [r6, #20]
 8003fc0:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003fc2:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fc4:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc6:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fc8:	930a      	str	r3, [sp, #40]	; 0x28
 8003fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fcc:	6973      	ldr	r3, [r6, #20]
 8003fce:	0292      	lsls	r2, r2, #10
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	6173      	str	r3, [r6, #20]
 8003fd4:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003fd6:	006d      	lsls	r5, r5, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fd8:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fda:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fdc:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fe0:	6973      	ldr	r3, [r6, #20]
 8003fe2:	02d2      	lsls	r2, r2, #11
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	6173      	str	r3, [r6, #20]
 8003fe8:	6973      	ldr	r3, [r6, #20]
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003fea:	0029      	movs	r1, r5
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fec:	4013      	ands	r3, r2
 8003fee:	930c      	str	r3, [sp, #48]	; 0x30
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, GPIO_PIN_RESET);
 8003ff6:	f001 fb77 	bl	80056e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	21c0      	movs	r1, #192	; 0xc0
 8003ffe:	489d      	ldr	r0, [pc, #628]	; (8004274 <main+0x2d8>)
 8004000:	f001 fb72 	bl	80056e8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = stateCharger_Pin;
 8004004:	2380      	movs	r3, #128	; 0x80
 8004006:	00db      	lsls	r3, r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004008:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = stateCharger_Pin;
 800400a:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800400c:	2302      	movs	r3, #2
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 800400e:	489a      	ldr	r0, [pc, #616]	; (8004278 <main+0x2dc>)
 8004010:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004012:	931c      	str	r3, [sp, #112]	; 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004014:	941b      	str	r4, [sp, #108]	; 0x6c
  HAL_GPIO_Init(stateCharger_GPIO_Port, &GPIO_InitStruct);
 8004016:	f001 faa9 	bl	800556c <HAL_GPIO_Init>
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 800401a:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = EN_XL6019_Pin;
 800401c:	951a      	str	r5, [sp, #104]	; 0x68
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 800401e:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004020:	3dff      	subs	r5, #255	; 0xff
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 8004022:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004024:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004026:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004028:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(EN_XL6019_GPIO_Port, &GPIO_InitStruct);
 800402a:	f001 fa9f 	bl	800556c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 800402e:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004030:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8004032:	00db      	lsls	r3, r3, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004034:	a91a      	add	r1, sp, #104	; 0x68
 8004036:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8004038:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800403a:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800403c:	951c      	str	r5, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800403e:	f001 fa95 	bl	800556c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8004042:	23c0      	movs	r3, #192	; 0xc0
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004044:	488b      	ldr	r0, [pc, #556]	; (8004274 <main+0x2d8>)
 8004046:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8004048:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800404a:	951b      	str	r5, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800404c:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800404e:	941d      	str	r4, [sp, #116]	; 0x74
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004050:	f001 fa8c 	bl	800556c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ALERT_Pin;
 8004054:	2310      	movs	r3, #16
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8004056:	4888      	ldr	r0, [pc, #544]	; (8004278 <main+0x2dc>)
 8004058:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = ALERT_Pin;
 800405a:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800405c:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800405e:	941c      	str	r4, [sp, #112]	; 0x70
  HAL_GPIO_Init(ALERT_GPIO_Port, &GPIO_InitStruct);
 8004060:	f001 fa84 	bl	800556c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 8004064:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004066:	4884      	ldr	r0, [pc, #528]	; (8004278 <main+0x2dc>)
 8004068:	a91a      	add	r1, sp, #104	; 0x68
  GPIO_InitStruct.Pin = CLK_Pin|DT_Pin|SW_Pin;
 800406a:	931a      	str	r3, [sp, #104]	; 0x68
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800406c:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800406e:	951c      	str	r5, [sp, #112]	; 0x70
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004070:	f001 fa7c 	bl	800556c <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004074:	6973      	ldr	r3, [r6, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004076:	0021      	movs	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004078:	432b      	orrs	r3, r5
 800407a:	6173      	str	r3, [r6, #20]
 800407c:	6973      	ldr	r3, [r6, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800407e:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004080:	402b      	ands	r3, r5
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004082:	200a      	movs	r0, #10
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004084:	9309      	str	r3, [sp, #36]	; 0x24
 8004086:	9b09      	ldr	r3, [sp, #36]	; 0x24
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8004088:	f000 ffb0 	bl	8004fec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800408c:	200a      	movs	r0, #10
 800408e:	f000 ffd7 	bl	8005040 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8004092:	4e7a      	ldr	r6, [pc, #488]	; (800427c <main+0x2e0>)
 8004094:	4b7a      	ldr	r3, [pc, #488]	; (8004280 <main+0x2e4>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004096:	0030      	movs	r0, r6
  hi2c1.Instance = I2C1;
 8004098:	6033      	str	r3, [r6, #0]
  hi2c1.Init.Timing = 0x20000209;
 800409a:	4b7a      	ldr	r3, [pc, #488]	; (8004284 <main+0x2e8>)
  hi2c1.Init.OwnAddress1 = 0;
 800409c:	60b4      	str	r4, [r6, #8]
  hi2c1.Init.Timing = 0x20000209;
 800409e:	6073      	str	r3, [r6, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80040a0:	60f5      	str	r5, [r6, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80040a2:	6134      	str	r4, [r6, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80040a4:	6174      	str	r4, [r6, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80040a6:	61b4      	str	r4, [r6, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80040a8:	61f4      	str	r4, [r6, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80040aa:	6234      	str	r4, [r6, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80040ac:	f001 fbae 	bl	800580c <HAL_I2C_Init>
 80040b0:	0001      	movs	r1, r0
 80040b2:	42a0      	cmp	r0, r4
 80040b4:	d001      	beq.n	80040ba <main+0x11e>
 80040b6:	b672      	cpsid	i
  while (1)
 80040b8:	e7fe      	b.n	80040b8 <main+0x11c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80040ba:	0030      	movs	r0, r6
 80040bc:	f002 fb54 	bl	8006768 <HAL_I2CEx_ConfigAnalogFilter>
 80040c0:	1e01      	subs	r1, r0, #0
 80040c2:	d001      	beq.n	80040c8 <main+0x12c>
 80040c4:	b672      	cpsid	i
  while (1)
 80040c6:	e7fe      	b.n	80040c6 <main+0x12a>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80040c8:	0030      	movs	r0, r6
 80040ca:	f002 fb73 	bl	80067b4 <HAL_I2CEx_ConfigDigitalFilter>
 80040ce:	1e04      	subs	r4, r0, #0
 80040d0:	d001      	beq.n	80040d6 <main+0x13a>
 80040d2:	b672      	cpsid	i
  while (1)
 80040d4:	e7fe      	b.n	80040d4 <main+0x138>
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 80040d6:	4a6c      	ldr	r2, [pc, #432]	; (8004288 <main+0x2ec>)
 80040d8:	4b6c      	ldr	r3, [pc, #432]	; (800428c <main+0x2f0>)
 80040da:	6811      	ldr	r1, [r2, #0]
 80040dc:	430b      	orrs	r3, r1
 80040de:	6013      	str	r3, [r2, #0]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80040e0:	0001      	movs	r1, r0
 80040e2:	2208      	movs	r2, #8
 80040e4:	a81a      	add	r0, sp, #104	; 0x68
 80040e6:	f004 f91b 	bl	8008320 <memset>
  htim6.Instance = TIM6;
 80040ea:	4e69      	ldr	r6, [pc, #420]	; (8004290 <main+0x2f4>)
 80040ec:	4b69      	ldr	r3, [pc, #420]	; (8004294 <main+0x2f8>)
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80040ee:	0030      	movs	r0, r6
  htim6.Instance = TIM6;
 80040f0:	6033      	str	r3, [r6, #0]
  htim6.Init.Prescaler = 48000-1;
 80040f2:	4b69      	ldr	r3, [pc, #420]	; (8004298 <main+0x2fc>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040f4:	60b4      	str	r4, [r6, #8]
  htim6.Init.Prescaler = 48000-1;
 80040f6:	6073      	str	r3, [r6, #4]
  htim6.Init.Period = 5-1;
 80040f8:	2304      	movs	r3, #4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040fa:	61b4      	str	r4, [r6, #24]
  htim6.Init.Period = 5-1;
 80040fc:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80040fe:	f003 f89f 	bl	8007240 <HAL_TIM_Base_Init>
 8004102:	2800      	cmp	r0, #0
 8004104:	d001      	beq.n	800410a <main+0x16e>
 8004106:	b672      	cpsid	i
  while (1)
 8004108:	e7fe      	b.n	8004108 <main+0x16c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800410a:	901a      	str	r0, [sp, #104]	; 0x68
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800410c:	901b      	str	r0, [sp, #108]	; 0x6c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800410e:	a91a      	add	r1, sp, #104	; 0x68
 8004110:	0030      	movs	r0, r6
 8004112:	f003 faf1 	bl	80076f8 <HAL_TIMEx_MasterConfigSynchronization>
 8004116:	1e01      	subs	r1, r0, #0
 8004118:	d001      	beq.n	800411e <main+0x182>
 800411a:	b672      	cpsid	i
  while (1)
 800411c:	e7fe      	b.n	800411c <main+0x180>
  DAC_ChannelConfTypeDef sConfig = {0};
 800411e:	2208      	movs	r2, #8
 8004120:	a81a      	add	r0, sp, #104	; 0x68
 8004122:	f004 f8fd 	bl	8008320 <memset>
  hdac1.Instance = DAC;
 8004126:	4c5d      	ldr	r4, [pc, #372]	; (800429c <main+0x300>)
 8004128:	4b5d      	ldr	r3, [pc, #372]	; (80042a0 <main+0x304>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800412a:	0020      	movs	r0, r4
  hdac1.Instance = DAC;
 800412c:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800412e:	f000 ffad 	bl	800508c <HAL_DAC_Init>
 8004132:	1e02      	subs	r2, r0, #0
 8004134:	d001      	beq.n	800413a <main+0x19e>
 8004136:	b672      	cpsid	i
  while (1)
 8004138:	e7fe      	b.n	8004138 <main+0x19c>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800413a:	901a      	str	r0, [sp, #104]	; 0x68
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800413c:	901b      	str	r0, [sp, #108]	; 0x6c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800413e:	a91a      	add	r1, sp, #104	; 0x68
 8004140:	0020      	movs	r0, r4
 8004142:	f000 ffca 	bl	80050da <HAL_DAC_ConfigChannel>
 8004146:	1e07      	subs	r7, r0, #0
 8004148:	d001      	beq.n	800414e <main+0x1b2>
 800414a:	b672      	cpsid	i
  while (1)
 800414c:	e7fe      	b.n	800414c <main+0x1b0>
  ADC_ChannelConfTypeDef sConfig = {0};
 800414e:	0001      	movs	r1, r0
 8004150:	220c      	movs	r2, #12
 8004152:	a81a      	add	r0, sp, #104	; 0x68
 8004154:	f004 f8e4 	bl	8008320 <memset>
  hadc.Instance = ADC1;
 8004158:	4c52      	ldr	r4, [pc, #328]	; (80042a4 <main+0x308>)
 800415a:	4b53      	ldr	r3, [pc, #332]	; (80042a8 <main+0x30c>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800415c:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 800415e:	6023      	str	r3, [r4, #0]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8004160:	2310      	movs	r3, #16
 8004162:	60a3      	str	r3, [r4, #8]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004164:	3b0c      	subs	r3, #12
 8004166:	6163      	str	r3, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8004168:	2380      	movs	r3, #128	; 0x80
 800416a:	025b      	lsls	r3, r3, #9
 800416c:	61a3      	str	r3, [r4, #24]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800416e:	23c2      	movs	r3, #194	; 0xc2
 8004170:	33ff      	adds	r3, #255	; 0xff
 8004172:	61e3      	str	r3, [r4, #28]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8004174:	1d63      	adds	r3, r4, #5
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8004176:	6067      	str	r7, [r4, #4]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004178:	60e7      	str	r7, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800417a:	6125      	str	r5, [r4, #16]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800417c:	6227      	str	r7, [r4, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800417e:	77df      	strb	r7, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004180:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8004182:	f000 fddb 	bl	8004d3c <HAL_ADC_Init>
 8004186:	2800      	cmp	r0, #0
 8004188:	d001      	beq.n	800418e <main+0x1f2>
 800418a:	b672      	cpsid	i
  while (1)
 800418c:	e7fe      	b.n	800418c <main+0x1f0>
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800418e:	2380      	movs	r3, #128	; 0x80
 8004190:	015b      	lsls	r3, r3, #5
 8004192:	931b      	str	r3, [sp, #108]	; 0x6c
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8004194:	2306      	movs	r3, #6
  sConfig.Channel = ADC_CHANNEL_0;
 8004196:	901a      	str	r0, [sp, #104]	; 0x68
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8004198:	a91a      	add	r1, sp, #104	; 0x68
 800419a:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800419c:	931c      	str	r3, [sp, #112]	; 0x70
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800419e:	f000 fea1 	bl	8004ee4 <HAL_ADC_ConfigChannel>
 80041a2:	1e05      	subs	r5, r0, #0
 80041a4:	d001      	beq.n	80041aa <main+0x20e>
 80041a6:	b672      	cpsid	i
  while (1)
 80041a8:	e7fe      	b.n	80041a8 <main+0x20c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041aa:	0001      	movs	r1, r0
 80041ac:	2210      	movs	r2, #16
 80041ae:	a80f      	add	r0, sp, #60	; 0x3c
 80041b0:	f004 f8b6 	bl	8008320 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041b4:	2208      	movs	r2, #8
 80041b6:	0029      	movs	r1, r5
 80041b8:	a80d      	add	r0, sp, #52	; 0x34
 80041ba:	f004 f8b1 	bl	8008320 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041be:	221c      	movs	r2, #28
 80041c0:	0029      	movs	r1, r5
 80041c2:	a813      	add	r0, sp, #76	; 0x4c
 80041c4:	f004 f8ac 	bl	8008320 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80041c8:	2220      	movs	r2, #32
 80041ca:	0029      	movs	r1, r5
 80041cc:	a81a      	add	r0, sp, #104	; 0x68
 80041ce:	f004 f8a7 	bl	8008320 <memset>
  htim15.Instance = TIM15;
 80041d2:	4c36      	ldr	r4, [pc, #216]	; (80042ac <main+0x310>)
 80041d4:	4b36      	ldr	r3, [pc, #216]	; (80042b0 <main+0x314>)
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80041d6:	0020      	movs	r0, r4
  htim15.Instance = TIM15;
 80041d8:	6023      	str	r3, [r4, #0]
  htim15.Init.Prescaler = 24-1;
 80041da:	2317      	movs	r3, #23
 80041dc:	6063      	str	r3, [r4, #4]
  htim15.Init.Period = 20000-1;
 80041de:	4b35      	ldr	r3, [pc, #212]	; (80042b4 <main+0x318>)
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e0:	60a5      	str	r5, [r4, #8]
  htim15.Init.Period = 20000-1;
 80041e2:	60e3      	str	r3, [r4, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041e4:	6125      	str	r5, [r4, #16]
  htim15.Init.RepetitionCounter = 0;
 80041e6:	6165      	str	r5, [r4, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041e8:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 80041ea:	f003 f829 	bl	8007240 <HAL_TIM_Base_Init>
 80041ee:	2800      	cmp	r0, #0
 80041f0:	d001      	beq.n	80041f6 <main+0x25a>
 80041f2:	b672      	cpsid	i
  while (1)
 80041f4:	e7fe      	b.n	80041f4 <main+0x258>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041f6:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80041f8:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041fa:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 80041fc:	a90f      	add	r1, sp, #60	; 0x3c
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041fe:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8004200:	f003 f91c 	bl	800743c <HAL_TIM_ConfigClockSource>
 8004204:	2800      	cmp	r0, #0
 8004206:	d001      	beq.n	800420c <main+0x270>
 8004208:	b672      	cpsid	i
  while (1)
 800420a:	e7fe      	b.n	800420a <main+0x26e>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800420c:	0020      	movs	r0, r4
 800420e:	f003 f83f 	bl	8007290 <HAL_TIM_PWM_Init>
 8004212:	2800      	cmp	r0, #0
 8004214:	d001      	beq.n	800421a <main+0x27e>
 8004216:	b672      	cpsid	i
  while (1)
 8004218:	e7fe      	b.n	8004218 <main+0x27c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800421a:	900d      	str	r0, [sp, #52]	; 0x34
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800421c:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800421e:	a90d      	add	r1, sp, #52	; 0x34
 8004220:	0020      	movs	r0, r4
 8004222:	f003 fa69 	bl	80076f8 <HAL_TIMEx_MasterConfigSynchronization>
 8004226:	1e02      	subs	r2, r0, #0
 8004228:	d001      	beq.n	800422e <main+0x292>
 800422a:	b672      	cpsid	i
  while (1)
 800422c:	e7fe      	b.n	800422c <main+0x290>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800422e:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 8004230:	9014      	str	r0, [sp, #80]	; 0x50
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004232:	9015      	str	r0, [sp, #84]	; 0x54
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004234:	9016      	str	r0, [sp, #88]	; 0x58
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004236:	9017      	str	r0, [sp, #92]	; 0x5c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004238:	9018      	str	r0, [sp, #96]	; 0x60
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800423a:	9019      	str	r0, [sp, #100]	; 0x64
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800423c:	a913      	add	r1, sp, #76	; 0x4c
 800423e:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004240:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004242:	f003 f88d 	bl	8007360 <HAL_TIM_PWM_ConfigChannel>
 8004246:	2800      	cmp	r0, #0
 8004248:	d001      	beq.n	800424e <main+0x2b2>
 800424a:	b672      	cpsid	i
  while (1)
 800424c:	e7fe      	b.n	800424c <main+0x2b0>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800424e:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004250:	901a      	str	r0, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004252:	901b      	str	r0, [sp, #108]	; 0x6c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004254:	901c      	str	r0, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.DeadTime = 0;
 8004256:	901d      	str	r0, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004258:	901e      	str	r0, [sp, #120]	; 0x78
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800425a:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800425c:	9021      	str	r0, [sp, #132]	; 0x84
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 800425e:	a91a      	add	r1, sp, #104	; 0x68
 8004260:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004262:	931f      	str	r3, [sp, #124]	; 0x7c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8004264:	f003 fa7a 	bl	800775c <HAL_TIMEx_ConfigBreakDeadTime>
 8004268:	1e05      	subs	r5, r0, #0
 800426a:	d025      	beq.n	80042b8 <main+0x31c>
 800426c:	b672      	cpsid	i
  while (1)
 800426e:	e7fe      	b.n	800426e <main+0x2d2>
 8004270:	40021000 	.word	0x40021000
 8004274:	48001400 	.word	0x48001400
 8004278:	48000400 	.word	0x48000400
 800427c:	20000740 	.word	0x20000740
 8004280:	40005400 	.word	0x40005400
 8004284:	20000209 	.word	0x20000209
 8004288:	40010000 	.word	0x40010000
 800428c:	aaaa0100 	.word	0xaaaa0100
 8004290:	200007dc 	.word	0x200007dc
 8004294:	40001000 	.word	0x40001000
 8004298:	0000bb7f 	.word	0x0000bb7f
 800429c:	200006a4 	.word	0x200006a4
 80042a0:	40007400 	.word	0x40007400
 80042a4:	20000664 	.word	0x20000664
 80042a8:	40012400 	.word	0x40012400
 80042ac:	20000794 	.word	0x20000794
 80042b0:	40014000 	.word	0x40014000
 80042b4:	00004e1f 	.word	0x00004e1f
  HAL_TIM_MspPostInit(&htim15);
 80042b8:	0020      	movs	r0, r4
 80042ba:	f000 fbbf 	bl	8004a3c <HAL_TIM_MspPostInit>
  ee_read(0, sizeof(float), (uint8_t*)&valor_Encoder);//leo el valor de la eeprom
 80042be:	2104      	movs	r1, #4
 80042c0:	4ae6      	ldr	r2, [pc, #920]	; (800465c <main+0x6c0>)
 80042c2:	0028      	movs	r0, r5
 80042c4:	f7ff fba4 	bl	8003a10 <ee_read>
  OLED_Init_DMA();
 80042c8:	f7ff f9d0 	bl	800366c <OLED_Init_DMA>
  OLED_Imagen_Small_DMA(2,0, AM_INTRO, 128, 64);
 80042cc:	2340      	movs	r3, #64	; 0x40
 80042ce:	0029      	movs	r1, r5
 80042d0:	2002      	movs	r0, #2
 80042d2:	4ae3      	ldr	r2, [pc, #908]	; (8004660 <main+0x6c4>)
 80042d4:	9300      	str	r3, [sp, #0]
 80042d6:	18db      	adds	r3, r3, r3
 80042d8:	f7ff fac9 	bl	800386e <OLED_Imagen_Small_DMA>
  OLED_Print_Text_DMA(1,0,1,"Designed by G. Anglas");
 80042dc:	2201      	movs	r2, #1
 80042de:	0029      	movs	r1, r5
 80042e0:	0010      	movs	r0, r2
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 80042e2:	2580      	movs	r5, #128	; 0x80
 80042e4:	2490      	movs	r4, #144	; 0x90
  OLED_Print_Text_DMA(1,0,1,"Designed by G. Anglas");
 80042e6:	4bdf      	ldr	r3, [pc, #892]	; (8004664 <main+0x6c8>)
 80042e8:	f7ff fa92 	bl	8003810 <OLED_Print_Text_DMA>
  while(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin));
 80042ec:	00ed      	lsls	r5, r5, #3
 80042ee:	05e4      	lsls	r4, r4, #23
 80042f0:	0029      	movs	r1, r5
 80042f2:	0020      	movs	r0, r4
 80042f4:	f001 f9f2 	bl	80056dc <HAL_GPIO_ReadPin>
 80042f8:	9004      	str	r0, [sp, #16]
 80042fa:	2800      	cmp	r0, #0
 80042fc:	d1f8      	bne.n	80042f0 <main+0x354>
  HAL_TIM_Base_Start_IT(&htim6);
 80042fe:	0030      	movs	r0, r6
 8004300:	f002 fe74 	bl	8006fec <HAL_TIM_Base_Start_IT>
  INA226_Init_DMA(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 8004304:	2403      	movs	r4, #3
  OLED_Clear_DMA();
 8004306:	f7ff f985 	bl	8003614 <OLED_Clear_DMA>
  INA226_Init_DMA(3.2768,25,AVG_64,T_Vbus_588us,T_Vshunt_588us,MODE_SHUNT_BUS_CONTINUOUS);
 800430a:	2307      	movs	r3, #7
 800430c:	2219      	movs	r2, #25
 800430e:	48d6      	ldr	r0, [pc, #856]	; (8004668 <main+0x6cc>)
 8004310:	49d6      	ldr	r1, [pc, #856]	; (800466c <main+0x6d0>)
 8004312:	9302      	str	r3, [sp, #8]
 8004314:	9401      	str	r4, [sp, #4]
 8004316:	0023      	movs	r3, r4
 8004318:	9400      	str	r4, [sp, #0]
 800431a:	f7fe ffd3 	bl	80032c4 <INA226_Init_DMA>
  OLED_Print_Text_DMA(3,104,2,"OFF");
 800431e:	2202      	movs	r2, #2
 8004320:	2168      	movs	r1, #104	; 0x68
 8004322:	0020      	movs	r0, r4
 8004324:	4bd2      	ldr	r3, [pc, #840]	; (8004670 <main+0x6d4>)
 8004326:	f7ff fa73 	bl	8003810 <OLED_Print_Text_DMA>
  OLED_Print_Text_DMA(2,104,1,"0.1");
 800432a:	2201      	movs	r2, #1
 800432c:	2168      	movs	r1, #104	; 0x68
 800432e:	2002      	movs	r0, #2
 8004330:	4bd0      	ldr	r3, [pc, #832]	; (8004674 <main+0x6d8>)
 8004332:	f7ff fa6d 	bl	8003810 <OLED_Print_Text_DMA>
	  if(HAL_GPIO_ReadPin(stateCharger_GPIO_Port, stateCharger_Pin)==1){//Cuando se conecta el cargador
 8004336:	2180      	movs	r1, #128	; 0x80
 8004338:	48cf      	ldr	r0, [pc, #828]	; (8004678 <main+0x6dc>)
 800433a:	00c9      	lsls	r1, r1, #3
 800433c:	f001 f9ce 	bl	80056dc <HAL_GPIO_ReadPin>
 8004340:	2801      	cmp	r0, #1
 8004342:	d104      	bne.n	800434e <main+0x3b2>
		  OLED_Print_Text_DMA(1,104,1,"ON ");
 8004344:	0002      	movs	r2, r0
 8004346:	2168      	movs	r1, #104	; 0x68
 8004348:	4bcc      	ldr	r3, [pc, #816]	; (800467c <main+0x6e0>)
 800434a:	f7ff fa61 	bl	8003810 <OLED_Print_Text_DMA>
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 0 && mem == 0){mem = 1;}
 800434e:	2180      	movs	r1, #128	; 0x80
 8004350:	48c9      	ldr	r0, [pc, #804]	; (8004678 <main+0x6dc>)
 8004352:	f001 f9c3 	bl	80056dc <HAL_GPIO_ReadPin>
 8004356:	4dca      	ldr	r5, [pc, #808]	; (8004680 <main+0x6e4>)
 8004358:	782b      	ldrb	r3, [r5, #0]
 800435a:	4318      	orrs	r0, r3
 800435c:	b2c0      	uxtb	r0, r0
 800435e:	2800      	cmp	r0, #0
 8004360:	d101      	bne.n	8004366 <main+0x3ca>
 8004362:	2301      	movs	r3, #1
 8004364:	702b      	strb	r3, [r5, #0]
      if(HAL_GPIO_ReadPin(SW_GPIO_Port, SW_Pin) == 1 && mem == 1){suma++; mem = 0;}
 8004366:	2180      	movs	r1, #128	; 0x80
 8004368:	48c3      	ldr	r0, [pc, #780]	; (8004678 <main+0x6dc>)
 800436a:	f001 f9b7 	bl	80056dc <HAL_GPIO_ReadPin>
 800436e:	4cc5      	ldr	r4, [pc, #788]	; (8004684 <main+0x6e8>)
 8004370:	2801      	cmp	r0, #1
 8004372:	d107      	bne.n	8004384 <main+0x3e8>
 8004374:	782b      	ldrb	r3, [r5, #0]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d104      	bne.n	8004384 <main+0x3e8>
 800437a:	7823      	ldrb	r3, [r4, #0]
 800437c:	3301      	adds	r3, #1
 800437e:	7023      	strb	r3, [r4, #0]
 8004380:	9b04      	ldr	r3, [sp, #16]
 8004382:	702b      	strb	r3, [r5, #0]
      if(suma==1){
 8004384:	7822      	ldrb	r2, [r4, #0]
 8004386:	2a01      	cmp	r2, #1
 8004388:	d10a      	bne.n	80043a0 <main+0x404>
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800438a:	2302      	movs	r3, #2
          paso_Encoder = 1.0;
 800438c:	21fe      	movs	r1, #254	; 0xfe
          suma=2;  //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 800438e:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 1.0;
 8004390:	4bbd      	ldr	r3, [pc, #756]	; (8004688 <main+0x6ec>)
 8004392:	0589      	lsls	r1, r1, #22
 8004394:	6019      	str	r1, [r3, #0]
          OLED_Print_Text_DMA(2,104,1,"1.0");
 8004396:	2002      	movs	r0, #2
 8004398:	2168      	movs	r1, #104	; 0x68
 800439a:	4bbc      	ldr	r3, [pc, #752]	; (800468c <main+0x6f0>)
 800439c:	f7ff fa38 	bl	8003810 <OLED_Print_Text_DMA>
      if(suma==3){
 80043a0:	7823      	ldrb	r3, [r4, #0]
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	d10a      	bne.n	80043bc <main+0x420>
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 80043a6:	9b04      	ldr	r3, [sp, #16]
          paso_Encoder = 0.1;
 80043a8:	4ab9      	ldr	r2, [pc, #740]	; (8004690 <main+0x6f4>)
          suma=0; //cambio el contador para que solo haga una vez todo lo que esta dentro del if
 80043aa:	7023      	strb	r3, [r4, #0]
          paso_Encoder = 0.1;
 80043ac:	4bb6      	ldr	r3, [pc, #728]	; (8004688 <main+0x6ec>)
          OLED_Print_Text_DMA(2,104,1,"0.1");
 80043ae:	2168      	movs	r1, #104	; 0x68
          paso_Encoder = 0.1;
 80043b0:	601a      	str	r2, [r3, #0]
          OLED_Print_Text_DMA(2,104,1,"0.1");
 80043b2:	2002      	movs	r0, #2
 80043b4:	2201      	movs	r2, #1
 80043b6:	4baf      	ldr	r3, [pc, #700]	; (8004674 <main+0x6d8>)
 80043b8:	f7ff fa2a 	bl	8003810 <OLED_Print_Text_DMA>
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 0){
 80043bc:	2180      	movs	r1, #128	; 0x80
 80043be:	2090      	movs	r0, #144	; 0x90
 80043c0:	00c9      	lsls	r1, r1, #3
 80043c2:	05c0      	lsls	r0, r0, #23
 80043c4:	f001 f98a 	bl	80056dc <HAL_GPIO_ReadPin>
 80043c8:	4cb2      	ldr	r4, [pc, #712]	; (8004694 <main+0x6f8>)
 80043ca:	2800      	cmp	r0, #0
 80043cc:	d107      	bne.n	80043de <main+0x442>
    	  contButton++;
 80043ce:	4ab2      	ldr	r2, [pc, #712]	; (8004698 <main+0x6fc>)
 80043d0:	8813      	ldrh	r3, [r2, #0]
 80043d2:	3301      	adds	r3, #1
 80043d4:	b29b      	uxth	r3, r3
    	  if(contButton>15){// 1.5seg aprox
 80043d6:	2b0f      	cmp	r3, #15
 80043d8:	d900      	bls.n	80043dc <main+0x440>
 80043da:	e1f2      	b.n	80047c2 <main+0x826>
    	  contButton++;
 80043dc:	8013      	strh	r3, [r2, #0]
      if(HAL_GPIO_ReadPin(SW2_GPIO_Port, SW2_Pin) == 1 && contButton>0){contButton=0;}
 80043de:	2180      	movs	r1, #128	; 0x80
 80043e0:	2090      	movs	r0, #144	; 0x90
 80043e2:	00c9      	lsls	r1, r1, #3
 80043e4:	05c0      	lsls	r0, r0, #23
 80043e6:	f001 f979 	bl	80056dc <HAL_GPIO_ReadPin>
 80043ea:	2801      	cmp	r0, #1
 80043ec:	d105      	bne.n	80043fa <main+0x45e>
 80043ee:	4baa      	ldr	r3, [pc, #680]	; (8004698 <main+0x6fc>)
 80043f0:	881a      	ldrh	r2, [r3, #0]
 80043f2:	2a00      	cmp	r2, #0
 80043f4:	d001      	beq.n	80043fa <main+0x45e>
 80043f6:	9a04      	ldr	r2, [sp, #16]
 80043f8:	801a      	strh	r2, [r3, #0]
      if(powerSupply==1){
 80043fa:	7825      	ldrb	r5, [r4, #0]
 80043fc:	2d01      	cmp	r5, #1
 80043fe:	d120      	bne.n	8004442 <main+0x4a6>
    	  powerSupply=2;
 8004400:	2302      	movs	r3, #2
    	  OLED_Print_Text_DMA(3,104,2,"ON ");
 8004402:	2202      	movs	r2, #2
 8004404:	2168      	movs	r1, #104	; 0x68
 8004406:	2003      	movs	r0, #3
    	  powerSupply=2;
 8004408:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text_DMA(3,104,2,"ON ");
 800440a:	4b9c      	ldr	r3, [pc, #624]	; (800467c <main+0x6e0>)
 800440c:	f7ff fa00 	bl	8003810 <OLED_Print_Text_DMA>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8004410:	002a      	movs	r2, r5
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	48a1      	ldr	r0, [pc, #644]	; (800469c <main+0x700>)
 8004416:	f001 f967 	bl	80056e8 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, SET);
 800441a:	2180      	movs	r1, #128	; 0x80
 800441c:	2090      	movs	r0, #144	; 0x90
 800441e:	002a      	movs	r2, r5
 8004420:	0049      	lsls	r1, r1, #1
 8004422:	05c0      	lsls	r0, r0, #23
 8004424:	f001 f960 	bl	80056e8 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(4000,50,100);
 8004428:	20fa      	movs	r0, #250	; 0xfa
 800442a:	2264      	movs	r2, #100	; 0x64
 800442c:	2132      	movs	r1, #50	; 0x32
 800442e:	0100      	lsls	r0, r0, #4
 8004430:	f7ff fd88 	bl	8003f44 <PWM_set_Freq_DutyCycle>
    	  ee_writeToRam(0, sizeof(float), (uint8_t*)&valor_Encoder);//escribo en al eeprom
 8004434:	2104      	movs	r1, #4
 8004436:	4a89      	ldr	r2, [pc, #548]	; (800465c <main+0x6c0>)
 8004438:	2000      	movs	r0, #0
 800443a:	f7ff fb05 	bl	8003a48 <ee_writeToRam>
    	  ee_commit();
 800443e:	f7ff fb19 	bl	8003a74 <ee_commit>
      if(powerSupply==3){
 8004442:	7820      	ldrb	r0, [r4, #0]
 8004444:	2803      	cmp	r0, #3
 8004446:	d11b      	bne.n	8004480 <main+0x4e4>
    	  powerSupply=0;
 8004448:	9b04      	ldr	r3, [sp, #16]
    	  OLED_Print_Text_DMA(3,104,2,"OFF");
 800444a:	2202      	movs	r2, #2
 800444c:	2168      	movs	r1, #104	; 0x68
    	  powerSupply=0;
 800444e:	7023      	strb	r3, [r4, #0]
    	  OLED_Print_Text_DMA(3,104,2,"OFF");
 8004450:	4b87      	ldr	r3, [pc, #540]	; (8004670 <main+0x6d4>)
 8004452:	f7ff f9dd 	bl	8003810 <OLED_Print_Text_DMA>
    	  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, RESET);
 8004456:	2200      	movs	r2, #0
 8004458:	2180      	movs	r1, #128	; 0x80
 800445a:	4890      	ldr	r0, [pc, #576]	; (800469c <main+0x700>)
 800445c:	f001 f944 	bl	80056e8 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(EN_XL6019_GPIO_Port, EN_XL6019_Pin, RESET);
 8004460:	2180      	movs	r1, #128	; 0x80
 8004462:	2090      	movs	r0, #144	; 0x90
 8004464:	2200      	movs	r2, #0
 8004466:	0049      	lsls	r1, r1, #1
 8004468:	05c0      	lsls	r0, r0, #23
 800446a:	f001 f93d 	bl	80056e8 <HAL_GPIO_WritePin>
    	  PWM_set_Freq_DutyCycle(1000,50,100);
 800446e:	20fa      	movs	r0, #250	; 0xfa
 8004470:	2264      	movs	r2, #100	; 0x64
 8004472:	2132      	movs	r1, #50	; 0x32
 8004474:	0080      	lsls	r0, r0, #2
 8004476:	f7ff fd65 	bl	8003f44 <PWM_set_Freq_DutyCycle>
    	  ENCO=0;//ver si eliminar esta linea
 800447a:	2200      	movs	r2, #0
 800447c:	4b88      	ldr	r3, [pc, #544]	; (80046a0 <main+0x704>)
 800447e:	601a      	str	r2, [r3, #0]
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 8004480:	2180      	movs	r1, #128	; 0x80
 8004482:	2090      	movs	r0, #144	; 0x90
 8004484:	0089      	lsls	r1, r1, #2
 8004486:	05c0      	lsls	r0, r0, #23
 8004488:	f001 f928 	bl	80056dc <HAL_GPIO_ReadPin>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, SET);
 800448c:	2201      	movs	r2, #1
      if(HAL_GPIO_ReadPin(SW1_GPIO_Port, SW1_Pin) == 0){
 800448e:	2800      	cmp	r0, #0
 8004490:	d000      	beq.n	8004494 <main+0x4f8>
    	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, RESET);
 8004492:	2200      	movs	r2, #0
 8004494:	2140      	movs	r1, #64	; 0x40
 8004496:	4881      	ldr	r0, [pc, #516]	; (800469c <main+0x700>)
 8004498:	f001 f926 	bl	80056e8 <HAL_GPIO_WritePin>
      voltage = INA226_Vbus_DMA();//medimos el voltaje de salida
 800449c:	f7fe ffbc 	bl	8003418 <INA226_Vbus_DMA>
 80044a0:	4b80      	ldr	r3, [pc, #512]	; (80046a4 <main+0x708>)
 80044a2:	9305      	str	r3, [sp, #20]
 80044a4:	6018      	str	r0, [r3, #0]
      Vshunt = INA226_Vshunt_DMA();
 80044a6:	f7fe ff83 	bl	80033b0 <INA226_Vshunt_DMA>
 80044aa:	4b7f      	ldr	r3, [pc, #508]	; (80046a8 <main+0x70c>)
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 80044ac:	4c7f      	ldr	r4, [pc, #508]	; (80046ac <main+0x710>)
      Vshunt = INA226_Vshunt_DMA();
 80044ae:	6018      	str	r0, [r3, #0]
      sprintf(buff,"SET:%2.1fV ",VoutMath);
 80044b0:	6820      	ldr	r0, [r4, #0]
 80044b2:	f7fe fdcf 	bl	8003054 <__aeabi_f2d>
 80044b6:	0002      	movs	r2, r0
 80044b8:	487d      	ldr	r0, [pc, #500]	; (80046b0 <main+0x714>)
 80044ba:	000b      	movs	r3, r1
 80044bc:	497d      	ldr	r1, [pc, #500]	; (80046b4 <main+0x718>)
 80044be:	9006      	str	r0, [sp, #24]
 80044c0:	f003 fec2 	bl	8008248 <siprintf>
      OLED_Print_Text_DMA(0,0,2,buff);
 80044c4:	2100      	movs	r1, #0
 80044c6:	2202      	movs	r2, #2
 80044c8:	0008      	movs	r0, r1
 80044ca:	9b06      	ldr	r3, [sp, #24]
 80044cc:	f7ff f9a0 	bl	8003810 <OLED_Print_Text_DMA>
      Vdac = 3.1677 - VoutMath*0.09825;//coloque R1=560k pero para mejorar los calculos utilizo el valor de 570k y obtuve esta formula
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	f7fe fdbf 	bl	8003054 <__aeabi_f2d>
 80044d6:	4a78      	ldr	r2, [pc, #480]	; (80046b8 <main+0x71c>)
 80044d8:	4b78      	ldr	r3, [pc, #480]	; (80046bc <main+0x720>)
 80044da:	f7fd fecd 	bl	8002278 <__aeabi_dmul>
 80044de:	0002      	movs	r2, r0
 80044e0:	000b      	movs	r3, r1
 80044e2:	4877      	ldr	r0, [pc, #476]	; (80046c0 <main+0x724>)
 80044e4:	4977      	ldr	r1, [pc, #476]	; (80046c4 <main+0x728>)
 80044e6:	f7fe f989 	bl	80027fc <__aeabi_dsub>
 80044ea:	f7fe fdfb 	bl	80030e4 <__aeabi_d2f>
 80044ee:	4b76      	ldr	r3, [pc, #472]	; (80046c8 <main+0x72c>)
 80044f0:	6018      	str	r0, [r3, #0]
      encoder = Vdac * 4096.0/3.26;
 80044f2:	f7fe fdaf 	bl	8003054 <__aeabi_f2d>
 80044f6:	2200      	movs	r2, #0
 80044f8:	4b74      	ldr	r3, [pc, #464]	; (80046cc <main+0x730>)
 80044fa:	f7fd febd 	bl	8002278 <__aeabi_dmul>
 80044fe:	4a74      	ldr	r2, [pc, #464]	; (80046d0 <main+0x734>)
 8004500:	4b74      	ldr	r3, [pc, #464]	; (80046d4 <main+0x738>)
 8004502:	f7fd fabf 	bl	8001a84 <__aeabi_ddiv>
 8004506:	f7fe fded 	bl	80030e4 <__aeabi_d2f>
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 800450a:	f7fe fda3 	bl	8003054 <__aeabi_f2d>
 800450e:	000f      	movs	r7, r1
 8004510:	0006      	movs	r6, r0
 8004512:	4b71      	ldr	r3, [pc, #452]	; (80046d8 <main+0x73c>)
 8004514:	4a71      	ldr	r2, [pc, #452]	; (80046dc <main+0x740>)
 8004516:	9307      	str	r3, [sp, #28]
 8004518:	4b71      	ldr	r3, [pc, #452]	; (80046e0 <main+0x744>)
 800451a:	f7fd fead 	bl	8002278 <__aeabi_dmul>
 800451e:	003b      	movs	r3, r7
 8004520:	0032      	movs	r2, r6
 8004522:	f7fd fea9 	bl	8002278 <__aeabi_dmul>
 8004526:	4a6f      	ldr	r2, [pc, #444]	; (80046e4 <main+0x748>)
 8004528:	0004      	movs	r4, r0
 800452a:	000d      	movs	r5, r1
 800452c:	4b6e      	ldr	r3, [pc, #440]	; (80046e8 <main+0x74c>)
 800452e:	0039      	movs	r1, r7
 8004530:	0030      	movs	r0, r6
 8004532:	f7fd fea1 	bl	8002278 <__aeabi_dmul>
 8004536:	0002      	movs	r2, r0
 8004538:	000b      	movs	r3, r1
 800453a:	0020      	movs	r0, r4
 800453c:	0029      	movs	r1, r5
 800453e:	f7fe f95d 	bl	80027fc <__aeabi_dsub>
 8004542:	4a6a      	ldr	r2, [pc, #424]	; (80046ec <main+0x750>)
 8004544:	4b6a      	ldr	r3, [pc, #424]	; (80046f0 <main+0x754>)
 8004546:	f7fc ff3d 	bl	80013c4 <__aeabi_dadd>
 800454a:	0002      	movs	r2, r0
 800454c:	000b      	movs	r3, r1
 800454e:	0030      	movs	r0, r6
 8004550:	0039      	movs	r1, r7
 8004552:	f7fe f953 	bl	80027fc <__aeabi_dsub>
 8004556:	f7fe fdc5 	bl	80030e4 <__aeabi_d2f>
 800455a:	9b07      	ldr	r3, [sp, #28]
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 800455c:	2500      	movs	r5, #0
      encoder = encoder - (0.00001*encoder*encoder-0.0156*encoder+6.4948);
 800455e:	6018      	str	r0, [r3, #0]
      Control_Estabilizar();
 8004560:	f7ff fb38 	bl	8003bd4 <Control_Estabilizar>
	  HAL_ADC_Start(&hadc);
 8004564:	4f63      	ldr	r7, [pc, #396]	; (80046f4 <main+0x758>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004566:	2400      	movs	r4, #0
	  HAL_ADC_Start(&hadc);
 8004568:	0038      	movs	r0, r7
 800456a:	f000 fc8b 	bl	8004e84 <HAL_ADC_Start>
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 800456e:	4b62      	ldr	r3, [pc, #392]	; (80046f8 <main+0x75c>)
	  adcVbat=0;
 8004570:	4e62      	ldr	r6, [pc, #392]	; (80046fc <main+0x760>)
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004572:	7818      	ldrb	r0, [r3, #0]
	  adcVbat=0;
 8004574:	6034      	str	r4, [r6, #0]
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 8004576:	42a8      	cmp	r0, r5
 8004578:	d900      	bls.n	800457c <main+0x5e0>
 800457a:	e127      	b.n	80047cc <main+0x830>
      adcVbat /= muestras;
 800457c:	f7fc fe88 	bl	8001290 <__aeabi_i2f>
 8004580:	1c01      	adds	r1, r0, #0
 8004582:	1c20      	adds	r0, r4, #0
 8004584:	f7fc f9ac 	bl	80008e0 <__aeabi_fdiv>
 8004588:	6030      	str	r0, [r6, #0]
      Vbat = adcVbat*0.05826;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 800458a:	f7fe fd63 	bl	8003054 <__aeabi_f2d>
 800458e:	4a5c      	ldr	r2, [pc, #368]	; (8004700 <main+0x764>)
 8004590:	4b5c      	ldr	r3, [pc, #368]	; (8004704 <main+0x768>)
 8004592:	f7fd fe71 	bl	8002278 <__aeabi_dmul>
 8004596:	f7fe fda5 	bl	80030e4 <__aeabi_d2f>
 800459a:	4d5b      	ldr	r5, [pc, #364]	; (8004708 <main+0x76c>)
      if(voltage <= 9.9) OLED_Print_Text_DMA(2,80,3," ");
 800459c:	9b05      	ldr	r3, [sp, #20]
      Vbat = adcVbat*0.05826;//(3.3/2^8)*4.3 ------ divisor resistivo V*10k/(10K+33K) -> V = 4.3
 800459e:	6028      	str	r0, [r5, #0]
      if(voltage <= 9.9) OLED_Print_Text_DMA(2,80,3," ");
 80045a0:	6818      	ldr	r0, [r3, #0]
 80045a2:	f7fe fd57 	bl	8003054 <__aeabi_f2d>
 80045a6:	4a59      	ldr	r2, [pc, #356]	; (800470c <main+0x770>)
 80045a8:	4b59      	ldr	r3, [pc, #356]	; (8004710 <main+0x774>)
 80045aa:	f7fb ff6b 	bl	8000484 <__aeabi_dcmple>
 80045ae:	2800      	cmp	r0, #0
 80045b0:	d005      	beq.n	80045be <main+0x622>
 80045b2:	2203      	movs	r2, #3
 80045b4:	2150      	movs	r1, #80	; 0x50
 80045b6:	2002      	movs	r0, #2
 80045b8:	4b56      	ldr	r3, [pc, #344]	; (8004714 <main+0x778>)
 80045ba:	f7ff f929 	bl	8003810 <OLED_Print_Text_DMA>
      if(contMillis>=120){//cada (Xms * 5) imprimo en el oled
 80045be:	4c56      	ldr	r4, [pc, #344]	; (8004718 <main+0x77c>)
 80045c0:	8823      	ldrh	r3, [r4, #0]
 80045c2:	2b77      	cmp	r3, #119	; 0x77
 80045c4:	d800      	bhi.n	80045c8 <main+0x62c>
 80045c6:	e6b6      	b.n	8004336 <main+0x39a>
    	  if(Vbat>9 && Vbat<=9.9){
 80045c8:	682d      	ldr	r5, [r5, #0]
 80045ca:	1c28      	adds	r0, r5, #0
 80045cc:	f7fe fd42 	bl	8003054 <__aeabi_f2d>
 80045d0:	0006      	movs	r6, r0
 80045d2:	000f      	movs	r7, r1
 80045d4:	1c28      	adds	r0, r5, #0
 80045d6:	4951      	ldr	r1, [pc, #324]	; (800471c <main+0x780>)
 80045d8:	f7fb ff98 	bl	800050c <__aeabi_fcmpgt>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d009      	beq.n	80045f4 <main+0x658>
 80045e0:	4a4a      	ldr	r2, [pc, #296]	; (800470c <main+0x770>)
 80045e2:	0030      	movs	r0, r6
 80045e4:	0039      	movs	r1, r7
 80045e6:	4b4a      	ldr	r3, [pc, #296]	; (8004710 <main+0x774>)
 80045e8:	f7fb ff4c 	bl	8000484 <__aeabi_dcmple>
    		  OLED_Imagen_Small_DMA(0, 96, bateria0, 32, 16);
 80045ec:	4a4c      	ldr	r2, [pc, #304]	; (8004720 <main+0x784>)
    	  if(Vbat>9 && Vbat<=9.9){
 80045ee:	2800      	cmp	r0, #0
 80045f0:	d000      	beq.n	80045f4 <main+0x658>
 80045f2:	e0b8      	b.n	8004766 <main+0x7ca>
    	  }else if(Vbat>9.9 && Vbat<=10.5){
 80045f4:	0030      	movs	r0, r6
 80045f6:	0039      	movs	r1, r7
 80045f8:	4a44      	ldr	r2, [pc, #272]	; (800470c <main+0x770>)
 80045fa:	4b45      	ldr	r3, [pc, #276]	; (8004710 <main+0x774>)
 80045fc:	f7fb ff4c 	bl	8000498 <__aeabi_dcmpgt>
 8004600:	2800      	cmp	r0, #0
 8004602:	d007      	beq.n	8004614 <main+0x678>
 8004604:	4947      	ldr	r1, [pc, #284]	; (8004724 <main+0x788>)
 8004606:	1c28      	adds	r0, r5, #0
 8004608:	f7fb ff76 	bl	80004f8 <__aeabi_fcmple>
    		  OLED_Imagen_Small_DMA(0, 96, bateria25, 32, 16);
 800460c:	4a46      	ldr	r2, [pc, #280]	; (8004728 <main+0x78c>)
    	  }else if(Vbat>9.9 && Vbat<=10.5){
 800460e:	2800      	cmp	r0, #0
 8004610:	d000      	beq.n	8004614 <main+0x678>
 8004612:	e0a8      	b.n	8004766 <main+0x7ca>
    	  }else if(Vbat>10.5 && Vbat<=11.1){
 8004614:	4943      	ldr	r1, [pc, #268]	; (8004724 <main+0x788>)
 8004616:	1c28      	adds	r0, r5, #0
 8004618:	f7fb ff78 	bl	800050c <__aeabi_fcmpgt>
 800461c:	2800      	cmp	r0, #0
 800461e:	d009      	beq.n	8004634 <main+0x698>
 8004620:	4a42      	ldr	r2, [pc, #264]	; (800472c <main+0x790>)
 8004622:	0030      	movs	r0, r6
 8004624:	0039      	movs	r1, r7
 8004626:	4b42      	ldr	r3, [pc, #264]	; (8004730 <main+0x794>)
 8004628:	f7fb ff2c 	bl	8000484 <__aeabi_dcmple>
    		  OLED_Imagen_Small_DMA(0, 96, bateria50, 32, 16);
 800462c:	4a41      	ldr	r2, [pc, #260]	; (8004734 <main+0x798>)
    	  }else if(Vbat>10.5 && Vbat<=11.1){
 800462e:	2800      	cmp	r0, #0
 8004630:	d000      	beq.n	8004634 <main+0x698>
 8004632:	e098      	b.n	8004766 <main+0x7ca>
    	  }else if(Vbat>11.1 && Vbat<=11.7){
 8004634:	0030      	movs	r0, r6
 8004636:	0039      	movs	r1, r7
 8004638:	4a3c      	ldr	r2, [pc, #240]	; (800472c <main+0x790>)
 800463a:	4b3d      	ldr	r3, [pc, #244]	; (8004730 <main+0x794>)
 800463c:	f7fb ff2c 	bl	8000498 <__aeabi_dcmpgt>
 8004640:	2800      	cmp	r0, #0
 8004642:	d100      	bne.n	8004646 <main+0x6aa>
 8004644:	e07e      	b.n	8004744 <main+0x7a8>
 8004646:	4a3c      	ldr	r2, [pc, #240]	; (8004738 <main+0x79c>)
 8004648:	0030      	movs	r0, r6
 800464a:	0039      	movs	r1, r7
 800464c:	4b3b      	ldr	r3, [pc, #236]	; (800473c <main+0x7a0>)
 800464e:	f7fb ff19 	bl	8000484 <__aeabi_dcmple>
    		  OLED_Imagen_Small_DMA(0, 96, bateria75, 32, 16);
 8004652:	4a3b      	ldr	r2, [pc, #236]	; (8004740 <main+0x7a4>)
    	  }else if(Vbat>11.1 && Vbat<=11.7){
 8004654:	2800      	cmp	r0, #0
 8004656:	d000      	beq.n	800465a <main+0x6be>
 8004658:	e085      	b.n	8004766 <main+0x7ca>
 800465a:	e073      	b.n	8004744 <main+0x7a8>
 800465c:	20000008 	.word	0x20000008
 8004660:	0800c6bc 	.word	0x0800c6bc
 8004664:	0800c68a 	.word	0x0800c68a
 8004668:	eb1c432d 	.word	0xeb1c432d
 800466c:	400a36e2 	.word	0x400a36e2
 8004670:	0800c6a0 	.word	0x0800c6a0
 8004674:	0800c6a4 	.word	0x0800c6a4
 8004678:	48000400 	.word	0x48000400
 800467c:	0800c6a8 	.word	0x0800c6a8
 8004680:	20000824 	.word	0x20000824
 8004684:	2000082d 	.word	0x2000082d
 8004688:	20000000 	.word	0x20000000
 800468c:	0800c6ac 	.word	0x0800c6ac
 8004690:	3dcccccd 	.word	0x3dcccccd
 8004694:	2000082c 	.word	0x2000082c
 8004698:	20000654 	.word	0x20000654
 800469c:	48001400 	.word	0x48001400
 80046a0:	20000628 	.word	0x20000628
 80046a4:	20000830 	.word	0x20000830
 80046a8:	2000063c 	.word	0x2000063c
 80046ac:	20000638 	.word	0x20000638
 80046b0:	20000644 	.word	0x20000644
 80046b4:	0800c6b0 	.word	0x0800c6b0
 80046b8:	78d4fdf4 	.word	0x78d4fdf4
 80046bc:	3fb926e9 	.word	0x3fb926e9
 80046c0:	18fc5048 	.word	0x18fc5048
 80046c4:	40095773 	.word	0x40095773
 80046c8:	20000634 	.word	0x20000634
 80046cc:	40b00000 	.word	0x40b00000
 80046d0:	e147ae14 	.word	0xe147ae14
 80046d4:	400a147a 	.word	0x400a147a
 80046d8:	20000660 	.word	0x20000660
 80046dc:	88e368f1 	.word	0x88e368f1
 80046e0:	3ee4f8b5 	.word	0x3ee4f8b5
 80046e4:	8e8a71de 	.word	0x8e8a71de
 80046e8:	3f8ff2e4 	.word	0x3f8ff2e4
 80046ec:	d9e83e42 	.word	0xd9e83e42
 80046f0:	4019faac 	.word	0x4019faac
 80046f4:	20000664 	.word	0x20000664
 80046f8:	2000000c 	.word	0x2000000c
 80046fc:	20000640 	.word	0x20000640
 8004700:	355475a3 	.word	0x355475a3
 8004704:	3fadd441 	.word	0x3fadd441
 8004708:	20000630 	.word	0x20000630
 800470c:	cccccccd 	.word	0xcccccccd
 8004710:	4023cccc 	.word	0x4023cccc
 8004714:	0800ce48 	.word	0x0800ce48
 8004718:	20000656 	.word	0x20000656
 800471c:	41100000 	.word	0x41100000
 8004720:	0800cabc 	.word	0x0800cabc
 8004724:	41280000 	.word	0x41280000
 8004728:	0800cb3c 	.word	0x0800cb3c
 800472c:	33333333 	.word	0x33333333
 8004730:	40263333 	.word	0x40263333
 8004734:	0800cb7c 	.word	0x0800cb7c
 8004738:	66666666 	.word	0x66666666
 800473c:	40276666 	.word	0x40276666
 8004740:	0800cbbc 	.word	0x0800cbbc
    	  }else if(Vbat>11.7 && Vbat<=12.6){
 8004744:	0030      	movs	r0, r6
 8004746:	0039      	movs	r1, r7
 8004748:	4a26      	ldr	r2, [pc, #152]	; (80047e4 <main+0x848>)
 800474a:	4b27      	ldr	r3, [pc, #156]	; (80047e8 <main+0x84c>)
 800474c:	f7fb fea4 	bl	8000498 <__aeabi_dcmpgt>
 8004750:	2800      	cmp	r0, #0
 8004752:	d00f      	beq.n	8004774 <main+0x7d8>
 8004754:	0030      	movs	r0, r6
 8004756:	0039      	movs	r1, r7
 8004758:	4a24      	ldr	r2, [pc, #144]	; (80047ec <main+0x850>)
 800475a:	4b25      	ldr	r3, [pc, #148]	; (80047f0 <main+0x854>)
 800475c:	f7fb fe92 	bl	8000484 <__aeabi_dcmple>
 8004760:	2800      	cmp	r0, #0
 8004762:	d007      	beq.n	8004774 <main+0x7d8>
    		  OLED_Imagen_Small_DMA(0, 96, bateria100, 32, 16);
 8004764:	4a23      	ldr	r2, [pc, #140]	; (80047f4 <main+0x858>)
 8004766:	2310      	movs	r3, #16
 8004768:	2160      	movs	r1, #96	; 0x60
 800476a:	9300      	str	r3, [sp, #0]
 800476c:	2000      	movs	r0, #0
 800476e:	18db      	adds	r3, r3, r3
 8004770:	f7ff f87d 	bl	800386e <OLED_Imagen_Small_DMA>
    	  if(voltage <= 9.9) OLED_Print_Text_DMA(2,80,3," ");
 8004774:	9b05      	ldr	r3, [sp, #20]
 8004776:	6818      	ldr	r0, [r3, #0]
 8004778:	f7fe fc6c 	bl	8003054 <__aeabi_f2d>
 800477c:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <main+0x85c>)
 800477e:	4b1f      	ldr	r3, [pc, #124]	; (80047fc <main+0x860>)
 8004780:	f7fb fe80 	bl	8000484 <__aeabi_dcmple>
 8004784:	2800      	cmp	r0, #0
 8004786:	d005      	beq.n	8004794 <main+0x7f8>
 8004788:	2203      	movs	r2, #3
 800478a:	2150      	movs	r1, #80	; 0x50
 800478c:	2002      	movs	r0, #2
 800478e:	4b1c      	ldr	r3, [pc, #112]	; (8004800 <main+0x864>)
 8004790:	f7ff f83e 	bl	8003810 <OLED_Print_Text_DMA>
    	  sprintf(buff,"%2.1fV",voltage);
 8004794:	9b05      	ldr	r3, [sp, #20]
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	f7fe fc5c 	bl	8003054 <__aeabi_f2d>
 800479c:	0002      	movs	r2, r0
 800479e:	000b      	movs	r3, r1
 80047a0:	9806      	ldr	r0, [sp, #24]
 80047a2:	4918      	ldr	r1, [pc, #96]	; (8004804 <main+0x868>)
 80047a4:	f003 fd50 	bl	8008248 <siprintf>
    	  OLED_Print_Text_DMA(2,0,3,buff);
 80047a8:	9b06      	ldr	r3, [sp, #24]
 80047aa:	2203      	movs	r2, #3
 80047ac:	2100      	movs	r1, #0
 80047ae:	2002      	movs	r0, #2
 80047b0:	f7ff f82e 	bl	8003810 <OLED_Print_Text_DMA>
    	  medirCorriente();
 80047b4:	f7ff f9c0 	bl	8003b38 <medirCorriente>
    	  medirPotencia();
 80047b8:	f7ff f9e6 	bl	8003b88 <medirPotencia>
    	  contMillis=0;
 80047bc:	9b04      	ldr	r3, [sp, #16]
 80047be:	8023      	strh	r3, [r4, #0]
 80047c0:	e5b9      	b.n	8004336 <main+0x39a>
    		  powerSupply++;
 80047c2:	7823      	ldrb	r3, [r4, #0]
    		  contButton=0;
 80047c4:	8010      	strh	r0, [r2, #0]
    		  powerSupply++;
 80047c6:	3301      	adds	r3, #1
 80047c8:	7023      	strb	r3, [r4, #0]
 80047ca:	e608      	b.n	80043de <main+0x442>
      for(uint8_t i=0; i<muestras; i++) adcVbat += HAL_ADC_GetValue(&hadc);//Leo 20 muestras del adc para tener una lectura mas precisa
 80047cc:	0038      	movs	r0, r7
 80047ce:	f000 fb85 	bl	8004edc <HAL_ADC_GetValue>
 80047d2:	f7fc fdaf 	bl	8001334 <__aeabi_ui2f>
 80047d6:	6831      	ldr	r1, [r6, #0]
 80047d8:	f7fb fee2 	bl	80005a0 <__aeabi_fadd>
 80047dc:	3501      	adds	r5, #1
 80047de:	1c04      	adds	r4, r0, #0
 80047e0:	b2ed      	uxtb	r5, r5
 80047e2:	e6c4      	b.n	800456e <main+0x5d2>
 80047e4:	66666666 	.word	0x66666666
 80047e8:	40276666 	.word	0x40276666
 80047ec:	33333333 	.word	0x33333333
 80047f0:	40293333 	.word	0x40293333
 80047f4:	0800cafc 	.word	0x0800cafc
 80047f8:	cccccccd 	.word	0xcccccccd
 80047fc:	4023cccc 	.word	0x4023cccc
 8004800:	0800ce48 	.word	0x0800ce48
 8004804:	0800c666 	.word	0x0800c666

08004808 <Error_Handler>:
 8004808:	b672      	cpsid	i
  while (1)
 800480a:	e7fe      	b.n	800480a <Error_Handler+0x2>

0800480c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800480c:	2101      	movs	r1, #1
 800480e:	4b0a      	ldr	r3, [pc, #40]	; (8004838 <HAL_MspInit+0x2c>)
{
 8004810:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004812:	699a      	ldr	r2, [r3, #24]
 8004814:	430a      	orrs	r2, r1
 8004816:	619a      	str	r2, [r3, #24]
 8004818:	699a      	ldr	r2, [r3, #24]
 800481a:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 800481c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800481e:	9200      	str	r2, [sp, #0]
 8004820:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004822:	69da      	ldr	r2, [r3, #28]
 8004824:	0549      	lsls	r1, r1, #21
 8004826:	430a      	orrs	r2, r1
 8004828:	61da      	str	r2, [r3, #28]
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	400b      	ands	r3, r1
 800482e:	9301      	str	r3, [sp, #4]
 8004830:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004832:	b002      	add	sp, #8
 8004834:	4770      	bx	lr
 8004836:	46c0      	nop			; (mov r8, r8)
 8004838:	40021000 	.word	0x40021000

0800483c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800483c:	b510      	push	{r4, lr}
 800483e:	0004      	movs	r4, r0
 8004840:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004842:	2214      	movs	r2, #20
 8004844:	2100      	movs	r1, #0
 8004846:	a803      	add	r0, sp, #12
 8004848:	f003 fd6a 	bl	8008320 <memset>
  if(hadc->Instance==ADC1)
 800484c:	4b10      	ldr	r3, [pc, #64]	; (8004890 <HAL_ADC_MspInit+0x54>)
 800484e:	6822      	ldr	r2, [r4, #0]
 8004850:	429a      	cmp	r2, r3
 8004852:	d11b      	bne.n	800488c <HAL_ADC_MspInit+0x50>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004854:	2180      	movs	r1, #128	; 0x80
 8004856:	4b0f      	ldr	r3, [pc, #60]	; (8004894 <HAL_ADC_MspInit+0x58>)
 8004858:	0089      	lsls	r1, r1, #2
 800485a:	699a      	ldr	r2, [r3, #24]
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800485c:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 800485e:	430a      	orrs	r2, r1
 8004860:	619a      	str	r2, [r3, #24]
 8004862:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004864:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004866:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004868:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 800486a:	9201      	str	r2, [sp, #4]
 800486c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800486e:	695a      	ldr	r2, [r3, #20]
 8004870:	0289      	lsls	r1, r1, #10
 8004872:	430a      	orrs	r2, r1
 8004874:	615a      	str	r2, [r3, #20]
 8004876:	695b      	ldr	r3, [r3, #20]
 8004878:	400b      	ands	r3, r1
 800487a:	9302      	str	r3, [sp, #8]
 800487c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800487e:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004880:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004882:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004884:	3302      	adds	r3, #2
 8004886:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004888:	f000 fe70 	bl	800556c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800488c:	b008      	add	sp, #32
 800488e:	bd10      	pop	{r4, pc}
 8004890:	40012400 	.word	0x40012400
 8004894:	40021000 	.word	0x40021000

08004898 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004898:	b510      	push	{r4, lr}
 800489a:	0004      	movs	r4, r0
 800489c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800489e:	2214      	movs	r2, #20
 80048a0:	2100      	movs	r1, #0
 80048a2:	a803      	add	r0, sp, #12
 80048a4:	f003 fd3c 	bl	8008320 <memset>
  if(hdac->Instance==DAC)
 80048a8:	4b14      	ldr	r3, [pc, #80]	; (80048fc <HAL_DAC_MspInit+0x64>)
 80048aa:	6822      	ldr	r2, [r4, #0]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d123      	bne.n	80048f8 <HAL_DAC_MspInit+0x60>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80048b0:	2180      	movs	r1, #128	; 0x80
 80048b2:	4b13      	ldr	r3, [pc, #76]	; (8004900 <HAL_DAC_MspInit+0x68>)
 80048b4:	0589      	lsls	r1, r1, #22
 80048b6:	69da      	ldr	r2, [r3, #28]
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048b8:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_DAC1_CLK_ENABLE();
 80048ba:	430a      	orrs	r2, r1
 80048bc:	61da      	str	r2, [r3, #28]
 80048be:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048c0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_DAC1_CLK_ENABLE();
 80048c2:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048c4:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_DAC1_CLK_ENABLE();
 80048c6:	9201      	str	r2, [sp, #4]
 80048c8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ca:	695a      	ldr	r2, [r3, #20]
 80048cc:	0289      	lsls	r1, r1, #10
 80048ce:	430a      	orrs	r2, r1
 80048d0:	615a      	str	r2, [r3, #20]
 80048d2:	695b      	ldr	r3, [r3, #20]
 80048d4:	400b      	ands	r3, r1
 80048d6:	9302      	str	r3, [sp, #8]
 80048d8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80048da:	2310      	movs	r3, #16
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048dc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80048de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048e0:	3b0d      	subs	r3, #13
 80048e2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048e4:	f000 fe42 	bl	800556c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80048e8:	2200      	movs	r2, #0
 80048ea:	2011      	movs	r0, #17
 80048ec:	0011      	movs	r1, r2
 80048ee:	f000 fb7d 	bl	8004fec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80048f2:	2011      	movs	r0, #17
 80048f4:	f000 fba4 	bl	8005040 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80048f8:	b008      	add	sp, #32
 80048fa:	bd10      	pop	{r4, pc}
 80048fc:	40007400 	.word	0x40007400
 8004900:	40021000 	.word	0x40021000

08004904 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004904:	b530      	push	{r4, r5, lr}
 8004906:	0005      	movs	r5, r0
 8004908:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800490a:	2214      	movs	r2, #20
 800490c:	2100      	movs	r1, #0
 800490e:	a803      	add	r0, sp, #12
 8004910:	f003 fd06 	bl	8008320 <memset>
  if(hi2c->Instance==I2C1)
 8004914:	4b2c      	ldr	r3, [pc, #176]	; (80049c8 <HAL_I2C_MspInit+0xc4>)
 8004916:	682a      	ldr	r2, [r5, #0]
 8004918:	429a      	cmp	r2, r3
 800491a:	d152      	bne.n	80049c2 <HAL_I2C_MspInit+0xbe>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800491c:	2280      	movs	r2, #128	; 0x80
 800491e:	4c2b      	ldr	r4, [pc, #172]	; (80049cc <HAL_I2C_MspInit+0xc8>)
 8004920:	02d2      	lsls	r2, r2, #11
 8004922:	6963      	ldr	r3, [r4, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004924:	482a      	ldr	r0, [pc, #168]	; (80049d0 <HAL_I2C_MspInit+0xcc>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004926:	4313      	orrs	r3, r2
 8004928:	6163      	str	r3, [r4, #20]
 800492a:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800492c:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800492e:	4013      	ands	r3, r2
 8004930:	9301      	str	r3, [sp, #4]
 8004932:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004934:	23c0      	movs	r3, #192	; 0xc0
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800493a:	2312      	movs	r3, #18
 800493c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800493e:	3b0f      	subs	r3, #15
 8004940:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004942:	3b02      	subs	r3, #2
 8004944:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004946:	f000 fe11 	bl	800556c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800494a:	2280      	movs	r2, #128	; 0x80
 800494c:	69e3      	ldr	r3, [r4, #28]
 800494e:	0392      	lsls	r2, r2, #14
 8004950:	4313      	orrs	r3, r2
 8004952:	61e3      	str	r3, [r4, #28]
 8004954:	69e3      	ldr	r3, [r4, #28]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8004956:	4c1f      	ldr	r4, [pc, #124]	; (80049d4 <HAL_I2C_MspInit+0xd0>)
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004958:	4013      	ands	r3, r2
 800495a:	9302      	str	r3, [sp, #8]
 800495c:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 800495e:	4b1e      	ldr	r3, [pc, #120]	; (80049d8 <HAL_I2C_MspInit+0xd4>)
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004960:	2280      	movs	r2, #128	; 0x80
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8004962:	6023      	str	r3, [r4, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004964:	2310      	movs	r3, #16
 8004966:	6063      	str	r3, [r4, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004968:	2300      	movs	r3, #0
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800496a:	0020      	movs	r0, r4
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800496c:	60a3      	str	r3, [r4, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800496e:	60e2      	str	r2, [r4, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004970:	6123      	str	r3, [r4, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004972:	6163      	str	r3, [r4, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8004974:	61a3      	str	r3, [r4, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004976:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004978:	f000 fc00 	bl	800517c <HAL_DMA_Init>
 800497c:	2800      	cmp	r0, #0
 800497e:	d001      	beq.n	8004984 <HAL_I2C_MspInit+0x80>
    {
      Error_Handler();
 8004980:	f7ff ff42 	bl	8004808 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8004984:	4b15      	ldr	r3, [pc, #84]	; (80049dc <HAL_I2C_MspInit+0xd8>)
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8004986:	63ac      	str	r4, [r5, #56]	; 0x38
 8004988:	6265      	str	r5, [r4, #36]	; 0x24
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 800498a:	4c15      	ldr	r4, [pc, #84]	; (80049e0 <HAL_I2C_MspInit+0xdc>)
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800498c:	2280      	movs	r2, #128	; 0x80
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 800498e:	6023      	str	r3, [r4, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004990:	2300      	movs	r3, #0
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004992:	0020      	movs	r0, r4
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004994:	6063      	str	r3, [r4, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004996:	60a3      	str	r3, [r4, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004998:	60e2      	str	r2, [r4, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800499a:	6123      	str	r3, [r4, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800499c:	6163      	str	r3, [r4, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800499e:	61a3      	str	r3, [r4, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80049a0:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80049a2:	f000 fbeb 	bl	800517c <HAL_DMA_Init>
 80049a6:	2800      	cmp	r0, #0
 80049a8:	d001      	beq.n	80049ae <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 80049aa:	f7ff ff2d 	bl	8004808 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80049ae:	2200      	movs	r2, #0
 80049b0:	2017      	movs	r0, #23
 80049b2:	0011      	movs	r1, r2
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80049b4:	63ec      	str	r4, [r5, #60]	; 0x3c
 80049b6:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80049b8:	f000 fb18 	bl	8004fec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 80049bc:	2017      	movs	r0, #23
 80049be:	f000 fb3f 	bl	8005040 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80049c2:	b009      	add	sp, #36	; 0x24
 80049c4:	bd30      	pop	{r4, r5, pc}
 80049c6:	46c0      	nop			; (mov r8, r8)
 80049c8:	40005400 	.word	0x40005400
 80049cc:	40021000 	.word	0x40021000
 80049d0:	48000400 	.word	0x48000400
 80049d4:	200006fc 	.word	0x200006fc
 80049d8:	4002001c 	.word	0x4002001c
 80049dc:	40020030 	.word	0x40020030
 80049e0:	200006b8 	.word	0x200006b8

080049e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049e4:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM6)
 80049e6:	6803      	ldr	r3, [r0, #0]
 80049e8:	4a11      	ldr	r2, [pc, #68]	; (8004a30 <HAL_TIM_Base_MspInit+0x4c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d111      	bne.n	8004a12 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049ee:	2110      	movs	r1, #16
 80049f0:	4b10      	ldr	r3, [pc, #64]	; (8004a34 <HAL_TIM_Base_MspInit+0x50>)
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80049f2:	2011      	movs	r0, #17
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049f4:	69da      	ldr	r2, [r3, #28]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80049fa:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	400b      	ands	r3, r1
 8004a00:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004a02:	0011      	movs	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a04:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8004a06:	f000 faf1 	bl	8004fec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004a0a:	2011      	movs	r0, #17
 8004a0c:	f000 fb18 	bl	8005040 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004a10:	bd07      	pop	{r0, r1, r2, pc}
  else if(htim_base->Instance==TIM15)
 8004a12:	4a09      	ldr	r2, [pc, #36]	; (8004a38 <HAL_TIM_Base_MspInit+0x54>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d1fb      	bne.n	8004a10 <HAL_TIM_Base_MspInit+0x2c>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004a18:	2180      	movs	r1, #128	; 0x80
 8004a1a:	4b06      	ldr	r3, [pc, #24]	; (8004a34 <HAL_TIM_Base_MspInit+0x50>)
 8004a1c:	0249      	lsls	r1, r1, #9
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	619a      	str	r2, [r3, #24]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	400b      	ands	r3, r1
 8004a28:	9301      	str	r3, [sp, #4]
 8004a2a:	9b01      	ldr	r3, [sp, #4]
}
 8004a2c:	e7f0      	b.n	8004a10 <HAL_TIM_Base_MspInit+0x2c>
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	40001000 	.word	0x40001000
 8004a34:	40021000 	.word	0x40021000
 8004a38:	40014000 	.word	0x40014000

08004a3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004a3c:	b510      	push	{r4, lr}
 8004a3e:	0004      	movs	r4, r0
 8004a40:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a42:	2214      	movs	r2, #20
 8004a44:	2100      	movs	r1, #0
 8004a46:	a801      	add	r0, sp, #4
 8004a48:	f003 fc6a 	bl	8008320 <memset>
  if(htim->Instance==TIM15)
 8004a4c:	4b0c      	ldr	r3, [pc, #48]	; (8004a80 <HAL_TIM_MspPostInit+0x44>)
 8004a4e:	6822      	ldr	r2, [r4, #0]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d112      	bne.n	8004a7a <HAL_TIM_MspPostInit+0x3e>
  {
  /* USER CODE BEGIN TIM15_MspPostInit 0 */

  /* USER CODE END TIM15_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a54:	2180      	movs	r1, #128	; 0x80
 8004a56:	4b0b      	ldr	r3, [pc, #44]	; (8004a84 <HAL_TIM_MspPostInit+0x48>)
 8004a58:	0289      	lsls	r1, r1, #10
 8004a5a:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM15;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a5c:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	615a      	str	r2, [r3, #20]
 8004a62:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a64:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a66:	400b      	ands	r3, r1
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a6c:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a6e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004a70:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a72:	3b02      	subs	r3, #2
 8004a74:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a76:	f000 fd79 	bl	800556c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8004a7a:	b006      	add	sp, #24
 8004a7c:	bd10      	pop	{r4, pc}
 8004a7e:	46c0      	nop			; (mov r8, r8)
 8004a80:	40014000 	.word	0x40014000
 8004a84:	40021000 	.word	0x40021000

08004a88 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004a88:	e7fe      	b.n	8004a88 <NMI_Handler>

08004a8a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a8a:	e7fe      	b.n	8004a8a <HardFault_Handler>

08004a8c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004a8c:	4770      	bx	lr

08004a8e <PendSV_Handler>:
 8004a8e:	4770      	bx	lr

08004a90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004a90:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004a92:	f000 f8df 	bl	8004c54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004a96:	bd10      	pop	{r4, pc}

08004a98 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004a98:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004a9a:	4803      	ldr	r0, [pc, #12]	; (8004aa8 <DMA1_Channel2_3_IRQHandler+0x10>)
 8004a9c:	f000 fc01 	bl	80052a2 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004aa0:	4802      	ldr	r0, [pc, #8]	; (8004aac <DMA1_Channel2_3_IRQHandler+0x14>)
 8004aa2:	f000 fbfe 	bl	80052a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004aa6:	bd10      	pop	{r4, pc}
 8004aa8:	200006fc 	.word	0x200006fc
 8004aac:	200006b8 	.word	0x200006b8

08004ab0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004ab0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004ab2:	4803      	ldr	r0, [pc, #12]	; (8004ac0 <TIM6_DAC_IRQHandler+0x10>)
 8004ab4:	f002 facf 	bl	8007056 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8004ab8:	4802      	ldr	r0, [pc, #8]	; (8004ac4 <TIM6_DAC_IRQHandler+0x14>)
 8004aba:	f000 fb45 	bl	8005148 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004abe:	bd10      	pop	{r4, pc}
 8004ac0:	200007dc 	.word	0x200007dc
 8004ac4:	200006a4 	.word	0x200006a4

08004ac8 <I2C1_IRQHandler>:
void I2C1_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8004ac8:	4806      	ldr	r0, [pc, #24]	; (8004ae4 <I2C1_IRQHandler+0x1c>)
{
 8004aca:	b510      	push	{r4, lr}
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8004acc:	6803      	ldr	r3, [r0, #0]
 8004ace:	699a      	ldr	r2, [r3, #24]
 8004ad0:	23e0      	movs	r3, #224	; 0xe0
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	421a      	tst	r2, r3
 8004ad6:	d002      	beq.n	8004ade <I2C1_IRQHandler+0x16>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8004ad8:	f001 fc54 	bl	8006384 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8004adc:	bd10      	pop	{r4, pc}
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8004ade:	f001 f827 	bl	8005b30 <HAL_I2C_EV_IRQHandler>
}
 8004ae2:	e7fb      	b.n	8004adc <I2C1_IRQHandler+0x14>
 8004ae4:	20000740 	.word	0x20000740

08004ae8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004ae8:	2001      	movs	r0, #1
 8004aea:	4770      	bx	lr

08004aec <_kill>:

int _kill(int pid, int sig)
{
 8004aec:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004aee:	f003 fc71 	bl	80083d4 <__errno>
 8004af2:	2316      	movs	r3, #22
 8004af4:	6003      	str	r3, [r0, #0]
  return -1;
 8004af6:	2001      	movs	r0, #1
}
 8004af8:	4240      	negs	r0, r0
 8004afa:	bd10      	pop	{r4, pc}

08004afc <_exit>:

void _exit (int status)
{
 8004afc:	b510      	push	{r4, lr}
  errno = EINVAL;
 8004afe:	f003 fc69 	bl	80083d4 <__errno>
 8004b02:	2316      	movs	r3, #22
 8004b04:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004b06:	e7fe      	b.n	8004b06 <_exit+0xa>

08004b08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004b08:	b570      	push	{r4, r5, r6, lr}
 8004b0a:	000e      	movs	r6, r1
 8004b0c:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b0e:	2500      	movs	r5, #0
 8004b10:	42a5      	cmp	r5, r4
 8004b12:	db01      	blt.n	8004b18 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004b14:	0020      	movs	r0, r4
 8004b16:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004b18:	e000      	b.n	8004b1c <_read+0x14>
 8004b1a:	bf00      	nop
 8004b1c:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b1e:	3501      	adds	r5, #1
 8004b20:	e7f6      	b.n	8004b10 <_read+0x8>

08004b22 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004b22:	b570      	push	{r4, r5, r6, lr}
 8004b24:	000e      	movs	r6, r1
 8004b26:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b28:	2500      	movs	r5, #0
 8004b2a:	42a5      	cmp	r5, r4
 8004b2c:	db01      	blt.n	8004b32 <_write+0x10>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004b2e:	0020      	movs	r0, r4
 8004b30:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004b32:	5d70      	ldrb	r0, [r6, r5]
 8004b34:	e000      	b.n	8004b38 <_write+0x16>
 8004b36:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b38:	3501      	adds	r5, #1
 8004b3a:	e7f6      	b.n	8004b2a <_write+0x8>

08004b3c <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8004b3c:	2001      	movs	r0, #1
}
 8004b3e:	4240      	negs	r0, r0
 8004b40:	4770      	bx	lr

08004b42 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004b42:	2380      	movs	r3, #128	; 0x80
 8004b44:	019b      	lsls	r3, r3, #6
  return 0;
}
 8004b46:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8004b48:	604b      	str	r3, [r1, #4]
}
 8004b4a:	4770      	bx	lr

08004b4c <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004b4c:	2001      	movs	r0, #1
 8004b4e:	4770      	bx	lr

08004b50 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004b50:	2000      	movs	r0, #0
 8004b52:	4770      	bx	lr

08004b54 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b54:	490b      	ldr	r1, [pc, #44]	; (8004b84 <_sbrk+0x30>)
 8004b56:	4a0c      	ldr	r2, [pc, #48]	; (8004b88 <_sbrk+0x34>)
{
 8004b58:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004b5a:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b5c:	490b      	ldr	r1, [pc, #44]	; (8004b8c <_sbrk+0x38>)
{
 8004b5e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8004b60:	6808      	ldr	r0, [r1, #0]
 8004b62:	2800      	cmp	r0, #0
 8004b64:	d101      	bne.n	8004b6a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8004b66:	480a      	ldr	r0, [pc, #40]	; (8004b90 <_sbrk+0x3c>)
 8004b68:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b6a:	6808      	ldr	r0, [r1, #0]
 8004b6c:	18c3      	adds	r3, r0, r3
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d906      	bls.n	8004b80 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8004b72:	f003 fc2f 	bl	80083d4 <__errno>
 8004b76:	230c      	movs	r3, #12
 8004b78:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004b7e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004b80:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 8004b82:	e7fc      	b.n	8004b7e <_sbrk+0x2a>
 8004b84:	00000400 	.word	0x00000400
 8004b88:	20002000 	.word	0x20002000
 8004b8c:	20000834 	.word	0x20000834
 8004b90:	200009b0 	.word	0x200009b0

08004b94 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004b94:	4770      	bx	lr
	...

08004b98 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8004b98:	480d      	ldr	r0, [pc, #52]	; (8004bd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004b9a:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8004b9c:	f7ff fffa 	bl	8004b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ba0:	480c      	ldr	r0, [pc, #48]	; (8004bd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004ba2:	490d      	ldr	r1, [pc, #52]	; (8004bd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004ba4:	4a0d      	ldr	r2, [pc, #52]	; (8004bdc <LoopForever+0xe>)
  movs r3, #0
 8004ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ba8:	e002      	b.n	8004bb0 <LoopCopyDataInit>

08004baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004bae:	3304      	adds	r3, #4

08004bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004bb4:	d3f9      	bcc.n	8004baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bb6:	4a0a      	ldr	r2, [pc, #40]	; (8004be0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004bb8:	4c0a      	ldr	r4, [pc, #40]	; (8004be4 <LoopForever+0x16>)
  movs r3, #0
 8004bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bbc:	e001      	b.n	8004bc2 <LoopFillZerobss>

08004bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bc0:	3204      	adds	r2, #4

08004bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bc4:	d3fb      	bcc.n	8004bbe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004bc6:	f003 fc0b 	bl	80083e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004bca:	f7ff f9e7 	bl	8003f9c <main>

08004bce <LoopForever>:

LoopForever:
    b LoopForever
 8004bce:	e7fe      	b.n	8004bce <LoopForever>
  ldr   r0, =_estack
 8004bd0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8004bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004bd8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004bdc:	0800cfa4 	.word	0x0800cfa4
  ldr r2, =_sbss
 8004be0:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004be4:	200009ac 	.word	0x200009ac

08004be8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004be8:	e7fe      	b.n	8004be8 <ADC1_COMP_IRQHandler>
	...

08004bec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004bec:	b570      	push	{r4, r5, r6, lr}
 8004bee:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004bf0:	20fa      	movs	r0, #250	; 0xfa
 8004bf2:	4b0d      	ldr	r3, [pc, #52]	; (8004c28 <HAL_InitTick+0x3c>)
 8004bf4:	0080      	lsls	r0, r0, #2
 8004bf6:	7819      	ldrb	r1, [r3, #0]
 8004bf8:	f7fb faa2 	bl	8000140 <__udivsi3>
 8004bfc:	4c0b      	ldr	r4, [pc, #44]	; (8004c2c <HAL_InitTick+0x40>)
 8004bfe:	0001      	movs	r1, r0
 8004c00:	6820      	ldr	r0, [r4, #0]
 8004c02:	f7fb fa9d 	bl	8000140 <__udivsi3>
 8004c06:	f000 fa27 	bl	8005058 <HAL_SYSTICK_Config>
 8004c0a:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8004c0c:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004c0e:	2c00      	cmp	r4, #0
 8004c10:	d109      	bne.n	8004c26 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004c12:	2d03      	cmp	r5, #3
 8004c14:	d807      	bhi.n	8004c26 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004c16:	3802      	subs	r0, #2
 8004c18:	0022      	movs	r2, r4
 8004c1a:	0029      	movs	r1, r5
 8004c1c:	f000 f9e6 	bl	8004fec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004c20:	0020      	movs	r0, r4
 8004c22:	4b03      	ldr	r3, [pc, #12]	; (8004c30 <HAL_InitTick+0x44>)
 8004c24:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8004c26:	bd70      	pop	{r4, r5, r6, pc}
 8004c28:	2000001c 	.word	0x2000001c
 8004c2c:	20000018 	.word	0x20000018
 8004c30:	20000020 	.word	0x20000020

08004c34 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c34:	2310      	movs	r3, #16
 8004c36:	4a06      	ldr	r2, [pc, #24]	; (8004c50 <HAL_Init+0x1c>)
{
 8004c38:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c3a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c3c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c42:	f7ff ffd3 	bl	8004bec <HAL_InitTick>
  HAL_MspInit();
 8004c46:	f7ff fde1 	bl	800480c <HAL_MspInit>
}
 8004c4a:	2000      	movs	r0, #0
 8004c4c:	bd10      	pop	{r4, pc}
 8004c4e:	46c0      	nop			; (mov r8, r8)
 8004c50:	40022000 	.word	0x40022000

08004c54 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004c54:	4a03      	ldr	r2, [pc, #12]	; (8004c64 <HAL_IncTick+0x10>)
 8004c56:	4b04      	ldr	r3, [pc, #16]	; (8004c68 <HAL_IncTick+0x14>)
 8004c58:	6811      	ldr	r1, [r2, #0]
 8004c5a:	781b      	ldrb	r3, [r3, #0]
 8004c5c:	185b      	adds	r3, r3, r1
 8004c5e:	6013      	str	r3, [r2, #0]
}
 8004c60:	4770      	bx	lr
 8004c62:	46c0      	nop			; (mov r8, r8)
 8004c64:	20000838 	.word	0x20000838
 8004c68:	2000001c 	.word	0x2000001c

08004c6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004c6c:	4b01      	ldr	r3, [pc, #4]	; (8004c74 <HAL_GetTick+0x8>)
 8004c6e:	6818      	ldr	r0, [r3, #0]
}
 8004c70:	4770      	bx	lr
 8004c72:	46c0      	nop			; (mov r8, r8)
 8004c74:	20000838 	.word	0x20000838

08004c78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c78:	b570      	push	{r4, r5, r6, lr}
 8004c7a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004c7c:	f7ff fff6 	bl	8004c6c <HAL_GetTick>
 8004c80:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c82:	1c63      	adds	r3, r4, #1
 8004c84:	d002      	beq.n	8004c8c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c86:	4b04      	ldr	r3, [pc, #16]	; (8004c98 <HAL_Delay+0x20>)
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8004c8c:	f7ff ffee 	bl	8004c6c <HAL_GetTick>
 8004c90:	1b40      	subs	r0, r0, r5
 8004c92:	42a0      	cmp	r0, r4
 8004c94:	d3fa      	bcc.n	8004c8c <HAL_Delay+0x14>
  {
  }
}
 8004c96:	bd70      	pop	{r4, r5, r6, pc}
 8004c98:	2000001c 	.word	0x2000001c

08004c9c <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8004c9c:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8004c9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004ca0:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 8004ca2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004ca4:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8004ca6:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004ca8:	689a      	ldr	r2, [r3, #8]
 8004caa:	400a      	ands	r2, r1
 8004cac:	2a01      	cmp	r2, #1
 8004cae:	d107      	bne.n	8004cc0 <ADC_Enable.constprop.0+0x24>
 8004cb0:	6819      	ldr	r1, [r3, #0]
 8004cb2:	4211      	tst	r1, r2
 8004cb4:	d001      	beq.n	8004cba <ADC_Enable.constprop.0+0x1e>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004cb6:	2000      	movs	r0, #0
}
 8004cb8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	0412      	lsls	r2, r2, #16
 8004cbe:	d4fa      	bmi.n	8004cb6 <ADC_Enable.constprop.0+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004cc0:	6899      	ldr	r1, [r3, #8]
 8004cc2:	4a1b      	ldr	r2, [pc, #108]	; (8004d30 <ADC_Enable.constprop.0+0x94>)
 8004cc4:	4211      	tst	r1, r2
 8004cc6:	d008      	beq.n	8004cda <ADC_Enable.constprop.0+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cc8:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cca:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ccc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cd2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004cd4:	4303      	orrs	r3, r0
 8004cd6:	63e3      	str	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8004cd8:	e7ee      	b.n	8004cb8 <ADC_Enable.constprop.0+0x1c>
    __HAL_ADC_ENABLE(hadc);
 8004cda:	2201      	movs	r2, #1
 8004cdc:	6899      	ldr	r1, [r3, #8]
 8004cde:	430a      	orrs	r2, r1
 8004ce0:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004ce2:	4b14      	ldr	r3, [pc, #80]	; (8004d34 <ADC_Enable.constprop.0+0x98>)
 8004ce4:	4914      	ldr	r1, [pc, #80]	; (8004d38 <ADC_Enable.constprop.0+0x9c>)
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	f7fb fa2a 	bl	8000140 <__udivsi3>
 8004cec:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 8004cee:	9b01      	ldr	r3, [sp, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d119      	bne.n	8004d28 <ADC_Enable.constprop.0+0x8c>
    tickstart = HAL_GetTick();
 8004cf4:	f7ff ffba 	bl	8004c6c <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004cf8:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 8004cfa:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	422b      	tst	r3, r5
 8004d02:	d1d8      	bne.n	8004cb6 <ADC_Enable.constprop.0+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d04:	f7ff ffb2 	bl	8004c6c <HAL_GetTick>
 8004d08:	1b80      	subs	r0, r0, r6
 8004d0a:	2802      	cmp	r0, #2
 8004d0c:	d9f6      	bls.n	8004cfc <ADC_Enable.constprop.0+0x60>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	422b      	tst	r3, r5
 8004d14:	d1f2      	bne.n	8004cfc <ADC_Enable.constprop.0+0x60>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d16:	2310      	movs	r3, #16
 8004d18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
          return HAL_ERROR;
 8004d1a:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	63a3      	str	r3, [r4, #56]	; 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d22:	432b      	orrs	r3, r5
 8004d24:	63e3      	str	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8004d26:	e7c7      	b.n	8004cb8 <ADC_Enable.constprop.0+0x1c>
      wait_loop_index--;
 8004d28:	9b01      	ldr	r3, [sp, #4]
 8004d2a:	3b01      	subs	r3, #1
 8004d2c:	9301      	str	r3, [sp, #4]
 8004d2e:	e7de      	b.n	8004cee <ADC_Enable.constprop.0+0x52>
 8004d30:	80000017 	.word	0x80000017
 8004d34:	20000018 	.word	0x20000018
 8004d38:	000f4240 	.word	0x000f4240

08004d3c <HAL_ADC_Init>:
{
 8004d3c:	b570      	push	{r4, r5, r6, lr}
 8004d3e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8004d40:	2001      	movs	r0, #1
  if(hadc == NULL)
 8004d42:	2c00      	cmp	r4, #0
 8004d44:	d07e      	beq.n	8004e44 <HAL_ADC_Init+0x108>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d46:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d106      	bne.n	8004d5a <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8004d4c:	0022      	movs	r2, r4
 8004d4e:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8004d50:	63e3      	str	r3, [r4, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 8004d52:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8004d54:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8004d56:	f7ff fd71 	bl	800483c <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004d5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d5c:	06db      	lsls	r3, r3, #27
 8004d5e:	d500      	bpl.n	8004d62 <HAL_ADC_Init+0x26>
 8004d60:	e084      	b.n	8004e6c <HAL_ADC_Init+0x130>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004d62:	6822      	ldr	r2, [r4, #0]
 8004d64:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004d66:	075b      	lsls	r3, r3, #29
 8004d68:	d500      	bpl.n	8004d6c <HAL_ADC_Init+0x30>
 8004d6a:	e07f      	b.n	8004e6c <HAL_ADC_Init+0x130>
    ADC_STATE_CLR_SET(hadc->State,
 8004d6c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004d6e:	4b42      	ldr	r3, [pc, #264]	; (8004e78 <HAL_ADC_Init+0x13c>)
 8004d70:	4019      	ands	r1, r3
 8004d72:	3306      	adds	r3, #6
 8004d74:	33ff      	adds	r3, #255	; 0xff
 8004d76:	430b      	orrs	r3, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004d78:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8004d7a:	63a3      	str	r3, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8004d7c:	6893      	ldr	r3, [r2, #8]
 8004d7e:	400b      	ands	r3, r1
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d105      	bne.n	8004d90 <HAL_ADC_Init+0x54>
 8004d84:	6811      	ldr	r1, [r2, #0]
 8004d86:	4219      	tst	r1, r3
 8004d88:	d10e      	bne.n	8004da8 <HAL_ADC_Init+0x6c>
 8004d8a:	68d3      	ldr	r3, [r2, #12]
 8004d8c:	041b      	lsls	r3, r3, #16
 8004d8e:	d40b      	bmi.n	8004da8 <HAL_ADC_Init+0x6c>
      MODIFY_REG(hadc->Instance->CFGR1,
 8004d90:	2118      	movs	r1, #24
 8004d92:	68d3      	ldr	r3, [r2, #12]
 8004d94:	438b      	bics	r3, r1
 8004d96:	68a1      	ldr	r1, [r4, #8]
 8004d98:	430b      	orrs	r3, r1
 8004d9a:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8004d9c:	6913      	ldr	r3, [r2, #16]
 8004d9e:	6861      	ldr	r1, [r4, #4]
 8004da0:	009b      	lsls	r3, r3, #2
 8004da2:	089b      	lsrs	r3, r3, #2
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8004da8:	68d3      	ldr	r3, [r2, #12]
 8004daa:	4934      	ldr	r1, [pc, #208]	; (8004e7c <HAL_ADC_Init+0x140>)
 8004dac:	400b      	ands	r3, r1
 8004dae:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004db0:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004db2:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004db4:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8004db6:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004db8:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004dba:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004dbc:	68e0      	ldr	r0, [r4, #12]
 8004dbe:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8004dc0:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004dc2:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8004dc4:	1d60      	adds	r0, r4, #5
 8004dc6:	7fc0      	ldrb	r0, [r0, #31]
 8004dc8:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004dca:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8004dcc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004dce:	3801      	subs	r0, #1
 8004dd0:	1e45      	subs	r5, r0, #1
 8004dd2:	41a8      	sbcs	r0, r5
 8004dd4:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8004dd6:	4303      	orrs	r3, r0
 8004dd8:	6920      	ldr	r0, [r4, #16]
 8004dda:	3802      	subs	r0, #2
 8004ddc:	4245      	negs	r5, r0
 8004dde:	4168      	adcs	r0, r5
 8004de0:	0080      	lsls	r0, r0, #2
 8004de2:	4303      	orrs	r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004de4:	7ee0      	ldrb	r0, [r4, #27]
 8004de6:	2801      	cmp	r0, #1
 8004de8:	d104      	bne.n	8004df4 <HAL_ADC_Init+0xb8>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004dea:	2900      	cmp	r1, #0
 8004dec:	d12b      	bne.n	8004e46 <HAL_ADC_Init+0x10a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8004dee:	2180      	movs	r1, #128	; 0x80
 8004df0:	0249      	lsls	r1, r1, #9
 8004df2:	430b      	orrs	r3, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004df4:	20c2      	movs	r0, #194	; 0xc2
 8004df6:	69e1      	ldr	r1, [r4, #28]
 8004df8:	30ff      	adds	r0, #255	; 0xff
 8004dfa:	4281      	cmp	r1, r0
 8004dfc:	d002      	beq.n	8004e04 <HAL_ADC_Init+0xc8>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8004dfe:	6a20      	ldr	r0, [r4, #32]
 8004e00:	4301      	orrs	r1, r0
 8004e02:	430b      	orrs	r3, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e04:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004e06:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e08:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8004e0a:	4319      	orrs	r1, r3
 8004e0c:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004e0e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004e10:	4281      	cmp	r1, r0
 8004e12:	d002      	beq.n	8004e1a <HAL_ADC_Init+0xde>
 8004e14:	1e48      	subs	r0, r1, #1
 8004e16:	2806      	cmp	r0, #6
 8004e18:	d807      	bhi.n	8004e2a <HAL_ADC_Init+0xee>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004e1a:	2507      	movs	r5, #7
 8004e1c:	6950      	ldr	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004e1e:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004e20:	43a8      	bics	r0, r5
 8004e22:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8004e24:	6950      	ldr	r0, [r2, #20]
 8004e26:	4301      	orrs	r1, r0
 8004e28:	6151      	str	r1, [r2, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8004e2a:	68d2      	ldr	r2, [r2, #12]
 8004e2c:	4914      	ldr	r1, [pc, #80]	; (8004e80 <HAL_ADC_Init+0x144>)
 8004e2e:	400a      	ands	r2, r1
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d110      	bne.n	8004e56 <HAL_ADC_Init+0x11a>
      ADC_CLEAR_ERRORCODE(hadc);
 8004e34:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004e36:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8004e38:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8004e3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004e3c:	439a      	bics	r2, r3
 8004e3e:	3b02      	subs	r3, #2
 8004e40:	4313      	orrs	r3, r2
 8004e42:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8004e44:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e46:	2120      	movs	r1, #32
 8004e48:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8004e4a:	4329      	orrs	r1, r5
 8004e4c:	63a1      	str	r1, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e4e:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004e50:	4308      	orrs	r0, r1
 8004e52:	63e0      	str	r0, [r4, #60]	; 0x3c
 8004e54:	e7ce      	b.n	8004df4 <HAL_ADC_Init+0xb8>
      ADC_STATE_CLR_SET(hadc->State,
 8004e56:	2312      	movs	r3, #18
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e58:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8004e5a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004e5c:	439a      	bics	r2, r3
 8004e5e:	3b02      	subs	r3, #2
 8004e60:	4313      	orrs	r3, r2
 8004e62:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e64:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004e66:	4303      	orrs	r3, r0
 8004e68:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8004e6a:	e7eb      	b.n	8004e44 <HAL_ADC_Init+0x108>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e6c:	2310      	movs	r3, #16
 8004e6e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004e70:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e72:	4313      	orrs	r3, r2
 8004e74:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004e76:	e7e5      	b.n	8004e44 <HAL_ADC_Init+0x108>
 8004e78:	fffffefd 	.word	0xfffffefd
 8004e7c:	fffe0219 	.word	0xfffe0219
 8004e80:	833fffe7 	.word	0x833fffe7

08004e84 <HAL_ADC_Start>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004e84:	6803      	ldr	r3, [r0, #0]
{
 8004e86:	b570      	push	{r4, r5, r6, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004e88:	689b      	ldr	r3, [r3, #8]
{
 8004e8a:	0004      	movs	r4, r0
    tmp_hal_status = HAL_BUSY;
 8004e8c:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004e8e:	075b      	lsls	r3, r3, #29
 8004e90:	d41a      	bmi.n	8004ec8 <HAL_ADC_Start+0x44>
    __HAL_LOCK(hadc);
 8004e92:	0025      	movs	r5, r4
 8004e94:	3534      	adds	r5, #52	; 0x34
 8004e96:	782b      	ldrb	r3, [r5, #0]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d015      	beq.n	8004ec8 <HAL_ADC_Start+0x44>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	702b      	strb	r3, [r5, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004ea0:	7e63      	ldrb	r3, [r4, #25]
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d111      	bne.n	8004eca <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State,
 8004ea6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_ADC_Start+0x54>)
      ADC_CLEAR_ERRORCODE(hadc);
 8004eaa:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8004eac:	401a      	ands	r2, r3
 8004eae:	2380      	movs	r3, #128	; 0x80
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004eb4:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 8004eb6:	63a3      	str	r3, [r4, #56]	; 0x38
      ADC_CLEAR_ERRORCODE(hadc);
 8004eb8:	63e0      	str	r0, [r4, #60]	; 0x3c
      __HAL_UNLOCK(hadc);
 8004eba:	7028      	strb	r0, [r5, #0]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ebc:	6823      	ldr	r3, [r4, #0]
 8004ebe:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004ec0:	6899      	ldr	r1, [r3, #8]
 8004ec2:	3a18      	subs	r2, #24
 8004ec4:	430a      	orrs	r2, r1
 8004ec6:	609a      	str	r2, [r3, #8]
}
 8004ec8:	bd70      	pop	{r4, r5, r6, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8004eca:	0020      	movs	r0, r4
 8004ecc:	f7ff fee6 	bl	8004c9c <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 8004ed0:	2800      	cmp	r0, #0
 8004ed2:	d0e8      	beq.n	8004ea6 <HAL_ADC_Start+0x22>
 8004ed4:	e7f8      	b.n	8004ec8 <HAL_ADC_Start+0x44>
 8004ed6:	46c0      	nop			; (mov r8, r8)
 8004ed8:	fffff0fe 	.word	0xfffff0fe

08004edc <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8004edc:	6803      	ldr	r3, [r0, #0]
 8004ede:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004ee0:	4770      	bx	lr
	...

08004ee4 <HAL_ADC_ConfigChannel>:
{
 8004ee4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8004ee6:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8004ee8:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 8004eea:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8004eec:	3434      	adds	r4, #52	; 0x34
 8004eee:	7822      	ldrb	r2, [r4, #0]
{
 8004ef0:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004ef2:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 8004ef4:	2002      	movs	r0, #2
 8004ef6:	2a01      	cmp	r2, #1
 8004ef8:	d02a      	beq.n	8004f50 <HAL_ADC_ConfigChannel+0x6c>
 8004efa:	3801      	subs	r0, #1
 8004efc:	7020      	strb	r0, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	6896      	ldr	r6, [r2, #8]
 8004f02:	0776      	lsls	r6, r6, #29
 8004f04:	d45f      	bmi.n	8004fc6 <HAL_ADC_ConfigChannel+0xe2>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f06:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 8004f08:	684f      	ldr	r7, [r1, #4]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f0a:	001e      	movs	r6, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 8004f0c:	46bc      	mov	ip, r7
 8004f0e:	4f30      	ldr	r7, [pc, #192]	; (8004fd0 <HAL_ADC_ConfigChannel+0xec>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f10:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f12:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 8004f14:	45bc      	cmp	ip, r7
 8004f16:	d03f      	beq.n	8004f98 <HAL_ADC_ConfigChannel+0xb4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f18:	6a97      	ldr	r7, [r2, #40]	; 0x28
 8004f1a:	4338      	orrs	r0, r7
 8004f1c:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004f1e:	2080      	movs	r0, #128	; 0x80
 8004f20:	0540      	lsls	r0, r0, #21
 8004f22:	4285      	cmp	r5, r0
 8004f24:	d00f      	beq.n	8004f46 <HAL_ADC_ConfigChannel+0x62>
 8004f26:	3d01      	subs	r5, #1
 8004f28:	2d06      	cmp	r5, #6
 8004f2a:	d90c      	bls.n	8004f46 <HAL_ADC_ConfigChannel+0x62>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004f2c:	2007      	movs	r0, #7
 8004f2e:	6955      	ldr	r5, [r2, #20]
 8004f30:	6889      	ldr	r1, [r1, #8]
 8004f32:	4005      	ands	r5, r0
 8004f34:	42a9      	cmp	r1, r5
 8004f36:	d006      	beq.n	8004f46 <HAL_ADC_ConfigChannel+0x62>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004f38:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004f3a:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8004f3c:	4385      	bics	r5, r0
 8004f3e:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8004f40:	6955      	ldr	r5, [r2, #20]
 8004f42:	4329      	orrs	r1, r5
 8004f44:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f46:	2e02      	cmp	r6, #2
 8004f48:	d903      	bls.n	8004f52 <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f4a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	7023      	strb	r3, [r4, #0]
}
 8004f50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004f52:	4820      	ldr	r0, [pc, #128]	; (8004fd4 <HAL_ADC_ConfigChannel+0xf0>)
 8004f54:	6801      	ldr	r1, [r0, #0]
 8004f56:	2b10      	cmp	r3, #16
 8004f58:	d01b      	beq.n	8004f92 <HAL_ADC_ConfigChannel+0xae>
 8004f5a:	001a      	movs	r2, r3
 8004f5c:	3a11      	subs	r2, #17
 8004f5e:	4255      	negs	r5, r2
 8004f60:	416a      	adcs	r2, r5
 8004f62:	4d1d      	ldr	r5, [pc, #116]	; (8004fd8 <HAL_ADC_ConfigChannel+0xf4>)
 8004f64:	4252      	negs	r2, r2
 8004f66:	402a      	ands	r2, r5
 8004f68:	2580      	movs	r5, #128	; 0x80
 8004f6a:	046d      	lsls	r5, r5, #17
 8004f6c:	1952      	adds	r2, r2, r5
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f72:	2b10      	cmp	r3, #16
 8004f74:	d1e9      	bne.n	8004f4a <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f76:	4b19      	ldr	r3, [pc, #100]	; (8004fdc <HAL_ADC_ConfigChannel+0xf8>)
 8004f78:	4919      	ldr	r1, [pc, #100]	; (8004fe0 <HAL_ADC_ConfigChannel+0xfc>)
 8004f7a:	6818      	ldr	r0, [r3, #0]
 8004f7c:	f7fb f8e0 	bl	8000140 <__udivsi3>
 8004f80:	230a      	movs	r3, #10
 8004f82:	4343      	muls	r3, r0
            wait_loop_index--;
 8004f84:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004f86:	9b01      	ldr	r3, [sp, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0de      	beq.n	8004f4a <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8004f8c:	9b01      	ldr	r3, [sp, #4]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	e7f8      	b.n	8004f84 <HAL_ADC_ConfigChannel+0xa0>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004f92:	2280      	movs	r2, #128	; 0x80
 8004f94:	0412      	lsls	r2, r2, #16
 8004f96:	e7ea      	b.n	8004f6e <HAL_ADC_ConfigChannel+0x8a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004f98:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004f9a:	4381      	bics	r1, r0
 8004f9c:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004f9e:	2e02      	cmp	r6, #2
 8004fa0:	d8d3      	bhi.n	8004f4a <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004fa2:	4a0c      	ldr	r2, [pc, #48]	; (8004fd4 <HAL_ADC_ConfigChannel+0xf0>)
 8004fa4:	6811      	ldr	r1, [r2, #0]
 8004fa6:	2b10      	cmp	r3, #16
 8004fa8:	d00b      	beq.n	8004fc2 <HAL_ADC_ConfigChannel+0xde>
 8004faa:	3b11      	subs	r3, #17
 8004fac:	4258      	negs	r0, r3
 8004fae:	4143      	adcs	r3, r0
 8004fb0:	20c0      	movs	r0, #192	; 0xc0
 8004fb2:	425b      	negs	r3, r3
 8004fb4:	0400      	lsls	r0, r0, #16
 8004fb6:	4003      	ands	r3, r0
 8004fb8:	480a      	ldr	r0, [pc, #40]	; (8004fe4 <HAL_ADC_ConfigChannel+0x100>)
 8004fba:	181b      	adds	r3, r3, r0
 8004fbc:	400b      	ands	r3, r1
 8004fbe:	6013      	str	r3, [r2, #0]
 8004fc0:	e7c3      	b.n	8004f4a <HAL_ADC_ConfigChannel+0x66>
 8004fc2:	4b09      	ldr	r3, [pc, #36]	; (8004fe8 <HAL_ADC_ConfigChannel+0x104>)
 8004fc4:	e7fa      	b.n	8004fbc <HAL_ADC_ConfigChannel+0xd8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004fc6:	2220      	movs	r2, #32
 8004fc8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	639a      	str	r2, [r3, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8004fce:	e7bd      	b.n	8004f4c <HAL_ADC_ConfigChannel+0x68>
 8004fd0:	00001001 	.word	0x00001001
 8004fd4:	40012708 	.word	0x40012708
 8004fd8:	ff400000 	.word	0xff400000
 8004fdc:	20000018 	.word	0x20000018
 8004fe0:	000f4240 	.word	0x000f4240
 8004fe4:	feffffff 	.word	0xfeffffff
 8004fe8:	ff7fffff 	.word	0xff7fffff

08004fec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004fec:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004fee:	25ff      	movs	r5, #255	; 0xff
 8004ff0:	2403      	movs	r4, #3
 8004ff2:	002a      	movs	r2, r5
 8004ff4:	4004      	ands	r4, r0
 8004ff6:	00e4      	lsls	r4, r4, #3
 8004ff8:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004ffa:	0189      	lsls	r1, r1, #6
 8004ffc:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ffe:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005000:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005002:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8005004:	2800      	cmp	r0, #0
 8005006:	db0a      	blt.n	800501e <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005008:	24c0      	movs	r4, #192	; 0xc0
 800500a:	4b0b      	ldr	r3, [pc, #44]	; (8005038 <HAL_NVIC_SetPriority+0x4c>)
 800500c:	0880      	lsrs	r0, r0, #2
 800500e:	0080      	lsls	r0, r0, #2
 8005010:	18c0      	adds	r0, r0, r3
 8005012:	00a4      	lsls	r4, r4, #2
 8005014:	5903      	ldr	r3, [r0, r4]
 8005016:	4013      	ands	r3, r2
 8005018:	430b      	orrs	r3, r1
 800501a:	5103      	str	r3, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800501c:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800501e:	200f      	movs	r0, #15
 8005020:	4003      	ands	r3, r0
 8005022:	3b08      	subs	r3, #8
 8005024:	4805      	ldr	r0, [pc, #20]	; (800503c <HAL_NVIC_SetPriority+0x50>)
 8005026:	089b      	lsrs	r3, r3, #2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	181b      	adds	r3, r3, r0
 800502c:	69d8      	ldr	r0, [r3, #28]
 800502e:	4002      	ands	r2, r0
 8005030:	430a      	orrs	r2, r1
 8005032:	61da      	str	r2, [r3, #28]
 8005034:	e7f2      	b.n	800501c <HAL_NVIC_SetPriority+0x30>
 8005036:	46c0      	nop			; (mov r8, r8)
 8005038:	e000e100 	.word	0xe000e100
 800503c:	e000ed00 	.word	0xe000ed00

08005040 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005040:	2800      	cmp	r0, #0
 8005042:	db05      	blt.n	8005050 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005044:	231f      	movs	r3, #31
 8005046:	4018      	ands	r0, r3
 8005048:	3b1e      	subs	r3, #30
 800504a:	4083      	lsls	r3, r0
 800504c:	4a01      	ldr	r2, [pc, #4]	; (8005054 <HAL_NVIC_EnableIRQ+0x14>)
 800504e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005050:	4770      	bx	lr
 8005052:	46c0      	nop			; (mov r8, r8)
 8005054:	e000e100 	.word	0xe000e100

08005058 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005058:	2280      	movs	r2, #128	; 0x80
 800505a:	1e43      	subs	r3, r0, #1
 800505c:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800505e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005060:	4293      	cmp	r3, r2
 8005062:	d20d      	bcs.n	8005080 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005064:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005066:	4a07      	ldr	r2, [pc, #28]	; (8005084 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005068:	4807      	ldr	r0, [pc, #28]	; (8005088 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800506a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800506c:	6a03      	ldr	r3, [r0, #32]
 800506e:	0609      	lsls	r1, r1, #24
 8005070:	021b      	lsls	r3, r3, #8
 8005072:	0a1b      	lsrs	r3, r3, #8
 8005074:	430b      	orrs	r3, r1
 8005076:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005078:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800507a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800507c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800507e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005080:	4770      	bx	lr
 8005082:	46c0      	nop			; (mov r8, r8)
 8005084:	e000e010 	.word	0xe000e010
 8005088:	e000ed00 	.word	0xe000ed00

0800508c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800508c:	b510      	push	{r4, lr}
 800508e:	0004      	movs	r4, r0
  /* Check DAC handle */
  if(hdac == NULL)
  {
     return HAL_ERROR;
 8005090:	2001      	movs	r0, #1
  if(hdac == NULL)
 8005092:	2c00      	cmp	r4, #0
 8005094:	d00d      	beq.n	80050b2 <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if (hdac->State == HAL_DAC_STATE_RESET)
 8005096:	7923      	ldrb	r3, [r4, #4]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d103      	bne.n	80050a6 <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800509e:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 80050a0:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 80050a2:	f7ff fbf9 	bl	8004898 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80050a6:	2302      	movs	r3, #2
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80050a8:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80050aa:	7123      	strb	r3, [r4, #4]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80050ac:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80050ae:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80050b0:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
}
 80050b2:	bd10      	pop	{r4, pc}

080050b4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80050b4:	b513      	push	{r0, r1, r4, lr}
 80050b6:	0014      	movs	r4, r2
  __IO uint32_t tmp = 0;
 80050b8:	2200      	movs	r2, #0
 80050ba:	9201      	str	r2, [sp, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 80050bc:	6802      	ldr	r2, [r0, #0]
 80050be:	9201      	str	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80050c0:	9a01      	ldr	r2, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 80050c2:	2900      	cmp	r1, #0
 80050c4:	d106      	bne.n	80050d4 <HAL_DAC_SetValue+0x20>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80050c6:	3208      	adds	r2, #8
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80050c8:	1912      	adds	r2, r2, r4
 80050ca:	9201      	str	r2, [sp, #4]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80050cc:	9a01      	ldr	r2, [sp, #4]
  
  /* Return function status */
  return HAL_OK;
}
 80050ce:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80050d0:	6013      	str	r3, [r2, #0]
}
 80050d2:	bd16      	pop	{r1, r2, r4, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80050d4:	3214      	adds	r2, #20
 80050d6:	e7f7      	b.n	80050c8 <HAL_DAC_SetValue+0x14>

080050d8 <HAL_DAC_DMAUnderrunCallbackCh1>:
 80050d8:	4770      	bx	lr

080050da <HAL_DAC_ConfigChannel>:
  *          This parameter can be one of the following values:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80050da:	b530      	push	{r4, r5, lr}
 80050dc:	0014      	movs	r4, r2
 80050de:	2202      	movs	r2, #2
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80050e0:	7945      	ldrb	r5, [r0, #5]
{
 80050e2:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 80050e4:	0010      	movs	r0, r2
 80050e6:	2d01      	cmp	r5, #1
 80050e8:	d00e      	beq.n	8005108 <HAL_DAC_ConfigChannel+0x2e>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80050ea:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80050ec:	323c      	adds	r2, #60	; 0x3c
 80050ee:	40a2      	lsls	r2, r4
  tmpreg1 = hdac->Instance->CR;
 80050f0:	681d      	ldr	r5, [r3, #0]
 80050f2:	6828      	ldr	r0, [r5, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel); 
 80050f4:	4390      	bics	r0, r2
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80050f6:	c906      	ldmia	r1, {r1, r2}
 80050f8:	430a      	orrs	r2, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80050fa:	40a2      	lsls	r2, r4
 80050fc:	4302      	orrs	r2, r0
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80050fe:	602a      	str	r2, [r5, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005100:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005102:	2201      	movs	r2, #1
  __HAL_UNLOCK(hdac);
 8005104:	7158      	strb	r0, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 8005106:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
}
 8005108:	bd30      	pop	{r4, r5, pc}

0800510a <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800510a:	2202      	movs	r2, #2
{
 800510c:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdac);
 800510e:	7944      	ldrb	r4, [r0, #5]
{
 8005110:	0003      	movs	r3, r0
  __HAL_LOCK(hdac);
 8005112:	0010      	movs	r0, r2
 8005114:	2c01      	cmp	r4, #1
 8005116:	d015      	beq.n	8005144 <HAL_DAC_Start+0x3a>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
  
  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005118:	3801      	subs	r0, #1
 800511a:	0004      	movs	r4, r0
 800511c:	408c      	lsls	r4, r1
  hdac->State = HAL_DAC_STATE_BUSY;
 800511e:	711a      	strb	r2, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8005120:	681a      	ldr	r2, [r3, #0]
 8005122:	6815      	ldr	r5, [r2, #0]
 8005124:	432c      	orrs	r4, r5
 8005126:	6014      	str	r4, [r2, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8005128:	2900      	cmp	r1, #0
 800512a:	d107      	bne.n	800513c <HAL_DAC_Start+0x32>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 800512c:	243c      	movs	r4, #60	; 0x3c
 800512e:	6811      	ldr	r1, [r2, #0]
 8005130:	4021      	ands	r1, r4
 8005132:	42a1      	cmp	r1, r4
 8005134:	d102      	bne.n	800513c <HAL_DAC_Start+0x32>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005136:	6851      	ldr	r1, [r2, #4]
 8005138:	4308      	orrs	r0, r1
 800513a:	6050      	str	r0, [r2, #4]
    }
  }
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800513c:	2201      	movs	r2, #1
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800513e:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005140:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 8005142:	7158      	strb	r0, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
}
 8005144:	bd30      	pop	{r4, r5, pc}
	...

08005148 <HAL_DAC_IRQHandler>:
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005148:	2280      	movs	r2, #128	; 0x80
 800514a:	6803      	ldr	r3, [r0, #0]
 800514c:	0192      	lsls	r2, r2, #6
 800514e:	6819      	ldr	r1, [r3, #0]
{
 8005150:	b510      	push	{r4, lr}
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005152:	4211      	tst	r1, r2
 8005154:	d00f      	beq.n	8005176 <HAL_DAC_IRQHandler+0x2e>
  { 
  /* Check Overrun flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005156:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005158:	4211      	tst	r1, r2
 800515a:	d00c      	beq.n	8005176 <HAL_DAC_IRQHandler+0x2e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800515c:	2104      	movs	r1, #4
 800515e:	7101      	strb	r1, [r0, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8005160:	6904      	ldr	r4, [r0, #16]
 8005162:	3903      	subs	r1, #3
 8005164:	4321      	orrs	r1, r4
 8005166:	6101      	str	r1, [r0, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8005168:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	4902      	ldr	r1, [pc, #8]	; (8005178 <HAL_DAC_IRQHandler+0x30>)
 800516e:	400a      	ands	r2, r1
 8005170:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005172:	f7ff ffb1 	bl	80050d8 <HAL_DAC_DMAUnderrunCallbackCh1>
    }
  }
}
 8005176:	bd10      	pop	{r4, pc}
 8005178:	ffffefff 	.word	0xffffefff

0800517c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8005180:	2001      	movs	r0, #1
  if (NULL == hdma)
 8005182:	2c00      	cmp	r4, #0
 8005184:	d024      	beq.n	80051d0 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005186:	2302      	movs	r3, #2
 8005188:	1ca5      	adds	r5, r4, #2
 800518a:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800518c:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800518e:	4b11      	ldr	r3, [pc, #68]	; (80051d4 <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8005190:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005192:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005194:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8005196:	6863      	ldr	r3, [r4, #4]
 8005198:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800519a:	68e1      	ldr	r1, [r4, #12]
 800519c:	430b      	orrs	r3, r1
 800519e:	6921      	ldr	r1, [r4, #16]
 80051a0:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80051a2:	6961      	ldr	r1, [r4, #20]
 80051a4:	430b      	orrs	r3, r1
 80051a6:	69a1      	ldr	r1, [r4, #24]
 80051a8:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80051aa:	69e1      	ldr	r1, [r4, #28]
 80051ac:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 80051ae:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80051b0:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80051b2:	4b09      	ldr	r3, [pc, #36]	; (80051d8 <HAL_DMA_Init+0x5c>)
 80051b4:	2114      	movs	r1, #20
 80051b6:	18c0      	adds	r0, r0, r3
 80051b8:	f7fa ffc2 	bl	8000140 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 80051bc:	4b07      	ldr	r3, [pc, #28]	; (80051dc <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80051be:	0080      	lsls	r0, r0, #2
 80051c0:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80051c2:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051c4:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80051c6:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051c8:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80051ca:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 80051cc:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 80051ce:	77e0      	strb	r0, [r4, #31]
}
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
 80051d2:	46c0      	nop			; (mov r8, r8)
 80051d4:	ffffc00f 	.word	0xffffc00f
 80051d8:	bffdfff8 	.word	0xbffdfff8
 80051dc:	40020000 	.word	0x40020000

080051e0 <HAL_DMA_Start_IT>:
{
 80051e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80051e2:	1c45      	adds	r5, r0, #1
{
 80051e4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 80051e6:	7feb      	ldrb	r3, [r5, #31]
{
 80051e8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 80051ea:	2002      	movs	r0, #2
 80051ec:	2b01      	cmp	r3, #1
 80051ee:	d027      	beq.n	8005240 <HAL_DMA_Start_IT+0x60>
 80051f0:	2301      	movs	r3, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 80051f2:	1827      	adds	r7, r4, r0
  __HAL_LOCK(hdma);
 80051f4:	77eb      	strb	r3, [r5, #31]
  if (HAL_DMA_STATE_READY == hdma->State)
 80051f6:	7ffb      	ldrb	r3, [r7, #31]
 80051f8:	2600      	movs	r6, #0
 80051fa:	469c      	mov	ip, r3
 80051fc:	4660      	mov	r0, ip
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	2801      	cmp	r0, #1
 8005202:	d128      	bne.n	8005256 <HAL_DMA_Start_IT+0x76>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005204:	3001      	adds	r0, #1
 8005206:	77f8      	strb	r0, [r7, #31]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005208:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800520a:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800520c:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800520e:	6c26      	ldr	r6, [r4, #64]	; 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005210:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005212:	40b3      	lsls	r3, r6
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005214:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005216:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8005218:	606b      	str	r3, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 800521a:	9b01      	ldr	r3, [sp, #4]
 800521c:	6043      	str	r3, [r0, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800521e:	6863      	ldr	r3, [r4, #4]
 8005220:	2b10      	cmp	r3, #16
 8005222:	d10e      	bne.n	8005242 <HAL_DMA_Start_IT+0x62>
    hdma->Instance->CPAR = DstAddress;
 8005224:	6082      	str	r2, [r0, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005226:	60c1      	str	r1, [r0, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8005228:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800522a:	6802      	ldr	r2, [r0, #0]
    if (NULL != hdma->XferHalfCpltCallback)
 800522c:	2b00      	cmp	r3, #0
 800522e:	d00b      	beq.n	8005248 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005230:	230e      	movs	r3, #14
 8005232:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005234:	6003      	str	r3, [r0, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8005236:	2301      	movs	r3, #1
 8005238:	6802      	ldr	r2, [r0, #0]
 800523a:	4313      	orrs	r3, r2
 800523c:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800523e:	2000      	movs	r0, #0
}
 8005240:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 8005242:	6081      	str	r1, [r0, #8]
    hdma->Instance->CMAR = DstAddress;
 8005244:	60c2      	str	r2, [r0, #12]
 8005246:	e7ef      	b.n	8005228 <HAL_DMA_Start_IT+0x48>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8005248:	230a      	movs	r3, #10
 800524a:	4313      	orrs	r3, r2
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800524c:	2204      	movs	r2, #4
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800524e:	6003      	str	r3, [r0, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005250:	6803      	ldr	r3, [r0, #0]
 8005252:	4393      	bics	r3, r2
 8005254:	e7ee      	b.n	8005234 <HAL_DMA_Start_IT+0x54>
    status = HAL_BUSY;
 8005256:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8005258:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 800525a:	e7f1      	b.n	8005240 <HAL_DMA_Start_IT+0x60>

0800525c <HAL_DMA_Abort_IT>:
{
 800525c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 800525e:	1c84      	adds	r4, r0, #2
 8005260:	7fe3      	ldrb	r3, [r4, #31]
 8005262:	2b02      	cmp	r3, #2
 8005264:	d004      	beq.n	8005270 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005266:	2304      	movs	r3, #4
 8005268:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800526a:	3b03      	subs	r3, #3
}
 800526c:	0018      	movs	r0, r3
 800526e:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005270:	210e      	movs	r1, #14
 8005272:	6803      	ldr	r3, [r0, #0]
 8005274:	681a      	ldr	r2, [r3, #0]
 8005276:	438a      	bics	r2, r1
 8005278:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800527a:	2201      	movs	r2, #1
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800527c:	0015      	movs	r5, r2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800527e:	6819      	ldr	r1, [r3, #0]
 8005280:	4391      	bics	r1, r2
 8005282:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8005284:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005286:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005288:	408d      	lsls	r5, r1
 800528a:	605d      	str	r5, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800528c:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 800528e:	2400      	movs	r4, #0
 8005290:	1883      	adds	r3, r0, r2
 8005292:	77dc      	strb	r4, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 8005294:	6b42      	ldr	r2, [r0, #52]	; 0x34
  HAL_StatusTypeDef status = HAL_OK;
 8005296:	0013      	movs	r3, r2
    if (hdma->XferAbortCallback != NULL)
 8005298:	42a2      	cmp	r2, r4
 800529a:	d0e7      	beq.n	800526c <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 800529c:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800529e:	0023      	movs	r3, r4
 80052a0:	e7e4      	b.n	800526c <HAL_DMA_Abort_IT+0x10>

080052a2 <HAL_DMA_IRQHandler>:
{
 80052a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80052a4:	2704      	movs	r7, #4
 80052a6:	003e      	movs	r6, r7
 80052a8:	6c01      	ldr	r1, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052aa:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80052ac:	408e      	lsls	r6, r1
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80052ae:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80052b0:	6803      	ldr	r3, [r0, #0]
 80052b2:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80052b4:	4235      	tst	r5, r6
 80052b6:	d00d      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x32>
 80052b8:	423c      	tst	r4, r7
 80052ba:	d00b      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052bc:	6819      	ldr	r1, [r3, #0]
 80052be:	0689      	lsls	r1, r1, #26
 80052c0:	d402      	bmi.n	80052c8 <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80052c2:	6819      	ldr	r1, [r3, #0]
 80052c4:	43b9      	bics	r1, r7
 80052c6:	6019      	str	r1, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 80052c8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80052ca:	6056      	str	r6, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d019      	beq.n	8005304 <HAL_DMA_IRQHandler+0x62>
      hdma->XferErrorCallback(hdma);
 80052d0:	4798      	blx	r3
}
 80052d2:	e017      	b.n	8005304 <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80052d4:	2702      	movs	r7, #2
 80052d6:	003e      	movs	r6, r7
 80052d8:	408e      	lsls	r6, r1
 80052da:	4235      	tst	r5, r6
 80052dc:	d013      	beq.n	8005306 <HAL_DMA_IRQHandler+0x64>
 80052de:	423c      	tst	r4, r7
 80052e0:	d011      	beq.n	8005306 <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80052e2:	6819      	ldr	r1, [r3, #0]
 80052e4:	0689      	lsls	r1, r1, #26
 80052e6:	d406      	bmi.n	80052f6 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80052e8:	240a      	movs	r4, #10
 80052ea:	6819      	ldr	r1, [r3, #0]
 80052ec:	43a1      	bics	r1, r4
 80052ee:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80052f0:	2101      	movs	r1, #1
 80052f2:	19c3      	adds	r3, r0, r7
 80052f4:	77d9      	strb	r1, [r3, #31]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80052f6:	6056      	str	r6, [r2, #4]
    __HAL_UNLOCK(hdma);
 80052f8:	2200      	movs	r2, #0
 80052fa:	1c43      	adds	r3, r0, #1
 80052fc:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 80052fe:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if (hdma->XferErrorCallback != NULL)
 8005300:	4293      	cmp	r3, r2
 8005302:	d1e5      	bne.n	80052d0 <HAL_DMA_IRQHandler+0x2e>
}
 8005304:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8005306:	2608      	movs	r6, #8
 8005308:	0037      	movs	r7, r6
 800530a:	408f      	lsls	r7, r1
 800530c:	423d      	tst	r5, r7
 800530e:	d0f9      	beq.n	8005304 <HAL_DMA_IRQHandler+0x62>
 8005310:	4234      	tst	r4, r6
 8005312:	d0f7      	beq.n	8005304 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005314:	250e      	movs	r5, #14
 8005316:	681c      	ldr	r4, [r3, #0]
 8005318:	43ac      	bics	r4, r5
 800531a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800531c:	2301      	movs	r3, #1
 800531e:	001c      	movs	r4, r3
 8005320:	408c      	lsls	r4, r1
 8005322:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005324:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005326:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8005328:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 800532a:	2200      	movs	r2, #0
 800532c:	18c3      	adds	r3, r0, r3
 800532e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8005330:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8005332:	e7e5      	b.n	8005300 <HAL_DMA_IRQHandler+0x5e>

08005334 <HAL_DMA_GetState>:
  return hdma->State;
 8005334:	3002      	adds	r0, #2
 8005336:	7fc0      	ldrb	r0, [r0, #31]
 8005338:	b2c0      	uxtb	r0, r0
}
 800533a:	4770      	bx	lr

0800533c <FLASH_SetErrorCode>:
  */
static void FLASH_SetErrorCode(void)
{
  uint32_t flags = 0U;
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 800533c:	4a0c      	ldr	r2, [pc, #48]	; (8005370 <FLASH_SetErrorCode+0x34>)
 800533e:	2110      	movs	r1, #16
 8005340:	68d0      	ldr	r0, [r2, #12]
{
 8005342:	b530      	push	{r4, r5, lr}
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005344:	0003      	movs	r3, r0
 8005346:	400b      	ands	r3, r1
 8005348:	4208      	tst	r0, r1
 800534a:	d005      	beq.n	8005358 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800534c:	2302      	movs	r3, #2
 800534e:	4809      	ldr	r0, [pc, #36]	; (8005374 <FLASH_SetErrorCode+0x38>)
 8005350:	69c4      	ldr	r4, [r0, #28]
 8005352:	4323      	orrs	r3, r4
 8005354:	61c3      	str	r3, [r0, #28]
    flags |= FLASH_FLAG_WRPERR;
 8005356:	000b      	movs	r3, r1
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8005358:	2004      	movs	r0, #4
 800535a:	68d1      	ldr	r1, [r2, #12]
 800535c:	4201      	tst	r1, r0
 800535e:	d005      	beq.n	800536c <FLASH_SetErrorCode+0x30>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005360:	2101      	movs	r1, #1
 8005362:	4c04      	ldr	r4, [pc, #16]	; (8005374 <FLASH_SetErrorCode+0x38>)
    flags |= FLASH_FLAG_PGERR;
 8005364:	4303      	orrs	r3, r0
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8005366:	69e5      	ldr	r5, [r4, #28]
 8005368:	4329      	orrs	r1, r5
 800536a:	61e1      	str	r1, [r4, #28]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 800536c:	60d3      	str	r3, [r2, #12]
}  
 800536e:	bd30      	pop	{r4, r5, pc}
 8005370:	40022000 	.word	0x40022000
 8005374:	20000840 	.word	0x20000840

08005378 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005378:	4b06      	ldr	r3, [pc, #24]	; (8005394 <HAL_FLASH_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_OK;
 800537a:	2000      	movs	r0, #0
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800537c:	691a      	ldr	r2, [r3, #16]
 800537e:	0612      	lsls	r2, r2, #24
 8005380:	d506      	bpl.n	8005390 <HAL_FLASH_Unlock+0x18>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005382:	4a05      	ldr	r2, [pc, #20]	; (8005398 <HAL_FLASH_Unlock+0x20>)
 8005384:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005386:	4a05      	ldr	r2, [pc, #20]	; (800539c <HAL_FLASH_Unlock+0x24>)
 8005388:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800538a:	6918      	ldr	r0, [r3, #16]
 800538c:	0600      	lsls	r0, r0, #24
  HAL_StatusTypeDef status = HAL_OK;
 800538e:	0fc0      	lsrs	r0, r0, #31
}
 8005390:	4770      	bx	lr
 8005392:	46c0      	nop			; (mov r8, r8)
 8005394:	40022000 	.word	0x40022000
 8005398:	45670123 	.word	0x45670123
 800539c:	cdef89ab 	.word	0xcdef89ab

080053a0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80053a0:	2380      	movs	r3, #128	; 0x80
 80053a2:	4a03      	ldr	r2, [pc, #12]	; (80053b0 <HAL_FLASH_Lock+0x10>)
}
 80053a4:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80053a6:	6911      	ldr	r1, [r2, #16]
 80053a8:	430b      	orrs	r3, r1
 80053aa:	6113      	str	r3, [r2, #16]
}
 80053ac:	4770      	bx	lr
 80053ae:	46c0      	nop			; (mov r8, r8)
 80053b0:	40022000 	.word	0x40022000

080053b4 <FLASH_WaitForLastOperation>:
{
 80053b4:	b570      	push	{r4, r5, r6, lr}
 80053b6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80053b8:	f7ff fc58 	bl	8004c6c <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80053bc:	2601      	movs	r6, #1
  uint32_t tickstart = HAL_GetTick();
 80053be:	0005      	movs	r5, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80053c0:	4b10      	ldr	r3, [pc, #64]	; (8005404 <FLASH_WaitForLastOperation+0x50>)
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	4232      	tst	r2, r6
 80053c6:	d111      	bne.n	80053ec <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80053c8:	2220      	movs	r2, #32
 80053ca:	68d9      	ldr	r1, [r3, #12]
 80053cc:	4211      	tst	r1, r2
 80053ce:	d000      	beq.n	80053d2 <FLASH_WaitForLastOperation+0x1e>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80053d0:	60da      	str	r2, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80053d2:	68d9      	ldr	r1, [r3, #12]
 80053d4:	2210      	movs	r2, #16
 80053d6:	0008      	movs	r0, r1
 80053d8:	4010      	ands	r0, r2
 80053da:	4211      	tst	r1, r2
 80053dc:	d102      	bne.n	80053e4 <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80053de:	68db      	ldr	r3, [r3, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80053e0:	075b      	lsls	r3, r3, #29
 80053e2:	d508      	bpl.n	80053f6 <FLASH_WaitForLastOperation+0x42>
    FLASH_SetErrorCode();
 80053e4:	f7ff ffaa 	bl	800533c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80053e8:	2001      	movs	r0, #1
 80053ea:	e004      	b.n	80053f6 <FLASH_WaitForLastOperation+0x42>
    if (Timeout != HAL_MAX_DELAY)
 80053ec:	1c62      	adds	r2, r4, #1
 80053ee:	d0e8      	beq.n	80053c2 <FLASH_WaitForLastOperation+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80053f0:	2c00      	cmp	r4, #0
 80053f2:	d101      	bne.n	80053f8 <FLASH_WaitForLastOperation+0x44>
        return HAL_TIMEOUT;
 80053f4:	2003      	movs	r0, #3
}
 80053f6:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80053f8:	f7ff fc38 	bl	8004c6c <HAL_GetTick>
 80053fc:	1b40      	subs	r0, r0, r5
 80053fe:	42a0      	cmp	r0, r4
 8005400:	d9de      	bls.n	80053c0 <FLASH_WaitForLastOperation+0xc>
 8005402:	e7f7      	b.n	80053f4 <FLASH_WaitForLastOperation+0x40>
 8005404:	40022000 	.word	0x40022000

08005408 <HAL_FLASH_Program>:
{
 8005408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800540a:	b085      	sub	sp, #20
 800540c:	9303      	str	r3, [sp, #12]
  __HAL_LOCK(&pFlash);
 800540e:	4b1d      	ldr	r3, [pc, #116]	; (8005484 <HAL_FLASH_Program+0x7c>)
{
 8005410:	9100      	str	r1, [sp, #0]
 8005412:	9202      	str	r2, [sp, #8]
  __HAL_LOCK(&pFlash);
 8005414:	7e1a      	ldrb	r2, [r3, #24]
{
 8005416:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 8005418:	2002      	movs	r0, #2
 800541a:	2a01      	cmp	r2, #1
 800541c:	d030      	beq.n	8005480 <HAL_FLASH_Program+0x78>
 800541e:	2201      	movs	r2, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005420:	4819      	ldr	r0, [pc, #100]	; (8005488 <HAL_FLASH_Program+0x80>)
  __HAL_LOCK(&pFlash);
 8005422:	761a      	strb	r2, [r3, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005424:	f7ff ffc6 	bl	80053b4 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8005428:	2800      	cmp	r0, #0
 800542a:	d126      	bne.n	800547a <HAL_FLASH_Program+0x72>
      nbiterations = 1U;
 800542c:	0026      	movs	r6, r4
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800542e:	2c01      	cmp	r4, #1
 8005430:	d002      	beq.n	8005438 <HAL_FLASH_Program+0x30>
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005432:	2c02      	cmp	r4, #2
 8005434:	d000      	beq.n	8005438 <HAL_FLASH_Program+0x30>
      nbiterations = 4U;
 8005436:	2604      	movs	r6, #4
 8005438:	2400      	movs	r4, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800543a:	4b12      	ldr	r3, [pc, #72]	; (8005484 <HAL_FLASH_Program+0x7c>)
 800543c:	9301      	str	r3, [sp, #4]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800543e:	9802      	ldr	r0, [sp, #8]
 8005440:	9903      	ldr	r1, [sp, #12]
 8005442:	0122      	lsls	r2, r4, #4
 8005444:	f7fa fff2 	bl	800042c <__aeabi_llsr>
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005448:	2200      	movs	r2, #0
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800544a:	2701      	movs	r7, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800544c:	9b01      	ldr	r3, [sp, #4]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800544e:	4d0f      	ldr	r5, [pc, #60]	; (800548c <HAL_FLASH_Program+0x84>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005450:	61da      	str	r2, [r3, #28]
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005452:	692b      	ldr	r3, [r5, #16]
 8005454:	9a00      	ldr	r2, [sp, #0]
 8005456:	433b      	orrs	r3, r7
 8005458:	612b      	str	r3, [r5, #16]
 800545a:	0063      	lsls	r3, r4, #1
 800545c:	189b      	adds	r3, r3, r2
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 800545e:	b280      	uxth	r0, r0
  *(__IO uint16_t*)Address = Data;
 8005460:	8018      	strh	r0, [r3, #0]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005462:	4809      	ldr	r0, [pc, #36]	; (8005488 <HAL_FLASH_Program+0x80>)
 8005464:	f7ff ffa6 	bl	80053b4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8005468:	692b      	ldr	r3, [r5, #16]
 800546a:	43bb      	bics	r3, r7
 800546c:	612b      	str	r3, [r5, #16]
      if (status != HAL_OK)
 800546e:	2800      	cmp	r0, #0
 8005470:	d103      	bne.n	800547a <HAL_FLASH_Program+0x72>
    for (index = 0U; index < nbiterations; index++)
 8005472:	19e4      	adds	r4, r4, r7
 8005474:	b2e3      	uxtb	r3, r4
 8005476:	429e      	cmp	r6, r3
 8005478:	d8e1      	bhi.n	800543e <HAL_FLASH_Program+0x36>
  __HAL_UNLOCK(&pFlash);
 800547a:	2200      	movs	r2, #0
 800547c:	4b01      	ldr	r3, [pc, #4]	; (8005484 <HAL_FLASH_Program+0x7c>)
 800547e:	761a      	strb	r2, [r3, #24]
}
 8005480:	b005      	add	sp, #20
 8005482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005484:	20000840 	.word	0x20000840
 8005488:	0000c350 	.word	0x0000c350
 800548c:	40022000 	.word	0x40022000

08005490 <FLASH_MassErase>:
  * @retval None
  */
static void FLASH_MassErase(void)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005490:	2200      	movs	r2, #0
 8005492:	4b06      	ldr	r3, [pc, #24]	; (80054ac <FLASH_MassErase+0x1c>)
 8005494:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8005496:	4b06      	ldr	r3, [pc, #24]	; (80054b0 <FLASH_MassErase+0x20>)
 8005498:	3204      	adds	r2, #4
 800549a:	6919      	ldr	r1, [r3, #16]
 800549c:	430a      	orrs	r2, r1
 800549e:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80054a0:	2240      	movs	r2, #64	; 0x40
 80054a2:	6919      	ldr	r1, [r3, #16]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	611a      	str	r2, [r3, #16]
}
 80054a8:	4770      	bx	lr
 80054aa:	46c0      	nop			; (mov r8, r8)
 80054ac:	20000840 	.word	0x20000840
 80054b0:	40022000 	.word	0x40022000

080054b4 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80054b4:	2200      	movs	r2, #0
 80054b6:	4b06      	ldr	r3, [pc, #24]	; (80054d0 <FLASH_PageErase+0x1c>)
 80054b8:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 80054ba:	4b06      	ldr	r3, [pc, #24]	; (80054d4 <FLASH_PageErase+0x20>)
 80054bc:	3202      	adds	r2, #2
 80054be:	6919      	ldr	r1, [r3, #16]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80054c4:	2240      	movs	r2, #64	; 0x40
    WRITE_REG(FLASH->AR, PageAddress);
 80054c6:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80054c8:	6919      	ldr	r1, [r3, #16]
 80054ca:	430a      	orrs	r2, r1
 80054cc:	611a      	str	r2, [r3, #16]
}
 80054ce:	4770      	bx	lr
 80054d0:	20000840 	.word	0x20000840
 80054d4:	40022000 	.word	0x40022000

080054d8 <HAL_FLASHEx_Erase>:
{
 80054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 80054da:	4f21      	ldr	r7, [pc, #132]	; (8005560 <HAL_FLASHEx_Erase+0x88>)
{
 80054dc:	0004      	movs	r4, r0
  __HAL_LOCK(&pFlash);
 80054de:	7e3b      	ldrb	r3, [r7, #24]
{
 80054e0:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 80054e2:	2002      	movs	r0, #2
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d00c      	beq.n	8005502 <HAL_FLASHEx_Erase+0x2a>
 80054e8:	2301      	movs	r3, #1
 80054ea:	763b      	strb	r3, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80054ec:	6823      	ldr	r3, [r4, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80054ee:	481d      	ldr	r0, [pc, #116]	; (8005564 <HAL_FLASHEx_Erase+0x8c>)
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d112      	bne.n	800551a <HAL_FLASHEx_Erase+0x42>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80054f4:	f7ff ff5e 	bl	80053b4 <FLASH_WaitForLastOperation>
 80054f8:	2800      	cmp	r0, #0
 80054fa:	d003      	beq.n	8005504 <HAL_FLASHEx_Erase+0x2c>
  HAL_StatusTypeDef status = HAL_ERROR;
 80054fc:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 80054fe:	2300      	movs	r3, #0
 8005500:	763b      	strb	r3, [r7, #24]
}
 8005502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        FLASH_MassErase();
 8005504:	f7ff ffc4 	bl	8005490 <FLASH_MassErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005508:	4816      	ldr	r0, [pc, #88]	; (8005564 <HAL_FLASHEx_Erase+0x8c>)
 800550a:	f7ff ff53 	bl	80053b4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 800550e:	2104      	movs	r1, #4
 8005510:	4a15      	ldr	r2, [pc, #84]	; (8005568 <HAL_FLASHEx_Erase+0x90>)
 8005512:	6913      	ldr	r3, [r2, #16]
 8005514:	438b      	bics	r3, r1
 8005516:	6113      	str	r3, [r2, #16]
 8005518:	e7f1      	b.n	80054fe <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800551a:	f7ff ff4b 	bl	80053b4 <FLASH_WaitForLastOperation>
 800551e:	2800      	cmp	r0, #0
 8005520:	d1ec      	bne.n	80054fc <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8005522:	2301      	movs	r3, #1
 8005524:	425b      	negs	r3, r3
 8005526:	6033      	str	r3, [r6, #0]
        for(address = pEraseInit->PageAddress;
 8005528:	6865      	ldr	r5, [r4, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800552a:	3001      	adds	r0, #1
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800552c:	68a3      	ldr	r3, [r4, #8]
 800552e:	6862      	ldr	r2, [r4, #4]
 8005530:	029b      	lsls	r3, r3, #10
 8005532:	189b      	adds	r3, r3, r2
 8005534:	42ab      	cmp	r3, r5
 8005536:	d9e2      	bls.n	80054fe <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8005538:	0028      	movs	r0, r5
 800553a:	f7ff ffbb 	bl	80054b4 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800553e:	4809      	ldr	r0, [pc, #36]	; (8005564 <HAL_FLASHEx_Erase+0x8c>)
 8005540:	f7ff ff38 	bl	80053b4 <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005544:	2102      	movs	r1, #2
 8005546:	4a08      	ldr	r2, [pc, #32]	; (8005568 <HAL_FLASHEx_Erase+0x90>)
 8005548:	6913      	ldr	r3, [r2, #16]
 800554a:	438b      	bics	r3, r1
 800554c:	6113      	str	r3, [r2, #16]
          if (status != HAL_OK)
 800554e:	2800      	cmp	r0, #0
 8005550:	d001      	beq.n	8005556 <HAL_FLASHEx_Erase+0x7e>
            *PageError = address;
 8005552:	6035      	str	r5, [r6, #0]
            break;
 8005554:	e7d3      	b.n	80054fe <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8005556:	2380      	movs	r3, #128	; 0x80
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	18ed      	adds	r5, r5, r3
 800555c:	e7e6      	b.n	800552c <HAL_FLASHEx_Erase+0x54>
 800555e:	46c0      	nop			; (mov r8, r8)
 8005560:	20000840 	.word	0x20000840
 8005564:	0000c350 	.word	0x0000c350
 8005568:	40022000 	.word	0x40022000

0800556c <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 800556c:	2300      	movs	r3, #0
{
 800556e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005570:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005572:	680a      	ldr	r2, [r1, #0]
 8005574:	0014      	movs	r4, r2
 8005576:	40dc      	lsrs	r4, r3
 8005578:	d101      	bne.n	800557e <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 800557a:	b007      	add	sp, #28
 800557c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800557e:	2501      	movs	r5, #1
 8005580:	0014      	movs	r4, r2
 8005582:	409d      	lsls	r5, r3
 8005584:	402c      	ands	r4, r5
 8005586:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8005588:	422a      	tst	r2, r5
 800558a:	d100      	bne.n	800558e <HAL_GPIO_Init+0x22>
 800558c:	e098      	b.n	80056c0 <HAL_GPIO_Init+0x154>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800558e:	684a      	ldr	r2, [r1, #4]
 8005590:	005f      	lsls	r7, r3, #1
 8005592:	4694      	mov	ip, r2
 8005594:	2203      	movs	r2, #3
 8005596:	4664      	mov	r4, ip
 8005598:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800559a:	2403      	movs	r4, #3
 800559c:	40bc      	lsls	r4, r7
 800559e:	43e4      	mvns	r4, r4
 80055a0:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80055a2:	1e54      	subs	r4, r2, #1
 80055a4:	2c01      	cmp	r4, #1
 80055a6:	d82e      	bhi.n	8005606 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 80055a8:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80055aa:	9c01      	ldr	r4, [sp, #4]
 80055ac:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80055ae:	68cc      	ldr	r4, [r1, #12]
 80055b0:	40bc      	lsls	r4, r7
 80055b2:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80055b4:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80055b6:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055b8:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055ba:	43ac      	bics	r4, r5
 80055bc:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055be:	4664      	mov	r4, ip
 80055c0:	0924      	lsrs	r4, r4, #4
 80055c2:	4034      	ands	r4, r6
 80055c4:	409c      	lsls	r4, r3
 80055c6:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80055c8:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80055ca:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80055cc:	9c01      	ldr	r4, [sp, #4]
 80055ce:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80055d0:	688c      	ldr	r4, [r1, #8]
 80055d2:	40bc      	lsls	r4, r7
 80055d4:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80055d6:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d8:	2a02      	cmp	r2, #2
 80055da:	d116      	bne.n	800560a <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055dc:	2507      	movs	r5, #7
 80055de:	260f      	movs	r6, #15
 80055e0:	401d      	ands	r5, r3
 80055e2:	00ad      	lsls	r5, r5, #2
 80055e4:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 80055e6:	08dc      	lsrs	r4, r3, #3
 80055e8:	00a4      	lsls	r4, r4, #2
 80055ea:	1904      	adds	r4, r0, r4
 80055ec:	9402      	str	r4, [sp, #8]
 80055ee:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80055f0:	9603      	str	r6, [sp, #12]
 80055f2:	0026      	movs	r6, r4
 80055f4:	9c03      	ldr	r4, [sp, #12]
 80055f6:	43a6      	bics	r6, r4
 80055f8:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80055fa:	690e      	ldr	r6, [r1, #16]
 80055fc:	40ae      	lsls	r6, r5
 80055fe:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8005600:	9c02      	ldr	r4, [sp, #8]
 8005602:	6226      	str	r6, [r4, #32]
 8005604:	e001      	b.n	800560a <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005606:	2a03      	cmp	r2, #3
 8005608:	d1df      	bne.n	80055ca <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800560a:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 800560c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800560e:	9d01      	ldr	r5, [sp, #4]
 8005610:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005612:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005614:	24c0      	movs	r4, #192	; 0xc0
      GPIOx->MODER = temp;
 8005616:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005618:	4662      	mov	r2, ip
 800561a:	02a4      	lsls	r4, r4, #10
 800561c:	4222      	tst	r2, r4
 800561e:	d04f      	beq.n	80056c0 <HAL_GPIO_Init+0x154>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005620:	2501      	movs	r5, #1
 8005622:	4a28      	ldr	r2, [pc, #160]	; (80056c4 <HAL_GPIO_Init+0x158>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005624:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005626:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005628:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800562a:	432c      	orrs	r4, r5
 800562c:	6194      	str	r4, [r2, #24]
 800562e:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005630:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005632:	402a      	ands	r2, r5
 8005634:	9205      	str	r2, [sp, #20]
 8005636:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005638:	4a23      	ldr	r2, [pc, #140]	; (80056c8 <HAL_GPIO_Init+0x15c>)
 800563a:	00a4      	lsls	r4, r4, #2
 800563c:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800563e:	220f      	movs	r2, #15
 8005640:	3502      	adds	r5, #2
 8005642:	401d      	ands	r5, r3
 8005644:	00ad      	lsls	r5, r5, #2
 8005646:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8005648:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800564a:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800564c:	2200      	movs	r2, #0
 800564e:	42b8      	cmp	r0, r7
 8005650:	d00c      	beq.n	800566c <HAL_GPIO_Init+0x100>
 8005652:	4f1e      	ldr	r7, [pc, #120]	; (80056cc <HAL_GPIO_Init+0x160>)
 8005654:	3201      	adds	r2, #1
 8005656:	42b8      	cmp	r0, r7
 8005658:	d008      	beq.n	800566c <HAL_GPIO_Init+0x100>
 800565a:	4f1d      	ldr	r7, [pc, #116]	; (80056d0 <HAL_GPIO_Init+0x164>)
 800565c:	3201      	adds	r2, #1
 800565e:	42b8      	cmp	r0, r7
 8005660:	d004      	beq.n	800566c <HAL_GPIO_Init+0x100>
 8005662:	4f1c      	ldr	r7, [pc, #112]	; (80056d4 <HAL_GPIO_Init+0x168>)
 8005664:	3201      	adds	r2, #1
 8005666:	42b8      	cmp	r0, r7
 8005668:	d000      	beq.n	800566c <HAL_GPIO_Init+0x100>
 800566a:	3202      	adds	r2, #2
 800566c:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800566e:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005670:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005672:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8005674:	4a18      	ldr	r2, [pc, #96]	; (80056d8 <HAL_GPIO_Init+0x16c>)
        temp &= ~(iocurrent);
 8005676:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8005678:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 800567a:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 800567c:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 800567e:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005680:	02ff      	lsls	r7, r7, #11
 8005682:	d401      	bmi.n	8005688 <HAL_GPIO_Init+0x11c>
        temp &= ~(iocurrent);
 8005684:	0035      	movs	r5, r6
 8005686:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005688:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 800568a:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 800568c:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 800568e:	9d00      	ldr	r5, [sp, #0]
 8005690:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005692:	02bf      	lsls	r7, r7, #10
 8005694:	d401      	bmi.n	800569a <HAL_GPIO_Init+0x12e>
        temp &= ~(iocurrent);
 8005696:	0035      	movs	r5, r6
 8005698:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800569a:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 800569c:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 800569e:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80056a0:	9d00      	ldr	r5, [sp, #0]
 80056a2:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80056a4:	03bf      	lsls	r7, r7, #14
 80056a6:	d401      	bmi.n	80056ac <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80056a8:	0035      	movs	r5, r6
 80056aa:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056ac:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80056ae:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 80056b0:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 80056b2:	9e00      	ldr	r6, [sp, #0]
 80056b4:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056b6:	03ff      	lsls	r7, r7, #15
 80056b8:	d401      	bmi.n	80056be <HAL_GPIO_Init+0x152>
        temp &= ~(iocurrent);
 80056ba:	4025      	ands	r5, r4
 80056bc:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 80056be:	6016      	str	r6, [r2, #0]
    position++;
 80056c0:	3301      	adds	r3, #1
 80056c2:	e756      	b.n	8005572 <HAL_GPIO_Init+0x6>
 80056c4:	40021000 	.word	0x40021000
 80056c8:	40010000 	.word	0x40010000
 80056cc:	48000400 	.word	0x48000400
 80056d0:	48000800 	.word	0x48000800
 80056d4:	48000c00 	.word	0x48000c00
 80056d8:	40010400 	.word	0x40010400

080056dc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056dc:	6900      	ldr	r0, [r0, #16]
 80056de:	4008      	ands	r0, r1
 80056e0:	1e43      	subs	r3, r0, #1
 80056e2:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80056e4:	b2c0      	uxtb	r0, r0
  }
 80056e6:	4770      	bx	lr

080056e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80056e8:	2a00      	cmp	r2, #0
 80056ea:	d001      	beq.n	80056f0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80056ec:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80056ee:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80056f0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80056f2:	e7fc      	b.n	80056ee <HAL_GPIO_WritePin+0x6>

080056f4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056f4:	6803      	ldr	r3, [r0, #0]
 80056f6:	699a      	ldr	r2, [r3, #24]
 80056f8:	0792      	lsls	r2, r2, #30
 80056fa:	d501      	bpl.n	8005700 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056fc:	2200      	movs	r2, #0
 80056fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005700:	2201      	movs	r2, #1
 8005702:	6999      	ldr	r1, [r3, #24]
 8005704:	4211      	tst	r1, r2
 8005706:	d102      	bne.n	800570e <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005708:	6999      	ldr	r1, [r3, #24]
 800570a:	430a      	orrs	r2, r1
 800570c:	619a      	str	r2, [r3, #24]
  }
}
 800570e:	4770      	bx	lr

08005710 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005710:	b530      	push	{r4, r5, lr}
 8005712:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005714:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005716:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005718:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800571a:	0589      	lsls	r1, r1, #22
 800571c:	431a      	orrs	r2, r3
 800571e:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8005720:	4b05      	ldr	r3, [pc, #20]	; (8005738 <I2C_TransferConfig+0x28>)
 8005722:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005724:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005726:	0d64      	lsrs	r4, r4, #21
 8005728:	4323      	orrs	r3, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800572a:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800572c:	439d      	bics	r5, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800572e:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8005730:	432a      	orrs	r2, r5
 8005732:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005734:	bd30      	pop	{r4, r5, pc}
 8005736:	46c0      	nop			; (mov r8, r8)
 8005738:	03ff63ff 	.word	0x03ff63ff

0800573c <I2C_Enable_IRQ>:
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800573c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800573e:	4b1e      	ldr	r3, [pc, #120]	; (80057b8 <I2C_Enable_IRQ+0x7c>)
{
 8005740:	b510      	push	{r4, lr}
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005742:	b20c      	sxth	r4, r1
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8005744:	429a      	cmp	r2, r3
 8005746:	d01e      	beq.n	8005786 <I2C_Enable_IRQ+0x4a>
 8005748:	4b1c      	ldr	r3, [pc, #112]	; (80057bc <I2C_Enable_IRQ+0x80>)
 800574a:	429a      	cmp	r2, r3
 800574c:	d01b      	beq.n	8005786 <I2C_Enable_IRQ+0x4a>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800574e:	4b1c      	ldr	r3, [pc, #112]	; (80057c0 <I2C_Enable_IRQ+0x84>)
 8005750:	429a      	cmp	r2, r3
 8005752:	d018      	beq.n	8005786 <I2C_Enable_IRQ+0x4a>
  uint32_t tmpisr = 0U;
 8005754:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005756:	429c      	cmp	r4, r3
 8005758:	da00      	bge.n	800575c <I2C_Enable_IRQ+0x20>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800575a:	33b8      	adds	r3, #184	; 0xb8
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800575c:	07ca      	lsls	r2, r1, #31
 800575e:	d501      	bpl.n	8005764 <I2C_Enable_IRQ+0x28>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005760:	22f2      	movs	r2, #242	; 0xf2
 8005762:	4313      	orrs	r3, r2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005764:	078a      	lsls	r2, r1, #30
 8005766:	d501      	bpl.n	800576c <I2C_Enable_IRQ+0x30>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8005768:	22f4      	movs	r2, #244	; 0xf4
 800576a:	4313      	orrs	r3, r2
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800576c:	2910      	cmp	r1, #16
 800576e:	d106      	bne.n	800577e <I2C_Enable_IRQ+0x42>
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005770:	2290      	movs	r2, #144	; 0x90
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005772:	4313      	orrs	r3, r2
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8005774:	6801      	ldr	r1, [r0, #0]
 8005776:	680a      	ldr	r2, [r1, #0]
 8005778:	4313      	orrs	r3, r2
 800577a:	600b      	str	r3, [r1, #0]
}
 800577c:	bd10      	pop	{r4, pc}
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800577e:	2920      	cmp	r1, #32
 8005780:	d1f8      	bne.n	8005774 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
 8005782:	430b      	orrs	r3, r1
 8005784:	e7f6      	b.n	8005774 <I2C_Enable_IRQ+0x38>
  uint32_t tmpisr = 0U;
 8005786:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005788:	429c      	cmp	r4, r3
 800578a:	da00      	bge.n	800578e <I2C_Enable_IRQ+0x52>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800578c:	33b8      	adds	r3, #184	; 0xb8
    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800578e:	07cc      	lsls	r4, r1, #31
 8005790:	d501      	bpl.n	8005796 <I2C_Enable_IRQ+0x5a>
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005792:	24f2      	movs	r4, #242	; 0xf2
 8005794:	4323      	orrs	r3, r4
    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005796:	078c      	lsls	r4, r1, #30
 8005798:	d501      	bpl.n	800579e <I2C_Enable_IRQ+0x62>
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800579a:	24f4      	movs	r4, #244	; 0xf4
 800579c:	4323      	orrs	r3, r4
    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800579e:	2910      	cmp	r1, #16
 80057a0:	d0e6      	beq.n	8005770 <I2C_Enable_IRQ+0x34>
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80057a2:	2920      	cmp	r1, #32
 80057a4:	d101      	bne.n	80057aa <I2C_Enable_IRQ+0x6e>
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80057a6:	2260      	movs	r2, #96	; 0x60
 80057a8:	e7e3      	b.n	8005772 <I2C_Enable_IRQ+0x36>
    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 80057aa:	4c05      	ldr	r4, [pc, #20]	; (80057c0 <I2C_Enable_IRQ+0x84>)
 80057ac:	42a2      	cmp	r2, r4
 80057ae:	d0e1      	beq.n	8005774 <I2C_Enable_IRQ+0x38>
 80057b0:	2940      	cmp	r1, #64	; 0x40
 80057b2:	d0e6      	beq.n	8005782 <I2C_Enable_IRQ+0x46>
 80057b4:	e7de      	b.n	8005774 <I2C_Enable_IRQ+0x38>
 80057b6:	46c0      	nop			; (mov r8, r8)
 80057b8:	080061c1 	.word	0x080061c1
 80057bc:	0800650d 	.word	0x0800650d
 80057c0:	08006079 	.word	0x08006079

080057c4 <I2C_Disable_IRQ>:
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;
 80057c4:	2300      	movs	r3, #0
{
 80057c6:	b510      	push	{r4, lr}

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80057c8:	07ca      	lsls	r2, r1, #31
 80057ca:	d508      	bpl.n	80057de <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80057cc:	0003      	movs	r3, r0
 80057ce:	3341      	adds	r3, #65	; 0x41
 80057d0:	781a      	ldrb	r2, [r3, #0]
 80057d2:	2328      	movs	r3, #40	; 0x28
 80057d4:	401a      	ands	r2, r3
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80057d6:	331a      	adds	r3, #26
    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80057d8:	2a28      	cmp	r2, #40	; 0x28
 80057da:	d000      	beq.n	80057de <I2C_Disable_IRQ+0x1a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057dc:	33b0      	adds	r3, #176	; 0xb0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80057de:	078a      	lsls	r2, r1, #30
 80057e0:	d508      	bpl.n	80057f4 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80057e2:	0002      	movs	r2, r0
 80057e4:	2428      	movs	r4, #40	; 0x28
 80057e6:	3241      	adds	r2, #65	; 0x41
 80057e8:	7812      	ldrb	r2, [r2, #0]
 80057ea:	4022      	ands	r2, r4
 80057ec:	42a2      	cmp	r2, r4
 80057ee:	d10b      	bne.n	8005808 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80057f0:	2244      	movs	r2, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057f2:	4313      	orrs	r3, r2
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80057f4:	b209      	sxth	r1, r1
 80057f6:	2900      	cmp	r1, #0
 80057f8:	da01      	bge.n	80057fe <I2C_Disable_IRQ+0x3a>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80057fa:	22b8      	movs	r2, #184	; 0xb8
 80057fc:	4313      	orrs	r3, r2
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80057fe:	6801      	ldr	r1, [r0, #0]
 8005800:	680a      	ldr	r2, [r1, #0]
 8005802:	439a      	bics	r2, r3
 8005804:	600a      	str	r2, [r1, #0]
}
 8005806:	bd10      	pop	{r4, pc}
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005808:	22f4      	movs	r2, #244	; 0xf4
 800580a:	e7f2      	b.n	80057f2 <I2C_Disable_IRQ+0x2e>

0800580c <HAL_I2C_Init>:
{
 800580c:	b570      	push	{r4, r5, r6, lr}
 800580e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8005810:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8005812:	2c00      	cmp	r4, #0
 8005814:	d03f      	beq.n	8005896 <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005816:	0025      	movs	r5, r4
 8005818:	3541      	adds	r5, #65	; 0x41
 800581a:	782b      	ldrb	r3, [r5, #0]
 800581c:	b2da      	uxtb	r2, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d105      	bne.n	800582e <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8005822:	0023      	movs	r3, r4
 8005824:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 8005826:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8005828:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 800582a:	f7ff f86b 	bl	8004904 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800582e:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8005830:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8005832:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8005834:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005836:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8005838:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800583a:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 800583c:	438a      	bics	r2, r1
 800583e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005840:	491a      	ldr	r1, [pc, #104]	; (80058ac <HAL_I2C_Init+0xa0>)
 8005842:	6862      	ldr	r2, [r4, #4]
 8005844:	400a      	ands	r2, r1
 8005846:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005848:	689a      	ldr	r2, [r3, #8]
 800584a:	4919      	ldr	r1, [pc, #100]	; (80058b0 <HAL_I2C_Init+0xa4>)
 800584c:	400a      	ands	r2, r1
 800584e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005850:	2801      	cmp	r0, #1
 8005852:	d121      	bne.n	8005898 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005854:	2280      	movs	r2, #128	; 0x80
 8005856:	0212      	lsls	r2, r2, #8
 8005858:	4332      	orrs	r2, r6
 800585a:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800585c:	6858      	ldr	r0, [r3, #4]
 800585e:	4a15      	ldr	r2, [pc, #84]	; (80058b4 <HAL_I2C_Init+0xa8>)
 8005860:	4302      	orrs	r2, r0
 8005862:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005864:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005866:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005868:	400a      	ands	r2, r1
 800586a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800586c:	6961      	ldr	r1, [r4, #20]
 800586e:	6922      	ldr	r2, [r4, #16]
 8005870:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005872:	69a1      	ldr	r1, [r4, #24]
 8005874:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005876:	430a      	orrs	r2, r1
 8005878:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800587a:	6a21      	ldr	r1, [r4, #32]
 800587c:	69e2      	ldr	r2, [r4, #28]
 800587e:	430a      	orrs	r2, r1
 8005880:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8005882:	2201      	movs	r2, #1
 8005884:	6819      	ldr	r1, [r3, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 800588a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800588c:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800588e:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005890:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005892:	3442      	adds	r4, #66	; 0x42
 8005894:	7020      	strb	r0, [r4, #0]
}
 8005896:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005898:	2284      	movs	r2, #132	; 0x84
 800589a:	0212      	lsls	r2, r2, #8
 800589c:	4332      	orrs	r2, r6
 800589e:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80058a0:	2802      	cmp	r0, #2
 80058a2:	d1db      	bne.n	800585c <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80058a4:	2280      	movs	r2, #128	; 0x80
 80058a6:	0112      	lsls	r2, r2, #4
 80058a8:	605a      	str	r2, [r3, #4]
 80058aa:	e7d7      	b.n	800585c <HAL_I2C_Init+0x50>
 80058ac:	f0ffffff 	.word	0xf0ffffff
 80058b0:	ffff7fff 	.word	0xffff7fff
 80058b4:	02008000 	.word	0x02008000

080058b8 <HAL_I2C_Master_Transmit_DMA>:
{
 80058b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ba:	b087      	sub	sp, #28
 80058bc:	9105      	str	r1, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80058be:	0001      	movs	r1, r0
 80058c0:	3141      	adds	r1, #65	; 0x41
{
 80058c2:	4694      	mov	ip, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80058c4:	780a      	ldrb	r2, [r1, #0]
{
 80058c6:	0004      	movs	r4, r0
    return HAL_BUSY;
 80058c8:	2502      	movs	r5, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80058ca:	2a20      	cmp	r2, #32
 80058cc:	d154      	bne.n	8005978 <HAL_I2C_Master_Transmit_DMA+0xc0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80058ce:	6802      	ldr	r2, [r0, #0]
 80058d0:	2080      	movs	r0, #128	; 0x80
 80058d2:	6996      	ldr	r6, [r2, #24]
 80058d4:	0200      	lsls	r0, r0, #8
 80058d6:	0037      	movs	r7, r6
 80058d8:	4007      	ands	r7, r0
 80058da:	4206      	tst	r6, r0
 80058dc:	d14c      	bne.n	8005978 <HAL_I2C_Master_Transmit_DMA+0xc0>
    __HAL_LOCK(hi2c);
 80058de:	0020      	movs	r0, r4
 80058e0:	3040      	adds	r0, #64	; 0x40
 80058e2:	7806      	ldrb	r6, [r0, #0]
 80058e4:	2e01      	cmp	r6, #1
 80058e6:	d047      	beq.n	8005978 <HAL_I2C_Master_Transmit_DMA+0xc0>
 80058e8:	3d01      	subs	r5, #1
 80058ea:	7005      	strb	r5, [r0, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80058ec:	2021      	movs	r0, #33	; 0x21
 80058ee:	7008      	strb	r0, [r1, #0]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80058f0:	3101      	adds	r1, #1
 80058f2:	9103      	str	r1, [sp, #12]
 80058f4:	2110      	movs	r1, #16
 80058f6:	9803      	ldr	r0, [sp, #12]
 80058f8:	7001      	strb	r1, [r0, #0]
    hi2c->pBuffPtr    = pData;
 80058fa:	4661      	mov	r1, ip
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80058fc:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->XferCount   = Size;
 80058fe:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005900:	4b36      	ldr	r3, [pc, #216]	; (80059dc <HAL_I2C_Master_Transmit_DMA+0x124>)
    hi2c->pBuffPtr    = pData;
 8005902:	6261      	str	r1, [r4, #36]	; 0x24
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005904:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005906:	4b36      	ldr	r3, [pc, #216]	; (80059e0 <HAL_I2C_Master_Transmit_DMA+0x128>)
 8005908:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800590a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800590c:	2bff      	cmp	r3, #255	; 0xff
 800590e:	d836      	bhi.n	800597e <HAL_I2C_Master_Transmit_DMA+0xc6>
      xfermode = I2C_AUTOEND_MODE;
 8005910:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 8005912:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      xfermode = I2C_AUTOEND_MODE;
 8005914:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8005916:	b2ad      	uxth	r5, r5
      xfermode = I2C_AUTOEND_MODE;
 8005918:	0026      	movs	r6, r4
      xfermode = I2C_RELOAD_MODE;
 800591a:	9304      	str	r3, [sp, #16]
 800591c:	8525      	strh	r5, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 800591e:	3640      	adds	r6, #64	; 0x40
 8005920:	2d00      	cmp	r5, #0
 8005922:	d049      	beq.n	80059b8 <HAL_I2C_Master_Transmit_DMA+0x100>
      if (hi2c->hdmatx != NULL)
 8005924:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005926:	2800      	cmp	r0, #0
 8005928:	d02d      	beq.n	8005986 <HAL_I2C_Master_Transmit_DMA+0xce>
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800592a:	2700      	movs	r7, #0
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 800592c:	4b2d      	ldr	r3, [pc, #180]	; (80059e4 <HAL_I2C_Master_Transmit_DMA+0x12c>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800592e:	4661      	mov	r1, ip
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8005930:	6283      	str	r3, [r0, #40]	; 0x28
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005932:	4b2d      	ldr	r3, [pc, #180]	; (80059e8 <HAL_I2C_Master_Transmit_DMA+0x130>)
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005934:	62c7      	str	r7, [r0, #44]	; 0x2c
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8005936:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8005938:	6347      	str	r7, [r0, #52]	; 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800593a:	002b      	movs	r3, r5
 800593c:	3228      	adds	r2, #40	; 0x28
 800593e:	f7ff fc4f 	bl	80051e0 <HAL_DMA_Start_IT>
 8005942:	0005      	movs	r5, r0
      if (dmaxferstatus == HAL_OK)
 8005944:	42b8      	cmp	r0, r7
 8005946:	d12b      	bne.n	80059a0 <HAL_I2C_Master_Transmit_DMA+0xe8>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8005948:	8d27      	ldrh	r7, [r4, #40]	; 0x28
 800594a:	4b28      	ldr	r3, [pc, #160]	; (80059ec <HAL_I2C_Master_Transmit_DMA+0x134>)
 800594c:	b2fa      	uxtb	r2, r7
 800594e:	0020      	movs	r0, r4
 8005950:	9905      	ldr	r1, [sp, #20]
 8005952:	9300      	str	r3, [sp, #0]
 8005954:	9b04      	ldr	r3, [sp, #16]
 8005956:	f7ff fedb 	bl	8005710 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 800595a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800595c:	2110      	movs	r1, #16
        hi2c->XferCount -= hi2c->XferSize;
 800595e:	1bdb      	subs	r3, r3, r7
 8005960:	b29b      	uxth	r3, r3
 8005962:	8563      	strh	r3, [r4, #42]	; 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005964:	0020      	movs	r0, r4
        __HAL_UNLOCK(hi2c);
 8005966:	7035      	strb	r5, [r6, #0]
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005968:	f7ff fee8 	bl	800573c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800596c:	2380      	movs	r3, #128	; 0x80
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	01db      	lsls	r3, r3, #7
 8005972:	6811      	ldr	r1, [r2, #0]
 8005974:	430b      	orrs	r3, r1
 8005976:	6013      	str	r3, [r2, #0]
}
 8005978:	0028      	movs	r0, r5
 800597a:	b007      	add	sp, #28
 800597c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      xfermode = I2C_RELOAD_MODE;
 800597e:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005980:	25ff      	movs	r5, #255	; 0xff
      xfermode = I2C_RELOAD_MODE;
 8005982:	045b      	lsls	r3, r3, #17
 8005984:	e7c8      	b.n	8005918 <HAL_I2C_Master_Transmit_DMA+0x60>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005986:	0023      	movs	r3, r4
 8005988:	2220      	movs	r2, #32
 800598a:	3341      	adds	r3, #65	; 0x41
 800598c:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800598e:	9b03      	ldr	r3, [sp, #12]
 8005990:	7018      	strb	r0, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005992:	2380      	movs	r3, #128	; 0x80
 8005994:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005996:	4313      	orrs	r3, r2
 8005998:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800599a:	7030      	strb	r0, [r6, #0]
        return HAL_ERROR;
 800599c:	2501      	movs	r5, #1
 800599e:	e7eb      	b.n	8005978 <HAL_I2C_Master_Transmit_DMA+0xc0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80059a0:	0023      	movs	r3, r4
 80059a2:	2220      	movs	r2, #32
 80059a4:	3341      	adds	r3, #65	; 0x41
 80059a6:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80059a8:	9b03      	ldr	r3, [sp, #12]
 80059aa:	701f      	strb	r7, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80059ac:	2310      	movs	r3, #16
 80059ae:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80059b0:	4313      	orrs	r3, r2
 80059b2:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 80059b4:	7037      	strb	r7, [r6, #0]
 80059b6:	e7f1      	b.n	800599c <HAL_I2C_Master_Transmit_DMA+0xe4>
      hi2c->XferISR = I2C_Master_ISR_IT;
 80059b8:	4b0d      	ldr	r3, [pc, #52]	; (80059f0 <HAL_I2C_Master_Transmit_DMA+0x138>)
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059ba:	0020      	movs	r0, r4
      hi2c->XferISR = I2C_Master_ISR_IT;
 80059bc:	6363      	str	r3, [r4, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80059be:	4b0b      	ldr	r3, [pc, #44]	; (80059ec <HAL_I2C_Master_Transmit_DMA+0x134>)
 80059c0:	9905      	ldr	r1, [sp, #20]
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	2380      	movs	r3, #128	; 0x80
 80059c6:	002a      	movs	r2, r5
 80059c8:	049b      	lsls	r3, r3, #18
 80059ca:	f7ff fea1 	bl	8005710 <I2C_TransferConfig>
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80059ce:	2101      	movs	r1, #1
 80059d0:	0020      	movs	r0, r4
      __HAL_UNLOCK(hi2c);
 80059d2:	7035      	strb	r5, [r6, #0]
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80059d4:	f7ff feb2 	bl	800573c <I2C_Enable_IRQ>
 80059d8:	e7ce      	b.n	8005978 <HAL_I2C_Master_Transmit_DMA+0xc0>
 80059da:	46c0      	nop			; (mov r8, r8)
 80059dc:	ffff0000 	.word	0xffff0000
 80059e0:	080061c1 	.word	0x080061c1
 80059e4:	080062e1 	.word	0x080062e1
 80059e8:	080062c9 	.word	0x080062c9
 80059ec:	80002000 	.word	0x80002000
 80059f0:	08005f4d 	.word	0x08005f4d

080059f4 <HAL_I2C_Master_Receive_DMA>:
{
 80059f4:	4694      	mov	ip, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80059f6:	0002      	movs	r2, r0
{
 80059f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059fa:	b087      	sub	sp, #28
 80059fc:	9105      	str	r1, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80059fe:	3241      	adds	r2, #65	; 0x41
 8005a00:	7811      	ldrb	r1, [r2, #0]
{
 8005a02:	0004      	movs	r4, r0
    return HAL_BUSY;
 8005a04:	2502      	movs	r5, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a06:	2920      	cmp	r1, #32
 8005a08:	d154      	bne.n	8005ab4 <HAL_I2C_Master_Receive_DMA+0xc0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005a0a:	6801      	ldr	r1, [r0, #0]
 8005a0c:	2080      	movs	r0, #128	; 0x80
 8005a0e:	698e      	ldr	r6, [r1, #24]
 8005a10:	0200      	lsls	r0, r0, #8
 8005a12:	0037      	movs	r7, r6
 8005a14:	4007      	ands	r7, r0
 8005a16:	4206      	tst	r6, r0
 8005a18:	d14c      	bne.n	8005ab4 <HAL_I2C_Master_Receive_DMA+0xc0>
    __HAL_LOCK(hi2c);
 8005a1a:	0020      	movs	r0, r4
 8005a1c:	3040      	adds	r0, #64	; 0x40
 8005a1e:	7806      	ldrb	r6, [r0, #0]
 8005a20:	2e01      	cmp	r6, #1
 8005a22:	d047      	beq.n	8005ab4 <HAL_I2C_Master_Receive_DMA+0xc0>
 8005a24:	3d01      	subs	r5, #1
 8005a26:	7005      	strb	r5, [r0, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005a28:	2022      	movs	r0, #34	; 0x22
 8005a2a:	7010      	strb	r0, [r2, #0]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005a2c:	3201      	adds	r2, #1
 8005a2e:	9203      	str	r2, [sp, #12]
 8005a30:	2210      	movs	r2, #16
 8005a32:	9803      	ldr	r0, [sp, #12]
 8005a34:	7002      	strb	r2, [r0, #0]
    hi2c->pBuffPtr    = pData;
 8005a36:	4662      	mov	r2, ip
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a38:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->XferCount   = Size;
 8005a3a:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a3c:	4b36      	ldr	r3, [pc, #216]	; (8005b18 <HAL_I2C_Master_Receive_DMA+0x124>)
    hi2c->pBuffPtr    = pData;
 8005a3e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a40:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005a42:	4b36      	ldr	r3, [pc, #216]	; (8005b1c <HAL_I2C_Master_Receive_DMA+0x128>)
 8005a44:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a46:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005a48:	2bff      	cmp	r3, #255	; 0xff
 8005a4a:	d836      	bhi.n	8005aba <HAL_I2C_Master_Receive_DMA+0xc6>
      xfermode = I2C_AUTOEND_MODE;
 8005a4c:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 8005a4e:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
      xfermode = I2C_AUTOEND_MODE;
 8005a50:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8005a52:	b2ad      	uxth	r5, r5
      xfermode = I2C_AUTOEND_MODE;
 8005a54:	0026      	movs	r6, r4
      xfermode = I2C_RELOAD_MODE;
 8005a56:	9304      	str	r3, [sp, #16]
 8005a58:	8525      	strh	r5, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 8005a5a:	3640      	adds	r6, #64	; 0x40
 8005a5c:	2d00      	cmp	r5, #0
 8005a5e:	d049      	beq.n	8005af4 <HAL_I2C_Master_Receive_DMA+0x100>
      if (hi2c->hdmarx != NULL)
 8005a60:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005a62:	2800      	cmp	r0, #0
 8005a64:	d02d      	beq.n	8005ac2 <HAL_I2C_Master_Receive_DMA+0xce>
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005a66:	2700      	movs	r7, #0
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8005a68:	4b2d      	ldr	r3, [pc, #180]	; (8005b20 <HAL_I2C_Master_Receive_DMA+0x12c>)
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005a6a:	4662      	mov	r2, ip
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8005a6c:	6283      	str	r3, [r0, #40]	; 0x28
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005a6e:	4b2d      	ldr	r3, [pc, #180]	; (8005b24 <HAL_I2C_Master_Receive_DMA+0x130>)
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8005a70:	62c7      	str	r7, [r0, #44]	; 0x2c
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8005a72:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8005a74:	6347      	str	r7, [r0, #52]	; 0x34
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005a76:	002b      	movs	r3, r5
 8005a78:	3124      	adds	r1, #36	; 0x24
 8005a7a:	f7ff fbb1 	bl	80051e0 <HAL_DMA_Start_IT>
 8005a7e:	0005      	movs	r5, r0
      if (dmaxferstatus == HAL_OK)
 8005a80:	42b8      	cmp	r0, r7
 8005a82:	d12b      	bne.n	8005adc <HAL_I2C_Master_Receive_DMA+0xe8>
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005a84:	8d27      	ldrh	r7, [r4, #40]	; 0x28
 8005a86:	4b28      	ldr	r3, [pc, #160]	; (8005b28 <HAL_I2C_Master_Receive_DMA+0x134>)
 8005a88:	b2fa      	uxtb	r2, r7
 8005a8a:	0020      	movs	r0, r4
 8005a8c:	9905      	ldr	r1, [sp, #20]
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	9b04      	ldr	r3, [sp, #16]
 8005a92:	f7ff fe3d 	bl	8005710 <I2C_TransferConfig>
        hi2c->XferCount -= hi2c->XferSize;
 8005a96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005a98:	2110      	movs	r1, #16
        hi2c->XferCount -= hi2c->XferSize;
 8005a9a:	1bdb      	subs	r3, r3, r7
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	8563      	strh	r3, [r4, #42]	; 0x2a
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005aa0:	0020      	movs	r0, r4
        __HAL_UNLOCK(hi2c);
 8005aa2:	7035      	strb	r5, [r6, #0]
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8005aa4:	f7ff fe4a 	bl	800573c <I2C_Enable_IRQ>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005aa8:	2380      	movs	r3, #128	; 0x80
 8005aaa:	6822      	ldr	r2, [r4, #0]
 8005aac:	021b      	lsls	r3, r3, #8
 8005aae:	6811      	ldr	r1, [r2, #0]
 8005ab0:	430b      	orrs	r3, r1
 8005ab2:	6013      	str	r3, [r2, #0]
}
 8005ab4:	0028      	movs	r0, r5
 8005ab6:	b007      	add	sp, #28
 8005ab8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      xfermode = I2C_RELOAD_MODE;
 8005aba:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005abc:	25ff      	movs	r5, #255	; 0xff
      xfermode = I2C_RELOAD_MODE;
 8005abe:	045b      	lsls	r3, r3, #17
 8005ac0:	e7c8      	b.n	8005a54 <HAL_I2C_Master_Receive_DMA+0x60>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005ac2:	0023      	movs	r3, r4
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	3341      	adds	r3, #65	; 0x41
 8005ac8:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005aca:	9b03      	ldr	r3, [sp, #12]
 8005acc:	7018      	strb	r0, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005ace:	2380      	movs	r3, #128	; 0x80
 8005ad0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8005ad6:	7030      	strb	r0, [r6, #0]
        return HAL_ERROR;
 8005ad8:	2501      	movs	r5, #1
 8005ada:	e7eb      	b.n	8005ab4 <HAL_I2C_Master_Receive_DMA+0xc0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8005adc:	0023      	movs	r3, r4
 8005ade:	2220      	movs	r2, #32
 8005ae0:	3341      	adds	r3, #65	; 0x41
 8005ae2:	701a      	strb	r2, [r3, #0]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005ae4:	9b03      	ldr	r3, [sp, #12]
 8005ae6:	701f      	strb	r7, [r3, #0]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8005ae8:	2310      	movs	r3, #16
 8005aea:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005aec:	4313      	orrs	r3, r2
 8005aee:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8005af0:	7037      	strb	r7, [r6, #0]
 8005af2:	e7f1      	b.n	8005ad8 <HAL_I2C_Master_Receive_DMA+0xe4>
      hi2c->XferISR = I2C_Master_ISR_IT;
 8005af4:	4b0d      	ldr	r3, [pc, #52]	; (8005b2c <HAL_I2C_Master_Receive_DMA+0x138>)
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005af6:	0020      	movs	r0, r4
      hi2c->XferISR = I2C_Master_ISR_IT;
 8005af8:	6363      	str	r3, [r4, #52]	; 0x34
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005afa:	4b0b      	ldr	r3, [pc, #44]	; (8005b28 <HAL_I2C_Master_Receive_DMA+0x134>)
 8005afc:	9905      	ldr	r1, [sp, #20]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	2380      	movs	r3, #128	; 0x80
 8005b02:	002a      	movs	r2, r5
 8005b04:	049b      	lsls	r3, r3, #18
 8005b06:	f7ff fe03 	bl	8005710 <I2C_TransferConfig>
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	0020      	movs	r0, r4
      __HAL_UNLOCK(hi2c);
 8005b0e:	7035      	strb	r5, [r6, #0]
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005b10:	f7ff fe14 	bl	800573c <I2C_Enable_IRQ>
 8005b14:	e7ce      	b.n	8005ab4 <HAL_I2C_Master_Receive_DMA+0xc0>
 8005b16:	46c0      	nop			; (mov r8, r8)
 8005b18:	ffff0000 	.word	0xffff0000
 8005b1c:	080061c1 	.word	0x080061c1
 8005b20:	08006331 	.word	0x08006331
 8005b24:	080062c9 	.word	0x080062c9
 8005b28:	80002400 	.word	0x80002400
 8005b2c:	08005f4d 	.word	0x08005f4d

08005b30 <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005b30:	6803      	ldr	r3, [r0, #0]
{
 8005b32:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005b34:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005b36:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8005b38:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d000      	beq.n	8005b40 <HAL_I2C_EV_IRQHandler+0x10>
    hi2c->XferISR(hi2c, itflags, itsources);
 8005b3e:	4798      	blx	r3
}
 8005b40:	bd10      	pop	{r4, pc}

08005b42 <HAL_I2C_MasterTxCpltCallback>:
 8005b42:	4770      	bx	lr

08005b44 <HAL_I2C_MasterRxCpltCallback>:
 8005b44:	4770      	bx	lr

08005b46 <I2C_ITMasterSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b46:	0003      	movs	r3, r0
{
 8005b48:	b570      	push	{r4, r5, r6, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b4a:	2500      	movs	r5, #0
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	0006      	movs	r6, r0
 8005b50:	3342      	adds	r3, #66	; 0x42
 8005b52:	701d      	strb	r5, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b54:	3b01      	subs	r3, #1
 8005b56:	7819      	ldrb	r1, [r3, #0]
{
 8005b58:	0004      	movs	r4, r0
 8005b5a:	3640      	adds	r6, #64	; 0x40
    hi2c->State         = HAL_I2C_STATE_READY;
 8005b5c:	701a      	strb	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b5e:	2921      	cmp	r1, #33	; 0x21
 8005b60:	d10a      	bne.n	8005b78 <I2C_ITMasterSeqCplt+0x32>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005b62:	2311      	movs	r3, #17
    hi2c->XferISR       = NULL;
 8005b64:	6345      	str	r5, [r0, #52]	; 0x34
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005b66:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005b68:	3920      	subs	r1, #32
 8005b6a:	f7ff fe2b 	bl	80057c4 <I2C_Disable_IRQ>
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b6e:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8005b70:	7035      	strb	r5, [r6, #0]
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b72:	f7ff ffe6 	bl	8005b42 <HAL_I2C_MasterTxCpltCallback>
}
 8005b76:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005b78:	2312      	movs	r3, #18
    hi2c->XferISR       = NULL;
 8005b7a:	6345      	str	r5, [r0, #52]	; 0x34
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005b7c:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005b7e:	2102      	movs	r1, #2
 8005b80:	f7ff fe20 	bl	80057c4 <I2C_Disable_IRQ>
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005b84:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8005b86:	7035      	strb	r5, [r6, #0]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005b88:	f7ff ffdc 	bl	8005b44 <HAL_I2C_MasterRxCpltCallback>
}
 8005b8c:	e7f3      	b.n	8005b76 <I2C_ITMasterSeqCplt+0x30>

08005b8e <HAL_I2C_SlaveTxCpltCallback>:
 8005b8e:	4770      	bx	lr

08005b90 <HAL_I2C_SlaveRxCpltCallback>:
 8005b90:	4770      	bx	lr
	...

08005b94 <I2C_ITSlaveSeqCplt>:
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b94:	0001      	movs	r1, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005b96:	6803      	ldr	r3, [r0, #0]
{
 8005b98:	b510      	push	{r4, lr}
 8005b9a:	0004      	movs	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b9c:	2000      	movs	r0, #0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005b9e:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba0:	3142      	adds	r1, #66	; 0x42
 8005ba2:	7008      	strb	r0, [r1, #0]
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005ba4:	0451      	lsls	r1, r2, #17
 8005ba6:	d518      	bpl.n	8005bda <I2C_ITSlaveSeqCplt+0x46>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005ba8:	681a      	ldr	r2, [r3, #0]
 8005baa:	4918      	ldr	r1, [pc, #96]	; (8005c0c <I2C_ITSlaveSeqCplt+0x78>)
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005bac:	400a      	ands	r2, r1
 8005bae:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005bb0:	0023      	movs	r3, r4
 8005bb2:	3341      	adds	r3, #65	; 0x41
 8005bb4:	781a      	ldrb	r2, [r3, #0]
 8005bb6:	2a29      	cmp	r2, #41	; 0x29
 8005bb8:	d114      	bne.n	8005be4 <I2C_ITSlaveSeqCplt+0x50>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005bba:	3a01      	subs	r2, #1
 8005bbc:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005bbe:	2321      	movs	r3, #33	; 0x21
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005bc0:	0020      	movs	r0, r4
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005bc2:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	f7ff fdfd 	bl	80057c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005bca:	0023      	movs	r3, r4
 8005bcc:	2200      	movs	r2, #0
 8005bce:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005bd0:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8005bd2:	701a      	strb	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005bd4:	f7ff ffdb 	bl	8005b8e <HAL_I2C_SlaveTxCpltCallback>
}
 8005bd8:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005bda:	0412      	lsls	r2, r2, #16
 8005bdc:	d5e8      	bpl.n	8005bb0 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	490b      	ldr	r1, [pc, #44]	; (8005c10 <I2C_ITSlaveSeqCplt+0x7c>)
 8005be2:	e7e3      	b.n	8005bac <I2C_ITSlaveSeqCplt+0x18>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005be4:	781a      	ldrb	r2, [r3, #0]
 8005be6:	2a2a      	cmp	r2, #42	; 0x2a
 8005be8:	d1f6      	bne.n	8005bd8 <I2C_ITSlaveSeqCplt+0x44>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005bea:	3a02      	subs	r2, #2
 8005bec:	701a      	strb	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005bee:	2322      	movs	r3, #34	; 0x22
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005bf0:	0020      	movs	r0, r4
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005bf2:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005bf4:	2102      	movs	r1, #2
 8005bf6:	f7ff fde5 	bl	80057c4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005bfa:	0023      	movs	r3, r4
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c00:	0020      	movs	r0, r4
    __HAL_UNLOCK(hi2c);
 8005c02:	701a      	strb	r2, [r3, #0]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c04:	f7ff ffc4 	bl	8005b90 <HAL_I2C_SlaveRxCpltCallback>
}
 8005c08:	e7e6      	b.n	8005bd8 <I2C_ITSlaveSeqCplt+0x44>
 8005c0a:	46c0      	nop			; (mov r8, r8)
 8005c0c:	ffffbfff 	.word	0xffffbfff
 8005c10:	ffff7fff 	.word	0xffff7fff

08005c14 <HAL_I2C_AddrCallback>:
}
 8005c14:	4770      	bx	lr

08005c16 <I2C_ITAddrCplt.constprop.0>:
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c16:	0003      	movs	r3, r0
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8005c18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c1a:	2228      	movs	r2, #40	; 0x28
 8005c1c:	3341      	adds	r3, #65	; 0x41
 8005c1e:	781b      	ldrb	r3, [r3, #0]
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 8005c20:	0004      	movs	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 8005c22:	6801      	ldr	r1, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005c24:	4013      	ands	r3, r2
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d13c      	bne.n	8005ca4 <I2C_ITAddrCplt.constprop.0+0x8e>
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005c2a:	27fe      	movs	r7, #254	; 0xfe
    transferdirection = I2C_GET_DIR(hi2c);
 8005c2c:	698d      	ldr	r5, [r1, #24]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005c2e:	698e      	ldr	r6, [r1, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005c30:	688b      	ldr	r3, [r1, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005c32:	68ca      	ldr	r2, [r1, #12]
    transferdirection = I2C_GET_DIR(hi2c);
 8005c34:	03ed      	lsls	r5, r5, #15
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005c36:	9201      	str	r2, [sp, #4]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c38:	68c2      	ldr	r2, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005c3a:	0c36      	lsrs	r6, r6, #16
    transferdirection = I2C_GET_DIR(hi2c);
 8005c3c:	0fed      	lsrs	r5, r5, #31
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005c3e:	403e      	ands	r6, r7
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c40:	2a02      	cmp	r2, #2
 8005c42:	d125      	bne.n	8005c90 <I2C_ITAddrCplt.constprop.0+0x7a>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005c44:	059b      	lsls	r3, r3, #22
 8005c46:	0d9a      	lsrs	r2, r3, #22
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005c48:	0f5b      	lsrs	r3, r3, #29
 8005c4a:	4073      	eors	r3, r6
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	2606      	movs	r6, #6
 8005c50:	4030      	ands	r0, r6
 8005c52:	4233      	tst	r3, r6
 8005c54:	d110      	bne.n	8005c78 <I2C_ITAddrCplt.constprop.0+0x62>
        hi2c->AddrEventCount++;
 8005c56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c58:	3301      	adds	r3, #1
 8005c5a:	64a3      	str	r3, [r4, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005c5c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d109      	bne.n	8005c76 <I2C_ITAddrCplt.constprop.0+0x60>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c62:	199b      	adds	r3, r3, r6
          hi2c->AddrEventCount = 0U;
 8005c64:	64a0      	str	r0, [r4, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c66:	61cb      	str	r3, [r1, #28]
          __HAL_UNLOCK(hi2c);
 8005c68:	0023      	movs	r3, r4
 8005c6a:	3340      	adds	r3, #64	; 0x40
 8005c6c:	7018      	strb	r0, [r3, #0]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005c6e:	0029      	movs	r1, r5
 8005c70:	0020      	movs	r0, r4
 8005c72:	f7ff ffcf 	bl	8005c14 <HAL_I2C_AddrCallback>
}
 8005c76:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005c78:	2180      	movs	r1, #128	; 0x80
 8005c7a:	0020      	movs	r0, r4
 8005c7c:	0209      	lsls	r1, r1, #8
 8005c7e:	f7ff fda1 	bl	80057c4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005c82:	0023      	movs	r3, r4
 8005c84:	2200      	movs	r2, #0
 8005c86:	3340      	adds	r3, #64	; 0x40
 8005c88:	701a      	strb	r2, [r3, #0]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005c8a:	9a01      	ldr	r2, [sp, #4]
 8005c8c:	403a      	ands	r2, r7
 8005c8e:	e7ee      	b.n	8005c6e <I2C_ITAddrCplt.constprop.0+0x58>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005c90:	2180      	movs	r1, #128	; 0x80
 8005c92:	0209      	lsls	r1, r1, #8
 8005c94:	f7ff fd96 	bl	80057c4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005c98:	0023      	movs	r3, r4
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	3340      	adds	r3, #64	; 0x40
 8005c9e:	701a      	strb	r2, [r3, #0]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005ca0:	0032      	movs	r2, r6
 8005ca2:	e7e4      	b.n	8005c6e <I2C_ITAddrCplt.constprop.0+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005ca4:	2308      	movs	r3, #8
 8005ca6:	61cb      	str	r3, [r1, #28]
    __HAL_UNLOCK(hi2c);
 8005ca8:	2300      	movs	r3, #0
 8005caa:	3440      	adds	r4, #64	; 0x40
 8005cac:	7023      	strb	r3, [r4, #0]
}
 8005cae:	e7e2      	b.n	8005c76 <I2C_ITAddrCplt.constprop.0+0x60>

08005cb0 <HAL_I2C_ListenCpltCallback>:
 8005cb0:	4770      	bx	lr
	...

08005cb4 <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cb4:	4b18      	ldr	r3, [pc, #96]	; (8005d18 <I2C_ITListenCplt+0x64>)
{
 8005cb6:	b510      	push	{r4, lr}
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005cb8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cba:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8005cbc:	0002      	movs	r2, r0
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cbe:	6303      	str	r3, [r0, #48]	; 0x30
{
 8005cc0:	0004      	movs	r4, r0
  hi2c->State = HAL_I2C_STATE_READY;
 8005cc2:	2020      	movs	r0, #32
 8005cc4:	3241      	adds	r2, #65	; 0x41
 8005cc6:	7010      	strb	r0, [r2, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cc8:	7053      	strb	r3, [r2, #1]
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005cca:	2204      	movs	r2, #4
  hi2c->XferISR = NULL;
 8005ccc:	6363      	str	r3, [r4, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005cce:	4211      	tst	r1, r2
 8005cd0:	d012      	beq.n	8005cf8 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005cd2:	6823      	ldr	r3, [r4, #0]
 8005cd4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005cd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cd8:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8005cda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005cdc:	3301      	adds	r3, #1
 8005cde:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8005ce0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d008      	beq.n	8005cf8 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8005cea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005cec:	3b01      	subs	r3, #1
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cf2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005cf4:	431a      	orrs	r2, r3
 8005cf6:	6462      	str	r2, [r4, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005cf8:	0020      	movs	r0, r4
 8005cfa:	4908      	ldr	r1, [pc, #32]	; (8005d1c <I2C_ITListenCplt+0x68>)
 8005cfc:	f7ff fd62 	bl	80057c4 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d00:	2210      	movs	r2, #16
 8005d02:	6823      	ldr	r3, [r4, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 8005d04:	0020      	movs	r0, r4
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d06:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8005d08:	0023      	movs	r3, r4
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	3340      	adds	r3, #64	; 0x40
 8005d0e:	701a      	strb	r2, [r3, #0]
  HAL_I2C_ListenCpltCallback(hi2c);
 8005d10:	f7ff ffce 	bl	8005cb0 <HAL_I2C_ListenCpltCallback>
}
 8005d14:	bd10      	pop	{r4, pc}
 8005d16:	46c0      	nop			; (mov r8, r8)
 8005d18:	ffff0000 	.word	0xffff0000
 8005d1c:	00008003 	.word	0x00008003

08005d20 <HAL_I2C_MemTxCpltCallback>:
 8005d20:	4770      	bx	lr

08005d22 <HAL_I2C_MemRxCpltCallback>:
 8005d22:	4770      	bx	lr

08005d24 <HAL_I2C_ErrorCallback>:
 8005d24:	4770      	bx	lr

08005d26 <HAL_I2C_AbortCpltCallback>:
 8005d26:	4770      	bx	lr

08005d28 <I2C_TreatErrorCallback>:
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d28:	0001      	movs	r1, r0
 8005d2a:	0002      	movs	r2, r0
{
 8005d2c:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005d2e:	3141      	adds	r1, #65	; 0x41
 8005d30:	780c      	ldrb	r4, [r1, #0]
 8005d32:	2300      	movs	r3, #0
 8005d34:	3240      	adds	r2, #64	; 0x40
 8005d36:	2c60      	cmp	r4, #96	; 0x60
 8005d38:	d106      	bne.n	8005d48 <I2C_TreatErrorCallback+0x20>
    hi2c->State = HAL_I2C_STATE_READY;
 8005d3a:	3c40      	subs	r4, #64	; 0x40
 8005d3c:	700c      	strb	r4, [r1, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d3e:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005d40:	7013      	strb	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8005d42:	f7ff fff0 	bl	8005d26 <HAL_I2C_AbortCpltCallback>
}
 8005d46:	bd10      	pop	{r4, pc}
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d48:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005d4a:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8005d4c:	f7ff ffea 	bl	8005d24 <HAL_I2C_ErrorCallback>
}
 8005d50:	e7f9      	b.n	8005d46 <I2C_TreatErrorCallback+0x1e>
	...

08005d54 <I2C_ITError>:
{
 8005d54:	b570      	push	{r4, r5, r6, lr}
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d56:	0005      	movs	r5, r0
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d58:	2200      	movs	r2, #0
{
 8005d5a:	0004      	movs	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d5c:	3541      	adds	r5, #65	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d5e:	3042      	adds	r0, #66	; 0x42
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d60:	782b      	ldrb	r3, [r5, #0]
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005d62:	7002      	strb	r2, [r0, #0]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d64:	483a      	ldr	r0, [pc, #232]	; (8005e50 <I2C_ITError+0xfc>)
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005d66:	3b28      	subs	r3, #40	; 0x28
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d68:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005d6a:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8005d6c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005d6e:	430a      	orrs	r2, r1
 8005d70:	6462      	str	r2, [r4, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d82b      	bhi.n	8005dce <I2C_ITError+0x7a>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005d76:	2103      	movs	r1, #3
 8005d78:	0020      	movs	r0, r4
 8005d7a:	f7ff fd23 	bl	80057c4 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005d7e:	2328      	movs	r3, #40	; 0x28
 8005d80:	702b      	strb	r3, [r5, #0]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d82:	4b34      	ldr	r3, [pc, #208]	; (8005e54 <I2C_ITError+0x100>)
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005d84:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005d86:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8005d88:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005d8a:	2800      	cmp	r0, #0
 8005d8c:	d040      	beq.n	8005e10 <I2C_ITError+0xbc>
 8005d8e:	001a      	movs	r2, r3
 8005d90:	2110      	movs	r1, #16
 8005d92:	3a11      	subs	r2, #17
 8005d94:	438a      	bics	r2, r1
 8005d96:	d13b      	bne.n	8005e10 <I2C_ITError+0xbc>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005d98:	6823      	ldr	r3, [r4, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	0452      	lsls	r2, r2, #17
 8005d9e:	d503      	bpl.n	8005da8 <I2C_ITError+0x54>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	492d      	ldr	r1, [pc, #180]	; (8005e58 <I2C_ITError+0x104>)
 8005da4:	400a      	ands	r2, r1
 8005da6:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005da8:	f7ff fac4 	bl	8005334 <HAL_DMA_GetState>
 8005dac:	2801      	cmp	r0, #1
 8005dae:	d02b      	beq.n	8005e08 <I2C_ITError+0xb4>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005db0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8005db2:	4b2a      	ldr	r3, [pc, #168]	; (8005e5c <I2C_ITError+0x108>)
      __HAL_UNLOCK(hi2c);
 8005db4:	2200      	movs	r2, #0
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005db6:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 8005db8:	0023      	movs	r3, r4
 8005dba:	3340      	adds	r3, #64	; 0x40
 8005dbc:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005dbe:	f7ff fa4d 	bl	800525c <HAL_DMA_Abort_IT>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d023      	beq.n	8005e0e <I2C_ITError+0xba>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005dc6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005dc8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8005dca:	4798      	blx	r3
}
 8005dcc:	e01f      	b.n	8005e0e <I2C_ITError+0xba>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005dce:	0020      	movs	r0, r4
 8005dd0:	4923      	ldr	r1, [pc, #140]	; (8005e60 <I2C_ITError+0x10c>)
 8005dd2:	f7ff fcf7 	bl	80057c4 <I2C_Disable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8005dd6:	0020      	movs	r0, r4
 8005dd8:	f7ff fc8c 	bl	80056f4 <I2C_Flush_TXDR>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005ddc:	782b      	ldrb	r3, [r5, #0]
 8005dde:	2b60      	cmp	r3, #96	; 0x60
 8005de0:	d010      	beq.n	8005e04 <I2C_ITError+0xb0>
      hi2c->State         = HAL_I2C_STATE_READY;
 8005de2:	2220      	movs	r2, #32
 8005de4:	702a      	strb	r2, [r5, #0]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005de6:	6823      	ldr	r3, [r4, #0]
 8005de8:	6999      	ldr	r1, [r3, #24]
 8005dea:	4211      	tst	r1, r2
 8005dec:	d00a      	beq.n	8005e04 <I2C_ITError+0xb0>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005dee:	6999      	ldr	r1, [r3, #24]
 8005df0:	3a10      	subs	r2, #16
 8005df2:	4211      	tst	r1, r2
 8005df4:	d004      	beq.n	8005e00 <I2C_ITError+0xac>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005df6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005df8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005dfa:	3a0c      	subs	r2, #12
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	6462      	str	r2, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e00:	2220      	movs	r2, #32
 8005e02:	61da      	str	r2, [r3, #28]
    hi2c->XferISR       = NULL;
 8005e04:	2300      	movs	r3, #0
 8005e06:	e7bd      	b.n	8005d84 <I2C_ITError+0x30>
      I2C_TreatErrorCallback(hi2c);
 8005e08:	0020      	movs	r0, r4
 8005e0a:	f7ff ff8d 	bl	8005d28 <I2C_TreatErrorCallback>
}
 8005e0e:	bd70      	pop	{r4, r5, r6, pc}
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8005e10:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d0f8      	beq.n	8005e08 <I2C_ITError+0xb4>
 8005e16:	2210      	movs	r2, #16
 8005e18:	3b12      	subs	r3, #18
 8005e1a:	4393      	bics	r3, r2
 8005e1c:	d1f4      	bne.n	8005e08 <I2C_ITError+0xb4>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	0412      	lsls	r2, r2, #16
 8005e24:	d503      	bpl.n	8005e2e <I2C_ITError+0xda>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	490e      	ldr	r1, [pc, #56]	; (8005e64 <I2C_ITError+0x110>)
 8005e2a:	400a      	ands	r2, r1
 8005e2c:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005e2e:	f7ff fa81 	bl	8005334 <HAL_DMA_GetState>
 8005e32:	2801      	cmp	r0, #1
 8005e34:	d0e8      	beq.n	8005e08 <I2C_ITError+0xb4>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e36:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005e38:	4b08      	ldr	r3, [pc, #32]	; (8005e5c <I2C_ITError+0x108>)
      __HAL_UNLOCK(hi2c);
 8005e3a:	2200      	movs	r2, #0
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005e3c:	6343      	str	r3, [r0, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 8005e3e:	0023      	movs	r3, r4
 8005e40:	3340      	adds	r3, #64	; 0x40
 8005e42:	701a      	strb	r2, [r3, #0]
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005e44:	f7ff fa0a 	bl	800525c <HAL_DMA_Abort_IT>
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d0e0      	beq.n	8005e0e <I2C_ITError+0xba>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005e4c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005e4e:	e7bb      	b.n	8005dc8 <I2C_ITError+0x74>
 8005e50:	ffff0000 	.word	0xffff0000
 8005e54:	0800661d 	.word	0x0800661d
 8005e58:	ffffbfff 	.word	0xffffbfff
 8005e5c:	08006741 	.word	0x08006741
 8005e60:	00008003 	.word	0x00008003
 8005e64:	ffff7fff 	.word	0xffff7fff

08005e68 <I2C_ITMasterCplt>:
{
 8005e68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e6a:	2320      	movs	r3, #32
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e6c:	0005      	movs	r5, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e6e:	6806      	ldr	r6, [r0, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e70:	3541      	adds	r5, #65	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e72:	61f3      	str	r3, [r6, #28]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e74:	782b      	ldrb	r3, [r5, #0]
{
 8005e76:	0004      	movs	r4, r0
 8005e78:	000f      	movs	r7, r1
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e7a:	2b21      	cmp	r3, #33	; 0x21
 8005e7c:	d12b      	bne.n	8005ed6 <I2C_ITMasterCplt+0x6e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005e7e:	2101      	movs	r1, #1
 8005e80:	f7ff fca0 	bl	80057c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005e84:	2311      	movs	r3, #17
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e86:	6323      	str	r3, [r4, #48]	; 0x30
  I2C_RESET_CR2(hi2c);
 8005e88:	6873      	ldr	r3, [r6, #4]
 8005e8a:	4a2e      	ldr	r2, [pc, #184]	; (8005f44 <I2C_ITMasterCplt+0xdc>)
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	6073      	str	r3, [r6, #4]
  hi2c->XferISR       = NULL;
 8005e90:	2300      	movs	r3, #0
 8005e92:	6363      	str	r3, [r4, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005e94:	4b2c      	ldr	r3, [pc, #176]	; (8005f48 <I2C_ITMasterCplt+0xe0>)
 8005e96:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005e98:	2310      	movs	r3, #16
 8005e9a:	421f      	tst	r7, r3
 8005e9c:	d004      	beq.n	8005ea8 <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005e9e:	61f3      	str	r3, [r6, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ea0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005ea2:	3b0c      	subs	r3, #12
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005ea8:	782b      	ldrb	r3, [r5, #0]
 8005eaa:	2b60      	cmp	r3, #96	; 0x60
 8005eac:	d105      	bne.n	8005eba <I2C_ITMasterCplt+0x52>
 8005eae:	077f      	lsls	r7, r7, #29
 8005eb0:	d503      	bpl.n	8005eba <I2C_ITMasterCplt+0x52>
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005eb2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	9301      	str	r3, [sp, #4]
    UNUSED(tmpreg);
 8005eb8:	9b01      	ldr	r3, [sp, #4]
  I2C_Flush_TXDR(hi2c);
 8005eba:	0020      	movs	r0, r4
 8005ebc:	f7ff fc1a 	bl	80056f4 <I2C_Flush_TXDR>
  tmperror = hi2c->ErrorCode;
 8005ec0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005ec2:	782a      	ldrb	r2, [r5, #0]
 8005ec4:	2a60      	cmp	r2, #96	; 0x60
 8005ec6:	d001      	beq.n	8005ecc <I2C_ITMasterCplt+0x64>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00c      	beq.n	8005ee6 <I2C_ITMasterCplt+0x7e>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005ecc:	0020      	movs	r0, r4
 8005ece:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005ed0:	f7ff ff40 	bl	8005d54 <I2C_ITError>
}
 8005ed4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ed6:	782b      	ldrb	r3, [r5, #0]
 8005ed8:	2b22      	cmp	r3, #34	; 0x22
 8005eda:	d1d5      	bne.n	8005e88 <I2C_ITMasterCplt+0x20>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005edc:	2102      	movs	r1, #2
 8005ede:	f7ff fc71 	bl	80057c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ee2:	2312      	movs	r3, #18
 8005ee4:	e7cf      	b.n	8005e86 <I2C_ITMasterCplt+0x1e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ee6:	782a      	ldrb	r2, [r5, #0]
 8005ee8:	2a21      	cmp	r2, #33	; 0x21
 8005eea:	d113      	bne.n	8005f14 <I2C_ITMasterCplt+0xac>
    hi2c->State = HAL_I2C_STATE_READY;
 8005eec:	3a01      	subs	r2, #1
 8005eee:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ef0:	0022      	movs	r2, r4
 8005ef2:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ef4:	6323      	str	r3, [r4, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ef6:	3242      	adds	r2, #66	; 0x42
 8005ef8:	7810      	ldrb	r0, [r2, #0]
 8005efa:	3140      	adds	r1, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005efc:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8005efe:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f00:	2840      	cmp	r0, #64	; 0x40
 8005f02:	d103      	bne.n	8005f0c <I2C_ITMasterCplt+0xa4>
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005f04:	0020      	movs	r0, r4
 8005f06:	f7ff ff0b 	bl	8005d20 <HAL_I2C_MemTxCpltCallback>
 8005f0a:	e7e3      	b.n	8005ed4 <I2C_ITMasterCplt+0x6c>
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f0c:	0020      	movs	r0, r4
 8005f0e:	f7ff fe18 	bl	8005b42 <HAL_I2C_MasterTxCpltCallback>
 8005f12:	e7df      	b.n	8005ed4 <I2C_ITMasterCplt+0x6c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005f14:	782a      	ldrb	r2, [r5, #0]
 8005f16:	2a22      	cmp	r2, #34	; 0x22
 8005f18:	d1dc      	bne.n	8005ed4 <I2C_ITMasterCplt+0x6c>
    hi2c->State = HAL_I2C_STATE_READY;
 8005f1a:	3a02      	subs	r2, #2
 8005f1c:	702a      	strb	r2, [r5, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f1e:	0022      	movs	r2, r4
 8005f20:	0021      	movs	r1, r4
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f22:	6323      	str	r3, [r4, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f24:	3242      	adds	r2, #66	; 0x42
 8005f26:	7810      	ldrb	r0, [r2, #0]
 8005f28:	3140      	adds	r1, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f2a:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 8005f2c:	700b      	strb	r3, [r1, #0]
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f2e:	2840      	cmp	r0, #64	; 0x40
 8005f30:	d103      	bne.n	8005f3a <I2C_ITMasterCplt+0xd2>
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005f32:	0020      	movs	r0, r4
 8005f34:	f7ff fef5 	bl	8005d22 <HAL_I2C_MemRxCpltCallback>
 8005f38:	e7cc      	b.n	8005ed4 <I2C_ITMasterCplt+0x6c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005f3a:	0020      	movs	r0, r4
 8005f3c:	f7ff fe02 	bl	8005b44 <HAL_I2C_MasterRxCpltCallback>
}
 8005f40:	e7c8      	b.n	8005ed4 <I2C_ITMasterCplt+0x6c>
 8005f42:	46c0      	nop			; (mov r8, r8)
 8005f44:	fe00e800 	.word	0xfe00e800
 8005f48:	ffff0000 	.word	0xffff0000

08005f4c <I2C_Master_ISR_IT>:
{
 8005f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8005f4e:	0007      	movs	r7, r0
 8005f50:	3740      	adds	r7, #64	; 0x40
 8005f52:	783b      	ldrb	r3, [r7, #0]
{
 8005f54:	0004      	movs	r4, r0
 8005f56:	000d      	movs	r5, r1
 8005f58:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 8005f5a:	2002      	movs	r0, #2
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d01a      	beq.n	8005f96 <I2C_Master_ISR_IT+0x4a>
 8005f60:	2301      	movs	r3, #1
 8005f62:	703b      	strb	r3, [r7, #0]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005f64:	330f      	adds	r3, #15
 8005f66:	4219      	tst	r1, r3
 8005f68:	d016      	beq.n	8005f98 <I2C_Master_ISR_IT+0x4c>
 8005f6a:	421a      	tst	r2, r3
 8005f6c:	d014      	beq.n	8005f98 <I2C_Master_ISR_IT+0x4c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f6e:	6822      	ldr	r2, [r4, #0]
    I2C_Flush_TXDR(hi2c);
 8005f70:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f72:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f74:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005f76:	3b0c      	subs	r3, #12
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	6463      	str	r3, [r4, #68]	; 0x44
    I2C_Flush_TXDR(hi2c);
 8005f7c:	f7ff fbba 	bl	80056f4 <I2C_Flush_TXDR>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005f80:	2320      	movs	r3, #32
 8005f82:	421d      	tst	r5, r3
 8005f84:	d005      	beq.n	8005f92 <I2C_Master_ISR_IT+0x46>
 8005f86:	421e      	tst	r6, r3
 8005f88:	d003      	beq.n	8005f92 <I2C_Master_ISR_IT+0x46>
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8005f8a:	0029      	movs	r1, r5
 8005f8c:	0020      	movs	r0, r4
 8005f8e:	f7ff ff6b 	bl	8005e68 <I2C_ITMasterCplt>
  __HAL_UNLOCK(hi2c);
 8005f92:	2000      	movs	r0, #0
 8005f94:	7038      	strb	r0, [r7, #0]
}
 8005f96:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005f98:	2304      	movs	r3, #4
 8005f9a:	421d      	tst	r5, r3
 8005f9c:	d011      	beq.n	8005fc2 <I2C_Master_ISR_IT+0x76>
 8005f9e:	421e      	tst	r6, r3
 8005fa0:	d00f      	beq.n	8005fc2 <I2C_Master_ISR_IT+0x76>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005fa2:	439d      	bics	r5, r3
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fa4:	6823      	ldr	r3, [r4, #0]
 8005fa6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005faa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fac:	6a63      	ldr	r3, [r4, #36]	; 0x24
    hi2c->pBuffPtr++;
 8005fae:	3301      	adds	r3, #1
 8005fb0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferSize--;
 8005fb2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferCount--;
 8005fb8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005fba:	3b01      	subs	r3, #1
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	8563      	strh	r3, [r4, #42]	; 0x2a
 8005fc0:	e7de      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005fc2:	2302      	movs	r3, #2
 8005fc4:	421d      	tst	r5, r3
 8005fc6:	d006      	beq.n	8005fd6 <I2C_Master_ISR_IT+0x8a>
 8005fc8:	421e      	tst	r6, r3
 8005fca:	d004      	beq.n	8005fd6 <I2C_Master_ISR_IT+0x8a>
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fce:	6822      	ldr	r2, [r4, #0]
 8005fd0:	7819      	ldrb	r1, [r3, #0]
 8005fd2:	6291      	str	r1, [r2, #40]	; 0x28
 8005fd4:	e7eb      	b.n	8005fae <I2C_Master_ISR_IT+0x62>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005fd6:	2340      	movs	r3, #64	; 0x40
 8005fd8:	062a      	lsls	r2, r5, #24
 8005fda:	d533      	bpl.n	8006044 <I2C_Master_ISR_IT+0xf8>
 8005fdc:	421e      	tst	r6, r3
 8005fde:	d031      	beq.n	8006044 <I2C_Master_ISR_IT+0xf8>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fe0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005fe2:	6823      	ldr	r3, [r4, #0]
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fe4:	2a00      	cmp	r2, #0
 8005fe6:	d021      	beq.n	800602c <I2C_Master_ISR_IT+0xe0>
 8005fe8:	8d20      	ldrh	r0, [r4, #40]	; 0x28
 8005fea:	2800      	cmp	r0, #0
 8005fec:	d11e      	bne.n	800602c <I2C_Master_ISR_IT+0xe0>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005fee:	6859      	ldr	r1, [r3, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ff0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005ff2:	0589      	lsls	r1, r1, #22
 8005ff4:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ff6:	2bff      	cmp	r3, #255	; 0xff
 8005ff8:	d908      	bls.n	800600c <I2C_Master_ISR_IT+0xc0>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ffa:	22ff      	movs	r2, #255	; 0xff
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005ffc:	2380      	movs	r3, #128	; 0x80
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ffe:	8522      	strh	r2, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006000:	9000      	str	r0, [sp, #0]
 8006002:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006004:	0020      	movs	r0, r4
 8006006:	f7ff fb83 	bl	8005710 <I2C_TransferConfig>
 800600a:	e7b9      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
        hi2c->XferSize = hi2c->XferCount;
 800600c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800600e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8006010:	b292      	uxth	r2, r2
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006012:	469c      	mov	ip, r3
 8006014:	4b17      	ldr	r3, [pc, #92]	; (8006074 <I2C_Master_ISR_IT+0x128>)
        hi2c->XferSize = hi2c->XferCount;
 8006016:	8522      	strh	r2, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006018:	b2d2      	uxtb	r2, r2
 800601a:	459c      	cmp	ip, r3
 800601c:	d002      	beq.n	8006024 <I2C_Master_ISR_IT+0xd8>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800601e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006020:	9000      	str	r0, [sp, #0]
 8006022:	e7ef      	b.n	8006004 <I2C_Master_ISR_IT+0xb8>
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006024:	2380      	movs	r3, #128	; 0x80
 8006026:	9000      	str	r0, [sp, #0]
 8006028:	049b      	lsls	r3, r3, #18
 800602a:	e7eb      	b.n	8006004 <I2C_Master_ISR_IT+0xb8>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	019b      	lsls	r3, r3, #6
 8006030:	d403      	bmi.n	800603a <I2C_Master_ISR_IT+0xee>
        I2C_ITMasterSeqCplt(hi2c);
 8006032:	0020      	movs	r0, r4
 8006034:	f7ff fd87 	bl	8005b46 <I2C_ITMasterSeqCplt>
 8006038:	e7a2      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800603a:	2140      	movs	r1, #64	; 0x40
 800603c:	0020      	movs	r0, r4
 800603e:	f7ff fe89 	bl	8005d54 <I2C_ITError>
 8006042:	e79d      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006044:	421d      	tst	r5, r3
 8006046:	d09b      	beq.n	8005f80 <I2C_Master_ISR_IT+0x34>
 8006048:	421e      	tst	r6, r3
 800604a:	d100      	bne.n	800604e <I2C_Master_ISR_IT+0x102>
 800604c:	e798      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
    if (hi2c->XferCount == 0U)
 800604e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1f2      	bne.n	800603a <I2C_Master_ISR_IT+0xee>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006054:	6823      	ldr	r3, [r4, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	0192      	lsls	r2, r2, #6
 800605a:	d500      	bpl.n	800605e <I2C_Master_ISR_IT+0x112>
 800605c:	e790      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800605e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006060:	4a04      	ldr	r2, [pc, #16]	; (8006074 <I2C_Master_ISR_IT+0x128>)
 8006062:	4291      	cmp	r1, r2
 8006064:	d1e5      	bne.n	8006032 <I2C_Master_ISR_IT+0xe6>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006066:	2280      	movs	r2, #128	; 0x80
 8006068:	6859      	ldr	r1, [r3, #4]
 800606a:	01d2      	lsls	r2, r2, #7
 800606c:	430a      	orrs	r2, r1
 800606e:	605a      	str	r2, [r3, #4]
 8006070:	e786      	b.n	8005f80 <I2C_Master_ISR_IT+0x34>
 8006072:	46c0      	nop			; (mov r8, r8)
 8006074:	ffff0000 	.word	0xffff0000

08006078 <I2C_Mem_ISR_DMA>:
{
 8006078:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __HAL_LOCK(hi2c);
 800607a:	0005      	movs	r5, r0
 800607c:	3540      	adds	r5, #64	; 0x40
 800607e:	782b      	ldrb	r3, [r5, #0]
{
 8006080:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 8006082:	2002      	movs	r0, #2
 8006084:	2b01      	cmp	r3, #1
 8006086:	d015      	beq.n	80060b4 <I2C_Mem_ISR_DMA+0x3c>
 8006088:	2301      	movs	r3, #1
 800608a:	702b      	strb	r3, [r5, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800608c:	330f      	adds	r3, #15
 800608e:	4219      	tst	r1, r3
 8006090:	d011      	beq.n	80060b6 <I2C_Mem_ISR_DMA+0x3e>
 8006092:	421a      	tst	r2, r3
 8006094:	d00f      	beq.n	80060b6 <I2C_Mem_ISR_DMA+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006096:	6822      	ldr	r2, [r4, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006098:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800609a:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800609c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800609e:	3b0c      	subs	r3, #12
 80060a0:	4313      	orrs	r3, r2
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80060a2:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060a4:	6463      	str	r3, [r4, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80060a6:	f7ff fb49 	bl	800573c <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 80060aa:	0020      	movs	r0, r4
 80060ac:	f7ff fb22 	bl	80056f4 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 80060b0:	2000      	movs	r0, #0
 80060b2:	7028      	strb	r0, [r5, #0]
}
 80060b4:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80060b6:	2302      	movs	r3, #2
 80060b8:	4219      	tst	r1, r3
 80060ba:	d008      	beq.n	80060ce <I2C_Mem_ISR_DMA+0x56>
 80060bc:	421a      	tst	r2, r3
 80060be:	d006      	beq.n	80060ce <I2C_Mem_ISR_DMA+0x56>
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80060c0:	6823      	ldr	r3, [r4, #0]
 80060c2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80060c4:	629a      	str	r2, [r3, #40]	; 0x28
    hi2c->Memaddress = 0xFFFFFFFFU;
 80060c6:	2301      	movs	r3, #1
 80060c8:	425b      	negs	r3, r3
 80060ca:	6523      	str	r3, [r4, #80]	; 0x50
 80060cc:	e7f0      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80060ce:	2640      	movs	r6, #64	; 0x40
 80060d0:	060b      	lsls	r3, r1, #24
 80060d2:	d537      	bpl.n	8006144 <I2C_Mem_ISR_DMA+0xcc>
 80060d4:	4232      	tst	r2, r6
 80060d6:	d035      	beq.n	8006144 <I2C_Mem_ISR_DMA+0xcc>
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80060d8:	2110      	movs	r1, #16
 80060da:	0020      	movs	r0, r4
 80060dc:	f7ff fb2e 	bl	800573c <I2C_Enable_IRQ>
    if (hi2c->XferCount != 0U)
 80060e0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d029      	beq.n	800613a <I2C_Mem_ISR_DMA+0xc2>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80060e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80060e8:	2bff      	cmp	r3, #255	; 0xff
 80060ea:	d91b      	bls.n	8006124 <I2C_Mem_ISR_DMA+0xac>
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80060ec:	2300      	movs	r3, #0
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80060ee:	22ff      	movs	r2, #255	; 0xff
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	2380      	movs	r3, #128	; 0x80
 80060f4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80060f6:	8522      	strh	r2, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80060f8:	b289      	uxth	r1, r1
 80060fa:	045b      	lsls	r3, r3, #17
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80060fc:	0020      	movs	r0, r4
 80060fe:	f7ff fb07 	bl	8005710 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8006102:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006104:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006106:	1a9b      	subs	r3, r3, r2
 8006108:	b29b      	uxth	r3, r3
 800610a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800610c:	0023      	movs	r3, r4
 800610e:	3341      	adds	r3, #65	; 0x41
 8006110:	781a      	ldrb	r2, [r3, #0]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006112:	6823      	ldr	r3, [r4, #0]
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006114:	6819      	ldr	r1, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006116:	2a22      	cmp	r2, #34	; 0x22
 8006118:	d141      	bne.n	800619e <I2C_Mem_ISR_DMA+0x126>
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800611a:	2280      	movs	r2, #128	; 0x80
 800611c:	0212      	lsls	r2, r2, #8
 800611e:	430a      	orrs	r2, r1
 8006120:	601a      	str	r2, [r3, #0]
 8006122:	e7c5      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006124:	2300      	movs	r3, #0
 8006126:	9300      	str	r3, [sp, #0]
 8006128:	2380      	movs	r3, #128	; 0x80
        hi2c->XferSize = hi2c->XferCount;
 800612a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800612c:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
        hi2c->XferSize = hi2c->XferCount;
 800612e:	b292      	uxth	r2, r2
 8006130:	8522      	strh	r2, [r4, #40]	; 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006132:	b289      	uxth	r1, r1
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	049b      	lsls	r3, r3, #18
 8006138:	e7e0      	b.n	80060fc <I2C_Mem_ISR_DMA+0x84>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800613a:	0031      	movs	r1, r6
 800613c:	0020      	movs	r0, r4
 800613e:	f7ff fe09 	bl	8005d54 <I2C_ITError>
 8006142:	e7b5      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006144:	4231      	tst	r1, r6
 8006146:	d02d      	beq.n	80061a4 <I2C_Mem_ISR_DMA+0x12c>
 8006148:	4232      	tst	r2, r6
 800614a:	d02b      	beq.n	80061a4 <I2C_Mem_ISR_DMA+0x12c>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800614c:	0026      	movs	r6, r4
 800614e:	3641      	adds	r6, #65	; 0x41
 8006150:	7833      	ldrb	r3, [r6, #0]
      direction = I2C_GENERATE_START_READ;
 8006152:	3b22      	subs	r3, #34	; 0x22
 8006154:	1e5a      	subs	r2, r3, #1
 8006156:	4193      	sbcs	r3, r2
 8006158:	425b      	negs	r3, r3
 800615a:	4a18      	ldr	r2, [pc, #96]	; (80061bc <I2C_Mem_ISR_DMA+0x144>)
 800615c:	0a9b      	lsrs	r3, r3, #10
 800615e:	029b      	lsls	r3, r3, #10
 8006160:	189b      	adds	r3, r3, r2
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006162:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006164:	2aff      	cmp	r2, #255	; 0xff
 8006166:	d910      	bls.n	800618a <I2C_Mem_ISR_DMA+0x112>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006168:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	2380      	movs	r3, #128	; 0x80
 800616e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006170:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006172:	b289      	uxth	r1, r1
 8006174:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006176:	0020      	movs	r0, r4
 8006178:	f7ff faca 	bl	8005710 <I2C_TransferConfig>
    hi2c->XferCount -= hi2c->XferSize;
 800617c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800617e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8006180:	1a9b      	subs	r3, r3, r2
 8006182:	b29b      	uxth	r3, r3
 8006184:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006186:	7832      	ldrb	r2, [r6, #0]
 8006188:	e7c3      	b.n	8006112 <I2C_Mem_ISR_DMA+0x9a>
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800618a:	9300      	str	r3, [sp, #0]
 800618c:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 800618e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006190:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
      hi2c->XferSize = hi2c->XferCount;
 8006192:	b292      	uxth	r2, r2
 8006194:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006196:	b289      	uxth	r1, r1
 8006198:	b2d2      	uxtb	r2, r2
 800619a:	049b      	lsls	r3, r3, #18
 800619c:	e7eb      	b.n	8006176 <I2C_Mem_ISR_DMA+0xfe>
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800619e:	2280      	movs	r2, #128	; 0x80
 80061a0:	01d2      	lsls	r2, r2, #7
 80061a2:	e7bc      	b.n	800611e <I2C_Mem_ISR_DMA+0xa6>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80061a4:	2320      	movs	r3, #32
 80061a6:	4219      	tst	r1, r3
 80061a8:	d100      	bne.n	80061ac <I2C_Mem_ISR_DMA+0x134>
 80061aa:	e781      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
 80061ac:	421a      	tst	r2, r3
 80061ae:	d100      	bne.n	80061b2 <I2C_Mem_ISR_DMA+0x13a>
 80061b0:	e77e      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
    I2C_ITMasterCplt(hi2c, ITFlags);
 80061b2:	0020      	movs	r0, r4
 80061b4:	f7ff fe58 	bl	8005e68 <I2C_ITMasterCplt>
 80061b8:	e77a      	b.n	80060b0 <I2C_Mem_ISR_DMA+0x38>
 80061ba:	46c0      	nop			; (mov r8, r8)
 80061bc:	80002400 	.word	0x80002400

080061c0 <I2C_Master_ISR_DMA>:
{
 80061c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 80061c2:	0006      	movs	r6, r0
 80061c4:	3640      	adds	r6, #64	; 0x40
 80061c6:	7833      	ldrb	r3, [r6, #0]
{
 80061c8:	0004      	movs	r4, r0
  __HAL_LOCK(hi2c);
 80061ca:	2002      	movs	r0, #2
 80061cc:	2b01      	cmp	r3, #1
 80061ce:	d015      	beq.n	80061fc <I2C_Master_ISR_DMA+0x3c>
 80061d0:	2301      	movs	r3, #1
 80061d2:	7033      	strb	r3, [r6, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80061d4:	330f      	adds	r3, #15
 80061d6:	4219      	tst	r1, r3
 80061d8:	d011      	beq.n	80061fe <I2C_Master_ISR_DMA+0x3e>
 80061da:	421a      	tst	r2, r3
 80061dc:	d00f      	beq.n	80061fe <I2C_Master_ISR_DMA+0x3e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061de:	6822      	ldr	r2, [r4, #0]
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80061e0:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061e2:	61d3      	str	r3, [r2, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80061e6:	3b0c      	subs	r3, #12
 80061e8:	4313      	orrs	r3, r2
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80061ea:	2120      	movs	r1, #32
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061ec:	6463      	str	r3, [r4, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80061ee:	f7ff faa5 	bl	800573c <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 80061f2:	0020      	movs	r0, r4
 80061f4:	f7ff fa7e 	bl	80056f4 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 80061f8:	2000      	movs	r0, #0
 80061fa:	7030      	strb	r0, [r6, #0]
}
 80061fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80061fe:	2340      	movs	r3, #64	; 0x40
 8006200:	0608      	lsls	r0, r1, #24
 8006202:	d541      	bpl.n	8006288 <I2C_Master_ISR_DMA+0xc8>
 8006204:	421a      	tst	r2, r3
 8006206:	d03f      	beq.n	8006288 <I2C_Master_ISR_DMA+0xc8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8006208:	6825      	ldr	r5, [r4, #0]
 800620a:	682a      	ldr	r2, [r5, #0]
 800620c:	439a      	bics	r2, r3
 800620e:	602a      	str	r2, [r5, #0]
    if (hi2c->XferCount != 0U)
 8006210:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006212:	2b00      	cmp	r3, #0
 8006214:	d02c      	beq.n	8006270 <I2C_Master_ISR_DMA+0xb0>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006216:	6869      	ldr	r1, [r5, #4]
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006218:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800621a:	0589      	lsls	r1, r1, #22
 800621c:	0d89      	lsrs	r1, r1, #22
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800621e:	2bff      	cmp	r3, #255	; 0xff
 8006220:	d918      	bls.n	8006254 <I2C_Master_ISR_DMA+0x94>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006222:	23ff      	movs	r3, #255	; 0xff
 8006224:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8006226:	2380      	movs	r3, #128	; 0x80
 8006228:	045b      	lsls	r3, r3, #17
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800622a:	2000      	movs	r0, #0
 800622c:	8d27      	ldrh	r7, [r4, #40]	; 0x28
 800622e:	9000      	str	r0, [sp, #0]
 8006230:	b2fa      	uxtb	r2, r7
 8006232:	0020      	movs	r0, r4
 8006234:	f7ff fa6c 	bl	8005710 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8006238:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800623a:	1bdb      	subs	r3, r3, r7
 800623c:	b29b      	uxth	r3, r3
 800623e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006240:	3441      	adds	r4, #65	; 0x41
 8006242:	7823      	ldrb	r3, [r4, #0]
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8006244:	682a      	ldr	r2, [r5, #0]
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006246:	2b22      	cmp	r3, #34	; 0x22
 8006248:	d10f      	bne.n	800626a <I2C_Master_ISR_DMA+0xaa>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800624a:	2380      	movs	r3, #128	; 0x80
 800624c:	021b      	lsls	r3, r3, #8
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800624e:	4313      	orrs	r3, r2
 8006250:	602b      	str	r3, [r5, #0]
 8006252:	e7d1      	b.n	80061f8 <I2C_Master_ISR_DMA+0x38>
        hi2c->XferSize = hi2c->XferCount;
 8006254:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006256:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        hi2c->XferSize = hi2c->XferCount;
 8006258:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800625a:	4b1a      	ldr	r3, [pc, #104]	; (80062c4 <I2C_Master_ISR_DMA+0x104>)
 800625c:	429a      	cmp	r2, r3
 800625e:	d001      	beq.n	8006264 <I2C_Master_ISR_DMA+0xa4>
          xfermode = hi2c->XferOptions;
 8006260:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006262:	e7e2      	b.n	800622a <I2C_Master_ISR_DMA+0x6a>
          xfermode = I2C_AUTOEND_MODE;
 8006264:	2380      	movs	r3, #128	; 0x80
 8006266:	049b      	lsls	r3, r3, #18
 8006268:	e7df      	b.n	800622a <I2C_Master_ISR_DMA+0x6a>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800626a:	2380      	movs	r3, #128	; 0x80
 800626c:	01db      	lsls	r3, r3, #7
 800626e:	e7ee      	b.n	800624e <I2C_Master_ISR_DMA+0x8e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006270:	686b      	ldr	r3, [r5, #4]
 8006272:	019b      	lsls	r3, r3, #6
 8006274:	d403      	bmi.n	800627e <I2C_Master_ISR_DMA+0xbe>
        I2C_ITMasterSeqCplt(hi2c);
 8006276:	0020      	movs	r0, r4
 8006278:	f7ff fc65 	bl	8005b46 <I2C_ITMasterSeqCplt>
 800627c:	e7bc      	b.n	80061f8 <I2C_Master_ISR_DMA+0x38>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800627e:	2140      	movs	r1, #64	; 0x40
 8006280:	0020      	movs	r0, r4
 8006282:	f7ff fd67 	bl	8005d54 <I2C_ITError>
 8006286:	e7b7      	b.n	80061f8 <I2C_Master_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8006288:	4219      	tst	r1, r3
 800628a:	d012      	beq.n	80062b2 <I2C_Master_ISR_DMA+0xf2>
 800628c:	421a      	tst	r2, r3
 800628e:	d010      	beq.n	80062b2 <I2C_Master_ISR_DMA+0xf2>
    if (hi2c->XferCount == 0U)
 8006290:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1f3      	bne.n	800627e <I2C_Master_ISR_DMA+0xbe>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006296:	6822      	ldr	r2, [r4, #0]
 8006298:	6853      	ldr	r3, [r2, #4]
 800629a:	019b      	lsls	r3, r3, #6
 800629c:	d4ac      	bmi.n	80061f8 <I2C_Master_ISR_DMA+0x38>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800629e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80062a0:	4b08      	ldr	r3, [pc, #32]	; (80062c4 <I2C_Master_ISR_DMA+0x104>)
 80062a2:	4299      	cmp	r1, r3
 80062a4:	d1e7      	bne.n	8006276 <I2C_Master_ISR_DMA+0xb6>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80062a6:	2380      	movs	r3, #128	; 0x80
 80062a8:	6851      	ldr	r1, [r2, #4]
 80062aa:	01db      	lsls	r3, r3, #7
 80062ac:	430b      	orrs	r3, r1
 80062ae:	6053      	str	r3, [r2, #4]
 80062b0:	e7a2      	b.n	80061f8 <I2C_Master_ISR_DMA+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80062b2:	2320      	movs	r3, #32
 80062b4:	4219      	tst	r1, r3
 80062b6:	d09f      	beq.n	80061f8 <I2C_Master_ISR_DMA+0x38>
 80062b8:	421a      	tst	r2, r3
 80062ba:	d09d      	beq.n	80061f8 <I2C_Master_ISR_DMA+0x38>
    I2C_ITMasterCplt(hi2c, ITFlags);
 80062bc:	0020      	movs	r0, r4
 80062be:	f7ff fdd3 	bl	8005e68 <I2C_ITMasterCplt>
 80062c2:	e799      	b.n	80061f8 <I2C_Master_ISR_DMA+0x38>
 80062c4:	ffff0000 	.word	0xffff0000

080062c8 <I2C_DMAError>:
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80062c8:	2380      	movs	r3, #128	; 0x80
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062ca:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80062cc:	b510      	push	{r4, lr}
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80062ce:	6802      	ldr	r2, [r0, #0]
 80062d0:	021b      	lsls	r3, r3, #8
 80062d2:	6851      	ldr	r1, [r2, #4]
 80062d4:	430b      	orrs	r3, r1
 80062d6:	6053      	str	r3, [r2, #4]
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80062d8:	2110      	movs	r1, #16
 80062da:	f7ff fd3b 	bl	8005d54 <I2C_ITError>
}
 80062de:	bd10      	pop	{r4, pc}

080062e0 <I2C_DMAMasterTransmitCplt>:
{
 80062e0:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80062e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80062e4:	4911      	ldr	r1, [pc, #68]	; (800632c <I2C_DMAMasterTransmitCplt+0x4c>)
 80062e6:	6822      	ldr	r2, [r4, #0]
 80062e8:	6813      	ldr	r3, [r2, #0]
 80062ea:	400b      	ands	r3, r1
 80062ec:	6013      	str	r3, [r2, #0]
  if (hi2c->XferCount == 0U)
 80062ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80062f0:	2120      	movs	r1, #32
  if (hi2c->XferCount == 0U)
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d016      	beq.n	8006324 <I2C_DMAMasterTransmitCplt+0x44>
    hi2c->pBuffPtr += hi2c->XferSize;
 80062f6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80062f8:	6a61      	ldr	r1, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062fa:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->pBuffPtr += hi2c->XferSize;
 80062fc:	18c9      	adds	r1, r1, r3
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062fe:	23ff      	movs	r3, #255	; 0xff
    hi2c->pBuffPtr += hi2c->XferSize;
 8006300:	6261      	str	r1, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006302:	4298      	cmp	r0, r3
 8006304:	d801      	bhi.n	800630a <I2C_DMAMasterTransmitCplt+0x2a>
      hi2c->XferSize = hi2c->XferCount;
 8006306:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006308:	b29b      	uxth	r3, r3
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800630a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800630c:	8523      	strh	r3, [r4, #40]	; 0x28
 800630e:	3228      	adds	r2, #40	; 0x28
 8006310:	f7fe ff66 	bl	80051e0 <HAL_DMA_Start_IT>
 8006314:	2800      	cmp	r0, #0
 8006316:	d004      	beq.n	8006322 <I2C_DMAMasterTransmitCplt+0x42>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006318:	2110      	movs	r1, #16
 800631a:	0020      	movs	r0, r4
 800631c:	f7ff fd1a 	bl	8005d54 <I2C_ITError>
}
 8006320:	bd10      	pop	{r4, pc}
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006322:	2140      	movs	r1, #64	; 0x40
 8006324:	0020      	movs	r0, r4
 8006326:	f7ff fa09 	bl	800573c <I2C_Enable_IRQ>
}
 800632a:	e7f9      	b.n	8006320 <I2C_DMAMasterTransmitCplt+0x40>
 800632c:	ffffbfff 	.word	0xffffbfff

08006330 <I2C_DMAMasterReceiveCplt>:
{
 8006330:	b510      	push	{r4, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006332:	6a44      	ldr	r4, [r0, #36]	; 0x24
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006334:	4a12      	ldr	r2, [pc, #72]	; (8006380 <I2C_DMAMasterReceiveCplt+0x50>)
 8006336:	6821      	ldr	r1, [r4, #0]
 8006338:	680b      	ldr	r3, [r1, #0]
 800633a:	4013      	ands	r3, r2
 800633c:	600b      	str	r3, [r1, #0]
  if (hi2c->XferCount == 0U)
 800633e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006340:	2b00      	cmp	r3, #0
 8006342:	d104      	bne.n	800634e <I2C_DMAMasterReceiveCplt+0x1e>
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006344:	2120      	movs	r1, #32
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006346:	0020      	movs	r0, r4
 8006348:	f7ff f9f8 	bl	800573c <I2C_Enable_IRQ>
}
 800634c:	e014      	b.n	8006378 <I2C_DMAMasterReceiveCplt+0x48>
    hi2c->pBuffPtr += hi2c->XferSize;
 800634e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006350:	6a62      	ldr	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006352:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
    hi2c->pBuffPtr += hi2c->XferSize;
 8006354:	18d2      	adds	r2, r2, r3
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006356:	23ff      	movs	r3, #255	; 0xff
    hi2c->pBuffPtr += hi2c->XferSize;
 8006358:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800635a:	4298      	cmp	r0, r3
 800635c:	d801      	bhi.n	8006362 <I2C_DMAMasterReceiveCplt+0x32>
      hi2c->XferSize = hi2c->XferCount;
 800635e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006360:	b29b      	uxth	r3, r3
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8006362:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8006364:	8523      	strh	r3, [r4, #40]	; 0x28
 8006366:	3124      	adds	r1, #36	; 0x24
 8006368:	f7fe ff3a 	bl	80051e0 <HAL_DMA_Start_IT>
 800636c:	2800      	cmp	r0, #0
 800636e:	d004      	beq.n	800637a <I2C_DMAMasterReceiveCplt+0x4a>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006370:	2110      	movs	r1, #16
 8006372:	0020      	movs	r0, r4
 8006374:	f7ff fcee 	bl	8005d54 <I2C_ITError>
}
 8006378:	bd10      	pop	{r4, pc}
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800637a:	2140      	movs	r1, #64	; 0x40
 800637c:	e7e3      	b.n	8006346 <I2C_DMAMasterReceiveCplt+0x16>
 800637e:	46c0      	nop			; (mov r8, r8)
 8006380:	ffff7fff 	.word	0xffff7fff

08006384 <HAL_I2C_ER_IRQHandler>:
{
 8006384:	b570      	push	{r4, r5, r6, lr}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006386:	2580      	movs	r5, #128	; 0x80
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006388:	6803      	ldr	r3, [r0, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800638a:	006d      	lsls	r5, r5, #1
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800638c:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800638e:	681a      	ldr	r2, [r3, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006390:	4229      	tst	r1, r5
 8006392:	d006      	beq.n	80063a2 <HAL_I2C_ER_IRQHandler+0x1e>
 8006394:	0614      	lsls	r4, r2, #24
 8006396:	d504      	bpl.n	80063a2 <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8006398:	2401      	movs	r4, #1
 800639a:	6c46      	ldr	r6, [r0, #68]	; 0x44
 800639c:	4334      	orrs	r4, r6
 800639e:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80063a0:	61dd      	str	r5, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80063a2:	2580      	movs	r5, #128	; 0x80
 80063a4:	00ed      	lsls	r5, r5, #3
 80063a6:	4229      	tst	r1, r5
 80063a8:	d006      	beq.n	80063b8 <HAL_I2C_ER_IRQHandler+0x34>
 80063aa:	0614      	lsls	r4, r2, #24
 80063ac:	d504      	bpl.n	80063b8 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80063ae:	2408      	movs	r4, #8
 80063b0:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80063b2:	4334      	orrs	r4, r6
 80063b4:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80063b6:	61dd      	str	r5, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80063b8:	2480      	movs	r4, #128	; 0x80
 80063ba:	00a4      	lsls	r4, r4, #2
 80063bc:	4221      	tst	r1, r4
 80063be:	d006      	beq.n	80063ce <HAL_I2C_ER_IRQHandler+0x4a>
 80063c0:	0612      	lsls	r2, r2, #24
 80063c2:	d504      	bpl.n	80063ce <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80063c4:	2202      	movs	r2, #2
 80063c6:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80063c8:	430a      	orrs	r2, r1
 80063ca:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80063cc:	61dc      	str	r4, [r3, #28]
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80063ce:	230b      	movs	r3, #11
  tmperror = hi2c->ErrorCode;
 80063d0:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80063d2:	4219      	tst	r1, r3
 80063d4:	d001      	beq.n	80063da <HAL_I2C_ER_IRQHandler+0x56>
    I2C_ITError(hi2c, tmperror);
 80063d6:	f7ff fcbd 	bl	8005d54 <I2C_ITError>
}
 80063da:	bd70      	pop	{r4, r5, r6, pc}

080063dc <I2C_ITSlaveCplt.constprop.0>:
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80063dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80063de:	6805      	ldr	r5, [r0, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80063e0:	0006      	movs	r6, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80063e2:	682b      	ldr	r3, [r5, #0]
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80063e4:	9100      	str	r1, [sp, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80063e6:	9301      	str	r3, [sp, #4]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063e8:	2320      	movs	r3, #32
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80063ea:	3641      	adds	r6, #65	; 0x41
 80063ec:	7837      	ldrb	r7, [r6, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063ee:	61eb      	str	r3, [r5, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80063f0:	3b18      	subs	r3, #24
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80063f2:	0004      	movs	r4, r0
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80063f4:	439f      	bics	r7, r3
 80063f6:	2f21      	cmp	r7, #33	; 0x21
 80063f8:	d14e      	bne.n	8006498 <I2C_ITSlaveCplt.constprop.0+0xbc>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80063fa:	493e      	ldr	r1, [pc, #248]	; (80064f4 <I2C_ITSlaveCplt.constprop.0+0x118>)
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80063fc:	0020      	movs	r0, r4
 80063fe:	f7ff f9e1 	bl	80057c4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006402:	6327      	str	r7, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006404:	2780      	movs	r7, #128	; 0x80
 8006406:	686b      	ldr	r3, [r5, #4]
 8006408:	023f      	lsls	r7, r7, #8
 800640a:	433b      	orrs	r3, r7
 800640c:	606b      	str	r3, [r5, #4]
  I2C_RESET_CR2(hi2c);
 800640e:	686b      	ldr	r3, [r5, #4]
 8006410:	4a39      	ldr	r2, [pc, #228]	; (80064f8 <I2C_ITSlaveCplt.constprop.0+0x11c>)
  I2C_Flush_TXDR(hi2c);
 8006412:	0020      	movs	r0, r4
  I2C_RESET_CR2(hi2c);
 8006414:	4013      	ands	r3, r2
 8006416:	606b      	str	r3, [r5, #4]
  I2C_Flush_TXDR(hi2c);
 8006418:	f7ff f96c 	bl	80056f4 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	045b      	lsls	r3, r3, #17
 8006420:	d53e      	bpl.n	80064a0 <I2C_ITSlaveCplt.constprop.0+0xc4>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006422:	682b      	ldr	r3, [r5, #0]
 8006424:	4a35      	ldr	r2, [pc, #212]	; (80064fc <I2C_ITSlaveCplt.constprop.0+0x120>)
 8006426:	4013      	ands	r3, r2
 8006428:	602b      	str	r3, [r5, #0]
    if (hi2c->hdmatx != NULL)
 800642a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    if (hi2c->hdmarx != NULL)
 800642c:	2b00      	cmp	r3, #0
 800642e:	d003      	beq.n	8006438 <I2C_ITSlaveCplt.constprop.0+0x5c>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	b29b      	uxth	r3, r3
 8006436:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006438:	2304      	movs	r3, #4
 800643a:	9a00      	ldr	r2, [sp, #0]
 800643c:	421a      	tst	r2, r3
 800643e:	d010      	beq.n	8006462 <I2C_ITSlaveCplt.constprop.0+0x86>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006440:	439a      	bics	r2, r3
 8006442:	9200      	str	r2, [sp, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006444:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006446:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8006448:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800644a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800644c:	3301      	adds	r3, #1
 800644e:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8006450:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <I2C_ITSlaveCplt.constprop.0+0x86>
      hi2c->XferSize--;
 8006456:	3b01      	subs	r3, #1
 8006458:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800645a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800645c:	3b01      	subs	r3, #1
 800645e:	b29b      	uxth	r3, r3
 8006460:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8006462:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006464:	2b00      	cmp	r3, #0
 8006466:	d003      	beq.n	8006470 <I2C_ITSlaveCplt.constprop.0+0x94>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006468:	2304      	movs	r3, #4
 800646a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800646c:	4313      	orrs	r3, r2
 800646e:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006470:	0023      	movs	r3, r4
 8006472:	2200      	movs	r2, #0
 8006474:	3342      	adds	r3, #66	; 0x42
 8006476:	701a      	strb	r2, [r3, #0]
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006478:	6c65      	ldr	r5, [r4, #68]	; 0x44
  hi2c->XferISR = NULL;
 800647a:	6362      	str	r2, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800647c:	4295      	cmp	r5, r2
 800647e:	d018      	beq.n	80064b2 <I2C_ITSlaveCplt.constprop.0+0xd6>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006480:	0020      	movs	r0, r4
 8006482:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006484:	f7ff fc66 	bl	8005d54 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006488:	7833      	ldrb	r3, [r6, #0]
 800648a:	2b28      	cmp	r3, #40	; 0x28
 800648c:	d103      	bne.n	8006496 <I2C_ITSlaveCplt.constprop.0+0xba>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800648e:	0020      	movs	r0, r4
 8006490:	9900      	ldr	r1, [sp, #0]
 8006492:	f7ff fc0f 	bl	8005cb4 <I2C_ITListenCplt>
}
 8006496:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006498:	2f22      	cmp	r7, #34	; 0x22
 800649a:	d1b3      	bne.n	8006404 <I2C_ITSlaveCplt.constprop.0+0x28>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800649c:	4918      	ldr	r1, [pc, #96]	; (8006500 <I2C_ITSlaveCplt.constprop.0+0x124>)
 800649e:	e7ad      	b.n	80063fc <I2C_ITSlaveCplt.constprop.0+0x20>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80064a0:	9b01      	ldr	r3, [sp, #4]
 80064a2:	423b      	tst	r3, r7
 80064a4:	d0c8      	beq.n	8006438 <I2C_ITSlaveCplt.constprop.0+0x5c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80064a6:	682b      	ldr	r3, [r5, #0]
 80064a8:	4a16      	ldr	r2, [pc, #88]	; (8006504 <I2C_ITSlaveCplt.constprop.0+0x128>)
 80064aa:	4013      	ands	r3, r2
 80064ac:	602b      	str	r3, [r5, #0]
    if (hi2c->hdmarx != NULL)
 80064ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80064b0:	e7bc      	b.n	800642c <I2C_ITSlaveCplt.constprop.0+0x50>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80064b2:	0027      	movs	r7, r4
 80064b4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80064b6:	4a14      	ldr	r2, [pc, #80]	; (8006508 <I2C_ITSlaveCplt.constprop.0+0x12c>)
 80064b8:	3740      	adds	r7, #64	; 0x40
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00c      	beq.n	80064d8 <I2C_ITSlaveCplt.constprop.0+0xfc>
    I2C_ITSlaveSeqCplt(hi2c);
 80064be:	0020      	movs	r0, r4
 80064c0:	f7ff fb68 	bl	8005b94 <I2C_ITSlaveSeqCplt>
    hi2c->State = HAL_I2C_STATE_READY;
 80064c4:	2320      	movs	r3, #32
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064c6:	4a10      	ldr	r2, [pc, #64]	; (8006508 <I2C_ITSlaveCplt.constprop.0+0x12c>)
    HAL_I2C_ListenCpltCallback(hi2c);
 80064c8:	0020      	movs	r0, r4
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064ca:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80064cc:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80064ce:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80064d0:	703d      	strb	r5, [r7, #0]
    HAL_I2C_ListenCpltCallback(hi2c);
 80064d2:	f7ff fbed 	bl	8005cb0 <HAL_I2C_ListenCpltCallback>
 80064d6:	e7de      	b.n	8006496 <I2C_ITSlaveCplt.constprop.0+0xba>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80064d8:	2320      	movs	r3, #32
 80064da:	7832      	ldrb	r2, [r6, #0]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80064dc:	0020      	movs	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80064de:	7033      	strb	r3, [r6, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 80064e0:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80064e2:	703d      	strb	r5, [r7, #0]
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80064e4:	2a22      	cmp	r2, #34	; 0x22
 80064e6:	d102      	bne.n	80064ee <I2C_ITSlaveCplt.constprop.0+0x112>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80064e8:	f7ff fb52 	bl	8005b90 <HAL_I2C_SlaveRxCpltCallback>
 80064ec:	e7d3      	b.n	8006496 <I2C_ITSlaveCplt.constprop.0+0xba>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80064ee:	f7ff fb4e 	bl	8005b8e <HAL_I2C_SlaveTxCpltCallback>
}
 80064f2:	e7d0      	b.n	8006496 <I2C_ITSlaveCplt.constprop.0+0xba>
 80064f4:	00008001 	.word	0x00008001
 80064f8:	fe00e800 	.word	0xfe00e800
 80064fc:	ffffbfff 	.word	0xffffbfff
 8006500:	00008002 	.word	0x00008002
 8006504:	ffff7fff 	.word	0xffff7fff
 8006508:	ffff0000 	.word	0xffff0000

0800650c <I2C_Slave_ISR_DMA>:
  __HAL_LOCK(hi2c);
 800650c:	0003      	movs	r3, r0
{
 800650e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8006510:	3340      	adds	r3, #64	; 0x40
 8006512:	9301      	str	r3, [sp, #4]
 8006514:	781b      	ldrb	r3, [r3, #0]
{
 8006516:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8006518:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
{
 800651a:	000e      	movs	r6, r1
 800651c:	0015      	movs	r5, r2
  __HAL_LOCK(hi2c);
 800651e:	2002      	movs	r0, #2
 8006520:	2b01      	cmp	r3, #1
 8006522:	d03b      	beq.n	800659c <I2C_Slave_ISR_DMA+0x90>
 8006524:	2301      	movs	r3, #1
 8006526:	9a01      	ldr	r2, [sp, #4]
 8006528:	7013      	strb	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800652a:	331f      	adds	r3, #31
 800652c:	4219      	tst	r1, r3
 800652e:	d004      	beq.n	800653a <I2C_Slave_ISR_DMA+0x2e>
 8006530:	421d      	tst	r5, r3
 8006532:	d002      	beq.n	800653a <I2C_Slave_ISR_DMA+0x2e>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8006534:	0020      	movs	r0, r4
 8006536:	f7ff ff51 	bl	80063dc <I2C_ITSlaveCplt.constprop.0>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800653a:	2310      	movs	r3, #16
 800653c:	421e      	tst	r6, r3
 800653e:	d060      	beq.n	8006602 <I2C_Slave_ISR_DMA+0xf6>
 8006540:	421d      	tst	r5, r3
 8006542:	d05e      	beq.n	8006602 <I2C_Slave_ISR_DMA+0xf6>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8006544:	22c0      	movs	r2, #192	; 0xc0
 8006546:	0212      	lsls	r2, r2, #8
 8006548:	4215      	tst	r5, r2
 800654a:	d057      	beq.n	80065fc <I2C_Slave_ISR_DMA+0xf0>
      if (hi2c->hdmarx != NULL)
 800654c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  uint32_t treatdmanack = 0U;
 800654e:	1e13      	subs	r3, r2, #0
      if (hi2c->hdmarx != NULL)
 8006550:	d009      	beq.n	8006566 <I2C_Slave_ISR_DMA+0x5a>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8006552:	2180      	movs	r1, #128	; 0x80
 8006554:	002b      	movs	r3, r5
 8006556:	0209      	lsls	r1, r1, #8
 8006558:	400b      	ands	r3, r1
 800655a:	420d      	tst	r5, r1
 800655c:	d003      	beq.n	8006566 <I2C_Slave_ISR_DMA+0x5a>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800655e:	6813      	ldr	r3, [r2, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
  uint32_t treatdmanack = 0U;
 8006562:	425a      	negs	r2, r3
 8006564:	4153      	adcs	r3, r2
      if (hi2c->hdmatx != NULL)
 8006566:	0022      	movs	r2, r4
 8006568:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800656a:	3241      	adds	r2, #65	; 0x41
 800656c:	2900      	cmp	r1, #0
 800656e:	d005      	beq.n	800657c <I2C_Slave_ISR_DMA+0x70>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8006570:	046d      	lsls	r5, r5, #17
 8006572:	d503      	bpl.n	800657c <I2C_Slave_ISR_DMA+0x70>
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8006574:	6809      	ldr	r1, [r1, #0]
 8006576:	6849      	ldr	r1, [r1, #4]
 8006578:	2900      	cmp	r1, #0
 800657a:	d001      	beq.n	8006580 <I2C_Slave_ISR_DMA+0x74>
      if (treatdmanack == 1U)
 800657c:	2b01      	cmp	r3, #1
 800657e:	d11e      	bne.n	80065be <I2C_Slave_ISR_DMA+0xb2>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006580:	7813      	ldrb	r3, [r2, #0]
 8006582:	2b28      	cmp	r3, #40	; 0x28
 8006584:	d10b      	bne.n	800659e <I2C_Slave_ISR_DMA+0x92>
 8006586:	2380      	movs	r3, #128	; 0x80
 8006588:	049b      	lsls	r3, r3, #18
 800658a:	429f      	cmp	r7, r3
 800658c:	d107      	bne.n	800659e <I2C_Slave_ISR_DMA+0x92>
          I2C_ITListenCplt(hi2c, ITFlags);
 800658e:	0031      	movs	r1, r6
 8006590:	0020      	movs	r0, r4
 8006592:	f7ff fb8f 	bl	8005cb4 <I2C_ITListenCplt>
  __HAL_UNLOCK(hi2c);
 8006596:	2000      	movs	r0, #0
 8006598:	9b01      	ldr	r3, [sp, #4]
 800659a:	7018      	strb	r0, [r3, #0]
}
 800659c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800659e:	7811      	ldrb	r1, [r2, #0]
 80065a0:	2210      	movs	r2, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065a2:	6823      	ldr	r3, [r4, #0]
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065a4:	61da      	str	r2, [r3, #28]
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80065a6:	2929      	cmp	r1, #41	; 0x29
 80065a8:	d1f5      	bne.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
 80065aa:	491a      	ldr	r1, [pc, #104]	; (8006614 <I2C_Slave_ISR_DMA+0x108>)
 80065ac:	428f      	cmp	r7, r1
 80065ae:	d0f2      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
          I2C_Flush_TXDR(hi2c);
 80065b0:	0020      	movs	r0, r4
 80065b2:	f7ff f89f 	bl	80056f4 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 80065b6:	0020      	movs	r0, r4
 80065b8:	f7ff faec 	bl	8005b94 <I2C_ITSlaveSeqCplt>
 80065bc:	e7eb      	b.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065be:	2110      	movs	r1, #16
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	61d9      	str	r1, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065c4:	2304      	movs	r3, #4
 80065c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80065c8:	430b      	orrs	r3, r1
 80065ca:	6463      	str	r3, [r4, #68]	; 0x44
        tmpstate = hi2c->State;
 80065cc:	7810      	ldrb	r0, [r2, #0]
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80065ce:	4b12      	ldr	r3, [pc, #72]	; (8006618 <I2C_Slave_ISR_DMA+0x10c>)
        tmpstate = hi2c->State;
 80065d0:	b2c0      	uxtb	r0, r0
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80065d2:	421f      	tst	r7, r3
 80065d4:	d1df      	bne.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80065d6:	3821      	subs	r0, #33	; 0x21
 80065d8:	2809      	cmp	r0, #9
 80065da:	d808      	bhi.n	80065ee <I2C_Slave_ISR_DMA+0xe2>
 80065dc:	f7f9 fd9c 	bl	8000118 <__gnu_thumb1_case_uqi>
 80065e0:	07070c05 	.word	0x07070c05
 80065e4:	07070707 	.word	0x07070707
 80065e8:	0c05      	.short	0x0c05
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80065ea:	2321      	movs	r3, #33	; 0x21
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80065ec:	6323      	str	r3, [r4, #48]	; 0x30
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80065ee:	0020      	movs	r0, r4
 80065f0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80065f2:	f7ff fbaf 	bl	8005d54 <I2C_ITError>
 80065f6:	e7ce      	b.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80065f8:	2322      	movs	r3, #34	; 0x22
 80065fa:	e7f7      	b.n	80065ec <I2C_Slave_ISR_DMA+0xe0>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065fc:	6822      	ldr	r2, [r4, #0]
 80065fe:	61d3      	str	r3, [r2, #28]
 8006600:	e7c9      	b.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006602:	2308      	movs	r3, #8
 8006604:	421e      	tst	r6, r3
 8006606:	d0c6      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
 8006608:	421d      	tst	r5, r3
 800660a:	d0c4      	beq.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
    I2C_ITAddrCplt(hi2c, ITFlags);
 800660c:	0020      	movs	r0, r4
 800660e:	f7ff fb02 	bl	8005c16 <I2C_ITAddrCplt.constprop.0>
 8006612:	e7c0      	b.n	8006596 <I2C_Slave_ISR_DMA+0x8a>
 8006614:	ffff0000 	.word	0xffff0000
 8006618:	feffffff 	.word	0xfeffffff

0800661c <I2C_Slave_ISR_IT>:
  __HAL_LOCK(hi2c);
 800661c:	0003      	movs	r3, r0
{
 800661e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hi2c);
 8006620:	3340      	adds	r3, #64	; 0x40
 8006622:	9301      	str	r3, [sp, #4]
 8006624:	781b      	ldrb	r3, [r3, #0]
{
 8006626:	0004      	movs	r4, r0
  uint32_t tmpoptions = hi2c->XferOptions;
 8006628:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
{
 800662a:	000d      	movs	r5, r1
 800662c:	0016      	movs	r6, r2
  __HAL_LOCK(hi2c);
 800662e:	2002      	movs	r0, #2
 8006630:	2b01      	cmp	r3, #1
 8006632:	d022      	beq.n	800667a <I2C_Slave_ISR_IT+0x5e>
 8006634:	2301      	movs	r3, #1
 8006636:	9a01      	ldr	r2, [sp, #4]
 8006638:	7013      	strb	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800663a:	331f      	adds	r3, #31
 800663c:	4219      	tst	r1, r3
 800663e:	d004      	beq.n	800664a <I2C_Slave_ISR_IT+0x2e>
 8006640:	421e      	tst	r6, r3
 8006642:	d002      	beq.n	800664a <I2C_Slave_ISR_IT+0x2e>
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006644:	0020      	movs	r0, r4
 8006646:	f7ff fec9 	bl	80063dc <I2C_ITSlaveCplt.constprop.0>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800664a:	2310      	movs	r3, #16
 800664c:	421d      	tst	r5, r3
 800664e:	d033      	beq.n	80066b8 <I2C_Slave_ISR_IT+0x9c>
 8006650:	421e      	tst	r6, r3
 8006652:	d031      	beq.n	80066b8 <I2C_Slave_ISR_IT+0x9c>
    if (hi2c->XferCount == 0U)
 8006654:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8006656:	2a00      	cmp	r2, #0
 8006658:	d120      	bne.n	800669c <I2C_Slave_ISR_IT+0x80>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800665a:	0023      	movs	r3, r4
 800665c:	3341      	adds	r3, #65	; 0x41
 800665e:	781a      	ldrb	r2, [r3, #0]
 8006660:	2a28      	cmp	r2, #40	; 0x28
 8006662:	d10b      	bne.n	800667c <I2C_Slave_ISR_IT+0x60>
 8006664:	2280      	movs	r2, #128	; 0x80
 8006666:	0492      	lsls	r2, r2, #18
 8006668:	4297      	cmp	r7, r2
 800666a:	d107      	bne.n	800667c <I2C_Slave_ISR_IT+0x60>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800666c:	0029      	movs	r1, r5
 800666e:	0020      	movs	r0, r4
 8006670:	f7ff fb20 	bl	8005cb4 <I2C_ITListenCplt>
  __HAL_UNLOCK(hi2c);
 8006674:	2000      	movs	r0, #0
 8006676:	9b01      	ldr	r3, [sp, #4]
 8006678:	7018      	strb	r0, [r3, #0]
}
 800667a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800667c:	2210      	movs	r2, #16
 800667e:	7819      	ldrb	r1, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	61da      	str	r2, [r3, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006684:	2929      	cmp	r1, #41	; 0x29
 8006686:	d1f5      	bne.n	8006674 <I2C_Slave_ISR_IT+0x58>
 8006688:	492b      	ldr	r1, [pc, #172]	; (8006738 <I2C_Slave_ISR_IT+0x11c>)
 800668a:	428f      	cmp	r7, r1
 800668c:	d0f2      	beq.n	8006674 <I2C_Slave_ISR_IT+0x58>
        I2C_Flush_TXDR(hi2c);
 800668e:	0020      	movs	r0, r4
 8006690:	f7ff f830 	bl	80056f4 <I2C_Flush_TXDR>
      I2C_ITSlaveSeqCplt(hi2c);
 8006694:	0020      	movs	r0, r4
 8006696:	f7ff fa7d 	bl	8005b94 <I2C_ITSlaveSeqCplt>
 800669a:	e7eb      	b.n	8006674 <I2C_Slave_ISR_IT+0x58>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800669c:	6822      	ldr	r2, [r4, #0]
 800669e:	61d3      	str	r3, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066a0:	2304      	movs	r3, #4
 80066a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80066a4:	4313      	orrs	r3, r2
 80066a6:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80066a8:	4b24      	ldr	r3, [pc, #144]	; (800673c <I2C_Slave_ISR_IT+0x120>)
 80066aa:	421f      	tst	r7, r3
 80066ac:	d1e2      	bne.n	8006674 <I2C_Slave_ISR_IT+0x58>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80066ae:	0020      	movs	r0, r4
 80066b0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80066b2:	f7ff fb4f 	bl	8005d54 <I2C_ITError>
 80066b6:	e7dd      	b.n	8006674 <I2C_Slave_ISR_IT+0x58>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80066b8:	2304      	movs	r3, #4
 80066ba:	421d      	tst	r5, r3
 80066bc:	d019      	beq.n	80066f2 <I2C_Slave_ISR_IT+0xd6>
 80066be:	421e      	tst	r6, r3
 80066c0:	d017      	beq.n	80066f2 <I2C_Slave_ISR_IT+0xd6>
    if (hi2c->XferCount > 0U)
 80066c2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00d      	beq.n	80066e4 <I2C_Slave_ISR_IT+0xc8>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80066cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066ce:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80066d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80066d2:	3301      	adds	r3, #1
 80066d4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80066d6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80066d8:	3b01      	subs	r3, #1
 80066da:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80066dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066de:	3b01      	subs	r3, #1
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 80066e4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d1c4      	bne.n	8006674 <I2C_Slave_ISR_IT+0x58>
 80066ea:	4b13      	ldr	r3, [pc, #76]	; (8006738 <I2C_Slave_ISR_IT+0x11c>)
 80066ec:	429f      	cmp	r7, r3
 80066ee:	d0c1      	beq.n	8006674 <I2C_Slave_ISR_IT+0x58>
 80066f0:	e7d0      	b.n	8006694 <I2C_Slave_ISR_IT+0x78>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80066f2:	2308      	movs	r3, #8
 80066f4:	421d      	tst	r5, r3
 80066f6:	d005      	beq.n	8006704 <I2C_Slave_ISR_IT+0xe8>
 80066f8:	421e      	tst	r6, r3
 80066fa:	d003      	beq.n	8006704 <I2C_Slave_ISR_IT+0xe8>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80066fc:	0020      	movs	r0, r4
 80066fe:	f7ff fa8a 	bl	8005c16 <I2C_ITAddrCplt.constprop.0>
 8006702:	e7b7      	b.n	8006674 <I2C_Slave_ISR_IT+0x58>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006704:	2302      	movs	r3, #2
 8006706:	421d      	tst	r5, r3
 8006708:	d0b4      	beq.n	8006674 <I2C_Slave_ISR_IT+0x58>
 800670a:	421e      	tst	r6, r3
 800670c:	d0b2      	beq.n	8006674 <I2C_Slave_ISR_IT+0x58>
    if (hi2c->XferCount > 0U)
 800670e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006710:	2b00      	cmp	r3, #0
 8006712:	d00d      	beq.n	8006730 <I2C_Slave_ISR_IT+0x114>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006714:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006716:	6822      	ldr	r2, [r4, #0]
 8006718:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 800671a:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800671c:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 800671e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8006720:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8006722:	3b01      	subs	r3, #1
 8006724:	b29b      	uxth	r3, r3
 8006726:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8006728:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800672a:	3b01      	subs	r3, #1
 800672c:	8523      	strh	r3, [r4, #40]	; 0x28
 800672e:	e7a1      	b.n	8006674 <I2C_Slave_ISR_IT+0x58>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006730:	4b02      	ldr	r3, [pc, #8]	; (800673c <I2C_Slave_ISR_IT+0x120>)
 8006732:	421f      	tst	r7, r3
 8006734:	d0ae      	beq.n	8006694 <I2C_Slave_ISR_IT+0x78>
 8006736:	e79d      	b.n	8006674 <I2C_Slave_ISR_IT+0x58>
 8006738:	ffff0000 	.word	0xffff0000
 800673c:	feffffff 	.word	0xfeffffff

08006740 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006740:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8006742:	b510      	push	{r4, lr}
  if (hi2c->hdmatx != NULL)
 8006744:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <I2C_DMAAbort+0xe>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800674a:	2200      	movs	r2, #0
 800674c:	635a      	str	r2, [r3, #52]	; 0x34
  if (hi2c->hdmarx != NULL)
 800674e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8006750:	2b00      	cmp	r3, #0
 8006752:	d001      	beq.n	8006758 <I2C_DMAAbort+0x18>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006754:	2200      	movs	r2, #0
 8006756:	635a      	str	r2, [r3, #52]	; 0x34
  I2C_TreatErrorCallback(hi2c);
 8006758:	f7ff fae6 	bl	8005d28 <I2C_TreatErrorCallback>
}
 800675c:	bd10      	pop	{r4, pc}

0800675e <HAL_I2C_GetState>:
  return hi2c->State;
 800675e:	3041      	adds	r0, #65	; 0x41
 8006760:	7800      	ldrb	r0, [r0, #0]
 8006762:	b2c0      	uxtb	r0, r0
}
 8006764:	4770      	bx	lr
	...

08006768 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006768:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800676a:	0004      	movs	r4, r0
 800676c:	3441      	adds	r4, #65	; 0x41
 800676e:	7822      	ldrb	r2, [r4, #0]
{
 8006770:	0003      	movs	r3, r0
 8006772:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8006774:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8006776:	b2d6      	uxtb	r6, r2
 8006778:	2a20      	cmp	r2, #32
 800677a:	d118      	bne.n	80067ae <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 800677c:	001d      	movs	r5, r3
 800677e:	3540      	adds	r5, #64	; 0x40
 8006780:	782a      	ldrb	r2, [r5, #0]
 8006782:	2a01      	cmp	r2, #1
 8006784:	d013      	beq.n	80067ae <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006786:	2224      	movs	r2, #36	; 0x24
 8006788:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	3a23      	subs	r2, #35	; 0x23
 800678e:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006790:	4807      	ldr	r0, [pc, #28]	; (80067b0 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8006792:	4391      	bics	r1, r2
 8006794:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006796:	6819      	ldr	r1, [r3, #0]
 8006798:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 800679a:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800679c:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800679e:	6819      	ldr	r1, [r3, #0]
 80067a0:	4339      	orrs	r1, r7
 80067a2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80067a4:	6819      	ldr	r1, [r3, #0]
 80067a6:	430a      	orrs	r2, r1
 80067a8:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80067aa:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 80067ac:	7028      	strb	r0, [r5, #0]
  }
}
 80067ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067b0:	ffffefff 	.word	0xffffefff

080067b4 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b4:	0002      	movs	r2, r0
{
 80067b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b8:	3241      	adds	r2, #65	; 0x41
 80067ba:	7814      	ldrb	r4, [r2, #0]
{
 80067bc:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 80067be:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80067c0:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80067c2:	2c20      	cmp	r4, #32
 80067c4:	d117      	bne.n	80067f6 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 80067c6:	001c      	movs	r4, r3
 80067c8:	3440      	adds	r4, #64	; 0x40
 80067ca:	7826      	ldrb	r6, [r4, #0]
 80067cc:	2e01      	cmp	r6, #1
 80067ce:	d012      	beq.n	80067f6 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 80067d0:	3022      	adds	r0, #34	; 0x22
 80067d2:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3823      	subs	r0, #35	; 0x23
 80067d8:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 80067da:	4f07      	ldr	r7, [pc, #28]	; (80067f8 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 80067dc:	4386      	bics	r6, r0
 80067de:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 80067e0:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 80067e2:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 80067e4:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 80067e6:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 80067e8:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 80067ea:	6819      	ldr	r1, [r3, #0]
 80067ec:	4308      	orrs	r0, r1
 80067ee:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 80067f0:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80067f2:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80067f4:	7020      	strb	r0, [r4, #0]
  }
}
 80067f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067f8:	fffff0ff 	.word	0xfffff0ff

080067fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067fe:	0004      	movs	r4, r0
 8006800:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006802:	2800      	cmp	r0, #0
 8006804:	d045      	beq.n	8006892 <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006806:	6803      	ldr	r3, [r0, #0]
 8006808:	07db      	lsls	r3, r3, #31
 800680a:	d42f      	bmi.n	800686c <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800680c:	6823      	ldr	r3, [r4, #0]
 800680e:	079b      	lsls	r3, r3, #30
 8006810:	d500      	bpl.n	8006814 <HAL_RCC_OscConfig+0x18>
 8006812:	e081      	b.n	8006918 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006814:	6823      	ldr	r3, [r4, #0]
 8006816:	071b      	lsls	r3, r3, #28
 8006818:	d500      	bpl.n	800681c <HAL_RCC_OscConfig+0x20>
 800681a:	e0bc      	b.n	8006996 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800681c:	6823      	ldr	r3, [r4, #0]
 800681e:	075b      	lsls	r3, r3, #29
 8006820:	d500      	bpl.n	8006824 <HAL_RCC_OscConfig+0x28>
 8006822:	e0df      	b.n	80069e4 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006824:	6823      	ldr	r3, [r4, #0]
 8006826:	06db      	lsls	r3, r3, #27
 8006828:	d51a      	bpl.n	8006860 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800682a:	6962      	ldr	r2, [r4, #20]
 800682c:	2304      	movs	r3, #4
 800682e:	4db4      	ldr	r5, [pc, #720]	; (8006b00 <HAL_RCC_OscConfig+0x304>)
 8006830:	2a01      	cmp	r2, #1
 8006832:	d000      	beq.n	8006836 <HAL_RCC_OscConfig+0x3a>
 8006834:	e148      	b.n	8006ac8 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006836:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006838:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800683a:	430b      	orrs	r3, r1
 800683c:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800683e:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8006840:	431a      	orrs	r2, r3
 8006842:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8006844:	f7fe fa12 	bl	8004c6c <HAL_GetTick>
 8006848:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800684a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800684c:	423b      	tst	r3, r7
 800684e:	d100      	bne.n	8006852 <HAL_RCC_OscConfig+0x56>
 8006850:	e133      	b.n	8006aba <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006852:	21f8      	movs	r1, #248	; 0xf8
 8006854:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8006856:	69a3      	ldr	r3, [r4, #24]
 8006858:	438a      	bics	r2, r1
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	4313      	orrs	r3, r2
 800685e:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006860:	6a23      	ldr	r3, [r4, #32]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d000      	beq.n	8006868 <HAL_RCC_OscConfig+0x6c>
 8006866:	e157      	b.n	8006b18 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8006868:	2000      	movs	r0, #0
 800686a:	e02a      	b.n	80068c2 <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800686c:	220c      	movs	r2, #12
 800686e:	4da4      	ldr	r5, [pc, #656]	; (8006b00 <HAL_RCC_OscConfig+0x304>)
 8006870:	686b      	ldr	r3, [r5, #4]
 8006872:	4013      	ands	r3, r2
 8006874:	2b04      	cmp	r3, #4
 8006876:	d006      	beq.n	8006886 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006878:	686b      	ldr	r3, [r5, #4]
 800687a:	4013      	ands	r3, r2
 800687c:	2b08      	cmp	r3, #8
 800687e:	d10a      	bne.n	8006896 <HAL_RCC_OscConfig+0x9a>
 8006880:	686b      	ldr	r3, [r5, #4]
 8006882:	03db      	lsls	r3, r3, #15
 8006884:	d507      	bpl.n	8006896 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006886:	682b      	ldr	r3, [r5, #0]
 8006888:	039b      	lsls	r3, r3, #14
 800688a:	d5bf      	bpl.n	800680c <HAL_RCC_OscConfig+0x10>
 800688c:	6863      	ldr	r3, [r4, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1bc      	bne.n	800680c <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8006892:	2001      	movs	r0, #1
 8006894:	e015      	b.n	80068c2 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006896:	6863      	ldr	r3, [r4, #4]
 8006898:	2b01      	cmp	r3, #1
 800689a:	d114      	bne.n	80068c6 <HAL_RCC_OscConfig+0xca>
 800689c:	2380      	movs	r3, #128	; 0x80
 800689e:	682a      	ldr	r2, [r5, #0]
 80068a0:	025b      	lsls	r3, r3, #9
 80068a2:	4313      	orrs	r3, r2
 80068a4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80068a6:	f7fe f9e1 	bl	8004c6c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068aa:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80068ac:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ae:	02bf      	lsls	r7, r7, #10
 80068b0:	682b      	ldr	r3, [r5, #0]
 80068b2:	423b      	tst	r3, r7
 80068b4:	d1aa      	bne.n	800680c <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068b6:	f7fe f9d9 	bl	8004c6c <HAL_GetTick>
 80068ba:	1b80      	subs	r0, r0, r6
 80068bc:	2864      	cmp	r0, #100	; 0x64
 80068be:	d9f7      	bls.n	80068b0 <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 80068c0:	2003      	movs	r0, #3
}
 80068c2:	b005      	add	sp, #20
 80068c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d116      	bne.n	80068f8 <HAL_RCC_OscConfig+0xfc>
 80068ca:	682b      	ldr	r3, [r5, #0]
 80068cc:	4a8d      	ldr	r2, [pc, #564]	; (8006b04 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ce:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068d0:	4013      	ands	r3, r2
 80068d2:	602b      	str	r3, [r5, #0]
 80068d4:	682b      	ldr	r3, [r5, #0]
 80068d6:	4a8c      	ldr	r2, [pc, #560]	; (8006b08 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068d8:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068da:	4013      	ands	r3, r2
 80068dc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80068de:	f7fe f9c5 	bl	8004c6c <HAL_GetTick>
 80068e2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	423b      	tst	r3, r7
 80068e8:	d100      	bne.n	80068ec <HAL_RCC_OscConfig+0xf0>
 80068ea:	e78f      	b.n	800680c <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fe f9be 	bl	8004c6c <HAL_GetTick>
 80068f0:	1b80      	subs	r0, r0, r6
 80068f2:	2864      	cmp	r0, #100	; 0x64
 80068f4:	d9f6      	bls.n	80068e4 <HAL_RCC_OscConfig+0xe8>
 80068f6:	e7e3      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068f8:	2b05      	cmp	r3, #5
 80068fa:	d105      	bne.n	8006908 <HAL_RCC_OscConfig+0x10c>
 80068fc:	2380      	movs	r3, #128	; 0x80
 80068fe:	682a      	ldr	r2, [r5, #0]
 8006900:	02db      	lsls	r3, r3, #11
 8006902:	4313      	orrs	r3, r2
 8006904:	602b      	str	r3, [r5, #0]
 8006906:	e7c9      	b.n	800689c <HAL_RCC_OscConfig+0xa0>
 8006908:	682b      	ldr	r3, [r5, #0]
 800690a:	4a7e      	ldr	r2, [pc, #504]	; (8006b04 <HAL_RCC_OscConfig+0x308>)
 800690c:	4013      	ands	r3, r2
 800690e:	602b      	str	r3, [r5, #0]
 8006910:	682b      	ldr	r3, [r5, #0]
 8006912:	4a7d      	ldr	r2, [pc, #500]	; (8006b08 <HAL_RCC_OscConfig+0x30c>)
 8006914:	4013      	ands	r3, r2
 8006916:	e7c5      	b.n	80068a4 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006918:	220c      	movs	r2, #12
 800691a:	4d79      	ldr	r5, [pc, #484]	; (8006b00 <HAL_RCC_OscConfig+0x304>)
 800691c:	686b      	ldr	r3, [r5, #4]
 800691e:	4213      	tst	r3, r2
 8006920:	d006      	beq.n	8006930 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006922:	686b      	ldr	r3, [r5, #4]
 8006924:	4013      	ands	r3, r2
 8006926:	2b08      	cmp	r3, #8
 8006928:	d110      	bne.n	800694c <HAL_RCC_OscConfig+0x150>
 800692a:	686b      	ldr	r3, [r5, #4]
 800692c:	03db      	lsls	r3, r3, #15
 800692e:	d40d      	bmi.n	800694c <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	079b      	lsls	r3, r3, #30
 8006934:	d502      	bpl.n	800693c <HAL_RCC_OscConfig+0x140>
 8006936:	68e3      	ldr	r3, [r4, #12]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d1aa      	bne.n	8006892 <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800693c:	21f8      	movs	r1, #248	; 0xf8
 800693e:	682a      	ldr	r2, [r5, #0]
 8006940:	6923      	ldr	r3, [r4, #16]
 8006942:	438a      	bics	r2, r1
 8006944:	00db      	lsls	r3, r3, #3
 8006946:	4313      	orrs	r3, r2
 8006948:	602b      	str	r3, [r5, #0]
 800694a:	e763      	b.n	8006814 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800694c:	68e2      	ldr	r2, [r4, #12]
 800694e:	2301      	movs	r3, #1
 8006950:	2a00      	cmp	r2, #0
 8006952:	d00f      	beq.n	8006974 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8006954:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006956:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8006958:	4313      	orrs	r3, r2
 800695a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800695c:	f7fe f986 	bl	8004c6c <HAL_GetTick>
 8006960:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006962:	682b      	ldr	r3, [r5, #0]
 8006964:	423b      	tst	r3, r7
 8006966:	d1e9      	bne.n	800693c <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006968:	f7fe f980 	bl	8004c6c <HAL_GetTick>
 800696c:	1b80      	subs	r0, r0, r6
 800696e:	2802      	cmp	r0, #2
 8006970:	d9f7      	bls.n	8006962 <HAL_RCC_OscConfig+0x166>
 8006972:	e7a5      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 8006974:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006976:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8006978:	439a      	bics	r2, r3
 800697a:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 800697c:	f7fe f976 	bl	8004c6c <HAL_GetTick>
 8006980:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006982:	682b      	ldr	r3, [r5, #0]
 8006984:	423b      	tst	r3, r7
 8006986:	d100      	bne.n	800698a <HAL_RCC_OscConfig+0x18e>
 8006988:	e744      	b.n	8006814 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800698a:	f7fe f96f 	bl	8004c6c <HAL_GetTick>
 800698e:	1b80      	subs	r0, r0, r6
 8006990:	2802      	cmp	r0, #2
 8006992:	d9f6      	bls.n	8006982 <HAL_RCC_OscConfig+0x186>
 8006994:	e794      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006996:	69e2      	ldr	r2, [r4, #28]
 8006998:	2301      	movs	r3, #1
 800699a:	4d59      	ldr	r5, [pc, #356]	; (8006b00 <HAL_RCC_OscConfig+0x304>)
 800699c:	2a00      	cmp	r2, #0
 800699e:	d010      	beq.n	80069c2 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80069a0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069a2:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80069a4:	4313      	orrs	r3, r2
 80069a6:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80069a8:	f7fe f960 	bl	8004c6c <HAL_GetTick>
 80069ac:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80069ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069b0:	423b      	tst	r3, r7
 80069b2:	d000      	beq.n	80069b6 <HAL_RCC_OscConfig+0x1ba>
 80069b4:	e732      	b.n	800681c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069b6:	f7fe f959 	bl	8004c6c <HAL_GetTick>
 80069ba:	1b80      	subs	r0, r0, r6
 80069bc:	2802      	cmp	r0, #2
 80069be:	d9f6      	bls.n	80069ae <HAL_RCC_OscConfig+0x1b2>
 80069c0:	e77e      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 80069c2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069c4:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80069c6:	439a      	bics	r2, r3
 80069c8:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80069ca:	f7fe f94f 	bl	8004c6c <HAL_GetTick>
 80069ce:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069d0:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80069d2:	423b      	tst	r3, r7
 80069d4:	d100      	bne.n	80069d8 <HAL_RCC_OscConfig+0x1dc>
 80069d6:	e721      	b.n	800681c <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80069d8:	f7fe f948 	bl	8004c6c <HAL_GetTick>
 80069dc:	1b80      	subs	r0, r0, r6
 80069de:	2802      	cmp	r0, #2
 80069e0:	d9f6      	bls.n	80069d0 <HAL_RCC_OscConfig+0x1d4>
 80069e2:	e76d      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069e4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80069e6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069e8:	4d45      	ldr	r5, [pc, #276]	; (8006b00 <HAL_RCC_OscConfig+0x304>)
 80069ea:	0552      	lsls	r2, r2, #21
 80069ec:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80069ee:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069f0:	4213      	tst	r3, r2
 80069f2:	d108      	bne.n	8006a06 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 80069f4:	69eb      	ldr	r3, [r5, #28]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	61eb      	str	r3, [r5, #28]
 80069fa:	69eb      	ldr	r3, [r5, #28]
 80069fc:	4013      	ands	r3, r2
 80069fe:	9303      	str	r3, [sp, #12]
 8006a00:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8006a02:	2301      	movs	r3, #1
 8006a04:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a06:	2780      	movs	r7, #128	; 0x80
 8006a08:	4e40      	ldr	r6, [pc, #256]	; (8006b0c <HAL_RCC_OscConfig+0x310>)
 8006a0a:	007f      	lsls	r7, r7, #1
 8006a0c:	6833      	ldr	r3, [r6, #0]
 8006a0e:	423b      	tst	r3, r7
 8006a10:	d015      	beq.n	8006a3e <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a12:	68a3      	ldr	r3, [r4, #8]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d122      	bne.n	8006a5e <HAL_RCC_OscConfig+0x262>
 8006a18:	6a2a      	ldr	r2, [r5, #32]
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8006a1e:	f7fe f925 	bl	8004c6c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a22:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8006a24:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a26:	6a2b      	ldr	r3, [r5, #32]
 8006a28:	423b      	tst	r3, r7
 8006a2a:	d03f      	beq.n	8006aac <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8006a2c:	9b00      	ldr	r3, [sp, #0]
 8006a2e:	2b01      	cmp	r3, #1
 8006a30:	d000      	beq.n	8006a34 <HAL_RCC_OscConfig+0x238>
 8006a32:	e6f7      	b.n	8006824 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a34:	69eb      	ldr	r3, [r5, #28]
 8006a36:	4a36      	ldr	r2, [pc, #216]	; (8006b10 <HAL_RCC_OscConfig+0x314>)
 8006a38:	4013      	ands	r3, r2
 8006a3a:	61eb      	str	r3, [r5, #28]
 8006a3c:	e6f2      	b.n	8006824 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a3e:	6833      	ldr	r3, [r6, #0]
 8006a40:	433b      	orrs	r3, r7
 8006a42:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006a44:	f7fe f912 	bl	8004c6c <HAL_GetTick>
 8006a48:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a4a:	6833      	ldr	r3, [r6, #0]
 8006a4c:	423b      	tst	r3, r7
 8006a4e:	d1e0      	bne.n	8006a12 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a50:	f7fe f90c 	bl	8004c6c <HAL_GetTick>
 8006a54:	9b01      	ldr	r3, [sp, #4]
 8006a56:	1ac0      	subs	r0, r0, r3
 8006a58:	2864      	cmp	r0, #100	; 0x64
 8006a5a:	d9f6      	bls.n	8006a4a <HAL_RCC_OscConfig+0x24e>
 8006a5c:	e730      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a5e:	2201      	movs	r2, #1
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d114      	bne.n	8006a8e <HAL_RCC_OscConfig+0x292>
 8006a64:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a66:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a68:	4393      	bics	r3, r2
 8006a6a:	622b      	str	r3, [r5, #32]
 8006a6c:	6a2b      	ldr	r3, [r5, #32]
 8006a6e:	3203      	adds	r2, #3
 8006a70:	4393      	bics	r3, r2
 8006a72:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8006a74:	f7fe f8fa 	bl	8004c6c <HAL_GetTick>
 8006a78:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a7a:	6a2b      	ldr	r3, [r5, #32]
 8006a7c:	423b      	tst	r3, r7
 8006a7e:	d0d5      	beq.n	8006a2c <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a80:	f7fe f8f4 	bl	8004c6c <HAL_GetTick>
 8006a84:	4b23      	ldr	r3, [pc, #140]	; (8006b14 <HAL_RCC_OscConfig+0x318>)
 8006a86:	1b80      	subs	r0, r0, r6
 8006a88:	4298      	cmp	r0, r3
 8006a8a:	d9f6      	bls.n	8006a7a <HAL_RCC_OscConfig+0x27e>
 8006a8c:	e718      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a8e:	2b05      	cmp	r3, #5
 8006a90:	d105      	bne.n	8006a9e <HAL_RCC_OscConfig+0x2a2>
 8006a92:	6a29      	ldr	r1, [r5, #32]
 8006a94:	3b01      	subs	r3, #1
 8006a96:	430b      	orrs	r3, r1
 8006a98:	622b      	str	r3, [r5, #32]
 8006a9a:	6a2b      	ldr	r3, [r5, #32]
 8006a9c:	e7bd      	b.n	8006a1a <HAL_RCC_OscConfig+0x21e>
 8006a9e:	6a2b      	ldr	r3, [r5, #32]
 8006aa0:	4393      	bics	r3, r2
 8006aa2:	2204      	movs	r2, #4
 8006aa4:	622b      	str	r3, [r5, #32]
 8006aa6:	6a2b      	ldr	r3, [r5, #32]
 8006aa8:	4393      	bics	r3, r2
 8006aaa:	e7b7      	b.n	8006a1c <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006aac:	f7fe f8de 	bl	8004c6c <HAL_GetTick>
 8006ab0:	4b18      	ldr	r3, [pc, #96]	; (8006b14 <HAL_RCC_OscConfig+0x318>)
 8006ab2:	1b80      	subs	r0, r0, r6
 8006ab4:	4298      	cmp	r0, r3
 8006ab6:	d9b6      	bls.n	8006a26 <HAL_RCC_OscConfig+0x22a>
 8006ab8:	e702      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006aba:	f7fe f8d7 	bl	8004c6c <HAL_GetTick>
 8006abe:	1b80      	subs	r0, r0, r6
 8006ac0:	2802      	cmp	r0, #2
 8006ac2:	d800      	bhi.n	8006ac6 <HAL_RCC_OscConfig+0x2ca>
 8006ac4:	e6c1      	b.n	800684a <HAL_RCC_OscConfig+0x4e>
 8006ac6:	e6fb      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8006ac8:	3205      	adds	r2, #5
 8006aca:	d103      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 8006acc:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8006ace:	439a      	bics	r2, r3
 8006ad0:	636a      	str	r2, [r5, #52]	; 0x34
 8006ad2:	e6be      	b.n	8006852 <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8006ad4:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006ad6:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8006ad8:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8006ada:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8006adc:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8006ade:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8006ae0:	4393      	bics	r3, r2
 8006ae2:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8006ae4:	f7fe f8c2 	bl	8004c6c <HAL_GetTick>
 8006ae8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006aea:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8006aec:	423b      	tst	r3, r7
 8006aee:	d100      	bne.n	8006af2 <HAL_RCC_OscConfig+0x2f6>
 8006af0:	e6b6      	b.n	8006860 <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006af2:	f7fe f8bb 	bl	8004c6c <HAL_GetTick>
 8006af6:	1b80      	subs	r0, r0, r6
 8006af8:	2802      	cmp	r0, #2
 8006afa:	d9f6      	bls.n	8006aea <HAL_RCC_OscConfig+0x2ee>
 8006afc:	e6e0      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
 8006afe:	46c0      	nop			; (mov r8, r8)
 8006b00:	40021000 	.word	0x40021000
 8006b04:	fffeffff 	.word	0xfffeffff
 8006b08:	fffbffff 	.word	0xfffbffff
 8006b0c:	40007000 	.word	0x40007000
 8006b10:	efffffff 	.word	0xefffffff
 8006b14:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b18:	210c      	movs	r1, #12
 8006b1a:	4d34      	ldr	r5, [pc, #208]	; (8006bec <HAL_RCC_OscConfig+0x3f0>)
 8006b1c:	686a      	ldr	r2, [r5, #4]
 8006b1e:	400a      	ands	r2, r1
 8006b20:	2a08      	cmp	r2, #8
 8006b22:	d047      	beq.n	8006bb4 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b24:	4a32      	ldr	r2, [pc, #200]	; (8006bf0 <HAL_RCC_OscConfig+0x3f4>)
 8006b26:	2b02      	cmp	r3, #2
 8006b28:	d132      	bne.n	8006b90 <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8006b2a:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b2c:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8006b2e:	4013      	ands	r3, r2
 8006b30:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006b32:	f7fe f89b 	bl	8004c6c <HAL_GetTick>
 8006b36:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b38:	04bf      	lsls	r7, r7, #18
 8006b3a:	682b      	ldr	r3, [r5, #0]
 8006b3c:	423b      	tst	r3, r7
 8006b3e:	d121      	bne.n	8006b84 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b40:	220f      	movs	r2, #15
 8006b42:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b44:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b46:	4393      	bics	r3, r2
 8006b48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b4a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	62eb      	str	r3, [r5, #44]	; 0x2c
 8006b50:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006b52:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006b54:	686a      	ldr	r2, [r5, #4]
 8006b56:	430b      	orrs	r3, r1
 8006b58:	4926      	ldr	r1, [pc, #152]	; (8006bf4 <HAL_RCC_OscConfig+0x3f8>)
 8006b5a:	400a      	ands	r2, r1
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8006b60:	2380      	movs	r3, #128	; 0x80
 8006b62:	682a      	ldr	r2, [r5, #0]
 8006b64:	045b      	lsls	r3, r3, #17
 8006b66:	4313      	orrs	r3, r2
 8006b68:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006b6a:	f7fe f87f 	bl	8004c6c <HAL_GetTick>
 8006b6e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	4233      	tst	r3, r6
 8006b74:	d000      	beq.n	8006b78 <HAL_RCC_OscConfig+0x37c>
 8006b76:	e677      	b.n	8006868 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b78:	f7fe f878 	bl	8004c6c <HAL_GetTick>
 8006b7c:	1b00      	subs	r0, r0, r4
 8006b7e:	2802      	cmp	r0, #2
 8006b80:	d9f6      	bls.n	8006b70 <HAL_RCC_OscConfig+0x374>
 8006b82:	e69d      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b84:	f7fe f872 	bl	8004c6c <HAL_GetTick>
 8006b88:	1b80      	subs	r0, r0, r6
 8006b8a:	2802      	cmp	r0, #2
 8006b8c:	d9d5      	bls.n	8006b3a <HAL_RCC_OscConfig+0x33e>
 8006b8e:	e697      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8006b90:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b92:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8006b94:	4013      	ands	r3, r2
 8006b96:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8006b98:	f7fe f868 	bl	8004c6c <HAL_GetTick>
 8006b9c:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b9e:	04b6      	lsls	r6, r6, #18
 8006ba0:	682b      	ldr	r3, [r5, #0]
 8006ba2:	4233      	tst	r3, r6
 8006ba4:	d100      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x3ac>
 8006ba6:	e65f      	b.n	8006868 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ba8:	f7fe f860 	bl	8004c6c <HAL_GetTick>
 8006bac:	1b00      	subs	r0, r0, r4
 8006bae:	2802      	cmp	r0, #2
 8006bb0:	d9f6      	bls.n	8006ba0 <HAL_RCC_OscConfig+0x3a4>
 8006bb2:	e685      	b.n	80068c0 <HAL_RCC_OscConfig+0xc4>
        return HAL_ERROR;
 8006bb4:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d100      	bne.n	8006bbc <HAL_RCC_OscConfig+0x3c0>
 8006bba:	e682      	b.n	80068c2 <HAL_RCC_OscConfig+0xc6>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bbc:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 8006bbe:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bc0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006bc2:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8006bc4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bc6:	4019      	ands	r1, r3
 8006bc8:	4281      	cmp	r1, r0
 8006bca:	d000      	beq.n	8006bce <HAL_RCC_OscConfig+0x3d2>
 8006bcc:	e661      	b.n	8006892 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006bce:	210f      	movs	r1, #15
 8006bd0:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006bd4:	428a      	cmp	r2, r1
 8006bd6:	d000      	beq.n	8006bda <HAL_RCC_OscConfig+0x3de>
 8006bd8:	e65b      	b.n	8006892 <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006bda:	22f0      	movs	r2, #240	; 0xf0
 8006bdc:	0392      	lsls	r2, r2, #14
 8006bde:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006be0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d100      	bne.n	8006be8 <HAL_RCC_OscConfig+0x3ec>
 8006be6:	e63f      	b.n	8006868 <HAL_RCC_OscConfig+0x6c>
 8006be8:	e653      	b.n	8006892 <HAL_RCC_OscConfig+0x96>
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	40021000 	.word	0x40021000
 8006bf0:	feffffff 	.word	0xfeffffff
 8006bf4:	ffc2ffff 	.word	0xffc2ffff

08006bf8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006bf8:	220c      	movs	r2, #12
{
 8006bfa:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8006bfc:	4d0c      	ldr	r5, [pc, #48]	; (8006c30 <HAL_RCC_GetSysClockFreq+0x38>)
 8006bfe:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006c00:	401a      	ands	r2, r3
 8006c02:	2a08      	cmp	r2, #8
 8006c04:	d111      	bne.n	8006c2a <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006c06:	200f      	movs	r0, #15
 8006c08:	490a      	ldr	r1, [pc, #40]	; (8006c34 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006c0a:	0c9a      	lsrs	r2, r3, #18
 8006c0c:	4002      	ands	r2, r0
 8006c0e:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006c10:	6aea      	ldr	r2, [r5, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006c12:	03db      	lsls	r3, r3, #15
 8006c14:	d507      	bpl.n	8006c26 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8006c16:	4908      	ldr	r1, [pc, #32]	; (8006c38 <HAL_RCC_GetSysClockFreq+0x40>)
 8006c18:	4002      	ands	r2, r0
 8006c1a:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006c1c:	4807      	ldr	r0, [pc, #28]	; (8006c3c <HAL_RCC_GetSysClockFreq+0x44>)
 8006c1e:	f7f9 fa8f 	bl	8000140 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006c22:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8006c24:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006c26:	4806      	ldr	r0, [pc, #24]	; (8006c40 <HAL_RCC_GetSysClockFreq+0x48>)
 8006c28:	e7fb      	b.n	8006c22 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8006c2a:	4804      	ldr	r0, [pc, #16]	; (8006c3c <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8006c2c:	e7fa      	b.n	8006c24 <HAL_RCC_GetSysClockFreq+0x2c>
 8006c2e:	46c0      	nop			; (mov r8, r8)
 8006c30:	40021000 	.word	0x40021000
 8006c34:	0800cc0c 	.word	0x0800cc0c
 8006c38:	0800cc1c 	.word	0x0800cc1c
 8006c3c:	007a1200 	.word	0x007a1200
 8006c40:	003d0900 	.word	0x003d0900

08006c44 <HAL_RCC_ClockConfig>:
{
 8006c44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c46:	0004      	movs	r4, r0
 8006c48:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d101      	bne.n	8006c52 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8006c4e:	2001      	movs	r0, #1
}
 8006c50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006c52:	2201      	movs	r2, #1
 8006c54:	4d37      	ldr	r5, [pc, #220]	; (8006d34 <HAL_RCC_ClockConfig+0xf0>)
 8006c56:	682b      	ldr	r3, [r5, #0]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	428b      	cmp	r3, r1
 8006c5c:	d31c      	bcc.n	8006c98 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	0793      	lsls	r3, r2, #30
 8006c62:	d422      	bmi.n	8006caa <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c64:	07d2      	lsls	r2, r2, #31
 8006c66:	d42f      	bmi.n	8006cc8 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c68:	2301      	movs	r3, #1
 8006c6a:	682a      	ldr	r2, [r5, #0]
 8006c6c:	401a      	ands	r2, r3
 8006c6e:	42b2      	cmp	r2, r6
 8006c70:	d851      	bhi.n	8006d16 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	4d30      	ldr	r5, [pc, #192]	; (8006d38 <HAL_RCC_ClockConfig+0xf4>)
 8006c76:	075b      	lsls	r3, r3, #29
 8006c78:	d454      	bmi.n	8006d24 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8006c7a:	f7ff ffbd 	bl	8006bf8 <HAL_RCC_GetSysClockFreq>
 8006c7e:	686b      	ldr	r3, [r5, #4]
 8006c80:	4a2e      	ldr	r2, [pc, #184]	; (8006d3c <HAL_RCC_ClockConfig+0xf8>)
 8006c82:	061b      	lsls	r3, r3, #24
 8006c84:	0f1b      	lsrs	r3, r3, #28
 8006c86:	5cd3      	ldrb	r3, [r2, r3]
 8006c88:	492d      	ldr	r1, [pc, #180]	; (8006d40 <HAL_RCC_ClockConfig+0xfc>)
 8006c8a:	40d8      	lsrs	r0, r3
 8006c8c:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8006c8e:	2003      	movs	r0, #3
 8006c90:	f7fd ffac 	bl	8004bec <HAL_InitTick>
  return HAL_OK;
 8006c94:	2000      	movs	r0, #0
 8006c96:	e7db      	b.n	8006c50 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c98:	682b      	ldr	r3, [r5, #0]
 8006c9a:	4393      	bics	r3, r2
 8006c9c:	430b      	orrs	r3, r1
 8006c9e:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	428b      	cmp	r3, r1
 8006ca6:	d1d2      	bne.n	8006c4e <HAL_RCC_ClockConfig+0xa>
 8006ca8:	e7d9      	b.n	8006c5e <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006caa:	4923      	ldr	r1, [pc, #140]	; (8006d38 <HAL_RCC_ClockConfig+0xf4>)
 8006cac:	0753      	lsls	r3, r2, #29
 8006cae:	d504      	bpl.n	8006cba <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006cb0:	23e0      	movs	r3, #224	; 0xe0
 8006cb2:	6848      	ldr	r0, [r1, #4]
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	4303      	orrs	r3, r0
 8006cb8:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cba:	20f0      	movs	r0, #240	; 0xf0
 8006cbc:	684b      	ldr	r3, [r1, #4]
 8006cbe:	4383      	bics	r3, r0
 8006cc0:	68a0      	ldr	r0, [r4, #8]
 8006cc2:	4303      	orrs	r3, r0
 8006cc4:	604b      	str	r3, [r1, #4]
 8006cc6:	e7cd      	b.n	8006c64 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cc8:	4f1b      	ldr	r7, [pc, #108]	; (8006d38 <HAL_RCC_ClockConfig+0xf4>)
 8006cca:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ccc:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cce:	2a01      	cmp	r2, #1
 8006cd0:	d119      	bne.n	8006d06 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cd2:	039b      	lsls	r3, r3, #14
 8006cd4:	d5bb      	bpl.n	8006c4e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cd6:	2103      	movs	r1, #3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	438b      	bics	r3, r1
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8006ce0:	f7fd ffc4 	bl	8004c6c <HAL_GetTick>
 8006ce4:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ce6:	230c      	movs	r3, #12
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	401a      	ands	r2, r3
 8006cec:	6863      	ldr	r3, [r4, #4]
 8006cee:	009b      	lsls	r3, r3, #2
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d0b9      	beq.n	8006c68 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cf4:	f7fd ffba 	bl	8004c6c <HAL_GetTick>
 8006cf8:	9b01      	ldr	r3, [sp, #4]
 8006cfa:	1ac0      	subs	r0, r0, r3
 8006cfc:	4b11      	ldr	r3, [pc, #68]	; (8006d44 <HAL_RCC_ClockConfig+0x100>)
 8006cfe:	4298      	cmp	r0, r3
 8006d00:	d9f1      	bls.n	8006ce6 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8006d02:	2003      	movs	r0, #3
 8006d04:	e7a4      	b.n	8006c50 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d06:	2a02      	cmp	r2, #2
 8006d08:	d102      	bne.n	8006d10 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d0a:	019b      	lsls	r3, r3, #6
 8006d0c:	d4e3      	bmi.n	8006cd6 <HAL_RCC_ClockConfig+0x92>
 8006d0e:	e79e      	b.n	8006c4e <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d10:	079b      	lsls	r3, r3, #30
 8006d12:	d4e0      	bmi.n	8006cd6 <HAL_RCC_ClockConfig+0x92>
 8006d14:	e79b      	b.n	8006c4e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d16:	682a      	ldr	r2, [r5, #0]
 8006d18:	439a      	bics	r2, r3
 8006d1a:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d1c:	682a      	ldr	r2, [r5, #0]
 8006d1e:	421a      	tst	r2, r3
 8006d20:	d0a7      	beq.n	8006c72 <HAL_RCC_ClockConfig+0x2e>
 8006d22:	e794      	b.n	8006c4e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006d24:	686b      	ldr	r3, [r5, #4]
 8006d26:	4a08      	ldr	r2, [pc, #32]	; (8006d48 <HAL_RCC_ClockConfig+0x104>)
 8006d28:	4013      	ands	r3, r2
 8006d2a:	68e2      	ldr	r2, [r4, #12]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	606b      	str	r3, [r5, #4]
 8006d30:	e7a3      	b.n	8006c7a <HAL_RCC_ClockConfig+0x36>
 8006d32:	46c0      	nop			; (mov r8, r8)
 8006d34:	40022000 	.word	0x40022000
 8006d38:	40021000 	.word	0x40021000
 8006d3c:	0800cbfc 	.word	0x0800cbfc
 8006d40:	20000018 	.word	0x20000018
 8006d44:	00001388 	.word	0x00001388
 8006d48:	fffff8ff 	.word	0xfffff8ff

08006d4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006d4c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d4e:	6803      	ldr	r3, [r0, #0]
{
 8006d50:	0005      	movs	r5, r0
 8006d52:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006d54:	03db      	lsls	r3, r3, #15
 8006d56:	d52b      	bpl.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d58:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8006d5a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d5c:	4c3c      	ldr	r4, [pc, #240]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8006d5e:	0552      	lsls	r2, r2, #21
 8006d60:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8006d62:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d64:	4213      	tst	r3, r2
 8006d66:	d108      	bne.n	8006d7a <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d68:	69e3      	ldr	r3, [r4, #28]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	61e3      	str	r3, [r4, #28]
 8006d6e:	69e3      	ldr	r3, [r4, #28]
 8006d70:	4013      	ands	r3, r2
 8006d72:	9303      	str	r3, [sp, #12]
 8006d74:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8006d76:	2301      	movs	r3, #1
 8006d78:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d7a:	2780      	movs	r7, #128	; 0x80
 8006d7c:	4e35      	ldr	r6, [pc, #212]	; (8006e54 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8006d7e:	007f      	lsls	r7, r7, #1
 8006d80:	6833      	ldr	r3, [r6, #0]
 8006d82:	423b      	tst	r3, r7
 8006d84:	d032      	beq.n	8006dec <HAL_RCCEx_PeriphCLKConfig+0xa0>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d86:	6a21      	ldr	r1, [r4, #32]
 8006d88:	22c0      	movs	r2, #192	; 0xc0
 8006d8a:	0008      	movs	r0, r1
 8006d8c:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d8e:	686b      	ldr	r3, [r5, #4]
 8006d90:	4e31      	ldr	r6, [pc, #196]	; (8006e58 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006d92:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006d94:	4211      	tst	r1, r2
 8006d96:	d13b      	bne.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d98:	6a23      	ldr	r3, [r4, #32]
 8006d9a:	686a      	ldr	r2, [r5, #4]
 8006d9c:	4033      	ands	r3, r6
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006da2:	9b00      	ldr	r3, [sp, #0]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d103      	bne.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006da8:	69e3      	ldr	r3, [r4, #28]
 8006daa:	4a2c      	ldr	r2, [pc, #176]	; (8006e5c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8006dac:	4013      	ands	r3, r2
 8006dae:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006db0:	682a      	ldr	r2, [r5, #0]
 8006db2:	07d3      	lsls	r3, r2, #31
 8006db4:	d506      	bpl.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006db6:	2003      	movs	r0, #3
 8006db8:	4925      	ldr	r1, [pc, #148]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8006dba:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8006dbc:	4383      	bics	r3, r0
 8006dbe:	68a8      	ldr	r0, [r5, #8]
 8006dc0:	4303      	orrs	r3, r0
 8006dc2:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006dc4:	0693      	lsls	r3, r2, #26
 8006dc6:	d506      	bpl.n	8006dd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dc8:	2010      	movs	r0, #16
 8006dca:	4921      	ldr	r1, [pc, #132]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8006dcc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8006dce:	4383      	bics	r3, r0
 8006dd0:	68e8      	ldr	r0, [r5, #12]
 8006dd2:	4303      	orrs	r3, r0
 8006dd4:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006dd6:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006dd8:	0552      	lsls	r2, r2, #21
 8006dda:	d517      	bpl.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ddc:	2140      	movs	r1, #64	; 0x40
 8006dde:	4a1c      	ldr	r2, [pc, #112]	; (8006e50 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8006de0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006de2:	438b      	bics	r3, r1
 8006de4:	6929      	ldr	r1, [r5, #16]
 8006de6:	430b      	orrs	r3, r1
 8006de8:	6313      	str	r3, [r2, #48]	; 0x30
 8006dea:	e00f      	b.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0xc0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006dec:	6833      	ldr	r3, [r6, #0]
 8006dee:	433b      	orrs	r3, r7
 8006df0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006df2:	f7fd ff3b 	bl	8004c6c <HAL_GetTick>
 8006df6:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006df8:	6833      	ldr	r3, [r6, #0]
 8006dfa:	423b      	tst	r3, r7
 8006dfc:	d1c3      	bne.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dfe:	f7fd ff35 	bl	8004c6c <HAL_GetTick>
 8006e02:	9b01      	ldr	r3, [sp, #4]
 8006e04:	1ac0      	subs	r0, r0, r3
 8006e06:	2864      	cmp	r0, #100	; 0x64
 8006e08:	d9f6      	bls.n	8006df8 <HAL_RCCEx_PeriphCLKConfig+0xac>
          return HAL_TIMEOUT;
 8006e0a:	2003      	movs	r0, #3
}
 8006e0c:	b005      	add	sp, #20
 8006e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e10:	4013      	ands	r3, r2
 8006e12:	4283      	cmp	r3, r0
 8006e14:	d0c0      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e16:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e18:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e1a:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e1c:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e1e:	0252      	lsls	r2, r2, #9
 8006e20:	4302      	orrs	r2, r0
 8006e22:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e24:	6a22      	ldr	r2, [r4, #32]
 8006e26:	480e      	ldr	r0, [pc, #56]	; (8006e60 <HAL_RCCEx_PeriphCLKConfig+0x114>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e28:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e2a:	4002      	ands	r2, r0
 8006e2c:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8006e2e:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006e30:	07db      	lsls	r3, r3, #31
 8006e32:	d5b1      	bpl.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 8006e34:	f7fd ff1a 	bl	8004c6c <HAL_GetTick>
 8006e38:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	6a23      	ldr	r3, [r4, #32]
 8006e3e:	4213      	tst	r3, r2
 8006e40:	d1aa      	bne.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e42:	f7fd ff13 	bl	8004c6c <HAL_GetTick>
 8006e46:	4b07      	ldr	r3, [pc, #28]	; (8006e64 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8006e48:	1bc0      	subs	r0, r0, r7
 8006e4a:	4298      	cmp	r0, r3
 8006e4c:	d9f5      	bls.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0xee>
 8006e4e:	e7dc      	b.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8006e50:	40021000 	.word	0x40021000
 8006e54:	40007000 	.word	0x40007000
 8006e58:	fffffcff 	.word	0xfffffcff
 8006e5c:	efffffff 	.word	0xefffffff
 8006e60:	fffeffff 	.word	0xfffeffff
 8006e64:	00001388 	.word	0x00001388

08006e68 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e68:	2201      	movs	r2, #1
 8006e6a:	6a03      	ldr	r3, [r0, #32]
{
 8006e6c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e6e:	4393      	bics	r3, r2
 8006e70:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e72:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e74:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e76:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e78:	3272      	adds	r2, #114	; 0x72
 8006e7a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e7c:	680a      	ldr	r2, [r1, #0]
 8006e7e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e80:	2202      	movs	r2, #2
 8006e82:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e84:	688a      	ldr	r2, [r1, #8]
 8006e86:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e88:	4a14      	ldr	r2, [pc, #80]	; (8006edc <TIM_OC1_SetConfig+0x74>)
 8006e8a:	4290      	cmp	r0, r2
 8006e8c:	d008      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x38>
 8006e8e:	4e14      	ldr	r6, [pc, #80]	; (8006ee0 <TIM_OC1_SetConfig+0x78>)
 8006e90:	42b0      	cmp	r0, r6
 8006e92:	d005      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x38>
 8006e94:	4e13      	ldr	r6, [pc, #76]	; (8006ee4 <TIM_OC1_SetConfig+0x7c>)
 8006e96:	42b0      	cmp	r0, r6
 8006e98:	d002      	beq.n	8006ea0 <TIM_OC1_SetConfig+0x38>
 8006e9a:	4e13      	ldr	r6, [pc, #76]	; (8006ee8 <TIM_OC1_SetConfig+0x80>)
 8006e9c:	42b0      	cmp	r0, r6
 8006e9e:	d116      	bne.n	8006ece <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006ea0:	2608      	movs	r6, #8
 8006ea2:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ea4:	68ce      	ldr	r6, [r1, #12]
 8006ea6:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ea8:	2604      	movs	r6, #4
 8006eaa:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eac:	4290      	cmp	r0, r2
 8006eae:	d008      	beq.n	8006ec2 <TIM_OC1_SetConfig+0x5a>
 8006eb0:	4a0b      	ldr	r2, [pc, #44]	; (8006ee0 <TIM_OC1_SetConfig+0x78>)
 8006eb2:	4290      	cmp	r0, r2
 8006eb4:	d005      	beq.n	8006ec2 <TIM_OC1_SetConfig+0x5a>
 8006eb6:	4a0b      	ldr	r2, [pc, #44]	; (8006ee4 <TIM_OC1_SetConfig+0x7c>)
 8006eb8:	4290      	cmp	r0, r2
 8006eba:	d002      	beq.n	8006ec2 <TIM_OC1_SetConfig+0x5a>
 8006ebc:	4a0a      	ldr	r2, [pc, #40]	; (8006ee8 <TIM_OC1_SetConfig+0x80>)
 8006ebe:	4290      	cmp	r0, r2
 8006ec0:	d105      	bne.n	8006ece <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ec2:	4a0a      	ldr	r2, [pc, #40]	; (8006eec <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ec4:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ec6:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ec8:	694c      	ldr	r4, [r1, #20]
 8006eca:	4334      	orrs	r4, r6
 8006ecc:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ece:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8006ed0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006ed2:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006ed4:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ed6:	6203      	str	r3, [r0, #32]
}
 8006ed8:	bd70      	pop	{r4, r5, r6, pc}
 8006eda:	46c0      	nop			; (mov r8, r8)
 8006edc:	40012c00 	.word	0x40012c00
 8006ee0:	40014000 	.word	0x40014000
 8006ee4:	40014400 	.word	0x40014400
 8006ee8:	40014800 	.word	0x40014800
 8006eec:	fffffcff 	.word	0xfffffcff

08006ef0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ef0:	6a03      	ldr	r3, [r0, #32]
 8006ef2:	4a18      	ldr	r2, [pc, #96]	; (8006f54 <TIM_OC3_SetConfig+0x64>)
{
 8006ef4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006efa:	2373      	movs	r3, #115	; 0x73
  tmpccer = TIMx->CCER;
 8006efc:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8006efe:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8006f00:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f02:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f04:	680b      	ldr	r3, [r1, #0]
 8006f06:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f08:	4b13      	ldr	r3, [pc, #76]	; (8006f58 <TIM_OC3_SetConfig+0x68>)
 8006f0a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f0c:	688b      	ldr	r3, [r1, #8]
 8006f0e:	021b      	lsls	r3, r3, #8
 8006f10:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f12:	4d12      	ldr	r5, [pc, #72]	; (8006f5c <TIM_OC3_SetConfig+0x6c>)
 8006f14:	42a8      	cmp	r0, r5
 8006f16:	d10e      	bne.n	8006f36 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f18:	4d11      	ldr	r5, [pc, #68]	; (8006f60 <TIM_OC3_SetConfig+0x70>)
 8006f1a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f1c:	68cb      	ldr	r3, [r1, #12]
 8006f1e:	021b      	lsls	r3, r3, #8
 8006f20:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f22:	4d10      	ldr	r5, [pc, #64]	; (8006f64 <TIM_OC3_SetConfig+0x74>)
 8006f24:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f26:	4d10      	ldr	r5, [pc, #64]	; (8006f68 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f28:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f2a:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f2c:	698a      	ldr	r2, [r1, #24]
 8006f2e:	4332      	orrs	r2, r6
 8006f30:	0112      	lsls	r2, r2, #4
 8006f32:	432a      	orrs	r2, r5
 8006f34:	e008      	b.n	8006f48 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f36:	4d0d      	ldr	r5, [pc, #52]	; (8006f6c <TIM_OC3_SetConfig+0x7c>)
 8006f38:	42a8      	cmp	r0, r5
 8006f3a:	d0f4      	beq.n	8006f26 <TIM_OC3_SetConfig+0x36>
 8006f3c:	4d0c      	ldr	r5, [pc, #48]	; (8006f70 <TIM_OC3_SetConfig+0x80>)
 8006f3e:	42a8      	cmp	r0, r5
 8006f40:	d0f1      	beq.n	8006f26 <TIM_OC3_SetConfig+0x36>
 8006f42:	4d0c      	ldr	r5, [pc, #48]	; (8006f74 <TIM_OC3_SetConfig+0x84>)
 8006f44:	42a8      	cmp	r0, r5
 8006f46:	d0ee      	beq.n	8006f26 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f48:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f4a:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006f4c:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8006f4e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f50:	6203      	str	r3, [r0, #32]
}
 8006f52:	bd70      	pop	{r4, r5, r6, pc}
 8006f54:	fffffeff 	.word	0xfffffeff
 8006f58:	fffffdff 	.word	0xfffffdff
 8006f5c:	40012c00 	.word	0x40012c00
 8006f60:	fffff7ff 	.word	0xfffff7ff
 8006f64:	fffffbff 	.word	0xfffffbff
 8006f68:	ffffcfff 	.word	0xffffcfff
 8006f6c:	40014000 	.word	0x40014000
 8006f70:	40014400 	.word	0x40014400
 8006f74:	40014800 	.word	0x40014800

08006f78 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f78:	6a03      	ldr	r3, [r0, #32]
 8006f7a:	4a14      	ldr	r2, [pc, #80]	; (8006fcc <TIM_OC4_SetConfig+0x54>)
{
 8006f7c:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f7e:	4013      	ands	r3, r2
 8006f80:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f82:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f84:	4d12      	ldr	r5, [pc, #72]	; (8006fd0 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 8006f86:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8006f88:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f8a:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f8c:	680d      	ldr	r5, [r1, #0]
 8006f8e:	022d      	lsls	r5, r5, #8
 8006f90:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f92:	4a10      	ldr	r2, [pc, #64]	; (8006fd4 <TIM_OC4_SetConfig+0x5c>)
 8006f94:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f96:	688a      	ldr	r2, [r1, #8]
 8006f98:	0312      	lsls	r2, r2, #12
 8006f9a:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f9c:	4c0e      	ldr	r4, [pc, #56]	; (8006fd8 <TIM_OC4_SetConfig+0x60>)
 8006f9e:	42a0      	cmp	r0, r4
 8006fa0:	d008      	beq.n	8006fb4 <TIM_OC4_SetConfig+0x3c>
 8006fa2:	4c0e      	ldr	r4, [pc, #56]	; (8006fdc <TIM_OC4_SetConfig+0x64>)
 8006fa4:	42a0      	cmp	r0, r4
 8006fa6:	d005      	beq.n	8006fb4 <TIM_OC4_SetConfig+0x3c>
 8006fa8:	4c0d      	ldr	r4, [pc, #52]	; (8006fe0 <TIM_OC4_SetConfig+0x68>)
 8006faa:	42a0      	cmp	r0, r4
 8006fac:	d002      	beq.n	8006fb4 <TIM_OC4_SetConfig+0x3c>
 8006fae:	4c0d      	ldr	r4, [pc, #52]	; (8006fe4 <TIM_OC4_SetConfig+0x6c>)
 8006fb0:	42a0      	cmp	r0, r4
 8006fb2:	d104      	bne.n	8006fbe <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006fb4:	4c0c      	ldr	r4, [pc, #48]	; (8006fe8 <TIM_OC4_SetConfig+0x70>)
 8006fb6:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006fb8:	694b      	ldr	r3, [r1, #20]
 8006fba:	019b      	lsls	r3, r3, #6
 8006fbc:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fbe:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fc0:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006fc2:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006fc4:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc6:	6202      	str	r2, [r0, #32]
}
 8006fc8:	bd30      	pop	{r4, r5, pc}
 8006fca:	46c0      	nop			; (mov r8, r8)
 8006fcc:	ffffefff 	.word	0xffffefff
 8006fd0:	ffff8cff 	.word	0xffff8cff
 8006fd4:	ffffdfff 	.word	0xffffdfff
 8006fd8:	40012c00 	.word	0x40012c00
 8006fdc:	40014000 	.word	0x40014000
 8006fe0:	40014400 	.word	0x40014400
 8006fe4:	40014800 	.word	0x40014800
 8006fe8:	ffffbfff 	.word	0xffffbfff

08006fec <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006fec:	0002      	movs	r2, r0
{
 8006fee:	0003      	movs	r3, r0
    return HAL_ERROR;
 8006ff0:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8006ff2:	323d      	adds	r2, #61	; 0x3d
 8006ff4:	7811      	ldrb	r1, [r2, #0]
 8006ff6:	4281      	cmp	r1, r0
 8006ff8:	d11c      	bne.n	8007034 <HAL_TIM_Base_Start_IT+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 8006ffa:	2102      	movs	r1, #2
 8006ffc:	7011      	strb	r1, [r2, #0]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68da      	ldr	r2, [r3, #12]
 8007002:	4302      	orrs	r2, r0
 8007004:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007006:	4a0e      	ldr	r2, [pc, #56]	; (8007040 <HAL_TIM_Base_Start_IT+0x54>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d009      	beq.n	8007020 <HAL_TIM_Base_Start_IT+0x34>
 800700c:	2280      	movs	r2, #128	; 0x80
 800700e:	05d2      	lsls	r2, r2, #23
 8007010:	4293      	cmp	r3, r2
 8007012:	d005      	beq.n	8007020 <HAL_TIM_Base_Start_IT+0x34>
 8007014:	4a0b      	ldr	r2, [pc, #44]	; (8007044 <HAL_TIM_Base_Start_IT+0x58>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d002      	beq.n	8007020 <HAL_TIM_Base_Start_IT+0x34>
 800701a:	4a0b      	ldr	r2, [pc, #44]	; (8007048 <HAL_TIM_Base_Start_IT+0x5c>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d10a      	bne.n	8007036 <HAL_TIM_Base_Start_IT+0x4a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007020:	2107      	movs	r1, #7
 8007022:	689a      	ldr	r2, [r3, #8]
  return HAL_OK;
 8007024:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007026:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007028:	2a06      	cmp	r2, #6
 800702a:	d003      	beq.n	8007034 <HAL_TIM_Base_Start_IT+0x48>
      __HAL_TIM_ENABLE(htim);
 800702c:	2201      	movs	r2, #1
 800702e:	6819      	ldr	r1, [r3, #0]
 8007030:	430a      	orrs	r2, r1
 8007032:	601a      	str	r2, [r3, #0]
}
 8007034:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	4302      	orrs	r2, r0
 800703a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800703c:	2000      	movs	r0, #0
 800703e:	e7f9      	b.n	8007034 <HAL_TIM_Base_Start_IT+0x48>
 8007040:	40012c00 	.word	0x40012c00
 8007044:	40000400 	.word	0x40000400
 8007048:	40014000 	.word	0x40014000

0800704c <HAL_TIM_PWM_MspInit>:
 800704c:	4770      	bx	lr

0800704e <HAL_TIM_OC_DelayElapsedCallback>:
 800704e:	4770      	bx	lr

08007050 <HAL_TIM_IC_CaptureCallback>:
 8007050:	4770      	bx	lr

08007052 <HAL_TIM_PWM_PulseFinishedCallback>:
 8007052:	4770      	bx	lr

08007054 <HAL_TIM_TriggerCallback>:
 8007054:	4770      	bx	lr

08007056 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007056:	2202      	movs	r2, #2
 8007058:	6803      	ldr	r3, [r0, #0]
{
 800705a:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800705c:	6919      	ldr	r1, [r3, #16]
{
 800705e:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007060:	4211      	tst	r1, r2
 8007062:	d00e      	beq.n	8007082 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007064:	68d9      	ldr	r1, [r3, #12]
 8007066:	4211      	tst	r1, r2
 8007068:	d00b      	beq.n	8007082 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800706a:	3a05      	subs	r2, #5
 800706c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800706e:	3204      	adds	r2, #4
 8007070:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	079b      	lsls	r3, r3, #30
 8007076:	d100      	bne.n	800707a <HAL_TIM_IRQHandler+0x24>
 8007078:	e079      	b.n	800716e <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 800707a:	f7ff ffe9 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800707e:	2300      	movs	r3, #0
 8007080:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007082:	2204      	movs	r2, #4
 8007084:	6823      	ldr	r3, [r4, #0]
 8007086:	6919      	ldr	r1, [r3, #16]
 8007088:	4211      	tst	r1, r2
 800708a:	d010      	beq.n	80070ae <HAL_TIM_IRQHandler+0x58>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800708c:	68d9      	ldr	r1, [r3, #12]
 800708e:	4211      	tst	r1, r2
 8007090:	d00d      	beq.n	80070ae <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007092:	3a09      	subs	r2, #9
 8007094:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007096:	3207      	adds	r2, #7
 8007098:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800709a:	699a      	ldr	r2, [r3, #24]
 800709c:	23c0      	movs	r3, #192	; 0xc0
 800709e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80070a0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80070a2:	421a      	tst	r2, r3
 80070a4:	d069      	beq.n	800717a <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 80070a6:	f7ff ffd3 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070aa:	2300      	movs	r3, #0
 80070ac:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070ae:	2208      	movs	r2, #8
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	6919      	ldr	r1, [r3, #16]
 80070b4:	4211      	tst	r1, r2
 80070b6:	d00e      	beq.n	80070d6 <HAL_TIM_IRQHandler+0x80>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070b8:	68d9      	ldr	r1, [r3, #12]
 80070ba:	4211      	tst	r1, r2
 80070bc:	d00b      	beq.n	80070d6 <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80070be:	3a11      	subs	r2, #17
 80070c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070c2:	320d      	adds	r2, #13
 80070c4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070c6:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80070c8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070ca:	079b      	lsls	r3, r3, #30
 80070cc:	d05b      	beq.n	8007186 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 80070ce:	f7ff ffbf 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070d2:	2300      	movs	r3, #0
 80070d4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070d6:	2210      	movs	r2, #16
 80070d8:	6823      	ldr	r3, [r4, #0]
 80070da:	6919      	ldr	r1, [r3, #16]
 80070dc:	4211      	tst	r1, r2
 80070de:	d010      	beq.n	8007102 <HAL_TIM_IRQHandler+0xac>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070e0:	68d9      	ldr	r1, [r3, #12]
 80070e2:	4211      	tst	r1, r2
 80070e4:	d00d      	beq.n	8007102 <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80070e6:	3a21      	subs	r2, #33	; 0x21
 80070e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070ea:	3219      	adds	r2, #25
 80070ec:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070ee:	69da      	ldr	r2, [r3, #28]
 80070f0:	23c0      	movs	r3, #192	; 0xc0
 80070f2:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80070f4:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070f6:	421a      	tst	r2, r3
 80070f8:	d04b      	beq.n	8007192 <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 80070fa:	f7ff ffa9 	bl	8007050 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fe:	2300      	movs	r3, #0
 8007100:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007102:	2201      	movs	r2, #1
 8007104:	6823      	ldr	r3, [r4, #0]
 8007106:	6919      	ldr	r1, [r3, #16]
 8007108:	4211      	tst	r1, r2
 800710a:	d007      	beq.n	800711c <HAL_TIM_IRQHandler+0xc6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800710c:	68d9      	ldr	r1, [r3, #12]
 800710e:	4211      	tst	r1, r2
 8007110:	d004      	beq.n	800711c <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007112:	3a03      	subs	r2, #3
      HAL_TIM_PeriodElapsedCallback(htim);
 8007114:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007116:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007118:	f7fc fcfa 	bl	8003b10 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800711c:	2280      	movs	r2, #128	; 0x80
 800711e:	6823      	ldr	r3, [r4, #0]
 8007120:	6919      	ldr	r1, [r3, #16]
 8007122:	4211      	tst	r1, r2
 8007124:	d008      	beq.n	8007138 <HAL_TIM_IRQHandler+0xe2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007126:	68d9      	ldr	r1, [r3, #12]
 8007128:	4211      	tst	r1, r2
 800712a:	d005      	beq.n	8007138 <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800712c:	3a02      	subs	r2, #2
 800712e:	3aff      	subs	r2, #255	; 0xff
      HAL_TIMEx_BreakCallback(htim);
 8007130:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007132:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007134:	f000 fb45 	bl	80077c2 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007138:	2240      	movs	r2, #64	; 0x40
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	6919      	ldr	r1, [r3, #16]
 800713e:	4211      	tst	r1, r2
 8007140:	d007      	beq.n	8007152 <HAL_TIM_IRQHandler+0xfc>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007142:	68d9      	ldr	r1, [r3, #12]
 8007144:	4211      	tst	r1, r2
 8007146:	d004      	beq.n	8007152 <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007148:	3a81      	subs	r2, #129	; 0x81
      HAL_TIM_TriggerCallback(htim);
 800714a:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800714c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800714e:	f7ff ff81 	bl	8007054 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007152:	2220      	movs	r2, #32
 8007154:	6823      	ldr	r3, [r4, #0]
 8007156:	6919      	ldr	r1, [r3, #16]
 8007158:	4211      	tst	r1, r2
 800715a:	d007      	beq.n	800716c <HAL_TIM_IRQHandler+0x116>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800715c:	68d9      	ldr	r1, [r3, #12]
 800715e:	4211      	tst	r1, r2
 8007160:	d004      	beq.n	800716c <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007162:	3a41      	subs	r2, #65	; 0x41
      HAL_TIMEx_CommutCallback(htim);
 8007164:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007166:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8007168:	f000 fb2a 	bl	80077c0 <HAL_TIMEx_CommutCallback>
}
 800716c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800716e:	f7ff ff6e 	bl	800704e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007172:	0020      	movs	r0, r4
 8007174:	f7ff ff6d 	bl	8007052 <HAL_TIM_PWM_PulseFinishedCallback>
 8007178:	e781      	b.n	800707e <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800717a:	f7ff ff68 	bl	800704e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800717e:	0020      	movs	r0, r4
 8007180:	f7ff ff67 	bl	8007052 <HAL_TIM_PWM_PulseFinishedCallback>
 8007184:	e791      	b.n	80070aa <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007186:	f7ff ff62 	bl	800704e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800718a:	0020      	movs	r0, r4
 800718c:	f7ff ff61 	bl	8007052 <HAL_TIM_PWM_PulseFinishedCallback>
 8007190:	e79f      	b.n	80070d2 <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007192:	f7ff ff5c 	bl	800704e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007196:	0020      	movs	r0, r4
 8007198:	f7ff ff5b 	bl	8007052 <HAL_TIM_PWM_PulseFinishedCallback>
 800719c:	e7af      	b.n	80070fe <HAL_TIM_IRQHandler+0xa8>
	...

080071a0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071a0:	4a20      	ldr	r2, [pc, #128]	; (8007224 <TIM_Base_SetConfig+0x84>)
{
 80071a2:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80071a4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80071a6:	4290      	cmp	r0, r2
 80071a8:	d006      	beq.n	80071b8 <TIM_Base_SetConfig+0x18>
 80071aa:	2480      	movs	r4, #128	; 0x80
 80071ac:	05e4      	lsls	r4, r4, #23
 80071ae:	42a0      	cmp	r0, r4
 80071b0:	d002      	beq.n	80071b8 <TIM_Base_SetConfig+0x18>
 80071b2:	4c1d      	ldr	r4, [pc, #116]	; (8007228 <TIM_Base_SetConfig+0x88>)
 80071b4:	42a0      	cmp	r0, r4
 80071b6:	d10c      	bne.n	80071d2 <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80071b8:	2470      	movs	r4, #112	; 0x70
 80071ba:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80071bc:	684c      	ldr	r4, [r1, #4]
 80071be:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071c0:	4290      	cmp	r0, r2
 80071c2:	d012      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071c4:	2480      	movs	r4, #128	; 0x80
 80071c6:	05e4      	lsls	r4, r4, #23
 80071c8:	42a0      	cmp	r0, r4
 80071ca:	d00e      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071cc:	4c16      	ldr	r4, [pc, #88]	; (8007228 <TIM_Base_SetConfig+0x88>)
 80071ce:	42a0      	cmp	r0, r4
 80071d0:	d00b      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071d2:	4c16      	ldr	r4, [pc, #88]	; (800722c <TIM_Base_SetConfig+0x8c>)
 80071d4:	42a0      	cmp	r0, r4
 80071d6:	d008      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071d8:	4c15      	ldr	r4, [pc, #84]	; (8007230 <TIM_Base_SetConfig+0x90>)
 80071da:	42a0      	cmp	r0, r4
 80071dc:	d005      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071de:	4c15      	ldr	r4, [pc, #84]	; (8007234 <TIM_Base_SetConfig+0x94>)
 80071e0:	42a0      	cmp	r0, r4
 80071e2:	d002      	beq.n	80071ea <TIM_Base_SetConfig+0x4a>
 80071e4:	4c14      	ldr	r4, [pc, #80]	; (8007238 <TIM_Base_SetConfig+0x98>)
 80071e6:	42a0      	cmp	r0, r4
 80071e8:	d103      	bne.n	80071f2 <TIM_Base_SetConfig+0x52>
    tmpcr1 &= ~TIM_CR1_CKD;
 80071ea:	4c14      	ldr	r4, [pc, #80]	; (800723c <TIM_Base_SetConfig+0x9c>)
 80071ec:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80071ee:	68cb      	ldr	r3, [r1, #12]
 80071f0:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80071f2:	2480      	movs	r4, #128	; 0x80
 80071f4:	43a3      	bics	r3, r4
 80071f6:	694c      	ldr	r4, [r1, #20]
 80071f8:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80071fa:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80071fc:	688b      	ldr	r3, [r1, #8]
 80071fe:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007200:	680b      	ldr	r3, [r1, #0]
 8007202:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007204:	4290      	cmp	r0, r2
 8007206:	d008      	beq.n	800721a <TIM_Base_SetConfig+0x7a>
 8007208:	4b09      	ldr	r3, [pc, #36]	; (8007230 <TIM_Base_SetConfig+0x90>)
 800720a:	4298      	cmp	r0, r3
 800720c:	d005      	beq.n	800721a <TIM_Base_SetConfig+0x7a>
 800720e:	4b09      	ldr	r3, [pc, #36]	; (8007234 <TIM_Base_SetConfig+0x94>)
 8007210:	4298      	cmp	r0, r3
 8007212:	d002      	beq.n	800721a <TIM_Base_SetConfig+0x7a>
 8007214:	4b08      	ldr	r3, [pc, #32]	; (8007238 <TIM_Base_SetConfig+0x98>)
 8007216:	4298      	cmp	r0, r3
 8007218:	d101      	bne.n	800721e <TIM_Base_SetConfig+0x7e>
    TIMx->RCR = Structure->RepetitionCounter;
 800721a:	690b      	ldr	r3, [r1, #16]
 800721c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800721e:	2301      	movs	r3, #1
 8007220:	6143      	str	r3, [r0, #20]
}
 8007222:	bd10      	pop	{r4, pc}
 8007224:	40012c00 	.word	0x40012c00
 8007228:	40000400 	.word	0x40000400
 800722c:	40002000 	.word	0x40002000
 8007230:	40014000 	.word	0x40014000
 8007234:	40014400 	.word	0x40014400
 8007238:	40014800 	.word	0x40014800
 800723c:	fffffcff 	.word	0xfffffcff

08007240 <HAL_TIM_Base_Init>:
{
 8007240:	b570      	push	{r4, r5, r6, lr}
 8007242:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007244:	2001      	movs	r0, #1
  if (htim == NULL)
 8007246:	2c00      	cmp	r4, #0
 8007248:	d021      	beq.n	800728e <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800724a:	0025      	movs	r5, r4
 800724c:	353d      	adds	r5, #61	; 0x3d
 800724e:	782b      	ldrb	r3, [r5, #0]
 8007250:	b2da      	uxtb	r2, r3
 8007252:	2b00      	cmp	r3, #0
 8007254:	d105      	bne.n	8007262 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8007256:	0023      	movs	r3, r4
 8007258:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800725a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800725c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 800725e:	f7fd fbc1 	bl	80049e4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8007262:	2302      	movs	r3, #2
 8007264:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007266:	6820      	ldr	r0, [r4, #0]
 8007268:	1d21      	adds	r1, r4, #4
 800726a:	f7ff ff99 	bl	80071a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800726e:	0022      	movs	r2, r4
 8007270:	2301      	movs	r3, #1
  return HAL_OK;
 8007272:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007274:	3246      	adds	r2, #70	; 0x46
 8007276:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007278:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800727a:	3a08      	subs	r2, #8
 800727c:	7013      	strb	r3, [r2, #0]
 800727e:	7053      	strb	r3, [r2, #1]
 8007280:	7093      	strb	r3, [r2, #2]
 8007282:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007284:	7113      	strb	r3, [r2, #4]
 8007286:	7153      	strb	r3, [r2, #5]
 8007288:	7193      	strb	r3, [r2, #6]
 800728a:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 800728c:	702b      	strb	r3, [r5, #0]
}
 800728e:	bd70      	pop	{r4, r5, r6, pc}

08007290 <HAL_TIM_PWM_Init>:
{
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	0004      	movs	r4, r0
    return HAL_ERROR;
 8007294:	2001      	movs	r0, #1
  if (htim == NULL)
 8007296:	2c00      	cmp	r4, #0
 8007298:	d021      	beq.n	80072de <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 800729a:	0025      	movs	r5, r4
 800729c:	353d      	adds	r5, #61	; 0x3d
 800729e:	782b      	ldrb	r3, [r5, #0]
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d105      	bne.n	80072b2 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80072a6:	0023      	movs	r3, r4
 80072a8:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80072aa:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80072ac:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80072ae:	f7ff fecd 	bl	800704c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80072b2:	2302      	movs	r3, #2
 80072b4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b6:	6820      	ldr	r0, [r4, #0]
 80072b8:	1d21      	adds	r1, r4, #4
 80072ba:	f7ff ff71 	bl	80071a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072be:	0022      	movs	r2, r4
 80072c0:	2301      	movs	r3, #1
  return HAL_OK;
 80072c2:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c4:	3246      	adds	r2, #70	; 0x46
 80072c6:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072c8:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ca:	3a08      	subs	r2, #8
 80072cc:	7013      	strb	r3, [r2, #0]
 80072ce:	7053      	strb	r3, [r2, #1]
 80072d0:	7093      	strb	r3, [r2, #2]
 80072d2:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d4:	7113      	strb	r3, [r2, #4]
 80072d6:	7153      	strb	r3, [r2, #5]
 80072d8:	7193      	strb	r3, [r2, #6]
 80072da:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80072dc:	702b      	strb	r3, [r5, #0]
}
 80072de:	bd70      	pop	{r4, r5, r6, pc}

080072e0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e0:	2210      	movs	r2, #16
 80072e2:	6a03      	ldr	r3, [r0, #32]
{
 80072e4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072e6:	4393      	bics	r3, r2
 80072e8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80072ea:	6a05      	ldr	r5, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072ec:	4c16      	ldr	r4, [pc, #88]	; (8007348 <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 80072ee:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80072f0:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80072f2:	4022      	ands	r2, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80072f4:	680c      	ldr	r4, [r1, #0]
 80072f6:	0224      	lsls	r4, r4, #8
 80072f8:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 80072fa:	2220      	movs	r2, #32
 80072fc:	4395      	bics	r5, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80072fe:	688a      	ldr	r2, [r1, #8]
 8007300:	0112      	lsls	r2, r2, #4
 8007302:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007304:	4d11      	ldr	r5, [pc, #68]	; (800734c <TIM_OC2_SetConfig+0x6c>)
 8007306:	42a8      	cmp	r0, r5
 8007308:	d10f      	bne.n	800732a <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800730a:	2580      	movs	r5, #128	; 0x80
 800730c:	43aa      	bics	r2, r5
 800730e:	0016      	movs	r6, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007310:	68ca      	ldr	r2, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8007312:	3d40      	subs	r5, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007314:	0112      	lsls	r2, r2, #4
 8007316:	4332      	orrs	r2, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8007318:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800731a:	4d0d      	ldr	r5, [pc, #52]	; (8007350 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800731c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800731e:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007320:	698b      	ldr	r3, [r1, #24]
 8007322:	4333      	orrs	r3, r6
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	432b      	orrs	r3, r5
 8007328:	e008      	b.n	800733c <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800732a:	4d0a      	ldr	r5, [pc, #40]	; (8007354 <TIM_OC2_SetConfig+0x74>)
 800732c:	42a8      	cmp	r0, r5
 800732e:	d0f4      	beq.n	800731a <TIM_OC2_SetConfig+0x3a>
 8007330:	4d09      	ldr	r5, [pc, #36]	; (8007358 <TIM_OC2_SetConfig+0x78>)
 8007332:	42a8      	cmp	r0, r5
 8007334:	d0f1      	beq.n	800731a <TIM_OC2_SetConfig+0x3a>
 8007336:	4d09      	ldr	r5, [pc, #36]	; (800735c <TIM_OC2_SetConfig+0x7c>)
 8007338:	42a8      	cmp	r0, r5
 800733a:	d0ee      	beq.n	800731a <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800733c:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800733e:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007340:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007342:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8007344:	6202      	str	r2, [r0, #32]
}
 8007346:	bd70      	pop	{r4, r5, r6, pc}
 8007348:	ffff8cff 	.word	0xffff8cff
 800734c:	40012c00 	.word	0x40012c00
 8007350:	fffff3ff 	.word	0xfffff3ff
 8007354:	40014000 	.word	0x40014000
 8007358:	40014400 	.word	0x40014400
 800735c:	40014800 	.word	0x40014800

08007360 <HAL_TIM_PWM_ConfigChannel>:
{
 8007360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8007362:	0006      	movs	r6, r0
 8007364:	363c      	adds	r6, #60	; 0x3c
{
 8007366:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 8007368:	7832      	ldrb	r2, [r6, #0]
{
 800736a:	0003      	movs	r3, r0
 800736c:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 800736e:	2002      	movs	r0, #2
 8007370:	2a01      	cmp	r2, #1
 8007372:	d00a      	beq.n	800738a <HAL_TIM_PWM_ConfigChannel+0x2a>
 8007374:	3801      	subs	r0, #1
 8007376:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8007378:	2c08      	cmp	r4, #8
 800737a:	d041      	beq.n	8007400 <HAL_TIM_PWM_ConfigChannel+0xa0>
 800737c:	d806      	bhi.n	800738c <HAL_TIM_PWM_ConfigChannel+0x2c>
 800737e:	2c00      	cmp	r4, #0
 8007380:	d019      	beq.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x56>
 8007382:	2c04      	cmp	r4, #4
 8007384:	d029      	beq.n	80073da <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8007386:	2300      	movs	r3, #0
 8007388:	7033      	strb	r3, [r6, #0]
}
 800738a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 800738c:	2c0c      	cmp	r4, #12
 800738e:	d1fa      	bne.n	8007386 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007390:	681c      	ldr	r4, [r3, #0]
 8007392:	0020      	movs	r0, r4
 8007394:	f7ff fdf0 	bl	8006f78 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007398:	2380      	movs	r3, #128	; 0x80
 800739a:	69e2      	ldr	r2, [r4, #28]
 800739c:	011b      	lsls	r3, r3, #4
 800739e:	4313      	orrs	r3, r2
 80073a0:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073a2:	69e3      	ldr	r3, [r4, #28]
 80073a4:	4a1e      	ldr	r2, [pc, #120]	; (8007420 <HAL_TIM_PWM_ConfigChannel+0xc0>)
 80073a6:	4013      	ands	r3, r2
 80073a8:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073aa:	692b      	ldr	r3, [r5, #16]
 80073ac:	69e2      	ldr	r2, [r4, #28]
 80073ae:	021b      	lsls	r3, r3, #8
 80073b0:	4313      	orrs	r3, r2
 80073b2:	61e3      	str	r3, [r4, #28]
 80073b4:	e00f      	b.n	80073d6 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073b6:	681f      	ldr	r7, [r3, #0]
 80073b8:	0038      	movs	r0, r7
 80073ba:	f7ff fd55 	bl	8006e68 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073be:	2308      	movs	r3, #8
 80073c0:	69ba      	ldr	r2, [r7, #24]
 80073c2:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073c4:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073c6:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	4393      	bics	r3, r2
 80073cc:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	692a      	ldr	r2, [r5, #16]
 80073d2:	4313      	orrs	r3, r2
 80073d4:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80073d6:	2000      	movs	r0, #0
      break;
 80073d8:	e7d5      	b.n	8007386 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073da:	681c      	ldr	r4, [r3, #0]
 80073dc:	0020      	movs	r0, r4
 80073de:	f7ff ff7f 	bl	80072e0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073e2:	2380      	movs	r3, #128	; 0x80
 80073e4:	69a2      	ldr	r2, [r4, #24]
 80073e6:	011b      	lsls	r3, r3, #4
 80073e8:	4313      	orrs	r3, r2
 80073ea:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073ec:	69a3      	ldr	r3, [r4, #24]
 80073ee:	4a0c      	ldr	r2, [pc, #48]	; (8007420 <HAL_TIM_PWM_ConfigChannel+0xc0>)
 80073f0:	4013      	ands	r3, r2
 80073f2:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073f4:	692b      	ldr	r3, [r5, #16]
 80073f6:	69a2      	ldr	r2, [r4, #24]
 80073f8:	021b      	lsls	r3, r3, #8
 80073fa:	4313      	orrs	r3, r2
 80073fc:	61a3      	str	r3, [r4, #24]
      break;
 80073fe:	e7ea      	b.n	80073d6 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007400:	681f      	ldr	r7, [r3, #0]
 8007402:	0038      	movs	r0, r7
 8007404:	f7ff fd74 	bl	8006ef0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007408:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800740a:	69fb      	ldr	r3, [r7, #28]
 800740c:	431c      	orrs	r4, r3
 800740e:	61fc      	str	r4, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	4393      	bics	r3, r2
 8007414:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	692a      	ldr	r2, [r5, #16]
 800741a:	4313      	orrs	r3, r2
 800741c:	61fb      	str	r3, [r7, #28]
      break;
 800741e:	e7da      	b.n	80073d6 <HAL_TIM_PWM_ConfigChannel+0x76>
 8007420:	fffffbff 	.word	0xfffffbff

08007424 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007424:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007426:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007428:	4d03      	ldr	r5, [pc, #12]	; (8007438 <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800742a:	430a      	orrs	r2, r1
 800742c:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800742e:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007430:	4313      	orrs	r3, r2
 8007432:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007434:	6083      	str	r3, [r0, #8]
}
 8007436:	bd30      	pop	{r4, r5, pc}
 8007438:	ffff00ff 	.word	0xffff00ff

0800743c <HAL_TIM_ConfigClockSource>:
{
 800743c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800743e:	0005      	movs	r5, r0
 8007440:	2402      	movs	r4, #2
 8007442:	353c      	adds	r5, #60	; 0x3c
 8007444:	782a      	ldrb	r2, [r5, #0]
{
 8007446:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8007448:	0020      	movs	r0, r4
 800744a:	2a01      	cmp	r2, #1
 800744c:	d01c      	beq.n	8007488 <HAL_TIM_ConfigClockSource+0x4c>
  htim->State = HAL_TIM_STATE_BUSY;
 800744e:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8007450:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8007452:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8007454:	702a      	strb	r2, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8007456:	7034      	strb	r4, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8007458:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800745a:	4843      	ldr	r0, [pc, #268]	; (8007568 <HAL_TIM_ConfigClockSource+0x12c>)
  tmpsmcr = htim->Instance->SMCR;
 800745c:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800745e:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8007460:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8007462:	680b      	ldr	r3, [r1, #0]
 8007464:	2b60      	cmp	r3, #96	; 0x60
 8007466:	d052      	beq.n	800750e <HAL_TIM_ConfigClockSource+0xd2>
 8007468:	d82f      	bhi.n	80074ca <HAL_TIM_ConfigClockSource+0x8e>
 800746a:	2b40      	cmp	r3, #64	; 0x40
 800746c:	d066      	beq.n	800753c <HAL_TIM_ConfigClockSource+0x100>
 800746e:	d814      	bhi.n	800749a <HAL_TIM_ConfigClockSource+0x5e>
 8007470:	2b20      	cmp	r3, #32
 8007472:	d00c      	beq.n	800748e <HAL_TIM_ConfigClockSource+0x52>
 8007474:	d809      	bhi.n	800748a <HAL_TIM_ConfigClockSource+0x4e>
 8007476:	2110      	movs	r1, #16
 8007478:	0018      	movs	r0, r3
 800747a:	4388      	bics	r0, r1
 800747c:	d007      	beq.n	800748e <HAL_TIM_ConfigClockSource+0x52>
 800747e:	0010      	movs	r0, r2
  htim->State = HAL_TIM_STATE_READY;
 8007480:	2301      	movs	r3, #1
 8007482:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8007484:	2300      	movs	r3, #0
 8007486:	702b      	strb	r3, [r5, #0]
}
 8007488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800748a:	2b30      	cmp	r3, #48	; 0x30
 800748c:	d1f7      	bne.n	800747e <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr &= ~TIM_SMCR_TS;
 800748e:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8007490:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007492:	438a      	bics	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007494:	4313      	orrs	r3, r2
 8007496:	2207      	movs	r2, #7
 8007498:	e02b      	b.n	80074f2 <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 800749a:	2b50      	cmp	r3, #80	; 0x50
 800749c:	d1ef      	bne.n	800747e <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 800749e:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80074a0:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80074a2:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074a4:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074a6:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074a8:	4397      	bics	r7, r2
 80074aa:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074ac:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80074ae:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074b0:	43ba      	bics	r2, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074b2:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074b4:	220a      	movs	r2, #10
 80074b6:	4391      	bics	r1, r2
 80074b8:	000a      	movs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80074ba:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 80074bc:	2370      	movs	r3, #112	; 0x70
  tmpccer |= TIM_ICPolarity;
 80074be:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 80074c0:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80074c2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80074c4:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074c6:	3b19      	subs	r3, #25
 80074c8:	e013      	b.n	80074f2 <HAL_TIM_ConfigClockSource+0xb6>
  switch (sClockSourceConfig->ClockSource)
 80074ca:	2780      	movs	r7, #128	; 0x80
  HAL_StatusTypeDef status = HAL_OK;
 80074cc:	2000      	movs	r0, #0
  switch (sClockSourceConfig->ClockSource)
 80074ce:	017f      	lsls	r7, r7, #5
 80074d0:	42bb      	cmp	r3, r7
 80074d2:	d0d5      	beq.n	8007480 <HAL_TIM_ConfigClockSource+0x44>
 80074d4:	2080      	movs	r0, #128	; 0x80
 80074d6:	0180      	lsls	r0, r0, #6
 80074d8:	4283      	cmp	r3, r0
 80074da:	d00e      	beq.n	80074fa <HAL_TIM_ConfigClockSource+0xbe>
 80074dc:	0010      	movs	r0, r2
 80074de:	2b70      	cmp	r3, #112	; 0x70
 80074e0:	d1ce      	bne.n	8007480 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80074e2:	68cb      	ldr	r3, [r1, #12]
 80074e4:	684a      	ldr	r2, [r1, #4]
 80074e6:	0020      	movs	r0, r4
 80074e8:	6889      	ldr	r1, [r1, #8]
 80074ea:	f7ff ff9b 	bl	8007424 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074ee:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 80074f0:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80074f2:	4313      	orrs	r3, r2
  HAL_StatusTypeDef status = HAL_OK;
 80074f4:	2000      	movs	r0, #0
  TIMx->SMCR = tmpsmcr;
 80074f6:	60a3      	str	r3, [r4, #8]
}
 80074f8:	e7c2      	b.n	8007480 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80074fa:	68cb      	ldr	r3, [r1, #12]
 80074fc:	684a      	ldr	r2, [r1, #4]
 80074fe:	0020      	movs	r0, r4
 8007500:	6889      	ldr	r1, [r1, #8]
 8007502:	f7ff ff8f 	bl	8007424 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007506:	2380      	movs	r3, #128	; 0x80
 8007508:	68a2      	ldr	r2, [r4, #8]
 800750a:	01db      	lsls	r3, r3, #7
 800750c:	e7f1      	b.n	80074f2 <HAL_TIM_ConfigClockSource+0xb6>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800750e:	2010      	movs	r0, #16
                               sClockSourceConfig->ClockPolarity,
 8007510:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007512:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007514:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007516:	4f15      	ldr	r7, [pc, #84]	; (800756c <HAL_TIM_ConfigClockSource+0x130>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007518:	4381      	bics	r1, r0
 800751a:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800751c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800751e:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007520:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007522:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007524:	20a0      	movs	r0, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8007526:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007528:	011b      	lsls	r3, r3, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800752a:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 800752c:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800752e:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8007530:	6223      	str	r3, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007532:	2370      	movs	r3, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8007534:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007536:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007538:	3b09      	subs	r3, #9
 800753a:	e7da      	b.n	80074f2 <HAL_TIM_ConfigClockSource+0xb6>
                               sClockSourceConfig->ClockPolarity,
 800753c:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800753e:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8007540:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007542:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007544:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007546:	4397      	bics	r7, r2
 8007548:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800754a:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800754c:	69a2      	ldr	r2, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800754e:	43ba      	bics	r2, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007550:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007552:	220a      	movs	r2, #10
 8007554:	4391      	bics	r1, r2
 8007556:	000a      	movs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8007558:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800755a:	2370      	movs	r3, #112	; 0x70
  tmpccer |= TIM_ICPolarity;
 800755c:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 800755e:	6222      	str	r2, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8007560:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007562:	439a      	bics	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007564:	3b29      	subs	r3, #41	; 0x29
 8007566:	e7c4      	b.n	80074f2 <HAL_TIM_ConfigClockSource+0xb6>
 8007568:	ffff0088 	.word	0xffff0088
 800756c:	ffff0fff 	.word	0xffff0fff

08007570 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007570:	231f      	movs	r3, #31
{
 8007572:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007574:	2401      	movs	r4, #1
 8007576:	4019      	ands	r1, r3
 8007578:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800757a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800757c:	6a03      	ldr	r3, [r0, #32]
 800757e:	43a3      	bics	r3, r4
 8007580:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007582:	6a03      	ldr	r3, [r0, #32]
 8007584:	431a      	orrs	r2, r3
 8007586:	6202      	str	r2, [r0, #32]
}
 8007588:	bd10      	pop	{r4, pc}
	...

0800758c <HAL_TIM_OC_Start>:
{
 800758c:	0002      	movs	r2, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800758e:	0003      	movs	r3, r0
{
 8007590:	b510      	push	{r4, lr}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007592:	2900      	cmp	r1, #0
 8007594:	d105      	bne.n	80075a2 <HAL_TIM_OC_Start+0x16>
    return HAL_ERROR;
 8007596:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007598:	333e      	adds	r3, #62	; 0x3e
 800759a:	781c      	ldrb	r4, [r3, #0]
 800759c:	4284      	cmp	r4, r0
 800759e:	d018      	beq.n	80075d2 <HAL_TIM_OC_Start+0x46>
}
 80075a0:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80075a2:	2904      	cmp	r1, #4
 80075a4:	d10f      	bne.n	80075c6 <HAL_TIM_OC_Start+0x3a>
 80075a6:	333f      	adds	r3, #63	; 0x3f
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	3b01      	subs	r3, #1
 80075ac:	1e58      	subs	r0, r3, #1
 80075ae:	4183      	sbcs	r3, r0
 80075b0:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 80075b2:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d1f3      	bne.n	80075a0 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075b8:	2302      	movs	r3, #2
 80075ba:	0010      	movs	r0, r2
 80075bc:	2904      	cmp	r1, #4
 80075be:	d126      	bne.n	800760e <HAL_TIM_OC_Start+0x82>
 80075c0:	303f      	adds	r0, #63	; 0x3f
 80075c2:	7003      	strb	r3, [r0, #0]
 80075c4:	e007      	b.n	80075d6 <HAL_TIM_OC_Start+0x4a>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80075c6:	2908      	cmp	r1, #8
 80075c8:	d101      	bne.n	80075ce <HAL_TIM_OC_Start+0x42>
 80075ca:	3340      	adds	r3, #64	; 0x40
 80075cc:	e7ec      	b.n	80075a8 <HAL_TIM_OC_Start+0x1c>
 80075ce:	3341      	adds	r3, #65	; 0x41
 80075d0:	e7ea      	b.n	80075a8 <HAL_TIM_OC_Start+0x1c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80075d2:	2002      	movs	r0, #2
 80075d4:	7018      	strb	r0, [r3, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075d6:	6814      	ldr	r4, [r2, #0]
 80075d8:	2201      	movs	r2, #1
 80075da:	0020      	movs	r0, r4
 80075dc:	f7ff ffc8 	bl	8007570 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075e0:	4a17      	ldr	r2, [pc, #92]	; (8007640 <HAL_TIM_OC_Start+0xb4>)
 80075e2:	4294      	cmp	r4, r2
 80075e4:	d019      	beq.n	800761a <HAL_TIM_OC_Start+0x8e>
 80075e6:	4b17      	ldr	r3, [pc, #92]	; (8007644 <HAL_TIM_OC_Start+0xb8>)
 80075e8:	429c      	cmp	r4, r3
 80075ea:	d016      	beq.n	800761a <HAL_TIM_OC_Start+0x8e>
 80075ec:	4b16      	ldr	r3, [pc, #88]	; (8007648 <HAL_TIM_OC_Start+0xbc>)
 80075ee:	429c      	cmp	r4, r3
 80075f0:	d013      	beq.n	800761a <HAL_TIM_OC_Start+0x8e>
 80075f2:	4b16      	ldr	r3, [pc, #88]	; (800764c <HAL_TIM_OC_Start+0xc0>)
 80075f4:	429c      	cmp	r4, r3
 80075f6:	d010      	beq.n	800761a <HAL_TIM_OC_Start+0x8e>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075f8:	2380      	movs	r3, #128	; 0x80
 80075fa:	05db      	lsls	r3, r3, #23
 80075fc:	429c      	cmp	r4, r3
 80075fe:	d114      	bne.n	800762a <HAL_TIM_OC_Start+0x9e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007600:	2207      	movs	r2, #7
 8007602:	68a3      	ldr	r3, [r4, #8]
 8007604:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007606:	2b06      	cmp	r3, #6
 8007608:	d115      	bne.n	8007636 <HAL_TIM_OC_Start+0xaa>
  return HAL_OK;
 800760a:	2000      	movs	r0, #0
 800760c:	e7c8      	b.n	80075a0 <HAL_TIM_OC_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800760e:	2908      	cmp	r1, #8
 8007610:	d101      	bne.n	8007616 <HAL_TIM_OC_Start+0x8a>
 8007612:	3040      	adds	r0, #64	; 0x40
 8007614:	e7d5      	b.n	80075c2 <HAL_TIM_OC_Start+0x36>
 8007616:	3041      	adds	r0, #65	; 0x41
 8007618:	e7d3      	b.n	80075c2 <HAL_TIM_OC_Start+0x36>
    __HAL_TIM_MOE_ENABLE(htim);
 800761a:	2380      	movs	r3, #128	; 0x80
 800761c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800761e:	021b      	lsls	r3, r3, #8
 8007620:	430b      	orrs	r3, r1
 8007622:	6463      	str	r3, [r4, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007624:	4294      	cmp	r4, r2
 8007626:	d1e7      	bne.n	80075f8 <HAL_TIM_OC_Start+0x6c>
 8007628:	e7ea      	b.n	8007600 <HAL_TIM_OC_Start+0x74>
 800762a:	4b09      	ldr	r3, [pc, #36]	; (8007650 <HAL_TIM_OC_Start+0xc4>)
 800762c:	429c      	cmp	r4, r3
 800762e:	d0e7      	beq.n	8007600 <HAL_TIM_OC_Start+0x74>
 8007630:	4b04      	ldr	r3, [pc, #16]	; (8007644 <HAL_TIM_OC_Start+0xb8>)
 8007632:	429c      	cmp	r4, r3
 8007634:	d0e4      	beq.n	8007600 <HAL_TIM_OC_Start+0x74>
      __HAL_TIM_ENABLE(htim);
 8007636:	2301      	movs	r3, #1
 8007638:	6822      	ldr	r2, [r4, #0]
 800763a:	4313      	orrs	r3, r2
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	e7e4      	b.n	800760a <HAL_TIM_OC_Start+0x7e>
 8007640:	40012c00 	.word	0x40012c00
 8007644:	40014000 	.word	0x40014000
 8007648:	40014400 	.word	0x40014400
 800764c:	40014800 	.word	0x40014800
 8007650:	40000400 	.word	0x40000400

08007654 <HAL_TIM_PWM_Start>:
 8007654:	b510      	push	{r4, lr}
 8007656:	f7ff ff99 	bl	800758c <HAL_TIM_OC_Start>
 800765a:	bd10      	pop	{r4, pc}

0800765c <HAL_TIM_OC_Stop>:
{
 800765c:	b570      	push	{r4, r5, r6, lr}
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800765e:	6805      	ldr	r5, [r0, #0]
 8007660:	2200      	movs	r2, #0
{
 8007662:	0004      	movs	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007664:	0028      	movs	r0, r5
{
 8007666:	000e      	movs	r6, r1
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007668:	f7ff ff82 	bl	8007570 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800766c:	4b19      	ldr	r3, [pc, #100]	; (80076d4 <HAL_TIM_OC_Stop+0x78>)
 800766e:	4a1a      	ldr	r2, [pc, #104]	; (80076d8 <HAL_TIM_OC_Stop+0x7c>)
 8007670:	429d      	cmp	r5, r3
 8007672:	d008      	beq.n	8007686 <HAL_TIM_OC_Stop+0x2a>
 8007674:	4b19      	ldr	r3, [pc, #100]	; (80076dc <HAL_TIM_OC_Stop+0x80>)
 8007676:	429d      	cmp	r5, r3
 8007678:	d005      	beq.n	8007686 <HAL_TIM_OC_Stop+0x2a>
 800767a:	4b19      	ldr	r3, [pc, #100]	; (80076e0 <HAL_TIM_OC_Stop+0x84>)
 800767c:	429d      	cmp	r5, r3
 800767e:	d002      	beq.n	8007686 <HAL_TIM_OC_Stop+0x2a>
 8007680:	4b18      	ldr	r3, [pc, #96]	; (80076e4 <HAL_TIM_OC_Stop+0x88>)
 8007682:	429d      	cmp	r5, r3
 8007684:	d10a      	bne.n	800769c <HAL_TIM_OC_Stop+0x40>
    __HAL_TIM_MOE_DISABLE(htim);
 8007686:	6a2b      	ldr	r3, [r5, #32]
 8007688:	4213      	tst	r3, r2
 800768a:	d107      	bne.n	800769c <HAL_TIM_OC_Stop+0x40>
 800768c:	6a29      	ldr	r1, [r5, #32]
 800768e:	4b16      	ldr	r3, [pc, #88]	; (80076e8 <HAL_TIM_OC_Stop+0x8c>)
 8007690:	4219      	tst	r1, r3
 8007692:	d103      	bne.n	800769c <HAL_TIM_OC_Stop+0x40>
 8007694:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8007696:	4915      	ldr	r1, [pc, #84]	; (80076ec <HAL_TIM_OC_Stop+0x90>)
 8007698:	400b      	ands	r3, r1
 800769a:	646b      	str	r3, [r5, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 800769c:	6a2b      	ldr	r3, [r5, #32]
 800769e:	4213      	tst	r3, r2
 80076a0:	d107      	bne.n	80076b2 <HAL_TIM_OC_Stop+0x56>
 80076a2:	6a2a      	ldr	r2, [r5, #32]
 80076a4:	4b10      	ldr	r3, [pc, #64]	; (80076e8 <HAL_TIM_OC_Stop+0x8c>)
 80076a6:	421a      	tst	r2, r3
 80076a8:	d103      	bne.n	80076b2 <HAL_TIM_OC_Stop+0x56>
 80076aa:	2201      	movs	r2, #1
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	4393      	bics	r3, r2
 80076b0:	602b      	str	r3, [r5, #0]
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80076b2:	2301      	movs	r3, #1
 80076b4:	2e00      	cmp	r6, #0
 80076b6:	d103      	bne.n	80076c0 <HAL_TIM_OC_Stop+0x64>
 80076b8:	343e      	adds	r4, #62	; 0x3e
}
 80076ba:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80076bc:	7023      	strb	r3, [r4, #0]
}
 80076be:	bd70      	pop	{r4, r5, r6, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80076c0:	2e04      	cmp	r6, #4
 80076c2:	d101      	bne.n	80076c8 <HAL_TIM_OC_Stop+0x6c>
 80076c4:	343f      	adds	r4, #63	; 0x3f
 80076c6:	e7f8      	b.n	80076ba <HAL_TIM_OC_Stop+0x5e>
 80076c8:	2e08      	cmp	r6, #8
 80076ca:	d101      	bne.n	80076d0 <HAL_TIM_OC_Stop+0x74>
 80076cc:	3440      	adds	r4, #64	; 0x40
 80076ce:	e7f4      	b.n	80076ba <HAL_TIM_OC_Stop+0x5e>
 80076d0:	3441      	adds	r4, #65	; 0x41
 80076d2:	e7f2      	b.n	80076ba <HAL_TIM_OC_Stop+0x5e>
 80076d4:	40012c00 	.word	0x40012c00
 80076d8:	00001111 	.word	0x00001111
 80076dc:	40014000 	.word	0x40014000
 80076e0:	40014400 	.word	0x40014400
 80076e4:	40014800 	.word	0x40014800
 80076e8:	00000444 	.word	0x00000444
 80076ec:	ffff7fff 	.word	0xffff7fff

080076f0 <HAL_TIM_PWM_Stop>:
 80076f0:	b510      	push	{r4, lr}
 80076f2:	f7ff ffb3 	bl	800765c <HAL_TIM_OC_Stop>
 80076f6:	bd10      	pop	{r4, pc}

080076f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80076f8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076fa:	0004      	movs	r4, r0
 80076fc:	2202      	movs	r2, #2
 80076fe:	343c      	adds	r4, #60	; 0x3c
 8007700:	7825      	ldrb	r5, [r4, #0]
{
 8007702:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8007704:	0010      	movs	r0, r2
 8007706:	2d01      	cmp	r5, #1
 8007708:	d020      	beq.n	800774c <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800770a:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800770c:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800770e:	353d      	adds	r5, #61	; 0x3d
 8007710:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8007716:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8007718:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800771a:	680e      	ldr	r6, [r1, #0]
 800771c:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800771e:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007720:	480b      	ldr	r0, [pc, #44]	; (8007750 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8007722:	4283      	cmp	r3, r0
 8007724:	d009      	beq.n	800773a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8007726:	2080      	movs	r0, #128	; 0x80
 8007728:	05c0      	lsls	r0, r0, #23
 800772a:	4283      	cmp	r3, r0
 800772c:	d005      	beq.n	800773a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 800772e:	4809      	ldr	r0, [pc, #36]	; (8007754 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8007730:	4283      	cmp	r3, r0
 8007732:	d002      	beq.n	800773a <HAL_TIMEx_MasterConfigSynchronization+0x42>
 8007734:	4808      	ldr	r0, [pc, #32]	; (8007758 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8007736:	4283      	cmp	r3, r0
 8007738:	d104      	bne.n	8007744 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800773a:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800773c:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800773e:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007740:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007744:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8007746:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007748:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800774a:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800774c:	bd70      	pop	{r4, r5, r6, pc}
 800774e:	46c0      	nop			; (mov r8, r8)
 8007750:	40012c00 	.word	0x40012c00
 8007754:	40000400 	.word	0x40000400
 8007758:	40014000 	.word	0x40014000

0800775c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800775c:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800775e:	0004      	movs	r4, r0
 8007760:	343c      	adds	r4, #60	; 0x3c
 8007762:	7823      	ldrb	r3, [r4, #0]
{
 8007764:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8007766:	2002      	movs	r0, #2
 8007768:	2b01      	cmp	r3, #1
 800776a:	d01c      	beq.n	80077a6 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800776c:	68cb      	ldr	r3, [r1, #12]
 800776e:	480e      	ldr	r0, [pc, #56]	; (80077a8 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007770:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007772:	4003      	ands	r3, r0
 8007774:	6888      	ldr	r0, [r1, #8]
 8007776:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007778:	480c      	ldr	r0, [pc, #48]	; (80077ac <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 800777a:	4003      	ands	r3, r0
 800777c:	6848      	ldr	r0, [r1, #4]
 800777e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007780:	480b      	ldr	r0, [pc, #44]	; (80077b0 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 8007782:	4003      	ands	r3, r0
 8007784:	6808      	ldr	r0, [r1, #0]
 8007786:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007788:	480a      	ldr	r0, [pc, #40]	; (80077b4 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 800778a:	4003      	ands	r3, r0
 800778c:	6908      	ldr	r0, [r1, #16]
 800778e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007790:	4809      	ldr	r0, [pc, #36]	; (80077b8 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 8007792:	4003      	ands	r3, r0
 8007794:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007796:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007798:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800779a:	4808      	ldr	r0, [pc, #32]	; (80077bc <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 800779c:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 800779e:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80077a0:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80077a2:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80077a4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80077a6:	bd10      	pop	{r4, pc}
 80077a8:	fffffcff 	.word	0xfffffcff
 80077ac:	fffffbff 	.word	0xfffffbff
 80077b0:	fffff7ff 	.word	0xfffff7ff
 80077b4:	ffffefff 	.word	0xffffefff
 80077b8:	ffffdfff 	.word	0xffffdfff
 80077bc:	ffffbfff 	.word	0xffffbfff

080077c0 <HAL_TIMEx_CommutCallback>:
 80077c0:	4770      	bx	lr

080077c2 <HAL_TIMEx_BreakCallback>:
 80077c2:	4770      	bx	lr

080077c4 <__cvt>:
 80077c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077c6:	001e      	movs	r6, r3
 80077c8:	2300      	movs	r3, #0
 80077ca:	0014      	movs	r4, r2
 80077cc:	b08b      	sub	sp, #44	; 0x2c
 80077ce:	429e      	cmp	r6, r3
 80077d0:	da04      	bge.n	80077dc <__cvt+0x18>
 80077d2:	2180      	movs	r1, #128	; 0x80
 80077d4:	0609      	lsls	r1, r1, #24
 80077d6:	1873      	adds	r3, r6, r1
 80077d8:	001e      	movs	r6, r3
 80077da:	232d      	movs	r3, #45	; 0x2d
 80077dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80077de:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80077e0:	7013      	strb	r3, [r2, #0]
 80077e2:	2320      	movs	r3, #32
 80077e4:	2203      	movs	r2, #3
 80077e6:	439f      	bics	r7, r3
 80077e8:	2f46      	cmp	r7, #70	; 0x46
 80077ea:	d007      	beq.n	80077fc <__cvt+0x38>
 80077ec:	003b      	movs	r3, r7
 80077ee:	3b45      	subs	r3, #69	; 0x45
 80077f0:	4259      	negs	r1, r3
 80077f2:	414b      	adcs	r3, r1
 80077f4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80077f6:	3a01      	subs	r2, #1
 80077f8:	18cb      	adds	r3, r1, r3
 80077fa:	9310      	str	r3, [sp, #64]	; 0x40
 80077fc:	ab09      	add	r3, sp, #36	; 0x24
 80077fe:	9304      	str	r3, [sp, #16]
 8007800:	ab08      	add	r3, sp, #32
 8007802:	9303      	str	r3, [sp, #12]
 8007804:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007806:	9200      	str	r2, [sp, #0]
 8007808:	9302      	str	r3, [sp, #8]
 800780a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800780c:	0022      	movs	r2, r4
 800780e:	9301      	str	r3, [sp, #4]
 8007810:	0033      	movs	r3, r6
 8007812:	f000 feaf 	bl	8008574 <_dtoa_r>
 8007816:	0005      	movs	r5, r0
 8007818:	2f47      	cmp	r7, #71	; 0x47
 800781a:	d102      	bne.n	8007822 <__cvt+0x5e>
 800781c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800781e:	07db      	lsls	r3, r3, #31
 8007820:	d528      	bpl.n	8007874 <__cvt+0xb0>
 8007822:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007824:	18eb      	adds	r3, r5, r3
 8007826:	9307      	str	r3, [sp, #28]
 8007828:	2f46      	cmp	r7, #70	; 0x46
 800782a:	d114      	bne.n	8007856 <__cvt+0x92>
 800782c:	782b      	ldrb	r3, [r5, #0]
 800782e:	2b30      	cmp	r3, #48	; 0x30
 8007830:	d10c      	bne.n	800784c <__cvt+0x88>
 8007832:	2200      	movs	r2, #0
 8007834:	2300      	movs	r3, #0
 8007836:	0020      	movs	r0, r4
 8007838:	0031      	movs	r1, r6
 800783a:	f7f8 fe13 	bl	8000464 <__aeabi_dcmpeq>
 800783e:	2800      	cmp	r0, #0
 8007840:	d104      	bne.n	800784c <__cvt+0x88>
 8007842:	2301      	movs	r3, #1
 8007844:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007846:	1a9b      	subs	r3, r3, r2
 8007848:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800784a:	6013      	str	r3, [r2, #0]
 800784c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800784e:	9a07      	ldr	r2, [sp, #28]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	18d3      	adds	r3, r2, r3
 8007854:	9307      	str	r3, [sp, #28]
 8007856:	2200      	movs	r2, #0
 8007858:	2300      	movs	r3, #0
 800785a:	0020      	movs	r0, r4
 800785c:	0031      	movs	r1, r6
 800785e:	f7f8 fe01 	bl	8000464 <__aeabi_dcmpeq>
 8007862:	2800      	cmp	r0, #0
 8007864:	d001      	beq.n	800786a <__cvt+0xa6>
 8007866:	9b07      	ldr	r3, [sp, #28]
 8007868:	9309      	str	r3, [sp, #36]	; 0x24
 800786a:	2230      	movs	r2, #48	; 0x30
 800786c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800786e:	9907      	ldr	r1, [sp, #28]
 8007870:	428b      	cmp	r3, r1
 8007872:	d306      	bcc.n	8007882 <__cvt+0xbe>
 8007874:	0028      	movs	r0, r5
 8007876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007878:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800787a:	1b5b      	subs	r3, r3, r5
 800787c:	6013      	str	r3, [r2, #0]
 800787e:	b00b      	add	sp, #44	; 0x2c
 8007880:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007882:	1c59      	adds	r1, r3, #1
 8007884:	9109      	str	r1, [sp, #36]	; 0x24
 8007886:	701a      	strb	r2, [r3, #0]
 8007888:	e7f0      	b.n	800786c <__cvt+0xa8>

0800788a <__exponent>:
 800788a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800788c:	1c83      	adds	r3, r0, #2
 800788e:	b087      	sub	sp, #28
 8007890:	9303      	str	r3, [sp, #12]
 8007892:	0005      	movs	r5, r0
 8007894:	000c      	movs	r4, r1
 8007896:	232b      	movs	r3, #43	; 0x2b
 8007898:	7002      	strb	r2, [r0, #0]
 800789a:	2900      	cmp	r1, #0
 800789c:	da01      	bge.n	80078a2 <__exponent+0x18>
 800789e:	424c      	negs	r4, r1
 80078a0:	3302      	adds	r3, #2
 80078a2:	706b      	strb	r3, [r5, #1]
 80078a4:	2c09      	cmp	r4, #9
 80078a6:	dd2f      	ble.n	8007908 <__exponent+0x7e>
 80078a8:	270a      	movs	r7, #10
 80078aa:	ab04      	add	r3, sp, #16
 80078ac:	1dde      	adds	r6, r3, #7
 80078ae:	0020      	movs	r0, r4
 80078b0:	0039      	movs	r1, r7
 80078b2:	9601      	str	r6, [sp, #4]
 80078b4:	f7f8 fdb4 	bl	8000420 <__aeabi_idivmod>
 80078b8:	3e01      	subs	r6, #1
 80078ba:	3130      	adds	r1, #48	; 0x30
 80078bc:	0020      	movs	r0, r4
 80078be:	7031      	strb	r1, [r6, #0]
 80078c0:	0039      	movs	r1, r7
 80078c2:	9402      	str	r4, [sp, #8]
 80078c4:	f7f8 fcc6 	bl	8000254 <__divsi3>
 80078c8:	9b02      	ldr	r3, [sp, #8]
 80078ca:	0004      	movs	r4, r0
 80078cc:	2b63      	cmp	r3, #99	; 0x63
 80078ce:	dcee      	bgt.n	80078ae <__exponent+0x24>
 80078d0:	9b01      	ldr	r3, [sp, #4]
 80078d2:	3430      	adds	r4, #48	; 0x30
 80078d4:	1e9a      	subs	r2, r3, #2
 80078d6:	0013      	movs	r3, r2
 80078d8:	9903      	ldr	r1, [sp, #12]
 80078da:	7014      	strb	r4, [r2, #0]
 80078dc:	a804      	add	r0, sp, #16
 80078de:	3007      	adds	r0, #7
 80078e0:	4298      	cmp	r0, r3
 80078e2:	d80c      	bhi.n	80078fe <__exponent+0x74>
 80078e4:	2300      	movs	r3, #0
 80078e6:	4282      	cmp	r2, r0
 80078e8:	d804      	bhi.n	80078f4 <__exponent+0x6a>
 80078ea:	aa04      	add	r2, sp, #16
 80078ec:	3309      	adds	r3, #9
 80078ee:	189b      	adds	r3, r3, r2
 80078f0:	9a01      	ldr	r2, [sp, #4]
 80078f2:	1a9b      	subs	r3, r3, r2
 80078f4:	9a03      	ldr	r2, [sp, #12]
 80078f6:	18d3      	adds	r3, r2, r3
 80078f8:	1b58      	subs	r0, r3, r5
 80078fa:	b007      	add	sp, #28
 80078fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078fe:	7818      	ldrb	r0, [r3, #0]
 8007900:	3301      	adds	r3, #1
 8007902:	7008      	strb	r0, [r1, #0]
 8007904:	3101      	adds	r1, #1
 8007906:	e7e9      	b.n	80078dc <__exponent+0x52>
 8007908:	2330      	movs	r3, #48	; 0x30
 800790a:	3430      	adds	r4, #48	; 0x30
 800790c:	70ab      	strb	r3, [r5, #2]
 800790e:	70ec      	strb	r4, [r5, #3]
 8007910:	1d2b      	adds	r3, r5, #4
 8007912:	e7f1      	b.n	80078f8 <__exponent+0x6e>

08007914 <_printf_float>:
 8007914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007916:	b095      	sub	sp, #84	; 0x54
 8007918:	000c      	movs	r4, r1
 800791a:	9208      	str	r2, [sp, #32]
 800791c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800791e:	9309      	str	r3, [sp, #36]	; 0x24
 8007920:	0007      	movs	r7, r0
 8007922:	f000 fd05 	bl	8008330 <_localeconv_r>
 8007926:	6803      	ldr	r3, [r0, #0]
 8007928:	0018      	movs	r0, r3
 800792a:	930c      	str	r3, [sp, #48]	; 0x30
 800792c:	f7f8 fbec 	bl	8000108 <strlen>
 8007930:	2300      	movs	r3, #0
 8007932:	9312      	str	r3, [sp, #72]	; 0x48
 8007934:	7e23      	ldrb	r3, [r4, #24]
 8007936:	2207      	movs	r2, #7
 8007938:	930a      	str	r3, [sp, #40]	; 0x28
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	900d      	str	r0, [sp, #52]	; 0x34
 800793e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007940:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007942:	682b      	ldr	r3, [r5, #0]
 8007944:	05c9      	lsls	r1, r1, #23
 8007946:	d547      	bpl.n	80079d8 <_printf_float+0xc4>
 8007948:	189b      	adds	r3, r3, r2
 800794a:	4393      	bics	r3, r2
 800794c:	001a      	movs	r2, r3
 800794e:	3208      	adds	r2, #8
 8007950:	602a      	str	r2, [r5, #0]
 8007952:	681e      	ldr	r6, [r3, #0]
 8007954:	685d      	ldr	r5, [r3, #4]
 8007956:	0032      	movs	r2, r6
 8007958:	002b      	movs	r3, r5
 800795a:	64a2      	str	r2, [r4, #72]	; 0x48
 800795c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800795e:	2201      	movs	r2, #1
 8007960:	006b      	lsls	r3, r5, #1
 8007962:	085b      	lsrs	r3, r3, #1
 8007964:	930e      	str	r3, [sp, #56]	; 0x38
 8007966:	0030      	movs	r0, r6
 8007968:	4bab      	ldr	r3, [pc, #684]	; (8007c18 <_printf_float+0x304>)
 800796a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800796c:	4252      	negs	r2, r2
 800796e:	f7fb fac7 	bl	8002f00 <__aeabi_dcmpun>
 8007972:	2800      	cmp	r0, #0
 8007974:	d132      	bne.n	80079dc <_printf_float+0xc8>
 8007976:	2201      	movs	r2, #1
 8007978:	0030      	movs	r0, r6
 800797a:	4ba7      	ldr	r3, [pc, #668]	; (8007c18 <_printf_float+0x304>)
 800797c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800797e:	4252      	negs	r2, r2
 8007980:	f7f8 fd80 	bl	8000484 <__aeabi_dcmple>
 8007984:	2800      	cmp	r0, #0
 8007986:	d129      	bne.n	80079dc <_printf_float+0xc8>
 8007988:	2200      	movs	r2, #0
 800798a:	2300      	movs	r3, #0
 800798c:	0030      	movs	r0, r6
 800798e:	0029      	movs	r1, r5
 8007990:	f7f8 fd6e 	bl	8000470 <__aeabi_dcmplt>
 8007994:	2800      	cmp	r0, #0
 8007996:	d003      	beq.n	80079a0 <_printf_float+0x8c>
 8007998:	0023      	movs	r3, r4
 800799a:	222d      	movs	r2, #45	; 0x2d
 800799c:	3343      	adds	r3, #67	; 0x43
 800799e:	701a      	strb	r2, [r3, #0]
 80079a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a2:	4d9e      	ldr	r5, [pc, #632]	; (8007c1c <_printf_float+0x308>)
 80079a4:	2b47      	cmp	r3, #71	; 0x47
 80079a6:	d900      	bls.n	80079aa <_printf_float+0x96>
 80079a8:	4d9d      	ldr	r5, [pc, #628]	; (8007c20 <_printf_float+0x30c>)
 80079aa:	2303      	movs	r3, #3
 80079ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079ae:	6123      	str	r3, [r4, #16]
 80079b0:	3301      	adds	r3, #1
 80079b2:	439a      	bics	r2, r3
 80079b4:	2300      	movs	r3, #0
 80079b6:	6022      	str	r2, [r4, #0]
 80079b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80079ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079bc:	0021      	movs	r1, r4
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	0038      	movs	r0, r7
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	aa13      	add	r2, sp, #76	; 0x4c
 80079c6:	f000 f9fb 	bl	8007dc0 <_printf_common>
 80079ca:	3001      	adds	r0, #1
 80079cc:	d000      	beq.n	80079d0 <_printf_float+0xbc>
 80079ce:	e0a3      	b.n	8007b18 <_printf_float+0x204>
 80079d0:	2001      	movs	r0, #1
 80079d2:	4240      	negs	r0, r0
 80079d4:	b015      	add	sp, #84	; 0x54
 80079d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079d8:	3307      	adds	r3, #7
 80079da:	e7b6      	b.n	800794a <_printf_float+0x36>
 80079dc:	0032      	movs	r2, r6
 80079de:	002b      	movs	r3, r5
 80079e0:	0030      	movs	r0, r6
 80079e2:	0029      	movs	r1, r5
 80079e4:	f7fb fa8c 	bl	8002f00 <__aeabi_dcmpun>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d00b      	beq.n	8007a04 <_printf_float+0xf0>
 80079ec:	2d00      	cmp	r5, #0
 80079ee:	da03      	bge.n	80079f8 <_printf_float+0xe4>
 80079f0:	0023      	movs	r3, r4
 80079f2:	222d      	movs	r2, #45	; 0x2d
 80079f4:	3343      	adds	r3, #67	; 0x43
 80079f6:	701a      	strb	r2, [r3, #0]
 80079f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079fa:	4d8a      	ldr	r5, [pc, #552]	; (8007c24 <_printf_float+0x310>)
 80079fc:	2b47      	cmp	r3, #71	; 0x47
 80079fe:	d9d4      	bls.n	80079aa <_printf_float+0x96>
 8007a00:	4d89      	ldr	r5, [pc, #548]	; (8007c28 <_printf_float+0x314>)
 8007a02:	e7d2      	b.n	80079aa <_printf_float+0x96>
 8007a04:	2220      	movs	r2, #32
 8007a06:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007a08:	6863      	ldr	r3, [r4, #4]
 8007a0a:	4391      	bics	r1, r2
 8007a0c:	910e      	str	r1, [sp, #56]	; 0x38
 8007a0e:	1c5a      	adds	r2, r3, #1
 8007a10:	d14a      	bne.n	8007aa8 <_printf_float+0x194>
 8007a12:	3307      	adds	r3, #7
 8007a14:	6063      	str	r3, [r4, #4]
 8007a16:	2380      	movs	r3, #128	; 0x80
 8007a18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	2200      	movs	r2, #0
 8007a20:	9206      	str	r2, [sp, #24]
 8007a22:	aa12      	add	r2, sp, #72	; 0x48
 8007a24:	9205      	str	r2, [sp, #20]
 8007a26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	9204      	str	r2, [sp, #16]
 8007a2c:	aa11      	add	r2, sp, #68	; 0x44
 8007a2e:	9203      	str	r2, [sp, #12]
 8007a30:	2223      	movs	r2, #35	; 0x23
 8007a32:	a908      	add	r1, sp, #32
 8007a34:	9301      	str	r3, [sp, #4]
 8007a36:	6863      	ldr	r3, [r4, #4]
 8007a38:	1852      	adds	r2, r2, r1
 8007a3a:	9202      	str	r2, [sp, #8]
 8007a3c:	9300      	str	r3, [sp, #0]
 8007a3e:	0032      	movs	r2, r6
 8007a40:	002b      	movs	r3, r5
 8007a42:	0038      	movs	r0, r7
 8007a44:	f7ff febe 	bl	80077c4 <__cvt>
 8007a48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a4a:	0005      	movs	r5, r0
 8007a4c:	2b47      	cmp	r3, #71	; 0x47
 8007a4e:	d109      	bne.n	8007a64 <_printf_float+0x150>
 8007a50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007a52:	1cda      	adds	r2, r3, #3
 8007a54:	db02      	blt.n	8007a5c <_printf_float+0x148>
 8007a56:	6862      	ldr	r2, [r4, #4]
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	dd49      	ble.n	8007af0 <_printf_float+0x1dc>
 8007a5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a5e:	3b02      	subs	r3, #2
 8007a60:	b2db      	uxtb	r3, r3
 8007a62:	930a      	str	r3, [sp, #40]	; 0x28
 8007a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a66:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007a68:	2b65      	cmp	r3, #101	; 0x65
 8007a6a:	d824      	bhi.n	8007ab6 <_printf_float+0x1a2>
 8007a6c:	0020      	movs	r0, r4
 8007a6e:	001a      	movs	r2, r3
 8007a70:	3901      	subs	r1, #1
 8007a72:	3050      	adds	r0, #80	; 0x50
 8007a74:	9111      	str	r1, [sp, #68]	; 0x44
 8007a76:	f7ff ff08 	bl	800788a <__exponent>
 8007a7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a7c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007a7e:	1813      	adds	r3, r2, r0
 8007a80:	6123      	str	r3, [r4, #16]
 8007a82:	2a01      	cmp	r2, #1
 8007a84:	dc02      	bgt.n	8007a8c <_printf_float+0x178>
 8007a86:	6822      	ldr	r2, [r4, #0]
 8007a88:	07d2      	lsls	r2, r2, #31
 8007a8a:	d501      	bpl.n	8007a90 <_printf_float+0x17c>
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	2323      	movs	r3, #35	; 0x23
 8007a92:	aa08      	add	r2, sp, #32
 8007a94:	189b      	adds	r3, r3, r2
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d100      	bne.n	8007a9e <_printf_float+0x18a>
 8007a9c:	e78d      	b.n	80079ba <_printf_float+0xa6>
 8007a9e:	0023      	movs	r3, r4
 8007aa0:	222d      	movs	r2, #45	; 0x2d
 8007aa2:	3343      	adds	r3, #67	; 0x43
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e788      	b.n	80079ba <_printf_float+0xa6>
 8007aa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007aaa:	2a47      	cmp	r2, #71	; 0x47
 8007aac:	d1b3      	bne.n	8007a16 <_printf_float+0x102>
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d1b1      	bne.n	8007a16 <_printf_float+0x102>
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	e7ae      	b.n	8007a14 <_printf_float+0x100>
 8007ab6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ab8:	2b66      	cmp	r3, #102	; 0x66
 8007aba:	d11b      	bne.n	8007af4 <_printf_float+0x1e0>
 8007abc:	6863      	ldr	r3, [r4, #4]
 8007abe:	2900      	cmp	r1, #0
 8007ac0:	dd09      	ble.n	8007ad6 <_printf_float+0x1c2>
 8007ac2:	6121      	str	r1, [r4, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d102      	bne.n	8007ace <_printf_float+0x1ba>
 8007ac8:	6822      	ldr	r2, [r4, #0]
 8007aca:	07d2      	lsls	r2, r2, #31
 8007acc:	d50b      	bpl.n	8007ae6 <_printf_float+0x1d2>
 8007ace:	3301      	adds	r3, #1
 8007ad0:	185b      	adds	r3, r3, r1
 8007ad2:	6123      	str	r3, [r4, #16]
 8007ad4:	e007      	b.n	8007ae6 <_printf_float+0x1d2>
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d103      	bne.n	8007ae2 <_printf_float+0x1ce>
 8007ada:	2201      	movs	r2, #1
 8007adc:	6821      	ldr	r1, [r4, #0]
 8007ade:	4211      	tst	r1, r2
 8007ae0:	d000      	beq.n	8007ae4 <_printf_float+0x1d0>
 8007ae2:	1c9a      	adds	r2, r3, #2
 8007ae4:	6122      	str	r2, [r4, #16]
 8007ae6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ae8:	65a3      	str	r3, [r4, #88]	; 0x58
 8007aea:	2300      	movs	r3, #0
 8007aec:	930b      	str	r3, [sp, #44]	; 0x2c
 8007aee:	e7cf      	b.n	8007a90 <_printf_float+0x17c>
 8007af0:	2367      	movs	r3, #103	; 0x67
 8007af2:	930a      	str	r3, [sp, #40]	; 0x28
 8007af4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007af6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007af8:	4299      	cmp	r1, r3
 8007afa:	db06      	blt.n	8007b0a <_printf_float+0x1f6>
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	6121      	str	r1, [r4, #16]
 8007b00:	07db      	lsls	r3, r3, #31
 8007b02:	d5f0      	bpl.n	8007ae6 <_printf_float+0x1d2>
 8007b04:	3101      	adds	r1, #1
 8007b06:	6121      	str	r1, [r4, #16]
 8007b08:	e7ed      	b.n	8007ae6 <_printf_float+0x1d2>
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	2900      	cmp	r1, #0
 8007b0e:	dc01      	bgt.n	8007b14 <_printf_float+0x200>
 8007b10:	1892      	adds	r2, r2, r2
 8007b12:	1a52      	subs	r2, r2, r1
 8007b14:	189b      	adds	r3, r3, r2
 8007b16:	e7dc      	b.n	8007ad2 <_printf_float+0x1be>
 8007b18:	6822      	ldr	r2, [r4, #0]
 8007b1a:	0553      	lsls	r3, r2, #21
 8007b1c:	d408      	bmi.n	8007b30 <_printf_float+0x21c>
 8007b1e:	6923      	ldr	r3, [r4, #16]
 8007b20:	002a      	movs	r2, r5
 8007b22:	0038      	movs	r0, r7
 8007b24:	9908      	ldr	r1, [sp, #32]
 8007b26:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007b28:	47a8      	blx	r5
 8007b2a:	3001      	adds	r0, #1
 8007b2c:	d12a      	bne.n	8007b84 <_printf_float+0x270>
 8007b2e:	e74f      	b.n	80079d0 <_printf_float+0xbc>
 8007b30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b32:	2b65      	cmp	r3, #101	; 0x65
 8007b34:	d800      	bhi.n	8007b38 <_printf_float+0x224>
 8007b36:	e0ec      	b.n	8007d12 <_printf_float+0x3fe>
 8007b38:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007b3a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	2300      	movs	r3, #0
 8007b40:	f7f8 fc90 	bl	8000464 <__aeabi_dcmpeq>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d034      	beq.n	8007bb2 <_printf_float+0x29e>
 8007b48:	2301      	movs	r3, #1
 8007b4a:	0038      	movs	r0, r7
 8007b4c:	4a37      	ldr	r2, [pc, #220]	; (8007c2c <_printf_float+0x318>)
 8007b4e:	9908      	ldr	r1, [sp, #32]
 8007b50:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007b52:	47a8      	blx	r5
 8007b54:	3001      	adds	r0, #1
 8007b56:	d100      	bne.n	8007b5a <_printf_float+0x246>
 8007b58:	e73a      	b.n	80079d0 <_printf_float+0xbc>
 8007b5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007b5c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	db02      	blt.n	8007b68 <_printf_float+0x254>
 8007b62:	6823      	ldr	r3, [r4, #0]
 8007b64:	07db      	lsls	r3, r3, #31
 8007b66:	d50d      	bpl.n	8007b84 <_printf_float+0x270>
 8007b68:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007b6a:	0038      	movs	r0, r7
 8007b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b70:	9908      	ldr	r1, [sp, #32]
 8007b72:	47a8      	blx	r5
 8007b74:	2500      	movs	r5, #0
 8007b76:	3001      	adds	r0, #1
 8007b78:	d100      	bne.n	8007b7c <_printf_float+0x268>
 8007b7a:	e729      	b.n	80079d0 <_printf_float+0xbc>
 8007b7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007b7e:	3b01      	subs	r3, #1
 8007b80:	42ab      	cmp	r3, r5
 8007b82:	dc0a      	bgt.n	8007b9a <_printf_float+0x286>
 8007b84:	6823      	ldr	r3, [r4, #0]
 8007b86:	079b      	lsls	r3, r3, #30
 8007b88:	d500      	bpl.n	8007b8c <_printf_float+0x278>
 8007b8a:	e116      	b.n	8007dba <_printf_float+0x4a6>
 8007b8c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b8e:	68e0      	ldr	r0, [r4, #12]
 8007b90:	4298      	cmp	r0, r3
 8007b92:	db00      	blt.n	8007b96 <_printf_float+0x282>
 8007b94:	e71e      	b.n	80079d4 <_printf_float+0xc0>
 8007b96:	0018      	movs	r0, r3
 8007b98:	e71c      	b.n	80079d4 <_printf_float+0xc0>
 8007b9a:	0022      	movs	r2, r4
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	0038      	movs	r0, r7
 8007ba0:	9908      	ldr	r1, [sp, #32]
 8007ba2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007ba4:	321a      	adds	r2, #26
 8007ba6:	47b0      	blx	r6
 8007ba8:	3001      	adds	r0, #1
 8007baa:	d100      	bne.n	8007bae <_printf_float+0x29a>
 8007bac:	e710      	b.n	80079d0 <_printf_float+0xbc>
 8007bae:	3501      	adds	r5, #1
 8007bb0:	e7e4      	b.n	8007b7c <_printf_float+0x268>
 8007bb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	dc3b      	bgt.n	8007c30 <_printf_float+0x31c>
 8007bb8:	2301      	movs	r3, #1
 8007bba:	0038      	movs	r0, r7
 8007bbc:	4a1b      	ldr	r2, [pc, #108]	; (8007c2c <_printf_float+0x318>)
 8007bbe:	9908      	ldr	r1, [sp, #32]
 8007bc0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007bc2:	47b0      	blx	r6
 8007bc4:	3001      	adds	r0, #1
 8007bc6:	d100      	bne.n	8007bca <_printf_float+0x2b6>
 8007bc8:	e702      	b.n	80079d0 <_printf_float+0xbc>
 8007bca:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	d102      	bne.n	8007bd8 <_printf_float+0x2c4>
 8007bd2:	6823      	ldr	r3, [r4, #0]
 8007bd4:	07db      	lsls	r3, r3, #31
 8007bd6:	d5d5      	bpl.n	8007b84 <_printf_float+0x270>
 8007bd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bda:	0038      	movs	r0, r7
 8007bdc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007bde:	9908      	ldr	r1, [sp, #32]
 8007be0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007be2:	47b0      	blx	r6
 8007be4:	2300      	movs	r3, #0
 8007be6:	3001      	adds	r0, #1
 8007be8:	d100      	bne.n	8007bec <_printf_float+0x2d8>
 8007bea:	e6f1      	b.n	80079d0 <_printf_float+0xbc>
 8007bec:	930a      	str	r3, [sp, #40]	; 0x28
 8007bee:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bf2:	425b      	negs	r3, r3
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	dc01      	bgt.n	8007bfc <_printf_float+0x2e8>
 8007bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007bfa:	e791      	b.n	8007b20 <_printf_float+0x20c>
 8007bfc:	0022      	movs	r2, r4
 8007bfe:	2301      	movs	r3, #1
 8007c00:	0038      	movs	r0, r7
 8007c02:	9908      	ldr	r1, [sp, #32]
 8007c04:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007c06:	321a      	adds	r2, #26
 8007c08:	47b0      	blx	r6
 8007c0a:	3001      	adds	r0, #1
 8007c0c:	d100      	bne.n	8007c10 <_printf_float+0x2fc>
 8007c0e:	e6df      	b.n	80079d0 <_printf_float+0xbc>
 8007c10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c12:	3301      	adds	r3, #1
 8007c14:	e7ea      	b.n	8007bec <_printf_float+0x2d8>
 8007c16:	46c0      	nop			; (mov r8, r8)
 8007c18:	7fefffff 	.word	0x7fefffff
 8007c1c:	0800cc2c 	.word	0x0800cc2c
 8007c20:	0800cc30 	.word	0x0800cc30
 8007c24:	0800cc34 	.word	0x0800cc34
 8007c28:	0800cc38 	.word	0x0800cc38
 8007c2c:	0800c6ae 	.word	0x0800c6ae
 8007c30:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c34:	920a      	str	r2, [sp, #40]	; 0x28
 8007c36:	429a      	cmp	r2, r3
 8007c38:	dd00      	ble.n	8007c3c <_printf_float+0x328>
 8007c3a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	dc3d      	bgt.n	8007cbe <_printf_float+0x3aa>
 8007c42:	2300      	movs	r3, #0
 8007c44:	930e      	str	r3, [sp, #56]	; 0x38
 8007c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c48:	43db      	mvns	r3, r3
 8007c4a:	17db      	asrs	r3, r3, #31
 8007c4c:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007c50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c52:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c56:	4013      	ands	r3, r2
 8007c58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c5a:	1ad3      	subs	r3, r2, r3
 8007c5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	dc36      	bgt.n	8007cd0 <_printf_float+0x3bc>
 8007c62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c64:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c66:	429a      	cmp	r2, r3
 8007c68:	db40      	blt.n	8007cec <_printf_float+0x3d8>
 8007c6a:	6823      	ldr	r3, [r4, #0]
 8007c6c:	07db      	lsls	r3, r3, #31
 8007c6e:	d43d      	bmi.n	8007cec <_printf_float+0x3d8>
 8007c70:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8007c72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c76:	1af3      	subs	r3, r6, r3
 8007c78:	1ab6      	subs	r6, r6, r2
 8007c7a:	429e      	cmp	r6, r3
 8007c7c:	dd00      	ble.n	8007c80 <_printf_float+0x36c>
 8007c7e:	001e      	movs	r6, r3
 8007c80:	2e00      	cmp	r6, #0
 8007c82:	dc3c      	bgt.n	8007cfe <_printf_float+0x3ea>
 8007c84:	2300      	movs	r3, #0
 8007c86:	930a      	str	r3, [sp, #40]	; 0x28
 8007c88:	43f3      	mvns	r3, r6
 8007c8a:	17db      	asrs	r3, r3, #31
 8007c8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c92:	1a9b      	subs	r3, r3, r2
 8007c94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007c96:	4032      	ands	r2, r6
 8007c98:	1a9b      	subs	r3, r3, r2
 8007c9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	dc00      	bgt.n	8007ca2 <_printf_float+0x38e>
 8007ca0:	e770      	b.n	8007b84 <_printf_float+0x270>
 8007ca2:	0022      	movs	r2, r4
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	0038      	movs	r0, r7
 8007ca8:	9908      	ldr	r1, [sp, #32]
 8007caa:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007cac:	321a      	adds	r2, #26
 8007cae:	47a8      	blx	r5
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d100      	bne.n	8007cb6 <_printf_float+0x3a2>
 8007cb4:	e68c      	b.n	80079d0 <_printf_float+0xbc>
 8007cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb8:	3301      	adds	r3, #1
 8007cba:	930a      	str	r3, [sp, #40]	; 0x28
 8007cbc:	e7e7      	b.n	8007c8e <_printf_float+0x37a>
 8007cbe:	002a      	movs	r2, r5
 8007cc0:	0038      	movs	r0, r7
 8007cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cc4:	9908      	ldr	r1, [sp, #32]
 8007cc6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007cc8:	47b0      	blx	r6
 8007cca:	3001      	adds	r0, #1
 8007ccc:	d1b9      	bne.n	8007c42 <_printf_float+0x32e>
 8007cce:	e67f      	b.n	80079d0 <_printf_float+0xbc>
 8007cd0:	0022      	movs	r2, r4
 8007cd2:	2301      	movs	r3, #1
 8007cd4:	0038      	movs	r0, r7
 8007cd6:	9908      	ldr	r1, [sp, #32]
 8007cd8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007cda:	321a      	adds	r2, #26
 8007cdc:	47b0      	blx	r6
 8007cde:	3001      	adds	r0, #1
 8007ce0:	d100      	bne.n	8007ce4 <_printf_float+0x3d0>
 8007ce2:	e675      	b.n	80079d0 <_printf_float+0xbc>
 8007ce4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	930e      	str	r3, [sp, #56]	; 0x38
 8007cea:	e7b0      	b.n	8007c4e <_printf_float+0x33a>
 8007cec:	0038      	movs	r0, r7
 8007cee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cf0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007cf2:	9908      	ldr	r1, [sp, #32]
 8007cf4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007cf6:	47b0      	blx	r6
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	d1b9      	bne.n	8007c70 <_printf_float+0x35c>
 8007cfc:	e668      	b.n	80079d0 <_printf_float+0xbc>
 8007cfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d00:	0038      	movs	r0, r7
 8007d02:	18ea      	adds	r2, r5, r3
 8007d04:	9908      	ldr	r1, [sp, #32]
 8007d06:	0033      	movs	r3, r6
 8007d08:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007d0a:	47a8      	blx	r5
 8007d0c:	3001      	adds	r0, #1
 8007d0e:	d1b9      	bne.n	8007c84 <_printf_float+0x370>
 8007d10:	e65e      	b.n	80079d0 <_printf_float+0xbc>
 8007d12:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	dc02      	bgt.n	8007d1e <_printf_float+0x40a>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	421a      	tst	r2, r3
 8007d1c:	d03a      	beq.n	8007d94 <_printf_float+0x480>
 8007d1e:	2301      	movs	r3, #1
 8007d20:	002a      	movs	r2, r5
 8007d22:	0038      	movs	r0, r7
 8007d24:	9908      	ldr	r1, [sp, #32]
 8007d26:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d28:	47b0      	blx	r6
 8007d2a:	3001      	adds	r0, #1
 8007d2c:	d100      	bne.n	8007d30 <_printf_float+0x41c>
 8007d2e:	e64f      	b.n	80079d0 <_printf_float+0xbc>
 8007d30:	0038      	movs	r0, r7
 8007d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d36:	9908      	ldr	r1, [sp, #32]
 8007d38:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d3a:	47b0      	blx	r6
 8007d3c:	3001      	adds	r0, #1
 8007d3e:	d100      	bne.n	8007d42 <_printf_float+0x42e>
 8007d40:	e646      	b.n	80079d0 <_printf_float+0xbc>
 8007d42:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007d44:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007d46:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d48:	2200      	movs	r2, #0
 8007d4a:	001e      	movs	r6, r3
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	f7f8 fb89 	bl	8000464 <__aeabi_dcmpeq>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d11c      	bne.n	8007d90 <_printf_float+0x47c>
 8007d56:	0033      	movs	r3, r6
 8007d58:	1c6a      	adds	r2, r5, #1
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	0038      	movs	r0, r7
 8007d5e:	9908      	ldr	r1, [sp, #32]
 8007d60:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007d62:	47a8      	blx	r5
 8007d64:	3001      	adds	r0, #1
 8007d66:	d10f      	bne.n	8007d88 <_printf_float+0x474>
 8007d68:	e632      	b.n	80079d0 <_printf_float+0xbc>
 8007d6a:	0022      	movs	r2, r4
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	0038      	movs	r0, r7
 8007d70:	9908      	ldr	r1, [sp, #32]
 8007d72:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007d74:	321a      	adds	r2, #26
 8007d76:	47b0      	blx	r6
 8007d78:	3001      	adds	r0, #1
 8007d7a:	d100      	bne.n	8007d7e <_printf_float+0x46a>
 8007d7c:	e628      	b.n	80079d0 <_printf_float+0xbc>
 8007d7e:	3501      	adds	r5, #1
 8007d80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d82:	3b01      	subs	r3, #1
 8007d84:	42ab      	cmp	r3, r5
 8007d86:	dcf0      	bgt.n	8007d6a <_printf_float+0x456>
 8007d88:	0022      	movs	r2, r4
 8007d8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d8c:	3250      	adds	r2, #80	; 0x50
 8007d8e:	e6c8      	b.n	8007b22 <_printf_float+0x20e>
 8007d90:	2500      	movs	r5, #0
 8007d92:	e7f5      	b.n	8007d80 <_printf_float+0x46c>
 8007d94:	002a      	movs	r2, r5
 8007d96:	e7e1      	b.n	8007d5c <_printf_float+0x448>
 8007d98:	0022      	movs	r2, r4
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	0038      	movs	r0, r7
 8007d9e:	9908      	ldr	r1, [sp, #32]
 8007da0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007da2:	3219      	adds	r2, #25
 8007da4:	47b0      	blx	r6
 8007da6:	3001      	adds	r0, #1
 8007da8:	d100      	bne.n	8007dac <_printf_float+0x498>
 8007daa:	e611      	b.n	80079d0 <_printf_float+0xbc>
 8007dac:	3501      	adds	r5, #1
 8007dae:	68e3      	ldr	r3, [r4, #12]
 8007db0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007db2:	1a9b      	subs	r3, r3, r2
 8007db4:	42ab      	cmp	r3, r5
 8007db6:	dcef      	bgt.n	8007d98 <_printf_float+0x484>
 8007db8:	e6e8      	b.n	8007b8c <_printf_float+0x278>
 8007dba:	2500      	movs	r5, #0
 8007dbc:	e7f7      	b.n	8007dae <_printf_float+0x49a>
 8007dbe:	46c0      	nop			; (mov r8, r8)

08007dc0 <_printf_common>:
 8007dc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dc2:	0016      	movs	r6, r2
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	688a      	ldr	r2, [r1, #8]
 8007dc8:	690b      	ldr	r3, [r1, #16]
 8007dca:	000c      	movs	r4, r1
 8007dcc:	9000      	str	r0, [sp, #0]
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	da00      	bge.n	8007dd4 <_printf_common+0x14>
 8007dd2:	0013      	movs	r3, r2
 8007dd4:	0022      	movs	r2, r4
 8007dd6:	6033      	str	r3, [r6, #0]
 8007dd8:	3243      	adds	r2, #67	; 0x43
 8007dda:	7812      	ldrb	r2, [r2, #0]
 8007ddc:	2a00      	cmp	r2, #0
 8007dde:	d001      	beq.n	8007de4 <_printf_common+0x24>
 8007de0:	3301      	adds	r3, #1
 8007de2:	6033      	str	r3, [r6, #0]
 8007de4:	6823      	ldr	r3, [r4, #0]
 8007de6:	069b      	lsls	r3, r3, #26
 8007de8:	d502      	bpl.n	8007df0 <_printf_common+0x30>
 8007dea:	6833      	ldr	r3, [r6, #0]
 8007dec:	3302      	adds	r3, #2
 8007dee:	6033      	str	r3, [r6, #0]
 8007df0:	6822      	ldr	r2, [r4, #0]
 8007df2:	2306      	movs	r3, #6
 8007df4:	0015      	movs	r5, r2
 8007df6:	401d      	ands	r5, r3
 8007df8:	421a      	tst	r2, r3
 8007dfa:	d027      	beq.n	8007e4c <_printf_common+0x8c>
 8007dfc:	0023      	movs	r3, r4
 8007dfe:	3343      	adds	r3, #67	; 0x43
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	1e5a      	subs	r2, r3, #1
 8007e04:	4193      	sbcs	r3, r2
 8007e06:	6822      	ldr	r2, [r4, #0]
 8007e08:	0692      	lsls	r2, r2, #26
 8007e0a:	d430      	bmi.n	8007e6e <_printf_common+0xae>
 8007e0c:	0022      	movs	r2, r4
 8007e0e:	9901      	ldr	r1, [sp, #4]
 8007e10:	9800      	ldr	r0, [sp, #0]
 8007e12:	9d08      	ldr	r5, [sp, #32]
 8007e14:	3243      	adds	r2, #67	; 0x43
 8007e16:	47a8      	blx	r5
 8007e18:	3001      	adds	r0, #1
 8007e1a:	d025      	beq.n	8007e68 <_printf_common+0xa8>
 8007e1c:	2206      	movs	r2, #6
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	2500      	movs	r5, #0
 8007e22:	4013      	ands	r3, r2
 8007e24:	2b04      	cmp	r3, #4
 8007e26:	d105      	bne.n	8007e34 <_printf_common+0x74>
 8007e28:	6833      	ldr	r3, [r6, #0]
 8007e2a:	68e5      	ldr	r5, [r4, #12]
 8007e2c:	1aed      	subs	r5, r5, r3
 8007e2e:	43eb      	mvns	r3, r5
 8007e30:	17db      	asrs	r3, r3, #31
 8007e32:	401d      	ands	r5, r3
 8007e34:	68a3      	ldr	r3, [r4, #8]
 8007e36:	6922      	ldr	r2, [r4, #16]
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	dd01      	ble.n	8007e40 <_printf_common+0x80>
 8007e3c:	1a9b      	subs	r3, r3, r2
 8007e3e:	18ed      	adds	r5, r5, r3
 8007e40:	2600      	movs	r6, #0
 8007e42:	42b5      	cmp	r5, r6
 8007e44:	d120      	bne.n	8007e88 <_printf_common+0xc8>
 8007e46:	2000      	movs	r0, #0
 8007e48:	e010      	b.n	8007e6c <_printf_common+0xac>
 8007e4a:	3501      	adds	r5, #1
 8007e4c:	68e3      	ldr	r3, [r4, #12]
 8007e4e:	6832      	ldr	r2, [r6, #0]
 8007e50:	1a9b      	subs	r3, r3, r2
 8007e52:	42ab      	cmp	r3, r5
 8007e54:	ddd2      	ble.n	8007dfc <_printf_common+0x3c>
 8007e56:	0022      	movs	r2, r4
 8007e58:	2301      	movs	r3, #1
 8007e5a:	9901      	ldr	r1, [sp, #4]
 8007e5c:	9800      	ldr	r0, [sp, #0]
 8007e5e:	9f08      	ldr	r7, [sp, #32]
 8007e60:	3219      	adds	r2, #25
 8007e62:	47b8      	blx	r7
 8007e64:	3001      	adds	r0, #1
 8007e66:	d1f0      	bne.n	8007e4a <_printf_common+0x8a>
 8007e68:	2001      	movs	r0, #1
 8007e6a:	4240      	negs	r0, r0
 8007e6c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007e6e:	2030      	movs	r0, #48	; 0x30
 8007e70:	18e1      	adds	r1, r4, r3
 8007e72:	3143      	adds	r1, #67	; 0x43
 8007e74:	7008      	strb	r0, [r1, #0]
 8007e76:	0021      	movs	r1, r4
 8007e78:	1c5a      	adds	r2, r3, #1
 8007e7a:	3145      	adds	r1, #69	; 0x45
 8007e7c:	7809      	ldrb	r1, [r1, #0]
 8007e7e:	18a2      	adds	r2, r4, r2
 8007e80:	3243      	adds	r2, #67	; 0x43
 8007e82:	3302      	adds	r3, #2
 8007e84:	7011      	strb	r1, [r2, #0]
 8007e86:	e7c1      	b.n	8007e0c <_printf_common+0x4c>
 8007e88:	0022      	movs	r2, r4
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	9901      	ldr	r1, [sp, #4]
 8007e8e:	9800      	ldr	r0, [sp, #0]
 8007e90:	9f08      	ldr	r7, [sp, #32]
 8007e92:	321a      	adds	r2, #26
 8007e94:	47b8      	blx	r7
 8007e96:	3001      	adds	r0, #1
 8007e98:	d0e6      	beq.n	8007e68 <_printf_common+0xa8>
 8007e9a:	3601      	adds	r6, #1
 8007e9c:	e7d1      	b.n	8007e42 <_printf_common+0x82>
	...

08007ea0 <_printf_i>:
 8007ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ea2:	b08b      	sub	sp, #44	; 0x2c
 8007ea4:	9206      	str	r2, [sp, #24]
 8007ea6:	000a      	movs	r2, r1
 8007ea8:	3243      	adds	r2, #67	; 0x43
 8007eaa:	9307      	str	r3, [sp, #28]
 8007eac:	9005      	str	r0, [sp, #20]
 8007eae:	9204      	str	r2, [sp, #16]
 8007eb0:	7e0a      	ldrb	r2, [r1, #24]
 8007eb2:	000c      	movs	r4, r1
 8007eb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007eb6:	2a78      	cmp	r2, #120	; 0x78
 8007eb8:	d809      	bhi.n	8007ece <_printf_i+0x2e>
 8007eba:	2a62      	cmp	r2, #98	; 0x62
 8007ebc:	d80b      	bhi.n	8007ed6 <_printf_i+0x36>
 8007ebe:	2a00      	cmp	r2, #0
 8007ec0:	d100      	bne.n	8007ec4 <_printf_i+0x24>
 8007ec2:	e0be      	b.n	8008042 <_printf_i+0x1a2>
 8007ec4:	497c      	ldr	r1, [pc, #496]	; (80080b8 <_printf_i+0x218>)
 8007ec6:	9103      	str	r1, [sp, #12]
 8007ec8:	2a58      	cmp	r2, #88	; 0x58
 8007eca:	d100      	bne.n	8007ece <_printf_i+0x2e>
 8007ecc:	e093      	b.n	8007ff6 <_printf_i+0x156>
 8007ece:	0026      	movs	r6, r4
 8007ed0:	3642      	adds	r6, #66	; 0x42
 8007ed2:	7032      	strb	r2, [r6, #0]
 8007ed4:	e022      	b.n	8007f1c <_printf_i+0x7c>
 8007ed6:	0010      	movs	r0, r2
 8007ed8:	3863      	subs	r0, #99	; 0x63
 8007eda:	2815      	cmp	r0, #21
 8007edc:	d8f7      	bhi.n	8007ece <_printf_i+0x2e>
 8007ede:	f7f8 f925 	bl	800012c <__gnu_thumb1_case_shi>
 8007ee2:	0016      	.short	0x0016
 8007ee4:	fff6001f 	.word	0xfff6001f
 8007ee8:	fff6fff6 	.word	0xfff6fff6
 8007eec:	001ffff6 	.word	0x001ffff6
 8007ef0:	fff6fff6 	.word	0xfff6fff6
 8007ef4:	fff6fff6 	.word	0xfff6fff6
 8007ef8:	003600a3 	.word	0x003600a3
 8007efc:	fff60083 	.word	0xfff60083
 8007f00:	00b4fff6 	.word	0x00b4fff6
 8007f04:	0036fff6 	.word	0x0036fff6
 8007f08:	fff6fff6 	.word	0xfff6fff6
 8007f0c:	0087      	.short	0x0087
 8007f0e:	0026      	movs	r6, r4
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	3642      	adds	r6, #66	; 0x42
 8007f14:	1d11      	adds	r1, r2, #4
 8007f16:	6019      	str	r1, [r3, #0]
 8007f18:	6813      	ldr	r3, [r2, #0]
 8007f1a:	7033      	strb	r3, [r6, #0]
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	e0a2      	b.n	8008066 <_printf_i+0x1c6>
 8007f20:	6818      	ldr	r0, [r3, #0]
 8007f22:	6809      	ldr	r1, [r1, #0]
 8007f24:	1d02      	adds	r2, r0, #4
 8007f26:	060d      	lsls	r5, r1, #24
 8007f28:	d50b      	bpl.n	8007f42 <_printf_i+0xa2>
 8007f2a:	6805      	ldr	r5, [r0, #0]
 8007f2c:	601a      	str	r2, [r3, #0]
 8007f2e:	2d00      	cmp	r5, #0
 8007f30:	da03      	bge.n	8007f3a <_printf_i+0x9a>
 8007f32:	232d      	movs	r3, #45	; 0x2d
 8007f34:	9a04      	ldr	r2, [sp, #16]
 8007f36:	426d      	negs	r5, r5
 8007f38:	7013      	strb	r3, [r2, #0]
 8007f3a:	4b5f      	ldr	r3, [pc, #380]	; (80080b8 <_printf_i+0x218>)
 8007f3c:	270a      	movs	r7, #10
 8007f3e:	9303      	str	r3, [sp, #12]
 8007f40:	e01b      	b.n	8007f7a <_printf_i+0xda>
 8007f42:	6805      	ldr	r5, [r0, #0]
 8007f44:	601a      	str	r2, [r3, #0]
 8007f46:	0649      	lsls	r1, r1, #25
 8007f48:	d5f1      	bpl.n	8007f2e <_printf_i+0x8e>
 8007f4a:	b22d      	sxth	r5, r5
 8007f4c:	e7ef      	b.n	8007f2e <_printf_i+0x8e>
 8007f4e:	680d      	ldr	r5, [r1, #0]
 8007f50:	6819      	ldr	r1, [r3, #0]
 8007f52:	1d08      	adds	r0, r1, #4
 8007f54:	6018      	str	r0, [r3, #0]
 8007f56:	062e      	lsls	r6, r5, #24
 8007f58:	d501      	bpl.n	8007f5e <_printf_i+0xbe>
 8007f5a:	680d      	ldr	r5, [r1, #0]
 8007f5c:	e003      	b.n	8007f66 <_printf_i+0xc6>
 8007f5e:	066d      	lsls	r5, r5, #25
 8007f60:	d5fb      	bpl.n	8007f5a <_printf_i+0xba>
 8007f62:	680d      	ldr	r5, [r1, #0]
 8007f64:	b2ad      	uxth	r5, r5
 8007f66:	4b54      	ldr	r3, [pc, #336]	; (80080b8 <_printf_i+0x218>)
 8007f68:	2708      	movs	r7, #8
 8007f6a:	9303      	str	r3, [sp, #12]
 8007f6c:	2a6f      	cmp	r2, #111	; 0x6f
 8007f6e:	d000      	beq.n	8007f72 <_printf_i+0xd2>
 8007f70:	3702      	adds	r7, #2
 8007f72:	0023      	movs	r3, r4
 8007f74:	2200      	movs	r2, #0
 8007f76:	3343      	adds	r3, #67	; 0x43
 8007f78:	701a      	strb	r2, [r3, #0]
 8007f7a:	6863      	ldr	r3, [r4, #4]
 8007f7c:	60a3      	str	r3, [r4, #8]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	db03      	blt.n	8007f8a <_printf_i+0xea>
 8007f82:	2104      	movs	r1, #4
 8007f84:	6822      	ldr	r2, [r4, #0]
 8007f86:	438a      	bics	r2, r1
 8007f88:	6022      	str	r2, [r4, #0]
 8007f8a:	2d00      	cmp	r5, #0
 8007f8c:	d102      	bne.n	8007f94 <_printf_i+0xf4>
 8007f8e:	9e04      	ldr	r6, [sp, #16]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d00c      	beq.n	8007fae <_printf_i+0x10e>
 8007f94:	9e04      	ldr	r6, [sp, #16]
 8007f96:	0028      	movs	r0, r5
 8007f98:	0039      	movs	r1, r7
 8007f9a:	f7f8 f957 	bl	800024c <__aeabi_uidivmod>
 8007f9e:	9b03      	ldr	r3, [sp, #12]
 8007fa0:	3e01      	subs	r6, #1
 8007fa2:	5c5b      	ldrb	r3, [r3, r1]
 8007fa4:	7033      	strb	r3, [r6, #0]
 8007fa6:	002b      	movs	r3, r5
 8007fa8:	0005      	movs	r5, r0
 8007faa:	429f      	cmp	r7, r3
 8007fac:	d9f3      	bls.n	8007f96 <_printf_i+0xf6>
 8007fae:	2f08      	cmp	r7, #8
 8007fb0:	d109      	bne.n	8007fc6 <_printf_i+0x126>
 8007fb2:	6823      	ldr	r3, [r4, #0]
 8007fb4:	07db      	lsls	r3, r3, #31
 8007fb6:	d506      	bpl.n	8007fc6 <_printf_i+0x126>
 8007fb8:	6862      	ldr	r2, [r4, #4]
 8007fba:	6923      	ldr	r3, [r4, #16]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	dc02      	bgt.n	8007fc6 <_printf_i+0x126>
 8007fc0:	2330      	movs	r3, #48	; 0x30
 8007fc2:	3e01      	subs	r6, #1
 8007fc4:	7033      	strb	r3, [r6, #0]
 8007fc6:	9b04      	ldr	r3, [sp, #16]
 8007fc8:	1b9b      	subs	r3, r3, r6
 8007fca:	6123      	str	r3, [r4, #16]
 8007fcc:	9b07      	ldr	r3, [sp, #28]
 8007fce:	0021      	movs	r1, r4
 8007fd0:	9300      	str	r3, [sp, #0]
 8007fd2:	9805      	ldr	r0, [sp, #20]
 8007fd4:	9b06      	ldr	r3, [sp, #24]
 8007fd6:	aa09      	add	r2, sp, #36	; 0x24
 8007fd8:	f7ff fef2 	bl	8007dc0 <_printf_common>
 8007fdc:	3001      	adds	r0, #1
 8007fde:	d147      	bne.n	8008070 <_printf_i+0x1d0>
 8007fe0:	2001      	movs	r0, #1
 8007fe2:	4240      	negs	r0, r0
 8007fe4:	b00b      	add	sp, #44	; 0x2c
 8007fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fe8:	2220      	movs	r2, #32
 8007fea:	6809      	ldr	r1, [r1, #0]
 8007fec:	430a      	orrs	r2, r1
 8007fee:	6022      	str	r2, [r4, #0]
 8007ff0:	2278      	movs	r2, #120	; 0x78
 8007ff2:	4932      	ldr	r1, [pc, #200]	; (80080bc <_printf_i+0x21c>)
 8007ff4:	9103      	str	r1, [sp, #12]
 8007ff6:	0021      	movs	r1, r4
 8007ff8:	3145      	adds	r1, #69	; 0x45
 8007ffa:	700a      	strb	r2, [r1, #0]
 8007ffc:	6819      	ldr	r1, [r3, #0]
 8007ffe:	6822      	ldr	r2, [r4, #0]
 8008000:	c920      	ldmia	r1!, {r5}
 8008002:	0610      	lsls	r0, r2, #24
 8008004:	d402      	bmi.n	800800c <_printf_i+0x16c>
 8008006:	0650      	lsls	r0, r2, #25
 8008008:	d500      	bpl.n	800800c <_printf_i+0x16c>
 800800a:	b2ad      	uxth	r5, r5
 800800c:	6019      	str	r1, [r3, #0]
 800800e:	07d3      	lsls	r3, r2, #31
 8008010:	d502      	bpl.n	8008018 <_printf_i+0x178>
 8008012:	2320      	movs	r3, #32
 8008014:	4313      	orrs	r3, r2
 8008016:	6023      	str	r3, [r4, #0]
 8008018:	2710      	movs	r7, #16
 800801a:	2d00      	cmp	r5, #0
 800801c:	d1a9      	bne.n	8007f72 <_printf_i+0xd2>
 800801e:	2220      	movs	r2, #32
 8008020:	6823      	ldr	r3, [r4, #0]
 8008022:	4393      	bics	r3, r2
 8008024:	6023      	str	r3, [r4, #0]
 8008026:	e7a4      	b.n	8007f72 <_printf_i+0xd2>
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	680d      	ldr	r5, [r1, #0]
 800802c:	1d10      	adds	r0, r2, #4
 800802e:	6949      	ldr	r1, [r1, #20]
 8008030:	6018      	str	r0, [r3, #0]
 8008032:	6813      	ldr	r3, [r2, #0]
 8008034:	062e      	lsls	r6, r5, #24
 8008036:	d501      	bpl.n	800803c <_printf_i+0x19c>
 8008038:	6019      	str	r1, [r3, #0]
 800803a:	e002      	b.n	8008042 <_printf_i+0x1a2>
 800803c:	066d      	lsls	r5, r5, #25
 800803e:	d5fb      	bpl.n	8008038 <_printf_i+0x198>
 8008040:	8019      	strh	r1, [r3, #0]
 8008042:	2300      	movs	r3, #0
 8008044:	9e04      	ldr	r6, [sp, #16]
 8008046:	6123      	str	r3, [r4, #16]
 8008048:	e7c0      	b.n	8007fcc <_printf_i+0x12c>
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	1d11      	adds	r1, r2, #4
 800804e:	6019      	str	r1, [r3, #0]
 8008050:	6816      	ldr	r6, [r2, #0]
 8008052:	2100      	movs	r1, #0
 8008054:	0030      	movs	r0, r6
 8008056:	6862      	ldr	r2, [r4, #4]
 8008058:	f000 f9e9 	bl	800842e <memchr>
 800805c:	2800      	cmp	r0, #0
 800805e:	d001      	beq.n	8008064 <_printf_i+0x1c4>
 8008060:	1b80      	subs	r0, r0, r6
 8008062:	6060      	str	r0, [r4, #4]
 8008064:	6863      	ldr	r3, [r4, #4]
 8008066:	6123      	str	r3, [r4, #16]
 8008068:	2300      	movs	r3, #0
 800806a:	9a04      	ldr	r2, [sp, #16]
 800806c:	7013      	strb	r3, [r2, #0]
 800806e:	e7ad      	b.n	8007fcc <_printf_i+0x12c>
 8008070:	0032      	movs	r2, r6
 8008072:	6923      	ldr	r3, [r4, #16]
 8008074:	9906      	ldr	r1, [sp, #24]
 8008076:	9805      	ldr	r0, [sp, #20]
 8008078:	9d07      	ldr	r5, [sp, #28]
 800807a:	47a8      	blx	r5
 800807c:	3001      	adds	r0, #1
 800807e:	d0af      	beq.n	8007fe0 <_printf_i+0x140>
 8008080:	6823      	ldr	r3, [r4, #0]
 8008082:	079b      	lsls	r3, r3, #30
 8008084:	d415      	bmi.n	80080b2 <_printf_i+0x212>
 8008086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008088:	68e0      	ldr	r0, [r4, #12]
 800808a:	4298      	cmp	r0, r3
 800808c:	daaa      	bge.n	8007fe4 <_printf_i+0x144>
 800808e:	0018      	movs	r0, r3
 8008090:	e7a8      	b.n	8007fe4 <_printf_i+0x144>
 8008092:	0022      	movs	r2, r4
 8008094:	2301      	movs	r3, #1
 8008096:	9906      	ldr	r1, [sp, #24]
 8008098:	9805      	ldr	r0, [sp, #20]
 800809a:	9e07      	ldr	r6, [sp, #28]
 800809c:	3219      	adds	r2, #25
 800809e:	47b0      	blx	r6
 80080a0:	3001      	adds	r0, #1
 80080a2:	d09d      	beq.n	8007fe0 <_printf_i+0x140>
 80080a4:	3501      	adds	r5, #1
 80080a6:	68e3      	ldr	r3, [r4, #12]
 80080a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80080aa:	1a9b      	subs	r3, r3, r2
 80080ac:	42ab      	cmp	r3, r5
 80080ae:	dcf0      	bgt.n	8008092 <_printf_i+0x1f2>
 80080b0:	e7e9      	b.n	8008086 <_printf_i+0x1e6>
 80080b2:	2500      	movs	r5, #0
 80080b4:	e7f7      	b.n	80080a6 <_printf_i+0x206>
 80080b6:	46c0      	nop			; (mov r8, r8)
 80080b8:	0800cc3c 	.word	0x0800cc3c
 80080bc:	0800cc4d 	.word	0x0800cc4d

080080c0 <std>:
 80080c0:	2300      	movs	r3, #0
 80080c2:	b510      	push	{r4, lr}
 80080c4:	0004      	movs	r4, r0
 80080c6:	6003      	str	r3, [r0, #0]
 80080c8:	6043      	str	r3, [r0, #4]
 80080ca:	6083      	str	r3, [r0, #8]
 80080cc:	8181      	strh	r1, [r0, #12]
 80080ce:	6643      	str	r3, [r0, #100]	; 0x64
 80080d0:	81c2      	strh	r2, [r0, #14]
 80080d2:	6103      	str	r3, [r0, #16]
 80080d4:	6143      	str	r3, [r0, #20]
 80080d6:	6183      	str	r3, [r0, #24]
 80080d8:	0019      	movs	r1, r3
 80080da:	2208      	movs	r2, #8
 80080dc:	305c      	adds	r0, #92	; 0x5c
 80080de:	f000 f91f 	bl	8008320 <memset>
 80080e2:	4b0b      	ldr	r3, [pc, #44]	; (8008110 <std+0x50>)
 80080e4:	6224      	str	r4, [r4, #32]
 80080e6:	6263      	str	r3, [r4, #36]	; 0x24
 80080e8:	4b0a      	ldr	r3, [pc, #40]	; (8008114 <std+0x54>)
 80080ea:	62a3      	str	r3, [r4, #40]	; 0x28
 80080ec:	4b0a      	ldr	r3, [pc, #40]	; (8008118 <std+0x58>)
 80080ee:	62e3      	str	r3, [r4, #44]	; 0x2c
 80080f0:	4b0a      	ldr	r3, [pc, #40]	; (800811c <std+0x5c>)
 80080f2:	6323      	str	r3, [r4, #48]	; 0x30
 80080f4:	4b0a      	ldr	r3, [pc, #40]	; (8008120 <std+0x60>)
 80080f6:	429c      	cmp	r4, r3
 80080f8:	d005      	beq.n	8008106 <std+0x46>
 80080fa:	4b0a      	ldr	r3, [pc, #40]	; (8008124 <std+0x64>)
 80080fc:	429c      	cmp	r4, r3
 80080fe:	d002      	beq.n	8008106 <std+0x46>
 8008100:	4b09      	ldr	r3, [pc, #36]	; (8008128 <std+0x68>)
 8008102:	429c      	cmp	r4, r3
 8008104:	d103      	bne.n	800810e <std+0x4e>
 8008106:	0020      	movs	r0, r4
 8008108:	3058      	adds	r0, #88	; 0x58
 800810a:	f000 f98d 	bl	8008428 <__retarget_lock_init_recursive>
 800810e:	bd10      	pop	{r4, pc}
 8008110:	08008289 	.word	0x08008289
 8008114:	080082b1 	.word	0x080082b1
 8008118:	080082e9 	.word	0x080082e9
 800811c:	08008315 	.word	0x08008315
 8008120:	20000860 	.word	0x20000860
 8008124:	200008c8 	.word	0x200008c8
 8008128:	20000930 	.word	0x20000930

0800812c <stdio_exit_handler>:
 800812c:	b510      	push	{r4, lr}
 800812e:	4a03      	ldr	r2, [pc, #12]	; (800813c <stdio_exit_handler+0x10>)
 8008130:	4903      	ldr	r1, [pc, #12]	; (8008140 <stdio_exit_handler+0x14>)
 8008132:	4804      	ldr	r0, [pc, #16]	; (8008144 <stdio_exit_handler+0x18>)
 8008134:	f000 f86c 	bl	8008210 <_fwalk_sglue>
 8008138:	bd10      	pop	{r4, pc}
 800813a:	46c0      	nop			; (mov r8, r8)
 800813c:	20000024 	.word	0x20000024
 8008140:	08009ead 	.word	0x08009ead
 8008144:	20000030 	.word	0x20000030

08008148 <cleanup_stdio>:
 8008148:	6841      	ldr	r1, [r0, #4]
 800814a:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <cleanup_stdio+0x30>)
 800814c:	b510      	push	{r4, lr}
 800814e:	0004      	movs	r4, r0
 8008150:	4299      	cmp	r1, r3
 8008152:	d001      	beq.n	8008158 <cleanup_stdio+0x10>
 8008154:	f001 feaa 	bl	8009eac <_fflush_r>
 8008158:	68a1      	ldr	r1, [r4, #8]
 800815a:	4b08      	ldr	r3, [pc, #32]	; (800817c <cleanup_stdio+0x34>)
 800815c:	4299      	cmp	r1, r3
 800815e:	d002      	beq.n	8008166 <cleanup_stdio+0x1e>
 8008160:	0020      	movs	r0, r4
 8008162:	f001 fea3 	bl	8009eac <_fflush_r>
 8008166:	68e1      	ldr	r1, [r4, #12]
 8008168:	4b05      	ldr	r3, [pc, #20]	; (8008180 <cleanup_stdio+0x38>)
 800816a:	4299      	cmp	r1, r3
 800816c:	d002      	beq.n	8008174 <cleanup_stdio+0x2c>
 800816e:	0020      	movs	r0, r4
 8008170:	f001 fe9c 	bl	8009eac <_fflush_r>
 8008174:	bd10      	pop	{r4, pc}
 8008176:	46c0      	nop			; (mov r8, r8)
 8008178:	20000860 	.word	0x20000860
 800817c:	200008c8 	.word	0x200008c8
 8008180:	20000930 	.word	0x20000930

08008184 <global_stdio_init.part.0>:
 8008184:	b510      	push	{r4, lr}
 8008186:	4b09      	ldr	r3, [pc, #36]	; (80081ac <global_stdio_init.part.0+0x28>)
 8008188:	4a09      	ldr	r2, [pc, #36]	; (80081b0 <global_stdio_init.part.0+0x2c>)
 800818a:	2104      	movs	r1, #4
 800818c:	601a      	str	r2, [r3, #0]
 800818e:	4809      	ldr	r0, [pc, #36]	; (80081b4 <global_stdio_init.part.0+0x30>)
 8008190:	2200      	movs	r2, #0
 8008192:	f7ff ff95 	bl	80080c0 <std>
 8008196:	2201      	movs	r2, #1
 8008198:	2109      	movs	r1, #9
 800819a:	4807      	ldr	r0, [pc, #28]	; (80081b8 <global_stdio_init.part.0+0x34>)
 800819c:	f7ff ff90 	bl	80080c0 <std>
 80081a0:	2202      	movs	r2, #2
 80081a2:	2112      	movs	r1, #18
 80081a4:	4805      	ldr	r0, [pc, #20]	; (80081bc <global_stdio_init.part.0+0x38>)
 80081a6:	f7ff ff8b 	bl	80080c0 <std>
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	20000998 	.word	0x20000998
 80081b0:	0800812d 	.word	0x0800812d
 80081b4:	20000860 	.word	0x20000860
 80081b8:	200008c8 	.word	0x200008c8
 80081bc:	20000930 	.word	0x20000930

080081c0 <__sfp_lock_acquire>:
 80081c0:	b510      	push	{r4, lr}
 80081c2:	4802      	ldr	r0, [pc, #8]	; (80081cc <__sfp_lock_acquire+0xc>)
 80081c4:	f000 f931 	bl	800842a <__retarget_lock_acquire_recursive>
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	46c0      	nop			; (mov r8, r8)
 80081cc:	200009a1 	.word	0x200009a1

080081d0 <__sfp_lock_release>:
 80081d0:	b510      	push	{r4, lr}
 80081d2:	4802      	ldr	r0, [pc, #8]	; (80081dc <__sfp_lock_release+0xc>)
 80081d4:	f000 f92a 	bl	800842c <__retarget_lock_release_recursive>
 80081d8:	bd10      	pop	{r4, pc}
 80081da:	46c0      	nop			; (mov r8, r8)
 80081dc:	200009a1 	.word	0x200009a1

080081e0 <__sinit>:
 80081e0:	b510      	push	{r4, lr}
 80081e2:	0004      	movs	r4, r0
 80081e4:	f7ff ffec 	bl	80081c0 <__sfp_lock_acquire>
 80081e8:	6a23      	ldr	r3, [r4, #32]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <__sinit+0x14>
 80081ee:	f7ff ffef 	bl	80081d0 <__sfp_lock_release>
 80081f2:	bd10      	pop	{r4, pc}
 80081f4:	4b04      	ldr	r3, [pc, #16]	; (8008208 <__sinit+0x28>)
 80081f6:	6223      	str	r3, [r4, #32]
 80081f8:	4b04      	ldr	r3, [pc, #16]	; (800820c <__sinit+0x2c>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d1f6      	bne.n	80081ee <__sinit+0xe>
 8008200:	f7ff ffc0 	bl	8008184 <global_stdio_init.part.0>
 8008204:	e7f3      	b.n	80081ee <__sinit+0xe>
 8008206:	46c0      	nop			; (mov r8, r8)
 8008208:	08008149 	.word	0x08008149
 800820c:	20000998 	.word	0x20000998

08008210 <_fwalk_sglue>:
 8008210:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008212:	0014      	movs	r4, r2
 8008214:	2600      	movs	r6, #0
 8008216:	9000      	str	r0, [sp, #0]
 8008218:	9101      	str	r1, [sp, #4]
 800821a:	68a5      	ldr	r5, [r4, #8]
 800821c:	6867      	ldr	r7, [r4, #4]
 800821e:	3f01      	subs	r7, #1
 8008220:	d504      	bpl.n	800822c <_fwalk_sglue+0x1c>
 8008222:	6824      	ldr	r4, [r4, #0]
 8008224:	2c00      	cmp	r4, #0
 8008226:	d1f8      	bne.n	800821a <_fwalk_sglue+0xa>
 8008228:	0030      	movs	r0, r6
 800822a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800822c:	89ab      	ldrh	r3, [r5, #12]
 800822e:	2b01      	cmp	r3, #1
 8008230:	d908      	bls.n	8008244 <_fwalk_sglue+0x34>
 8008232:	220e      	movs	r2, #14
 8008234:	5eab      	ldrsh	r3, [r5, r2]
 8008236:	3301      	adds	r3, #1
 8008238:	d004      	beq.n	8008244 <_fwalk_sglue+0x34>
 800823a:	0029      	movs	r1, r5
 800823c:	9800      	ldr	r0, [sp, #0]
 800823e:	9b01      	ldr	r3, [sp, #4]
 8008240:	4798      	blx	r3
 8008242:	4306      	orrs	r6, r0
 8008244:	3568      	adds	r5, #104	; 0x68
 8008246:	e7ea      	b.n	800821e <_fwalk_sglue+0xe>

08008248 <siprintf>:
 8008248:	b40e      	push	{r1, r2, r3}
 800824a:	b500      	push	{lr}
 800824c:	490b      	ldr	r1, [pc, #44]	; (800827c <siprintf+0x34>)
 800824e:	b09c      	sub	sp, #112	; 0x70
 8008250:	ab1d      	add	r3, sp, #116	; 0x74
 8008252:	9002      	str	r0, [sp, #8]
 8008254:	9006      	str	r0, [sp, #24]
 8008256:	9107      	str	r1, [sp, #28]
 8008258:	9104      	str	r1, [sp, #16]
 800825a:	4809      	ldr	r0, [pc, #36]	; (8008280 <siprintf+0x38>)
 800825c:	4909      	ldr	r1, [pc, #36]	; (8008284 <siprintf+0x3c>)
 800825e:	cb04      	ldmia	r3!, {r2}
 8008260:	9105      	str	r1, [sp, #20]
 8008262:	6800      	ldr	r0, [r0, #0]
 8008264:	a902      	add	r1, sp, #8
 8008266:	9301      	str	r3, [sp, #4]
 8008268:	f001 fc96 	bl	8009b98 <_svfiprintf_r>
 800826c:	2200      	movs	r2, #0
 800826e:	9b02      	ldr	r3, [sp, #8]
 8008270:	701a      	strb	r2, [r3, #0]
 8008272:	b01c      	add	sp, #112	; 0x70
 8008274:	bc08      	pop	{r3}
 8008276:	b003      	add	sp, #12
 8008278:	4718      	bx	r3
 800827a:	46c0      	nop			; (mov r8, r8)
 800827c:	7fffffff 	.word	0x7fffffff
 8008280:	2000007c 	.word	0x2000007c
 8008284:	ffff0208 	.word	0xffff0208

08008288 <__sread>:
 8008288:	b570      	push	{r4, r5, r6, lr}
 800828a:	000c      	movs	r4, r1
 800828c:	250e      	movs	r5, #14
 800828e:	5f49      	ldrsh	r1, [r1, r5]
 8008290:	f000 f878 	bl	8008384 <_read_r>
 8008294:	2800      	cmp	r0, #0
 8008296:	db03      	blt.n	80082a0 <__sread+0x18>
 8008298:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800829a:	181b      	adds	r3, r3, r0
 800829c:	6563      	str	r3, [r4, #84]	; 0x54
 800829e:	bd70      	pop	{r4, r5, r6, pc}
 80082a0:	89a3      	ldrh	r3, [r4, #12]
 80082a2:	4a02      	ldr	r2, [pc, #8]	; (80082ac <__sread+0x24>)
 80082a4:	4013      	ands	r3, r2
 80082a6:	81a3      	strh	r3, [r4, #12]
 80082a8:	e7f9      	b.n	800829e <__sread+0x16>
 80082aa:	46c0      	nop			; (mov r8, r8)
 80082ac:	ffffefff 	.word	0xffffefff

080082b0 <__swrite>:
 80082b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082b2:	001f      	movs	r7, r3
 80082b4:	898b      	ldrh	r3, [r1, #12]
 80082b6:	0005      	movs	r5, r0
 80082b8:	000c      	movs	r4, r1
 80082ba:	0016      	movs	r6, r2
 80082bc:	05db      	lsls	r3, r3, #23
 80082be:	d505      	bpl.n	80082cc <__swrite+0x1c>
 80082c0:	230e      	movs	r3, #14
 80082c2:	5ec9      	ldrsh	r1, [r1, r3]
 80082c4:	2200      	movs	r2, #0
 80082c6:	2302      	movs	r3, #2
 80082c8:	f000 f848 	bl	800835c <_lseek_r>
 80082cc:	89a3      	ldrh	r3, [r4, #12]
 80082ce:	4a05      	ldr	r2, [pc, #20]	; (80082e4 <__swrite+0x34>)
 80082d0:	0028      	movs	r0, r5
 80082d2:	4013      	ands	r3, r2
 80082d4:	81a3      	strh	r3, [r4, #12]
 80082d6:	0032      	movs	r2, r6
 80082d8:	230e      	movs	r3, #14
 80082da:	5ee1      	ldrsh	r1, [r4, r3]
 80082dc:	003b      	movs	r3, r7
 80082de:	f000 f865 	bl	80083ac <_write_r>
 80082e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082e4:	ffffefff 	.word	0xffffefff

080082e8 <__sseek>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	000c      	movs	r4, r1
 80082ec:	250e      	movs	r5, #14
 80082ee:	5f49      	ldrsh	r1, [r1, r5]
 80082f0:	f000 f834 	bl	800835c <_lseek_r>
 80082f4:	89a3      	ldrh	r3, [r4, #12]
 80082f6:	1c42      	adds	r2, r0, #1
 80082f8:	d103      	bne.n	8008302 <__sseek+0x1a>
 80082fa:	4a05      	ldr	r2, [pc, #20]	; (8008310 <__sseek+0x28>)
 80082fc:	4013      	ands	r3, r2
 80082fe:	81a3      	strh	r3, [r4, #12]
 8008300:	bd70      	pop	{r4, r5, r6, pc}
 8008302:	2280      	movs	r2, #128	; 0x80
 8008304:	0152      	lsls	r2, r2, #5
 8008306:	4313      	orrs	r3, r2
 8008308:	81a3      	strh	r3, [r4, #12]
 800830a:	6560      	str	r0, [r4, #84]	; 0x54
 800830c:	e7f8      	b.n	8008300 <__sseek+0x18>
 800830e:	46c0      	nop			; (mov r8, r8)
 8008310:	ffffefff 	.word	0xffffefff

08008314 <__sclose>:
 8008314:	b510      	push	{r4, lr}
 8008316:	230e      	movs	r3, #14
 8008318:	5ec9      	ldrsh	r1, [r1, r3]
 800831a:	f000 f80d 	bl	8008338 <_close_r>
 800831e:	bd10      	pop	{r4, pc}

08008320 <memset>:
 8008320:	0003      	movs	r3, r0
 8008322:	1882      	adds	r2, r0, r2
 8008324:	4293      	cmp	r3, r2
 8008326:	d100      	bne.n	800832a <memset+0xa>
 8008328:	4770      	bx	lr
 800832a:	7019      	strb	r1, [r3, #0]
 800832c:	3301      	adds	r3, #1
 800832e:	e7f9      	b.n	8008324 <memset+0x4>

08008330 <_localeconv_r>:
 8008330:	4800      	ldr	r0, [pc, #0]	; (8008334 <_localeconv_r+0x4>)
 8008332:	4770      	bx	lr
 8008334:	20000170 	.word	0x20000170

08008338 <_close_r>:
 8008338:	2300      	movs	r3, #0
 800833a:	b570      	push	{r4, r5, r6, lr}
 800833c:	4d06      	ldr	r5, [pc, #24]	; (8008358 <_close_r+0x20>)
 800833e:	0004      	movs	r4, r0
 8008340:	0008      	movs	r0, r1
 8008342:	602b      	str	r3, [r5, #0]
 8008344:	f7fc fbfa 	bl	8004b3c <_close>
 8008348:	1c43      	adds	r3, r0, #1
 800834a:	d103      	bne.n	8008354 <_close_r+0x1c>
 800834c:	682b      	ldr	r3, [r5, #0]
 800834e:	2b00      	cmp	r3, #0
 8008350:	d000      	beq.n	8008354 <_close_r+0x1c>
 8008352:	6023      	str	r3, [r4, #0]
 8008354:	bd70      	pop	{r4, r5, r6, pc}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	2000099c 	.word	0x2000099c

0800835c <_lseek_r>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	0004      	movs	r4, r0
 8008360:	0008      	movs	r0, r1
 8008362:	0011      	movs	r1, r2
 8008364:	001a      	movs	r2, r3
 8008366:	2300      	movs	r3, #0
 8008368:	4d05      	ldr	r5, [pc, #20]	; (8008380 <_lseek_r+0x24>)
 800836a:	602b      	str	r3, [r5, #0]
 800836c:	f7fc fbf0 	bl	8004b50 <_lseek>
 8008370:	1c43      	adds	r3, r0, #1
 8008372:	d103      	bne.n	800837c <_lseek_r+0x20>
 8008374:	682b      	ldr	r3, [r5, #0]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d000      	beq.n	800837c <_lseek_r+0x20>
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	bd70      	pop	{r4, r5, r6, pc}
 800837e:	46c0      	nop			; (mov r8, r8)
 8008380:	2000099c 	.word	0x2000099c

08008384 <_read_r>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	0004      	movs	r4, r0
 8008388:	0008      	movs	r0, r1
 800838a:	0011      	movs	r1, r2
 800838c:	001a      	movs	r2, r3
 800838e:	2300      	movs	r3, #0
 8008390:	4d05      	ldr	r5, [pc, #20]	; (80083a8 <_read_r+0x24>)
 8008392:	602b      	str	r3, [r5, #0]
 8008394:	f7fc fbb8 	bl	8004b08 <_read>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	d103      	bne.n	80083a4 <_read_r+0x20>
 800839c:	682b      	ldr	r3, [r5, #0]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d000      	beq.n	80083a4 <_read_r+0x20>
 80083a2:	6023      	str	r3, [r4, #0]
 80083a4:	bd70      	pop	{r4, r5, r6, pc}
 80083a6:	46c0      	nop			; (mov r8, r8)
 80083a8:	2000099c 	.word	0x2000099c

080083ac <_write_r>:
 80083ac:	b570      	push	{r4, r5, r6, lr}
 80083ae:	0004      	movs	r4, r0
 80083b0:	0008      	movs	r0, r1
 80083b2:	0011      	movs	r1, r2
 80083b4:	001a      	movs	r2, r3
 80083b6:	2300      	movs	r3, #0
 80083b8:	4d05      	ldr	r5, [pc, #20]	; (80083d0 <_write_r+0x24>)
 80083ba:	602b      	str	r3, [r5, #0]
 80083bc:	f7fc fbb1 	bl	8004b22 <_write>
 80083c0:	1c43      	adds	r3, r0, #1
 80083c2:	d103      	bne.n	80083cc <_write_r+0x20>
 80083c4:	682b      	ldr	r3, [r5, #0]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d000      	beq.n	80083cc <_write_r+0x20>
 80083ca:	6023      	str	r3, [r4, #0]
 80083cc:	bd70      	pop	{r4, r5, r6, pc}
 80083ce:	46c0      	nop			; (mov r8, r8)
 80083d0:	2000099c 	.word	0x2000099c

080083d4 <__errno>:
 80083d4:	4b01      	ldr	r3, [pc, #4]	; (80083dc <__errno+0x8>)
 80083d6:	6818      	ldr	r0, [r3, #0]
 80083d8:	4770      	bx	lr
 80083da:	46c0      	nop			; (mov r8, r8)
 80083dc:	2000007c 	.word	0x2000007c

080083e0 <__libc_init_array>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	2600      	movs	r6, #0
 80083e4:	4c0c      	ldr	r4, [pc, #48]	; (8008418 <__libc_init_array+0x38>)
 80083e6:	4d0d      	ldr	r5, [pc, #52]	; (800841c <__libc_init_array+0x3c>)
 80083e8:	1b64      	subs	r4, r4, r5
 80083ea:	10a4      	asrs	r4, r4, #2
 80083ec:	42a6      	cmp	r6, r4
 80083ee:	d109      	bne.n	8008404 <__libc_init_array+0x24>
 80083f0:	2600      	movs	r6, #0
 80083f2:	f002 f921 	bl	800a638 <_init>
 80083f6:	4c0a      	ldr	r4, [pc, #40]	; (8008420 <__libc_init_array+0x40>)
 80083f8:	4d0a      	ldr	r5, [pc, #40]	; (8008424 <__libc_init_array+0x44>)
 80083fa:	1b64      	subs	r4, r4, r5
 80083fc:	10a4      	asrs	r4, r4, #2
 80083fe:	42a6      	cmp	r6, r4
 8008400:	d105      	bne.n	800840e <__libc_init_array+0x2e>
 8008402:	bd70      	pop	{r4, r5, r6, pc}
 8008404:	00b3      	lsls	r3, r6, #2
 8008406:	58eb      	ldr	r3, [r5, r3]
 8008408:	4798      	blx	r3
 800840a:	3601      	adds	r6, #1
 800840c:	e7ee      	b.n	80083ec <__libc_init_array+0xc>
 800840e:	00b3      	lsls	r3, r6, #2
 8008410:	58eb      	ldr	r3, [r5, r3]
 8008412:	4798      	blx	r3
 8008414:	3601      	adds	r6, #1
 8008416:	e7f2      	b.n	80083fe <__libc_init_array+0x1e>
 8008418:	0800cf9c 	.word	0x0800cf9c
 800841c:	0800cf9c 	.word	0x0800cf9c
 8008420:	0800cfa0 	.word	0x0800cfa0
 8008424:	0800cf9c 	.word	0x0800cf9c

08008428 <__retarget_lock_init_recursive>:
 8008428:	4770      	bx	lr

0800842a <__retarget_lock_acquire_recursive>:
 800842a:	4770      	bx	lr

0800842c <__retarget_lock_release_recursive>:
 800842c:	4770      	bx	lr

0800842e <memchr>:
 800842e:	b2c9      	uxtb	r1, r1
 8008430:	1882      	adds	r2, r0, r2
 8008432:	4290      	cmp	r0, r2
 8008434:	d101      	bne.n	800843a <memchr+0xc>
 8008436:	2000      	movs	r0, #0
 8008438:	4770      	bx	lr
 800843a:	7803      	ldrb	r3, [r0, #0]
 800843c:	428b      	cmp	r3, r1
 800843e:	d0fb      	beq.n	8008438 <memchr+0xa>
 8008440:	3001      	adds	r0, #1
 8008442:	e7f6      	b.n	8008432 <memchr+0x4>

08008444 <memcpy>:
 8008444:	2300      	movs	r3, #0
 8008446:	b510      	push	{r4, lr}
 8008448:	429a      	cmp	r2, r3
 800844a:	d100      	bne.n	800844e <memcpy+0xa>
 800844c:	bd10      	pop	{r4, pc}
 800844e:	5ccc      	ldrb	r4, [r1, r3]
 8008450:	54c4      	strb	r4, [r0, r3]
 8008452:	3301      	adds	r3, #1
 8008454:	e7f8      	b.n	8008448 <memcpy+0x4>

08008456 <quorem>:
 8008456:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008458:	6902      	ldr	r2, [r0, #16]
 800845a:	690b      	ldr	r3, [r1, #16]
 800845c:	b089      	sub	sp, #36	; 0x24
 800845e:	0007      	movs	r7, r0
 8008460:	9104      	str	r1, [sp, #16]
 8008462:	2000      	movs	r0, #0
 8008464:	429a      	cmp	r2, r3
 8008466:	db69      	blt.n	800853c <quorem+0xe6>
 8008468:	3b01      	subs	r3, #1
 800846a:	009c      	lsls	r4, r3, #2
 800846c:	9301      	str	r3, [sp, #4]
 800846e:	000b      	movs	r3, r1
 8008470:	3314      	adds	r3, #20
 8008472:	9306      	str	r3, [sp, #24]
 8008474:	191b      	adds	r3, r3, r4
 8008476:	9305      	str	r3, [sp, #20]
 8008478:	003b      	movs	r3, r7
 800847a:	3314      	adds	r3, #20
 800847c:	9303      	str	r3, [sp, #12]
 800847e:	191c      	adds	r4, r3, r4
 8008480:	9b05      	ldr	r3, [sp, #20]
 8008482:	6826      	ldr	r6, [r4, #0]
 8008484:	681d      	ldr	r5, [r3, #0]
 8008486:	0030      	movs	r0, r6
 8008488:	3501      	adds	r5, #1
 800848a:	0029      	movs	r1, r5
 800848c:	f7f7 fe58 	bl	8000140 <__udivsi3>
 8008490:	9002      	str	r0, [sp, #8]
 8008492:	42ae      	cmp	r6, r5
 8008494:	d329      	bcc.n	80084ea <quorem+0x94>
 8008496:	9b06      	ldr	r3, [sp, #24]
 8008498:	2600      	movs	r6, #0
 800849a:	469c      	mov	ip, r3
 800849c:	9d03      	ldr	r5, [sp, #12]
 800849e:	9606      	str	r6, [sp, #24]
 80084a0:	4662      	mov	r2, ip
 80084a2:	ca08      	ldmia	r2!, {r3}
 80084a4:	6828      	ldr	r0, [r5, #0]
 80084a6:	4694      	mov	ip, r2
 80084a8:	9a02      	ldr	r2, [sp, #8]
 80084aa:	b299      	uxth	r1, r3
 80084ac:	4351      	muls	r1, r2
 80084ae:	0c1b      	lsrs	r3, r3, #16
 80084b0:	4353      	muls	r3, r2
 80084b2:	1989      	adds	r1, r1, r6
 80084b4:	0c0a      	lsrs	r2, r1, #16
 80084b6:	189b      	adds	r3, r3, r2
 80084b8:	9307      	str	r3, [sp, #28]
 80084ba:	0c1e      	lsrs	r6, r3, #16
 80084bc:	9b06      	ldr	r3, [sp, #24]
 80084be:	b282      	uxth	r2, r0
 80084c0:	18d2      	adds	r2, r2, r3
 80084c2:	466b      	mov	r3, sp
 80084c4:	b289      	uxth	r1, r1
 80084c6:	8b9b      	ldrh	r3, [r3, #28]
 80084c8:	1a52      	subs	r2, r2, r1
 80084ca:	0c01      	lsrs	r1, r0, #16
 80084cc:	1ac9      	subs	r1, r1, r3
 80084ce:	1413      	asrs	r3, r2, #16
 80084d0:	18cb      	adds	r3, r1, r3
 80084d2:	1419      	asrs	r1, r3, #16
 80084d4:	b292      	uxth	r2, r2
 80084d6:	041b      	lsls	r3, r3, #16
 80084d8:	4313      	orrs	r3, r2
 80084da:	c508      	stmia	r5!, {r3}
 80084dc:	9b05      	ldr	r3, [sp, #20]
 80084de:	9106      	str	r1, [sp, #24]
 80084e0:	4563      	cmp	r3, ip
 80084e2:	d2dd      	bcs.n	80084a0 <quorem+0x4a>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d030      	beq.n	800854c <quorem+0xf6>
 80084ea:	0038      	movs	r0, r7
 80084ec:	9904      	ldr	r1, [sp, #16]
 80084ee:	f001 f9dd 	bl	80098ac <__mcmp>
 80084f2:	2800      	cmp	r0, #0
 80084f4:	db21      	blt.n	800853a <quorem+0xe4>
 80084f6:	0038      	movs	r0, r7
 80084f8:	2600      	movs	r6, #0
 80084fa:	9b02      	ldr	r3, [sp, #8]
 80084fc:	9c04      	ldr	r4, [sp, #16]
 80084fe:	3301      	adds	r3, #1
 8008500:	9302      	str	r3, [sp, #8]
 8008502:	3014      	adds	r0, #20
 8008504:	3414      	adds	r4, #20
 8008506:	6803      	ldr	r3, [r0, #0]
 8008508:	cc02      	ldmia	r4!, {r1}
 800850a:	b29d      	uxth	r5, r3
 800850c:	19ad      	adds	r5, r5, r6
 800850e:	b28a      	uxth	r2, r1
 8008510:	1aaa      	subs	r2, r5, r2
 8008512:	0c09      	lsrs	r1, r1, #16
 8008514:	0c1b      	lsrs	r3, r3, #16
 8008516:	1a5b      	subs	r3, r3, r1
 8008518:	1411      	asrs	r1, r2, #16
 800851a:	185b      	adds	r3, r3, r1
 800851c:	141e      	asrs	r6, r3, #16
 800851e:	b292      	uxth	r2, r2
 8008520:	041b      	lsls	r3, r3, #16
 8008522:	4313      	orrs	r3, r2
 8008524:	c008      	stmia	r0!, {r3}
 8008526:	9b05      	ldr	r3, [sp, #20]
 8008528:	42a3      	cmp	r3, r4
 800852a:	d2ec      	bcs.n	8008506 <quorem+0xb0>
 800852c:	9b01      	ldr	r3, [sp, #4]
 800852e:	9a03      	ldr	r2, [sp, #12]
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	18d3      	adds	r3, r2, r3
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	2a00      	cmp	r2, #0
 8008538:	d015      	beq.n	8008566 <quorem+0x110>
 800853a:	9802      	ldr	r0, [sp, #8]
 800853c:	b009      	add	sp, #36	; 0x24
 800853e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d106      	bne.n	8008554 <quorem+0xfe>
 8008546:	9b01      	ldr	r3, [sp, #4]
 8008548:	3b01      	subs	r3, #1
 800854a:	9301      	str	r3, [sp, #4]
 800854c:	9b03      	ldr	r3, [sp, #12]
 800854e:	3c04      	subs	r4, #4
 8008550:	42a3      	cmp	r3, r4
 8008552:	d3f5      	bcc.n	8008540 <quorem+0xea>
 8008554:	9b01      	ldr	r3, [sp, #4]
 8008556:	613b      	str	r3, [r7, #16]
 8008558:	e7c7      	b.n	80084ea <quorem+0x94>
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	2a00      	cmp	r2, #0
 800855e:	d106      	bne.n	800856e <quorem+0x118>
 8008560:	9a01      	ldr	r2, [sp, #4]
 8008562:	3a01      	subs	r2, #1
 8008564:	9201      	str	r2, [sp, #4]
 8008566:	9a03      	ldr	r2, [sp, #12]
 8008568:	3b04      	subs	r3, #4
 800856a:	429a      	cmp	r2, r3
 800856c:	d3f5      	bcc.n	800855a <quorem+0x104>
 800856e:	9b01      	ldr	r3, [sp, #4]
 8008570:	613b      	str	r3, [r7, #16]
 8008572:	e7e2      	b.n	800853a <quorem+0xe4>

08008574 <_dtoa_r>:
 8008574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008576:	0014      	movs	r4, r2
 8008578:	001d      	movs	r5, r3
 800857a:	69c6      	ldr	r6, [r0, #28]
 800857c:	b09d      	sub	sp, #116	; 0x74
 800857e:	9408      	str	r4, [sp, #32]
 8008580:	9509      	str	r5, [sp, #36]	; 0x24
 8008582:	9f25      	ldr	r7, [sp, #148]	; 0x94
 8008584:	9004      	str	r0, [sp, #16]
 8008586:	2e00      	cmp	r6, #0
 8008588:	d10f      	bne.n	80085aa <_dtoa_r+0x36>
 800858a:	2010      	movs	r0, #16
 800858c:	f000 fe4a 	bl	8009224 <malloc>
 8008590:	9b04      	ldr	r3, [sp, #16]
 8008592:	1e02      	subs	r2, r0, #0
 8008594:	61d8      	str	r0, [r3, #28]
 8008596:	d104      	bne.n	80085a2 <_dtoa_r+0x2e>
 8008598:	21ef      	movs	r1, #239	; 0xef
 800859a:	4bc6      	ldr	r3, [pc, #792]	; (80088b4 <_dtoa_r+0x340>)
 800859c:	48c6      	ldr	r0, [pc, #792]	; (80088b8 <_dtoa_r+0x344>)
 800859e:	f001 fcd5 	bl	8009f4c <__assert_func>
 80085a2:	6046      	str	r6, [r0, #4]
 80085a4:	6086      	str	r6, [r0, #8]
 80085a6:	6006      	str	r6, [r0, #0]
 80085a8:	60c6      	str	r6, [r0, #12]
 80085aa:	9b04      	ldr	r3, [sp, #16]
 80085ac:	69db      	ldr	r3, [r3, #28]
 80085ae:	6819      	ldr	r1, [r3, #0]
 80085b0:	2900      	cmp	r1, #0
 80085b2:	d00b      	beq.n	80085cc <_dtoa_r+0x58>
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	2301      	movs	r3, #1
 80085b8:	4093      	lsls	r3, r2
 80085ba:	604a      	str	r2, [r1, #4]
 80085bc:	608b      	str	r3, [r1, #8]
 80085be:	9804      	ldr	r0, [sp, #16]
 80085c0:	f000 ff32 	bl	8009428 <_Bfree>
 80085c4:	2200      	movs	r2, #0
 80085c6:	9b04      	ldr	r3, [sp, #16]
 80085c8:	69db      	ldr	r3, [r3, #28]
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	2d00      	cmp	r5, #0
 80085ce:	da1e      	bge.n	800860e <_dtoa_r+0x9a>
 80085d0:	2301      	movs	r3, #1
 80085d2:	603b      	str	r3, [r7, #0]
 80085d4:	006b      	lsls	r3, r5, #1
 80085d6:	085b      	lsrs	r3, r3, #1
 80085d8:	9309      	str	r3, [sp, #36]	; 0x24
 80085da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80085dc:	4bb7      	ldr	r3, [pc, #732]	; (80088bc <_dtoa_r+0x348>)
 80085de:	4ab7      	ldr	r2, [pc, #732]	; (80088bc <_dtoa_r+0x348>)
 80085e0:	403b      	ands	r3, r7
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d116      	bne.n	8008614 <_dtoa_r+0xa0>
 80085e6:	4bb6      	ldr	r3, [pc, #728]	; (80088c0 <_dtoa_r+0x34c>)
 80085e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80085ea:	6013      	str	r3, [r2, #0]
 80085ec:	033b      	lsls	r3, r7, #12
 80085ee:	0b1b      	lsrs	r3, r3, #12
 80085f0:	4323      	orrs	r3, r4
 80085f2:	d101      	bne.n	80085f8 <_dtoa_r+0x84>
 80085f4:	f000 fdb5 	bl	8009162 <_dtoa_r+0xbee>
 80085f8:	4bb2      	ldr	r3, [pc, #712]	; (80088c4 <_dtoa_r+0x350>)
 80085fa:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80085fc:	9306      	str	r3, [sp, #24]
 80085fe:	2a00      	cmp	r2, #0
 8008600:	d002      	beq.n	8008608 <_dtoa_r+0x94>
 8008602:	4bb1      	ldr	r3, [pc, #708]	; (80088c8 <_dtoa_r+0x354>)
 8008604:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	9806      	ldr	r0, [sp, #24]
 800860a:	b01d      	add	sp, #116	; 0x74
 800860c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800860e:	2300      	movs	r3, #0
 8008610:	603b      	str	r3, [r7, #0]
 8008612:	e7e2      	b.n	80085da <_dtoa_r+0x66>
 8008614:	9a08      	ldr	r2, [sp, #32]
 8008616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008618:	9210      	str	r2, [sp, #64]	; 0x40
 800861a:	9311      	str	r3, [sp, #68]	; 0x44
 800861c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800861e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008620:	2200      	movs	r2, #0
 8008622:	2300      	movs	r3, #0
 8008624:	f7f7 ff1e 	bl	8000464 <__aeabi_dcmpeq>
 8008628:	1e06      	subs	r6, r0, #0
 800862a:	d009      	beq.n	8008640 <_dtoa_r+0xcc>
 800862c:	2301      	movs	r3, #1
 800862e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008630:	6013      	str	r3, [r2, #0]
 8008632:	4ba6      	ldr	r3, [pc, #664]	; (80088cc <_dtoa_r+0x358>)
 8008634:	9306      	str	r3, [sp, #24]
 8008636:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008638:	2b00      	cmp	r3, #0
 800863a:	d0e5      	beq.n	8008608 <_dtoa_r+0x94>
 800863c:	4ba4      	ldr	r3, [pc, #656]	; (80088d0 <_dtoa_r+0x35c>)
 800863e:	e7e1      	b.n	8008604 <_dtoa_r+0x90>
 8008640:	ab1a      	add	r3, sp, #104	; 0x68
 8008642:	9301      	str	r3, [sp, #4]
 8008644:	ab1b      	add	r3, sp, #108	; 0x6c
 8008646:	9300      	str	r3, [sp, #0]
 8008648:	9804      	ldr	r0, [sp, #16]
 800864a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800864c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800864e:	f001 f9e1 	bl	8009a14 <__d2b>
 8008652:	007a      	lsls	r2, r7, #1
 8008654:	9005      	str	r0, [sp, #20]
 8008656:	0d52      	lsrs	r2, r2, #21
 8008658:	d100      	bne.n	800865c <_dtoa_r+0xe8>
 800865a:	e07b      	b.n	8008754 <_dtoa_r+0x1e0>
 800865c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800865e:	9617      	str	r6, [sp, #92]	; 0x5c
 8008660:	0319      	lsls	r1, r3, #12
 8008662:	4b9c      	ldr	r3, [pc, #624]	; (80088d4 <_dtoa_r+0x360>)
 8008664:	0b09      	lsrs	r1, r1, #12
 8008666:	430b      	orrs	r3, r1
 8008668:	499b      	ldr	r1, [pc, #620]	; (80088d8 <_dtoa_r+0x364>)
 800866a:	1857      	adds	r7, r2, r1
 800866c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800866e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008670:	0019      	movs	r1, r3
 8008672:	2200      	movs	r2, #0
 8008674:	4b99      	ldr	r3, [pc, #612]	; (80088dc <_dtoa_r+0x368>)
 8008676:	f7fa f8c1 	bl	80027fc <__aeabi_dsub>
 800867a:	4a99      	ldr	r2, [pc, #612]	; (80088e0 <_dtoa_r+0x36c>)
 800867c:	4b99      	ldr	r3, [pc, #612]	; (80088e4 <_dtoa_r+0x370>)
 800867e:	f7f9 fdfb 	bl	8002278 <__aeabi_dmul>
 8008682:	4a99      	ldr	r2, [pc, #612]	; (80088e8 <_dtoa_r+0x374>)
 8008684:	4b99      	ldr	r3, [pc, #612]	; (80088ec <_dtoa_r+0x378>)
 8008686:	f7f8 fe9d 	bl	80013c4 <__aeabi_dadd>
 800868a:	0004      	movs	r4, r0
 800868c:	0038      	movs	r0, r7
 800868e:	000d      	movs	r5, r1
 8008690:	f7fa fc8a 	bl	8002fa8 <__aeabi_i2d>
 8008694:	4a96      	ldr	r2, [pc, #600]	; (80088f0 <_dtoa_r+0x37c>)
 8008696:	4b97      	ldr	r3, [pc, #604]	; (80088f4 <_dtoa_r+0x380>)
 8008698:	f7f9 fdee 	bl	8002278 <__aeabi_dmul>
 800869c:	0002      	movs	r2, r0
 800869e:	000b      	movs	r3, r1
 80086a0:	0020      	movs	r0, r4
 80086a2:	0029      	movs	r1, r5
 80086a4:	f7f8 fe8e 	bl	80013c4 <__aeabi_dadd>
 80086a8:	0004      	movs	r4, r0
 80086aa:	000d      	movs	r5, r1
 80086ac:	f7fa fc46 	bl	8002f3c <__aeabi_d2iz>
 80086b0:	2200      	movs	r2, #0
 80086b2:	9003      	str	r0, [sp, #12]
 80086b4:	2300      	movs	r3, #0
 80086b6:	0020      	movs	r0, r4
 80086b8:	0029      	movs	r1, r5
 80086ba:	f7f7 fed9 	bl	8000470 <__aeabi_dcmplt>
 80086be:	2800      	cmp	r0, #0
 80086c0:	d00b      	beq.n	80086da <_dtoa_r+0x166>
 80086c2:	9803      	ldr	r0, [sp, #12]
 80086c4:	f7fa fc70 	bl	8002fa8 <__aeabi_i2d>
 80086c8:	002b      	movs	r3, r5
 80086ca:	0022      	movs	r2, r4
 80086cc:	f7f7 feca 	bl	8000464 <__aeabi_dcmpeq>
 80086d0:	4243      	negs	r3, r0
 80086d2:	4158      	adcs	r0, r3
 80086d4:	9b03      	ldr	r3, [sp, #12]
 80086d6:	1a1b      	subs	r3, r3, r0
 80086d8:	9303      	str	r3, [sp, #12]
 80086da:	2301      	movs	r3, #1
 80086dc:	9316      	str	r3, [sp, #88]	; 0x58
 80086de:	9b03      	ldr	r3, [sp, #12]
 80086e0:	2b16      	cmp	r3, #22
 80086e2:	d810      	bhi.n	8008706 <_dtoa_r+0x192>
 80086e4:	9810      	ldr	r0, [sp, #64]	; 0x40
 80086e6:	9911      	ldr	r1, [sp, #68]	; 0x44
 80086e8:	9a03      	ldr	r2, [sp, #12]
 80086ea:	4b83      	ldr	r3, [pc, #524]	; (80088f8 <_dtoa_r+0x384>)
 80086ec:	00d2      	lsls	r2, r2, #3
 80086ee:	189b      	adds	r3, r3, r2
 80086f0:	681a      	ldr	r2, [r3, #0]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	f7f7 febc 	bl	8000470 <__aeabi_dcmplt>
 80086f8:	2800      	cmp	r0, #0
 80086fa:	d047      	beq.n	800878c <_dtoa_r+0x218>
 80086fc:	9b03      	ldr	r3, [sp, #12]
 80086fe:	3b01      	subs	r3, #1
 8008700:	9303      	str	r3, [sp, #12]
 8008702:	2300      	movs	r3, #0
 8008704:	9316      	str	r3, [sp, #88]	; 0x58
 8008706:	2200      	movs	r2, #0
 8008708:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800870a:	920a      	str	r2, [sp, #40]	; 0x28
 800870c:	1bdb      	subs	r3, r3, r7
 800870e:	1e5a      	subs	r2, r3, #1
 8008710:	d53e      	bpl.n	8008790 <_dtoa_r+0x21c>
 8008712:	2201      	movs	r2, #1
 8008714:	1ad3      	subs	r3, r2, r3
 8008716:	930a      	str	r3, [sp, #40]	; 0x28
 8008718:	2300      	movs	r3, #0
 800871a:	930c      	str	r3, [sp, #48]	; 0x30
 800871c:	9b03      	ldr	r3, [sp, #12]
 800871e:	2b00      	cmp	r3, #0
 8008720:	db38      	blt.n	8008794 <_dtoa_r+0x220>
 8008722:	9a03      	ldr	r2, [sp, #12]
 8008724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008726:	4694      	mov	ip, r2
 8008728:	4463      	add	r3, ip
 800872a:	930c      	str	r3, [sp, #48]	; 0x30
 800872c:	2300      	movs	r3, #0
 800872e:	9213      	str	r2, [sp, #76]	; 0x4c
 8008730:	930d      	str	r3, [sp, #52]	; 0x34
 8008732:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008734:	2401      	movs	r4, #1
 8008736:	2b09      	cmp	r3, #9
 8008738:	d867      	bhi.n	800880a <_dtoa_r+0x296>
 800873a:	2b05      	cmp	r3, #5
 800873c:	dd02      	ble.n	8008744 <_dtoa_r+0x1d0>
 800873e:	2400      	movs	r4, #0
 8008740:	3b04      	subs	r3, #4
 8008742:	9322      	str	r3, [sp, #136]	; 0x88
 8008744:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008746:	1e98      	subs	r0, r3, #2
 8008748:	2803      	cmp	r0, #3
 800874a:	d867      	bhi.n	800881c <_dtoa_r+0x2a8>
 800874c:	f7f7 fce4 	bl	8000118 <__gnu_thumb1_case_uqi>
 8008750:	5b383a2b 	.word	0x5b383a2b
 8008754:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008756:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8008758:	18f6      	adds	r6, r6, r3
 800875a:	4b68      	ldr	r3, [pc, #416]	; (80088fc <_dtoa_r+0x388>)
 800875c:	18f2      	adds	r2, r6, r3
 800875e:	2a20      	cmp	r2, #32
 8008760:	dd0f      	ble.n	8008782 <_dtoa_r+0x20e>
 8008762:	2340      	movs	r3, #64	; 0x40
 8008764:	1a9b      	subs	r3, r3, r2
 8008766:	409f      	lsls	r7, r3
 8008768:	4b65      	ldr	r3, [pc, #404]	; (8008900 <_dtoa_r+0x38c>)
 800876a:	0038      	movs	r0, r7
 800876c:	18f3      	adds	r3, r6, r3
 800876e:	40dc      	lsrs	r4, r3
 8008770:	4320      	orrs	r0, r4
 8008772:	f7fa fc49 	bl	8003008 <__aeabi_ui2d>
 8008776:	2201      	movs	r2, #1
 8008778:	4b62      	ldr	r3, [pc, #392]	; (8008904 <_dtoa_r+0x390>)
 800877a:	1e77      	subs	r7, r6, #1
 800877c:	18cb      	adds	r3, r1, r3
 800877e:	9217      	str	r2, [sp, #92]	; 0x5c
 8008780:	e776      	b.n	8008670 <_dtoa_r+0xfc>
 8008782:	2320      	movs	r3, #32
 8008784:	0020      	movs	r0, r4
 8008786:	1a9b      	subs	r3, r3, r2
 8008788:	4098      	lsls	r0, r3
 800878a:	e7f2      	b.n	8008772 <_dtoa_r+0x1fe>
 800878c:	9016      	str	r0, [sp, #88]	; 0x58
 800878e:	e7ba      	b.n	8008706 <_dtoa_r+0x192>
 8008790:	920c      	str	r2, [sp, #48]	; 0x30
 8008792:	e7c3      	b.n	800871c <_dtoa_r+0x1a8>
 8008794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008796:	9a03      	ldr	r2, [sp, #12]
 8008798:	1a9b      	subs	r3, r3, r2
 800879a:	930a      	str	r3, [sp, #40]	; 0x28
 800879c:	4253      	negs	r3, r2
 800879e:	930d      	str	r3, [sp, #52]	; 0x34
 80087a0:	2300      	movs	r3, #0
 80087a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80087a4:	e7c5      	b.n	8008732 <_dtoa_r+0x1be>
 80087a6:	2300      	movs	r3, #0
 80087a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80087aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80087ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ae:	9307      	str	r3, [sp, #28]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	dc13      	bgt.n	80087dc <_dtoa_r+0x268>
 80087b4:	2301      	movs	r3, #1
 80087b6:	001a      	movs	r2, r3
 80087b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ba:	9307      	str	r3, [sp, #28]
 80087bc:	9223      	str	r2, [sp, #140]	; 0x8c
 80087be:	e00d      	b.n	80087dc <_dtoa_r+0x268>
 80087c0:	2301      	movs	r3, #1
 80087c2:	e7f1      	b.n	80087a8 <_dtoa_r+0x234>
 80087c4:	2300      	movs	r3, #0
 80087c6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80087c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80087ca:	4694      	mov	ip, r2
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	4463      	add	r3, ip
 80087d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80087d2:	3301      	adds	r3, #1
 80087d4:	9307      	str	r3, [sp, #28]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	dc00      	bgt.n	80087dc <_dtoa_r+0x268>
 80087da:	2301      	movs	r3, #1
 80087dc:	9a04      	ldr	r2, [sp, #16]
 80087de:	2100      	movs	r1, #0
 80087e0:	69d0      	ldr	r0, [r2, #28]
 80087e2:	2204      	movs	r2, #4
 80087e4:	0015      	movs	r5, r2
 80087e6:	3514      	adds	r5, #20
 80087e8:	429d      	cmp	r5, r3
 80087ea:	d91b      	bls.n	8008824 <_dtoa_r+0x2b0>
 80087ec:	6041      	str	r1, [r0, #4]
 80087ee:	9804      	ldr	r0, [sp, #16]
 80087f0:	f000 fdd6 	bl	80093a0 <_Balloc>
 80087f4:	9006      	str	r0, [sp, #24]
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d117      	bne.n	800882a <_dtoa_r+0x2b6>
 80087fa:	21b0      	movs	r1, #176	; 0xb0
 80087fc:	4b42      	ldr	r3, [pc, #264]	; (8008908 <_dtoa_r+0x394>)
 80087fe:	482e      	ldr	r0, [pc, #184]	; (80088b8 <_dtoa_r+0x344>)
 8008800:	9a06      	ldr	r2, [sp, #24]
 8008802:	31ff      	adds	r1, #255	; 0xff
 8008804:	e6cb      	b.n	800859e <_dtoa_r+0x2a>
 8008806:	2301      	movs	r3, #1
 8008808:	e7dd      	b.n	80087c6 <_dtoa_r+0x252>
 800880a:	2300      	movs	r3, #0
 800880c:	940f      	str	r4, [sp, #60]	; 0x3c
 800880e:	9322      	str	r3, [sp, #136]	; 0x88
 8008810:	3b01      	subs	r3, #1
 8008812:	930b      	str	r3, [sp, #44]	; 0x2c
 8008814:	9307      	str	r3, [sp, #28]
 8008816:	2200      	movs	r2, #0
 8008818:	3313      	adds	r3, #19
 800881a:	e7cf      	b.n	80087bc <_dtoa_r+0x248>
 800881c:	2301      	movs	r3, #1
 800881e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008820:	3b02      	subs	r3, #2
 8008822:	e7f6      	b.n	8008812 <_dtoa_r+0x29e>
 8008824:	3101      	adds	r1, #1
 8008826:	0052      	lsls	r2, r2, #1
 8008828:	e7dc      	b.n	80087e4 <_dtoa_r+0x270>
 800882a:	9b04      	ldr	r3, [sp, #16]
 800882c:	9a06      	ldr	r2, [sp, #24]
 800882e:	69db      	ldr	r3, [r3, #28]
 8008830:	601a      	str	r2, [r3, #0]
 8008832:	9b07      	ldr	r3, [sp, #28]
 8008834:	2b0e      	cmp	r3, #14
 8008836:	d900      	bls.n	800883a <_dtoa_r+0x2c6>
 8008838:	e0e5      	b.n	8008a06 <_dtoa_r+0x492>
 800883a:	2c00      	cmp	r4, #0
 800883c:	d100      	bne.n	8008840 <_dtoa_r+0x2cc>
 800883e:	e0e2      	b.n	8008a06 <_dtoa_r+0x492>
 8008840:	9b03      	ldr	r3, [sp, #12]
 8008842:	2b00      	cmp	r3, #0
 8008844:	dd64      	ble.n	8008910 <_dtoa_r+0x39c>
 8008846:	210f      	movs	r1, #15
 8008848:	9a03      	ldr	r2, [sp, #12]
 800884a:	4b2b      	ldr	r3, [pc, #172]	; (80088f8 <_dtoa_r+0x384>)
 800884c:	400a      	ands	r2, r1
 800884e:	00d2      	lsls	r2, r2, #3
 8008850:	189b      	adds	r3, r3, r2
 8008852:	681e      	ldr	r6, [r3, #0]
 8008854:	685f      	ldr	r7, [r3, #4]
 8008856:	9b03      	ldr	r3, [sp, #12]
 8008858:	2402      	movs	r4, #2
 800885a:	111d      	asrs	r5, r3, #4
 800885c:	05db      	lsls	r3, r3, #23
 800885e:	d50a      	bpl.n	8008876 <_dtoa_r+0x302>
 8008860:	4b2a      	ldr	r3, [pc, #168]	; (800890c <_dtoa_r+0x398>)
 8008862:	400d      	ands	r5, r1
 8008864:	6a1a      	ldr	r2, [r3, #32]
 8008866:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008868:	9810      	ldr	r0, [sp, #64]	; 0x40
 800886a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800886c:	f7f9 f90a 	bl	8001a84 <__aeabi_ddiv>
 8008870:	9008      	str	r0, [sp, #32]
 8008872:	9109      	str	r1, [sp, #36]	; 0x24
 8008874:	3401      	adds	r4, #1
 8008876:	4b25      	ldr	r3, [pc, #148]	; (800890c <_dtoa_r+0x398>)
 8008878:	930e      	str	r3, [sp, #56]	; 0x38
 800887a:	2d00      	cmp	r5, #0
 800887c:	d108      	bne.n	8008890 <_dtoa_r+0x31c>
 800887e:	9808      	ldr	r0, [sp, #32]
 8008880:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008882:	0032      	movs	r2, r6
 8008884:	003b      	movs	r3, r7
 8008886:	f7f9 f8fd 	bl	8001a84 <__aeabi_ddiv>
 800888a:	9008      	str	r0, [sp, #32]
 800888c:	9109      	str	r1, [sp, #36]	; 0x24
 800888e:	e05a      	b.n	8008946 <_dtoa_r+0x3d2>
 8008890:	2301      	movs	r3, #1
 8008892:	421d      	tst	r5, r3
 8008894:	d009      	beq.n	80088aa <_dtoa_r+0x336>
 8008896:	18e4      	adds	r4, r4, r3
 8008898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800889a:	0030      	movs	r0, r6
 800889c:	681a      	ldr	r2, [r3, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	0039      	movs	r1, r7
 80088a2:	f7f9 fce9 	bl	8002278 <__aeabi_dmul>
 80088a6:	0006      	movs	r6, r0
 80088a8:	000f      	movs	r7, r1
 80088aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80088ac:	106d      	asrs	r5, r5, #1
 80088ae:	3308      	adds	r3, #8
 80088b0:	e7e2      	b.n	8008878 <_dtoa_r+0x304>
 80088b2:	46c0      	nop			; (mov r8, r8)
 80088b4:	0800cc6b 	.word	0x0800cc6b
 80088b8:	0800cc82 	.word	0x0800cc82
 80088bc:	7ff00000 	.word	0x7ff00000
 80088c0:	0000270f 	.word	0x0000270f
 80088c4:	0800cc67 	.word	0x0800cc67
 80088c8:	0800cc6a 	.word	0x0800cc6a
 80088cc:	0800c6ae 	.word	0x0800c6ae
 80088d0:	0800c6af 	.word	0x0800c6af
 80088d4:	3ff00000 	.word	0x3ff00000
 80088d8:	fffffc01 	.word	0xfffffc01
 80088dc:	3ff80000 	.word	0x3ff80000
 80088e0:	636f4361 	.word	0x636f4361
 80088e4:	3fd287a7 	.word	0x3fd287a7
 80088e8:	8b60c8b3 	.word	0x8b60c8b3
 80088ec:	3fc68a28 	.word	0x3fc68a28
 80088f0:	509f79fb 	.word	0x509f79fb
 80088f4:	3fd34413 	.word	0x3fd34413
 80088f8:	0800cd70 	.word	0x0800cd70
 80088fc:	00000432 	.word	0x00000432
 8008900:	00000412 	.word	0x00000412
 8008904:	fe100000 	.word	0xfe100000
 8008908:	0800ccda 	.word	0x0800ccda
 800890c:	0800cd48 	.word	0x0800cd48
 8008910:	9b03      	ldr	r3, [sp, #12]
 8008912:	2402      	movs	r4, #2
 8008914:	2b00      	cmp	r3, #0
 8008916:	d016      	beq.n	8008946 <_dtoa_r+0x3d2>
 8008918:	9810      	ldr	r0, [sp, #64]	; 0x40
 800891a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800891c:	220f      	movs	r2, #15
 800891e:	425d      	negs	r5, r3
 8008920:	402a      	ands	r2, r5
 8008922:	4bdd      	ldr	r3, [pc, #884]	; (8008c98 <_dtoa_r+0x724>)
 8008924:	00d2      	lsls	r2, r2, #3
 8008926:	189b      	adds	r3, r3, r2
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	685b      	ldr	r3, [r3, #4]
 800892c:	f7f9 fca4 	bl	8002278 <__aeabi_dmul>
 8008930:	2701      	movs	r7, #1
 8008932:	2300      	movs	r3, #0
 8008934:	9008      	str	r0, [sp, #32]
 8008936:	9109      	str	r1, [sp, #36]	; 0x24
 8008938:	4ed8      	ldr	r6, [pc, #864]	; (8008c9c <_dtoa_r+0x728>)
 800893a:	112d      	asrs	r5, r5, #4
 800893c:	2d00      	cmp	r5, #0
 800893e:	d000      	beq.n	8008942 <_dtoa_r+0x3ce>
 8008940:	e091      	b.n	8008a66 <_dtoa_r+0x4f2>
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1a1      	bne.n	800888a <_dtoa_r+0x316>
 8008946:	9e08      	ldr	r6, [sp, #32]
 8008948:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800894a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800894c:	2b00      	cmp	r3, #0
 800894e:	d100      	bne.n	8008952 <_dtoa_r+0x3de>
 8008950:	e094      	b.n	8008a7c <_dtoa_r+0x508>
 8008952:	2200      	movs	r2, #0
 8008954:	0030      	movs	r0, r6
 8008956:	0039      	movs	r1, r7
 8008958:	4bd1      	ldr	r3, [pc, #836]	; (8008ca0 <_dtoa_r+0x72c>)
 800895a:	f7f7 fd89 	bl	8000470 <__aeabi_dcmplt>
 800895e:	2800      	cmp	r0, #0
 8008960:	d100      	bne.n	8008964 <_dtoa_r+0x3f0>
 8008962:	e08b      	b.n	8008a7c <_dtoa_r+0x508>
 8008964:	9b07      	ldr	r3, [sp, #28]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d100      	bne.n	800896c <_dtoa_r+0x3f8>
 800896a:	e087      	b.n	8008a7c <_dtoa_r+0x508>
 800896c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800896e:	2b00      	cmp	r3, #0
 8008970:	dd45      	ble.n	80089fe <_dtoa_r+0x48a>
 8008972:	9b03      	ldr	r3, [sp, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	3b01      	subs	r3, #1
 8008978:	930e      	str	r3, [sp, #56]	; 0x38
 800897a:	0030      	movs	r0, r6
 800897c:	4bc9      	ldr	r3, [pc, #804]	; (8008ca4 <_dtoa_r+0x730>)
 800897e:	0039      	movs	r1, r7
 8008980:	f7f9 fc7a 	bl	8002278 <__aeabi_dmul>
 8008984:	9008      	str	r0, [sp, #32]
 8008986:	9109      	str	r1, [sp, #36]	; 0x24
 8008988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800898a:	3401      	adds	r4, #1
 800898c:	0020      	movs	r0, r4
 800898e:	9e08      	ldr	r6, [sp, #32]
 8008990:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008992:	9312      	str	r3, [sp, #72]	; 0x48
 8008994:	f7fa fb08 	bl	8002fa8 <__aeabi_i2d>
 8008998:	0032      	movs	r2, r6
 800899a:	003b      	movs	r3, r7
 800899c:	f7f9 fc6c 	bl	8002278 <__aeabi_dmul>
 80089a0:	2200      	movs	r2, #0
 80089a2:	4bc1      	ldr	r3, [pc, #772]	; (8008ca8 <_dtoa_r+0x734>)
 80089a4:	f7f8 fd0e 	bl	80013c4 <__aeabi_dadd>
 80089a8:	4ac0      	ldr	r2, [pc, #768]	; (8008cac <_dtoa_r+0x738>)
 80089aa:	9014      	str	r0, [sp, #80]	; 0x50
 80089ac:	9115      	str	r1, [sp, #84]	; 0x54
 80089ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089b0:	9c15      	ldr	r4, [sp, #84]	; 0x54
 80089b2:	4694      	mov	ip, r2
 80089b4:	9308      	str	r3, [sp, #32]
 80089b6:	9409      	str	r4, [sp, #36]	; 0x24
 80089b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089ba:	4463      	add	r3, ip
 80089bc:	9318      	str	r3, [sp, #96]	; 0x60
 80089be:	9309      	str	r3, [sp, #36]	; 0x24
 80089c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d15e      	bne.n	8008a84 <_dtoa_r+0x510>
 80089c6:	2200      	movs	r2, #0
 80089c8:	4bb9      	ldr	r3, [pc, #740]	; (8008cb0 <_dtoa_r+0x73c>)
 80089ca:	0030      	movs	r0, r6
 80089cc:	0039      	movs	r1, r7
 80089ce:	f7f9 ff15 	bl	80027fc <__aeabi_dsub>
 80089d2:	9a08      	ldr	r2, [sp, #32]
 80089d4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80089d6:	0004      	movs	r4, r0
 80089d8:	000d      	movs	r5, r1
 80089da:	f7f7 fd5d 	bl	8000498 <__aeabi_dcmpgt>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d000      	beq.n	80089e4 <_dtoa_r+0x470>
 80089e2:	e2b3      	b.n	8008f4c <_dtoa_r+0x9d8>
 80089e4:	48b3      	ldr	r0, [pc, #716]	; (8008cb4 <_dtoa_r+0x740>)
 80089e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80089e8:	4684      	mov	ip, r0
 80089ea:	4461      	add	r1, ip
 80089ec:	000b      	movs	r3, r1
 80089ee:	0020      	movs	r0, r4
 80089f0:	0029      	movs	r1, r5
 80089f2:	9a08      	ldr	r2, [sp, #32]
 80089f4:	f7f7 fd3c 	bl	8000470 <__aeabi_dcmplt>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d000      	beq.n	80089fe <_dtoa_r+0x48a>
 80089fc:	e2a3      	b.n	8008f46 <_dtoa_r+0x9d2>
 80089fe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a00:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008a02:	9308      	str	r3, [sp, #32]
 8008a04:	9409      	str	r4, [sp, #36]	; 0x24
 8008a06:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	da00      	bge.n	8008a0e <_dtoa_r+0x49a>
 8008a0c:	e179      	b.n	8008d02 <_dtoa_r+0x78e>
 8008a0e:	9a03      	ldr	r2, [sp, #12]
 8008a10:	2a0e      	cmp	r2, #14
 8008a12:	dd00      	ble.n	8008a16 <_dtoa_r+0x4a2>
 8008a14:	e175      	b.n	8008d02 <_dtoa_r+0x78e>
 8008a16:	4ba0      	ldr	r3, [pc, #640]	; (8008c98 <_dtoa_r+0x724>)
 8008a18:	00d2      	lsls	r2, r2, #3
 8008a1a:	189b      	adds	r3, r3, r2
 8008a1c:	681e      	ldr	r6, [r3, #0]
 8008a1e:	685f      	ldr	r7, [r3, #4]
 8008a20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	db00      	blt.n	8008a28 <_dtoa_r+0x4b4>
 8008a26:	e0e5      	b.n	8008bf4 <_dtoa_r+0x680>
 8008a28:	9b07      	ldr	r3, [sp, #28]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	dd00      	ble.n	8008a30 <_dtoa_r+0x4bc>
 8008a2e:	e0e1      	b.n	8008bf4 <_dtoa_r+0x680>
 8008a30:	d000      	beq.n	8008a34 <_dtoa_r+0x4c0>
 8008a32:	e288      	b.n	8008f46 <_dtoa_r+0x9d2>
 8008a34:	2200      	movs	r2, #0
 8008a36:	0030      	movs	r0, r6
 8008a38:	0039      	movs	r1, r7
 8008a3a:	4b9d      	ldr	r3, [pc, #628]	; (8008cb0 <_dtoa_r+0x73c>)
 8008a3c:	f7f9 fc1c 	bl	8002278 <__aeabi_dmul>
 8008a40:	9a08      	ldr	r2, [sp, #32]
 8008a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a44:	f7f7 fd32 	bl	80004ac <__aeabi_dcmpge>
 8008a48:	9e07      	ldr	r6, [sp, #28]
 8008a4a:	0037      	movs	r7, r6
 8008a4c:	2800      	cmp	r0, #0
 8008a4e:	d000      	beq.n	8008a52 <_dtoa_r+0x4de>
 8008a50:	e25f      	b.n	8008f12 <_dtoa_r+0x99e>
 8008a52:	9b06      	ldr	r3, [sp, #24]
 8008a54:	9a06      	ldr	r2, [sp, #24]
 8008a56:	3301      	adds	r3, #1
 8008a58:	9308      	str	r3, [sp, #32]
 8008a5a:	2331      	movs	r3, #49	; 0x31
 8008a5c:	7013      	strb	r3, [r2, #0]
 8008a5e:	9b03      	ldr	r3, [sp, #12]
 8008a60:	3301      	adds	r3, #1
 8008a62:	9303      	str	r3, [sp, #12]
 8008a64:	e25a      	b.n	8008f1c <_dtoa_r+0x9a8>
 8008a66:	423d      	tst	r5, r7
 8008a68:	d005      	beq.n	8008a76 <_dtoa_r+0x502>
 8008a6a:	6832      	ldr	r2, [r6, #0]
 8008a6c:	6873      	ldr	r3, [r6, #4]
 8008a6e:	f7f9 fc03 	bl	8002278 <__aeabi_dmul>
 8008a72:	003b      	movs	r3, r7
 8008a74:	3401      	adds	r4, #1
 8008a76:	106d      	asrs	r5, r5, #1
 8008a78:	3608      	adds	r6, #8
 8008a7a:	e75f      	b.n	800893c <_dtoa_r+0x3c8>
 8008a7c:	9b03      	ldr	r3, [sp, #12]
 8008a7e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a80:	9b07      	ldr	r3, [sp, #28]
 8008a82:	e783      	b.n	800898c <_dtoa_r+0x418>
 8008a84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a86:	4b84      	ldr	r3, [pc, #528]	; (8008c98 <_dtoa_r+0x724>)
 8008a88:	3a01      	subs	r2, #1
 8008a8a:	00d2      	lsls	r2, r2, #3
 8008a8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008a8e:	189b      	adds	r3, r3, r2
 8008a90:	9c08      	ldr	r4, [sp, #32]
 8008a92:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	2900      	cmp	r1, #0
 8008a9a:	d051      	beq.n	8008b40 <_dtoa_r+0x5cc>
 8008a9c:	2000      	movs	r0, #0
 8008a9e:	4986      	ldr	r1, [pc, #536]	; (8008cb8 <_dtoa_r+0x744>)
 8008aa0:	f7f8 fff0 	bl	8001a84 <__aeabi_ddiv>
 8008aa4:	0022      	movs	r2, r4
 8008aa6:	002b      	movs	r3, r5
 8008aa8:	f7f9 fea8 	bl	80027fc <__aeabi_dsub>
 8008aac:	9a06      	ldr	r2, [sp, #24]
 8008aae:	0004      	movs	r4, r0
 8008ab0:	4694      	mov	ip, r2
 8008ab2:	000d      	movs	r5, r1
 8008ab4:	9b06      	ldr	r3, [sp, #24]
 8008ab6:	9314      	str	r3, [sp, #80]	; 0x50
 8008ab8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008aba:	4463      	add	r3, ip
 8008abc:	9318      	str	r3, [sp, #96]	; 0x60
 8008abe:	0039      	movs	r1, r7
 8008ac0:	0030      	movs	r0, r6
 8008ac2:	f7fa fa3b 	bl	8002f3c <__aeabi_d2iz>
 8008ac6:	9012      	str	r0, [sp, #72]	; 0x48
 8008ac8:	f7fa fa6e 	bl	8002fa8 <__aeabi_i2d>
 8008acc:	0002      	movs	r2, r0
 8008ace:	000b      	movs	r3, r1
 8008ad0:	0030      	movs	r0, r6
 8008ad2:	0039      	movs	r1, r7
 8008ad4:	f7f9 fe92 	bl	80027fc <__aeabi_dsub>
 8008ad8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ada:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008adc:	3301      	adds	r3, #1
 8008ade:	9308      	str	r3, [sp, #32]
 8008ae0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ae2:	0006      	movs	r6, r0
 8008ae4:	3330      	adds	r3, #48	; 0x30
 8008ae6:	7013      	strb	r3, [r2, #0]
 8008ae8:	0022      	movs	r2, r4
 8008aea:	002b      	movs	r3, r5
 8008aec:	000f      	movs	r7, r1
 8008aee:	f7f7 fcbf 	bl	8000470 <__aeabi_dcmplt>
 8008af2:	2800      	cmp	r0, #0
 8008af4:	d174      	bne.n	8008be0 <_dtoa_r+0x66c>
 8008af6:	0032      	movs	r2, r6
 8008af8:	003b      	movs	r3, r7
 8008afa:	2000      	movs	r0, #0
 8008afc:	4968      	ldr	r1, [pc, #416]	; (8008ca0 <_dtoa_r+0x72c>)
 8008afe:	f7f9 fe7d 	bl	80027fc <__aeabi_dsub>
 8008b02:	0022      	movs	r2, r4
 8008b04:	002b      	movs	r3, r5
 8008b06:	f7f7 fcb3 	bl	8000470 <__aeabi_dcmplt>
 8008b0a:	2800      	cmp	r0, #0
 8008b0c:	d000      	beq.n	8008b10 <_dtoa_r+0x59c>
 8008b0e:	e0d7      	b.n	8008cc0 <_dtoa_r+0x74c>
 8008b10:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008b12:	9a08      	ldr	r2, [sp, #32]
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d100      	bne.n	8008b1a <_dtoa_r+0x5a6>
 8008b18:	e771      	b.n	80089fe <_dtoa_r+0x48a>
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	0020      	movs	r0, r4
 8008b1e:	0029      	movs	r1, r5
 8008b20:	4b60      	ldr	r3, [pc, #384]	; (8008ca4 <_dtoa_r+0x730>)
 8008b22:	f7f9 fba9 	bl	8002278 <__aeabi_dmul>
 8008b26:	4b5f      	ldr	r3, [pc, #380]	; (8008ca4 <_dtoa_r+0x730>)
 8008b28:	0004      	movs	r4, r0
 8008b2a:	000d      	movs	r5, r1
 8008b2c:	0030      	movs	r0, r6
 8008b2e:	0039      	movs	r1, r7
 8008b30:	2200      	movs	r2, #0
 8008b32:	f7f9 fba1 	bl	8002278 <__aeabi_dmul>
 8008b36:	9b08      	ldr	r3, [sp, #32]
 8008b38:	0006      	movs	r6, r0
 8008b3a:	000f      	movs	r7, r1
 8008b3c:	9314      	str	r3, [sp, #80]	; 0x50
 8008b3e:	e7be      	b.n	8008abe <_dtoa_r+0x54a>
 8008b40:	0020      	movs	r0, r4
 8008b42:	0029      	movs	r1, r5
 8008b44:	f7f9 fb98 	bl	8002278 <__aeabi_dmul>
 8008b48:	9a06      	ldr	r2, [sp, #24]
 8008b4a:	9b06      	ldr	r3, [sp, #24]
 8008b4c:	4694      	mov	ip, r2
 8008b4e:	9308      	str	r3, [sp, #32]
 8008b50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b52:	9014      	str	r0, [sp, #80]	; 0x50
 8008b54:	9115      	str	r1, [sp, #84]	; 0x54
 8008b56:	4463      	add	r3, ip
 8008b58:	9319      	str	r3, [sp, #100]	; 0x64
 8008b5a:	0030      	movs	r0, r6
 8008b5c:	0039      	movs	r1, r7
 8008b5e:	f7fa f9ed 	bl	8002f3c <__aeabi_d2iz>
 8008b62:	9018      	str	r0, [sp, #96]	; 0x60
 8008b64:	f7fa fa20 	bl	8002fa8 <__aeabi_i2d>
 8008b68:	0002      	movs	r2, r0
 8008b6a:	000b      	movs	r3, r1
 8008b6c:	0030      	movs	r0, r6
 8008b6e:	0039      	movs	r1, r7
 8008b70:	f7f9 fe44 	bl	80027fc <__aeabi_dsub>
 8008b74:	9e18      	ldr	r6, [sp, #96]	; 0x60
 8008b76:	9b08      	ldr	r3, [sp, #32]
 8008b78:	3630      	adds	r6, #48	; 0x30
 8008b7a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008b7c:	701e      	strb	r6, [r3, #0]
 8008b7e:	3301      	adds	r3, #1
 8008b80:	0004      	movs	r4, r0
 8008b82:	000d      	movs	r5, r1
 8008b84:	9308      	str	r3, [sp, #32]
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d12d      	bne.n	8008be6 <_dtoa_r+0x672>
 8008b8a:	9814      	ldr	r0, [sp, #80]	; 0x50
 8008b8c:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008b8e:	9a06      	ldr	r2, [sp, #24]
 8008b90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b92:	4694      	mov	ip, r2
 8008b94:	4463      	add	r3, ip
 8008b96:	2200      	movs	r2, #0
 8008b98:	9308      	str	r3, [sp, #32]
 8008b9a:	4b47      	ldr	r3, [pc, #284]	; (8008cb8 <_dtoa_r+0x744>)
 8008b9c:	f7f8 fc12 	bl	80013c4 <__aeabi_dadd>
 8008ba0:	0002      	movs	r2, r0
 8008ba2:	000b      	movs	r3, r1
 8008ba4:	0020      	movs	r0, r4
 8008ba6:	0029      	movs	r1, r5
 8008ba8:	f7f7 fc76 	bl	8000498 <__aeabi_dcmpgt>
 8008bac:	2800      	cmp	r0, #0
 8008bae:	d000      	beq.n	8008bb2 <_dtoa_r+0x63e>
 8008bb0:	e086      	b.n	8008cc0 <_dtoa_r+0x74c>
 8008bb2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008bb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	493f      	ldr	r1, [pc, #252]	; (8008cb8 <_dtoa_r+0x744>)
 8008bba:	f7f9 fe1f 	bl	80027fc <__aeabi_dsub>
 8008bbe:	0002      	movs	r2, r0
 8008bc0:	000b      	movs	r3, r1
 8008bc2:	0020      	movs	r0, r4
 8008bc4:	0029      	movs	r1, r5
 8008bc6:	f7f7 fc53 	bl	8000470 <__aeabi_dcmplt>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	d100      	bne.n	8008bd0 <_dtoa_r+0x65c>
 8008bce:	e716      	b.n	80089fe <_dtoa_r+0x48a>
 8008bd0:	9b08      	ldr	r3, [sp, #32]
 8008bd2:	001a      	movs	r2, r3
 8008bd4:	3a01      	subs	r2, #1
 8008bd6:	9208      	str	r2, [sp, #32]
 8008bd8:	7812      	ldrb	r2, [r2, #0]
 8008bda:	2a30      	cmp	r2, #48	; 0x30
 8008bdc:	d0f8      	beq.n	8008bd0 <_dtoa_r+0x65c>
 8008bde:	9308      	str	r3, [sp, #32]
 8008be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008be2:	9303      	str	r3, [sp, #12]
 8008be4:	e046      	b.n	8008c74 <_dtoa_r+0x700>
 8008be6:	2200      	movs	r2, #0
 8008be8:	4b2e      	ldr	r3, [pc, #184]	; (8008ca4 <_dtoa_r+0x730>)
 8008bea:	f7f9 fb45 	bl	8002278 <__aeabi_dmul>
 8008bee:	0006      	movs	r6, r0
 8008bf0:	000f      	movs	r7, r1
 8008bf2:	e7b2      	b.n	8008b5a <_dtoa_r+0x5e6>
 8008bf4:	9b06      	ldr	r3, [sp, #24]
 8008bf6:	9a06      	ldr	r2, [sp, #24]
 8008bf8:	930a      	str	r3, [sp, #40]	; 0x28
 8008bfa:	9b07      	ldr	r3, [sp, #28]
 8008bfc:	9c08      	ldr	r4, [sp, #32]
 8008bfe:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008c00:	3b01      	subs	r3, #1
 8008c02:	189b      	adds	r3, r3, r2
 8008c04:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c06:	0032      	movs	r2, r6
 8008c08:	003b      	movs	r3, r7
 8008c0a:	0020      	movs	r0, r4
 8008c0c:	0029      	movs	r1, r5
 8008c0e:	f7f8 ff39 	bl	8001a84 <__aeabi_ddiv>
 8008c12:	f7fa f993 	bl	8002f3c <__aeabi_d2iz>
 8008c16:	9007      	str	r0, [sp, #28]
 8008c18:	f7fa f9c6 	bl	8002fa8 <__aeabi_i2d>
 8008c1c:	0032      	movs	r2, r6
 8008c1e:	003b      	movs	r3, r7
 8008c20:	f7f9 fb2a 	bl	8002278 <__aeabi_dmul>
 8008c24:	0002      	movs	r2, r0
 8008c26:	000b      	movs	r3, r1
 8008c28:	0020      	movs	r0, r4
 8008c2a:	0029      	movs	r1, r5
 8008c2c:	f7f9 fde6 	bl	80027fc <__aeabi_dsub>
 8008c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c32:	001a      	movs	r2, r3
 8008c34:	3201      	adds	r2, #1
 8008c36:	920a      	str	r2, [sp, #40]	; 0x28
 8008c38:	9208      	str	r2, [sp, #32]
 8008c3a:	9a07      	ldr	r2, [sp, #28]
 8008c3c:	3230      	adds	r2, #48	; 0x30
 8008c3e:	701a      	strb	r2, [r3, #0]
 8008c40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008c42:	429a      	cmp	r2, r3
 8008c44:	d14f      	bne.n	8008ce6 <_dtoa_r+0x772>
 8008c46:	0002      	movs	r2, r0
 8008c48:	000b      	movs	r3, r1
 8008c4a:	f7f8 fbbb 	bl	80013c4 <__aeabi_dadd>
 8008c4e:	0032      	movs	r2, r6
 8008c50:	003b      	movs	r3, r7
 8008c52:	0004      	movs	r4, r0
 8008c54:	000d      	movs	r5, r1
 8008c56:	f7f7 fc1f 	bl	8000498 <__aeabi_dcmpgt>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	d12e      	bne.n	8008cbc <_dtoa_r+0x748>
 8008c5e:	0032      	movs	r2, r6
 8008c60:	003b      	movs	r3, r7
 8008c62:	0020      	movs	r0, r4
 8008c64:	0029      	movs	r1, r5
 8008c66:	f7f7 fbfd 	bl	8000464 <__aeabi_dcmpeq>
 8008c6a:	2800      	cmp	r0, #0
 8008c6c:	d002      	beq.n	8008c74 <_dtoa_r+0x700>
 8008c6e:	9b07      	ldr	r3, [sp, #28]
 8008c70:	07de      	lsls	r6, r3, #31
 8008c72:	d423      	bmi.n	8008cbc <_dtoa_r+0x748>
 8008c74:	9905      	ldr	r1, [sp, #20]
 8008c76:	9804      	ldr	r0, [sp, #16]
 8008c78:	f000 fbd6 	bl	8009428 <_Bfree>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9a08      	ldr	r2, [sp, #32]
 8008c80:	7013      	strb	r3, [r2, #0]
 8008c82:	9b03      	ldr	r3, [sp, #12]
 8008c84:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008c86:	3301      	adds	r3, #1
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d100      	bne.n	8008c92 <_dtoa_r+0x71e>
 8008c90:	e4ba      	b.n	8008608 <_dtoa_r+0x94>
 8008c92:	9a08      	ldr	r2, [sp, #32]
 8008c94:	601a      	str	r2, [r3, #0]
 8008c96:	e4b7      	b.n	8008608 <_dtoa_r+0x94>
 8008c98:	0800cd70 	.word	0x0800cd70
 8008c9c:	0800cd48 	.word	0x0800cd48
 8008ca0:	3ff00000 	.word	0x3ff00000
 8008ca4:	40240000 	.word	0x40240000
 8008ca8:	401c0000 	.word	0x401c0000
 8008cac:	fcc00000 	.word	0xfcc00000
 8008cb0:	40140000 	.word	0x40140000
 8008cb4:	7cc00000 	.word	0x7cc00000
 8008cb8:	3fe00000 	.word	0x3fe00000
 8008cbc:	9b03      	ldr	r3, [sp, #12]
 8008cbe:	930e      	str	r3, [sp, #56]	; 0x38
 8008cc0:	9b08      	ldr	r3, [sp, #32]
 8008cc2:	9308      	str	r3, [sp, #32]
 8008cc4:	3b01      	subs	r3, #1
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	2a39      	cmp	r2, #57	; 0x39
 8008cca:	d108      	bne.n	8008cde <_dtoa_r+0x76a>
 8008ccc:	9a06      	ldr	r2, [sp, #24]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d1f7      	bne.n	8008cc2 <_dtoa_r+0x74e>
 8008cd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cd4:	9906      	ldr	r1, [sp, #24]
 8008cd6:	3201      	adds	r2, #1
 8008cd8:	920e      	str	r2, [sp, #56]	; 0x38
 8008cda:	2230      	movs	r2, #48	; 0x30
 8008cdc:	700a      	strb	r2, [r1, #0]
 8008cde:	781a      	ldrb	r2, [r3, #0]
 8008ce0:	3201      	adds	r2, #1
 8008ce2:	701a      	strb	r2, [r3, #0]
 8008ce4:	e77c      	b.n	8008be0 <_dtoa_r+0x66c>
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	4ba9      	ldr	r3, [pc, #676]	; (8008f90 <_dtoa_r+0xa1c>)
 8008cea:	f7f9 fac5 	bl	8002278 <__aeabi_dmul>
 8008cee:	2200      	movs	r2, #0
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	0004      	movs	r4, r0
 8008cf4:	000d      	movs	r5, r1
 8008cf6:	f7f7 fbb5 	bl	8000464 <__aeabi_dcmpeq>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d100      	bne.n	8008d00 <_dtoa_r+0x78c>
 8008cfe:	e782      	b.n	8008c06 <_dtoa_r+0x692>
 8008d00:	e7b8      	b.n	8008c74 <_dtoa_r+0x700>
 8008d02:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 8008d04:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008d06:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d08:	2f00      	cmp	r7, #0
 8008d0a:	d012      	beq.n	8008d32 <_dtoa_r+0x7be>
 8008d0c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008d0e:	2a01      	cmp	r2, #1
 8008d10:	dc6e      	bgt.n	8008df0 <_dtoa_r+0x87c>
 8008d12:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008d14:	2a00      	cmp	r2, #0
 8008d16:	d065      	beq.n	8008de4 <_dtoa_r+0x870>
 8008d18:	4a9e      	ldr	r2, [pc, #632]	; (8008f94 <_dtoa_r+0xa20>)
 8008d1a:	189b      	adds	r3, r3, r2
 8008d1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d1e:	2101      	movs	r1, #1
 8008d20:	18d2      	adds	r2, r2, r3
 8008d22:	920a      	str	r2, [sp, #40]	; 0x28
 8008d24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d26:	9804      	ldr	r0, [sp, #16]
 8008d28:	18d3      	adds	r3, r2, r3
 8008d2a:	930c      	str	r3, [sp, #48]	; 0x30
 8008d2c:	f000 fc2c 	bl	8009588 <__i2b>
 8008d30:	0007      	movs	r7, r0
 8008d32:	2c00      	cmp	r4, #0
 8008d34:	d00e      	beq.n	8008d54 <_dtoa_r+0x7e0>
 8008d36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	dd0b      	ble.n	8008d54 <_dtoa_r+0x7e0>
 8008d3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d3e:	0023      	movs	r3, r4
 8008d40:	4294      	cmp	r4, r2
 8008d42:	dd00      	ble.n	8008d46 <_dtoa_r+0x7d2>
 8008d44:	0013      	movs	r3, r2
 8008d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d48:	1ae4      	subs	r4, r4, r3
 8008d4a:	1ad2      	subs	r2, r2, r3
 8008d4c:	920a      	str	r2, [sp, #40]	; 0x28
 8008d4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008d50:	1ad3      	subs	r3, r2, r3
 8008d52:	930c      	str	r3, [sp, #48]	; 0x30
 8008d54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d01e      	beq.n	8008d98 <_dtoa_r+0x824>
 8008d5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d05c      	beq.n	8008e1a <_dtoa_r+0x8a6>
 8008d60:	2d00      	cmp	r5, #0
 8008d62:	dd10      	ble.n	8008d86 <_dtoa_r+0x812>
 8008d64:	0039      	movs	r1, r7
 8008d66:	002a      	movs	r2, r5
 8008d68:	9804      	ldr	r0, [sp, #16]
 8008d6a:	f000 fcd5 	bl	8009718 <__pow5mult>
 8008d6e:	9a05      	ldr	r2, [sp, #20]
 8008d70:	0001      	movs	r1, r0
 8008d72:	0007      	movs	r7, r0
 8008d74:	9804      	ldr	r0, [sp, #16]
 8008d76:	f000 fc1f 	bl	80095b8 <__multiply>
 8008d7a:	0006      	movs	r6, r0
 8008d7c:	9905      	ldr	r1, [sp, #20]
 8008d7e:	9804      	ldr	r0, [sp, #16]
 8008d80:	f000 fb52 	bl	8009428 <_Bfree>
 8008d84:	9605      	str	r6, [sp, #20]
 8008d86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d88:	1b5a      	subs	r2, r3, r5
 8008d8a:	42ab      	cmp	r3, r5
 8008d8c:	d004      	beq.n	8008d98 <_dtoa_r+0x824>
 8008d8e:	9905      	ldr	r1, [sp, #20]
 8008d90:	9804      	ldr	r0, [sp, #16]
 8008d92:	f000 fcc1 	bl	8009718 <__pow5mult>
 8008d96:	9005      	str	r0, [sp, #20]
 8008d98:	2101      	movs	r1, #1
 8008d9a:	9804      	ldr	r0, [sp, #16]
 8008d9c:	f000 fbf4 	bl	8009588 <__i2b>
 8008da0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008da2:	0006      	movs	r6, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	dd3a      	ble.n	8008e1e <_dtoa_r+0x8aa>
 8008da8:	001a      	movs	r2, r3
 8008daa:	0001      	movs	r1, r0
 8008dac:	9804      	ldr	r0, [sp, #16]
 8008dae:	f000 fcb3 	bl	8009718 <__pow5mult>
 8008db2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008db4:	0006      	movs	r6, r0
 8008db6:	2500      	movs	r5, #0
 8008db8:	2b01      	cmp	r3, #1
 8008dba:	dc38      	bgt.n	8008e2e <_dtoa_r+0x8ba>
 8008dbc:	2500      	movs	r5, #0
 8008dbe:	9b08      	ldr	r3, [sp, #32]
 8008dc0:	42ab      	cmp	r3, r5
 8008dc2:	d130      	bne.n	8008e26 <_dtoa_r+0x8b2>
 8008dc4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc6:	031b      	lsls	r3, r3, #12
 8008dc8:	42ab      	cmp	r3, r5
 8008dca:	d12c      	bne.n	8008e26 <_dtoa_r+0x8b2>
 8008dcc:	4b72      	ldr	r3, [pc, #456]	; (8008f98 <_dtoa_r+0xa24>)
 8008dce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008dd0:	4213      	tst	r3, r2
 8008dd2:	d028      	beq.n	8008e26 <_dtoa_r+0x8b2>
 8008dd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dd6:	3501      	adds	r5, #1
 8008dd8:	3301      	adds	r3, #1
 8008dda:	930a      	str	r3, [sp, #40]	; 0x28
 8008ddc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008dde:	3301      	adds	r3, #1
 8008de0:	930c      	str	r3, [sp, #48]	; 0x30
 8008de2:	e020      	b.n	8008e26 <_dtoa_r+0x8b2>
 8008de4:	2336      	movs	r3, #54	; 0x36
 8008de6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008de8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8008dea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008dec:	1a9b      	subs	r3, r3, r2
 8008dee:	e795      	b.n	8008d1c <_dtoa_r+0x7a8>
 8008df0:	9b07      	ldr	r3, [sp, #28]
 8008df2:	1e5d      	subs	r5, r3, #1
 8008df4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008df6:	42ab      	cmp	r3, r5
 8008df8:	db07      	blt.n	8008e0a <_dtoa_r+0x896>
 8008dfa:	1b5d      	subs	r5, r3, r5
 8008dfc:	9b07      	ldr	r3, [sp, #28]
 8008dfe:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	da8b      	bge.n	8008d1c <_dtoa_r+0x7a8>
 8008e04:	1ae4      	subs	r4, r4, r3
 8008e06:	2300      	movs	r3, #0
 8008e08:	e788      	b.n	8008d1c <_dtoa_r+0x7a8>
 8008e0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008e0e:	1aeb      	subs	r3, r5, r3
 8008e10:	18d3      	adds	r3, r2, r3
 8008e12:	950d      	str	r5, [sp, #52]	; 0x34
 8008e14:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e16:	2500      	movs	r5, #0
 8008e18:	e7f0      	b.n	8008dfc <_dtoa_r+0x888>
 8008e1a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e1c:	e7b7      	b.n	8008d8e <_dtoa_r+0x81a>
 8008e1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008e20:	2500      	movs	r5, #0
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	ddca      	ble.n	8008dbc <_dtoa_r+0x848>
 8008e26:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008e28:	2001      	movs	r0, #1
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d008      	beq.n	8008e40 <_dtoa_r+0x8cc>
 8008e2e:	6933      	ldr	r3, [r6, #16]
 8008e30:	3303      	adds	r3, #3
 8008e32:	009b      	lsls	r3, r3, #2
 8008e34:	18f3      	adds	r3, r6, r3
 8008e36:	6858      	ldr	r0, [r3, #4]
 8008e38:	f000 fb5e 	bl	80094f8 <__hi0bits>
 8008e3c:	2320      	movs	r3, #32
 8008e3e:	1a18      	subs	r0, r3, r0
 8008e40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e42:	1818      	adds	r0, r3, r0
 8008e44:	0002      	movs	r2, r0
 8008e46:	231f      	movs	r3, #31
 8008e48:	401a      	ands	r2, r3
 8008e4a:	4218      	tst	r0, r3
 8008e4c:	d047      	beq.n	8008ede <_dtoa_r+0x96a>
 8008e4e:	3301      	adds	r3, #1
 8008e50:	1a9b      	subs	r3, r3, r2
 8008e52:	2b04      	cmp	r3, #4
 8008e54:	dd3f      	ble.n	8008ed6 <_dtoa_r+0x962>
 8008e56:	231c      	movs	r3, #28
 8008e58:	1a9b      	subs	r3, r3, r2
 8008e5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e5c:	18e4      	adds	r4, r4, r3
 8008e5e:	18d2      	adds	r2, r2, r3
 8008e60:	920a      	str	r2, [sp, #40]	; 0x28
 8008e62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008e64:	18d3      	adds	r3, r2, r3
 8008e66:	930c      	str	r3, [sp, #48]	; 0x30
 8008e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	dd05      	ble.n	8008e7a <_dtoa_r+0x906>
 8008e6e:	001a      	movs	r2, r3
 8008e70:	9905      	ldr	r1, [sp, #20]
 8008e72:	9804      	ldr	r0, [sp, #16]
 8008e74:	f000 fcac 	bl	80097d0 <__lshift>
 8008e78:	9005      	str	r0, [sp, #20]
 8008e7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	dd05      	ble.n	8008e8c <_dtoa_r+0x918>
 8008e80:	0031      	movs	r1, r6
 8008e82:	001a      	movs	r2, r3
 8008e84:	9804      	ldr	r0, [sp, #16]
 8008e86:	f000 fca3 	bl	80097d0 <__lshift>
 8008e8a:	0006      	movs	r6, r0
 8008e8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d027      	beq.n	8008ee2 <_dtoa_r+0x96e>
 8008e92:	0031      	movs	r1, r6
 8008e94:	9805      	ldr	r0, [sp, #20]
 8008e96:	f000 fd09 	bl	80098ac <__mcmp>
 8008e9a:	2800      	cmp	r0, #0
 8008e9c:	da21      	bge.n	8008ee2 <_dtoa_r+0x96e>
 8008e9e:	9b03      	ldr	r3, [sp, #12]
 8008ea0:	220a      	movs	r2, #10
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	9303      	str	r3, [sp, #12]
 8008ea6:	9905      	ldr	r1, [sp, #20]
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	9804      	ldr	r0, [sp, #16]
 8008eac:	f000 fae0 	bl	8009470 <__multadd>
 8008eb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008eb2:	9005      	str	r0, [sp, #20]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d100      	bne.n	8008eba <_dtoa_r+0x946>
 8008eb8:	e15d      	b.n	8009176 <_dtoa_r+0xc02>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	0039      	movs	r1, r7
 8008ebe:	220a      	movs	r2, #10
 8008ec0:	9804      	ldr	r0, [sp, #16]
 8008ec2:	f000 fad5 	bl	8009470 <__multadd>
 8008ec6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ec8:	0007      	movs	r7, r0
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	dc49      	bgt.n	8008f62 <_dtoa_r+0x9ee>
 8008ece:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008ed0:	2b02      	cmp	r3, #2
 8008ed2:	dc0e      	bgt.n	8008ef2 <_dtoa_r+0x97e>
 8008ed4:	e045      	b.n	8008f62 <_dtoa_r+0x9ee>
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	d0c6      	beq.n	8008e68 <_dtoa_r+0x8f4>
 8008eda:	331c      	adds	r3, #28
 8008edc:	e7bd      	b.n	8008e5a <_dtoa_r+0x8e6>
 8008ede:	0013      	movs	r3, r2
 8008ee0:	e7fb      	b.n	8008eda <_dtoa_r+0x966>
 8008ee2:	9b07      	ldr	r3, [sp, #28]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	dc36      	bgt.n	8008f56 <_dtoa_r+0x9e2>
 8008ee8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	dd33      	ble.n	8008f56 <_dtoa_r+0x9e2>
 8008eee:	9b07      	ldr	r3, [sp, #28]
 8008ef0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ef2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d10c      	bne.n	8008f12 <_dtoa_r+0x99e>
 8008ef8:	0031      	movs	r1, r6
 8008efa:	2205      	movs	r2, #5
 8008efc:	9804      	ldr	r0, [sp, #16]
 8008efe:	f000 fab7 	bl	8009470 <__multadd>
 8008f02:	0006      	movs	r6, r0
 8008f04:	0001      	movs	r1, r0
 8008f06:	9805      	ldr	r0, [sp, #20]
 8008f08:	f000 fcd0 	bl	80098ac <__mcmp>
 8008f0c:	2800      	cmp	r0, #0
 8008f0e:	dd00      	ble.n	8008f12 <_dtoa_r+0x99e>
 8008f10:	e59f      	b.n	8008a52 <_dtoa_r+0x4de>
 8008f12:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008f14:	43db      	mvns	r3, r3
 8008f16:	9303      	str	r3, [sp, #12]
 8008f18:	9b06      	ldr	r3, [sp, #24]
 8008f1a:	9308      	str	r3, [sp, #32]
 8008f1c:	2500      	movs	r5, #0
 8008f1e:	0031      	movs	r1, r6
 8008f20:	9804      	ldr	r0, [sp, #16]
 8008f22:	f000 fa81 	bl	8009428 <_Bfree>
 8008f26:	2f00      	cmp	r7, #0
 8008f28:	d100      	bne.n	8008f2c <_dtoa_r+0x9b8>
 8008f2a:	e6a3      	b.n	8008c74 <_dtoa_r+0x700>
 8008f2c:	2d00      	cmp	r5, #0
 8008f2e:	d005      	beq.n	8008f3c <_dtoa_r+0x9c8>
 8008f30:	42bd      	cmp	r5, r7
 8008f32:	d003      	beq.n	8008f3c <_dtoa_r+0x9c8>
 8008f34:	0029      	movs	r1, r5
 8008f36:	9804      	ldr	r0, [sp, #16]
 8008f38:	f000 fa76 	bl	8009428 <_Bfree>
 8008f3c:	0039      	movs	r1, r7
 8008f3e:	9804      	ldr	r0, [sp, #16]
 8008f40:	f000 fa72 	bl	8009428 <_Bfree>
 8008f44:	e696      	b.n	8008c74 <_dtoa_r+0x700>
 8008f46:	2600      	movs	r6, #0
 8008f48:	0037      	movs	r7, r6
 8008f4a:	e7e2      	b.n	8008f12 <_dtoa_r+0x99e>
 8008f4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f4e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8008f50:	9303      	str	r3, [sp, #12]
 8008f52:	0037      	movs	r7, r6
 8008f54:	e57d      	b.n	8008a52 <_dtoa_r+0x4de>
 8008f56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d100      	bne.n	8008f5e <_dtoa_r+0x9ea>
 8008f5c:	e0c3      	b.n	80090e6 <_dtoa_r+0xb72>
 8008f5e:	9b07      	ldr	r3, [sp, #28]
 8008f60:	930b      	str	r3, [sp, #44]	; 0x2c
 8008f62:	2c00      	cmp	r4, #0
 8008f64:	dd05      	ble.n	8008f72 <_dtoa_r+0x9fe>
 8008f66:	0039      	movs	r1, r7
 8008f68:	0022      	movs	r2, r4
 8008f6a:	9804      	ldr	r0, [sp, #16]
 8008f6c:	f000 fc30 	bl	80097d0 <__lshift>
 8008f70:	0007      	movs	r7, r0
 8008f72:	0038      	movs	r0, r7
 8008f74:	2d00      	cmp	r5, #0
 8008f76:	d024      	beq.n	8008fc2 <_dtoa_r+0xa4e>
 8008f78:	6879      	ldr	r1, [r7, #4]
 8008f7a:	9804      	ldr	r0, [sp, #16]
 8008f7c:	f000 fa10 	bl	80093a0 <_Balloc>
 8008f80:	1e04      	subs	r4, r0, #0
 8008f82:	d111      	bne.n	8008fa8 <_dtoa_r+0xa34>
 8008f84:	0022      	movs	r2, r4
 8008f86:	4b05      	ldr	r3, [pc, #20]	; (8008f9c <_dtoa_r+0xa28>)
 8008f88:	4805      	ldr	r0, [pc, #20]	; (8008fa0 <_dtoa_r+0xa2c>)
 8008f8a:	4906      	ldr	r1, [pc, #24]	; (8008fa4 <_dtoa_r+0xa30>)
 8008f8c:	f7ff fb07 	bl	800859e <_dtoa_r+0x2a>
 8008f90:	40240000 	.word	0x40240000
 8008f94:	00000433 	.word	0x00000433
 8008f98:	7ff00000 	.word	0x7ff00000
 8008f9c:	0800ccda 	.word	0x0800ccda
 8008fa0:	0800cc82 	.word	0x0800cc82
 8008fa4:	000002ef 	.word	0x000002ef
 8008fa8:	0039      	movs	r1, r7
 8008faa:	693a      	ldr	r2, [r7, #16]
 8008fac:	310c      	adds	r1, #12
 8008fae:	3202      	adds	r2, #2
 8008fb0:	0092      	lsls	r2, r2, #2
 8008fb2:	300c      	adds	r0, #12
 8008fb4:	f7ff fa46 	bl	8008444 <memcpy>
 8008fb8:	2201      	movs	r2, #1
 8008fba:	0021      	movs	r1, r4
 8008fbc:	9804      	ldr	r0, [sp, #16]
 8008fbe:	f000 fc07 	bl	80097d0 <__lshift>
 8008fc2:	9b06      	ldr	r3, [sp, #24]
 8008fc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008fc6:	9307      	str	r3, [sp, #28]
 8008fc8:	3b01      	subs	r3, #1
 8008fca:	189b      	adds	r3, r3, r2
 8008fcc:	2201      	movs	r2, #1
 8008fce:	003d      	movs	r5, r7
 8008fd0:	0007      	movs	r7, r0
 8008fd2:	930e      	str	r3, [sp, #56]	; 0x38
 8008fd4:	9b08      	ldr	r3, [sp, #32]
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	930d      	str	r3, [sp, #52]	; 0x34
 8008fda:	0031      	movs	r1, r6
 8008fdc:	9805      	ldr	r0, [sp, #20]
 8008fde:	f7ff fa3a 	bl	8008456 <quorem>
 8008fe2:	0029      	movs	r1, r5
 8008fe4:	0004      	movs	r4, r0
 8008fe6:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fe8:	9805      	ldr	r0, [sp, #20]
 8008fea:	f000 fc5f 	bl	80098ac <__mcmp>
 8008fee:	003a      	movs	r2, r7
 8008ff0:	900c      	str	r0, [sp, #48]	; 0x30
 8008ff2:	0031      	movs	r1, r6
 8008ff4:	9804      	ldr	r0, [sp, #16]
 8008ff6:	f000 fc75 	bl	80098e4 <__mdiff>
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	68c3      	ldr	r3, [r0, #12]
 8008ffe:	3430      	adds	r4, #48	; 0x30
 8009000:	9008      	str	r0, [sp, #32]
 8009002:	920a      	str	r2, [sp, #40]	; 0x28
 8009004:	2b00      	cmp	r3, #0
 8009006:	d104      	bne.n	8009012 <_dtoa_r+0xa9e>
 8009008:	0001      	movs	r1, r0
 800900a:	9805      	ldr	r0, [sp, #20]
 800900c:	f000 fc4e 	bl	80098ac <__mcmp>
 8009010:	900a      	str	r0, [sp, #40]	; 0x28
 8009012:	9908      	ldr	r1, [sp, #32]
 8009014:	9804      	ldr	r0, [sp, #16]
 8009016:	f000 fa07 	bl	8009428 <_Bfree>
 800901a:	9b07      	ldr	r3, [sp, #28]
 800901c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800901e:	3301      	adds	r3, #1
 8009020:	9308      	str	r3, [sp, #32]
 8009022:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009024:	4313      	orrs	r3, r2
 8009026:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009028:	4313      	orrs	r3, r2
 800902a:	d109      	bne.n	8009040 <_dtoa_r+0xacc>
 800902c:	2c39      	cmp	r4, #57	; 0x39
 800902e:	d022      	beq.n	8009076 <_dtoa_r+0xb02>
 8009030:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009032:	2b00      	cmp	r3, #0
 8009034:	dd01      	ble.n	800903a <_dtoa_r+0xac6>
 8009036:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8009038:	3431      	adds	r4, #49	; 0x31
 800903a:	9b07      	ldr	r3, [sp, #28]
 800903c:	701c      	strb	r4, [r3, #0]
 800903e:	e76e      	b.n	8008f1e <_dtoa_r+0x9aa>
 8009040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009042:	2b00      	cmp	r3, #0
 8009044:	db04      	blt.n	8009050 <_dtoa_r+0xadc>
 8009046:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009048:	4313      	orrs	r3, r2
 800904a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800904c:	4313      	orrs	r3, r2
 800904e:	d11e      	bne.n	800908e <_dtoa_r+0xb1a>
 8009050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009052:	2b00      	cmp	r3, #0
 8009054:	ddf1      	ble.n	800903a <_dtoa_r+0xac6>
 8009056:	9905      	ldr	r1, [sp, #20]
 8009058:	2201      	movs	r2, #1
 800905a:	9804      	ldr	r0, [sp, #16]
 800905c:	f000 fbb8 	bl	80097d0 <__lshift>
 8009060:	0031      	movs	r1, r6
 8009062:	9005      	str	r0, [sp, #20]
 8009064:	f000 fc22 	bl	80098ac <__mcmp>
 8009068:	2800      	cmp	r0, #0
 800906a:	dc02      	bgt.n	8009072 <_dtoa_r+0xafe>
 800906c:	d1e5      	bne.n	800903a <_dtoa_r+0xac6>
 800906e:	07e3      	lsls	r3, r4, #31
 8009070:	d5e3      	bpl.n	800903a <_dtoa_r+0xac6>
 8009072:	2c39      	cmp	r4, #57	; 0x39
 8009074:	d1df      	bne.n	8009036 <_dtoa_r+0xac2>
 8009076:	2339      	movs	r3, #57	; 0x39
 8009078:	9a07      	ldr	r2, [sp, #28]
 800907a:	7013      	strb	r3, [r2, #0]
 800907c:	9b08      	ldr	r3, [sp, #32]
 800907e:	9308      	str	r3, [sp, #32]
 8009080:	3b01      	subs	r3, #1
 8009082:	781a      	ldrb	r2, [r3, #0]
 8009084:	2a39      	cmp	r2, #57	; 0x39
 8009086:	d063      	beq.n	8009150 <_dtoa_r+0xbdc>
 8009088:	3201      	adds	r2, #1
 800908a:	701a      	strb	r2, [r3, #0]
 800908c:	e747      	b.n	8008f1e <_dtoa_r+0x9aa>
 800908e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009090:	2b00      	cmp	r3, #0
 8009092:	dd03      	ble.n	800909c <_dtoa_r+0xb28>
 8009094:	2c39      	cmp	r4, #57	; 0x39
 8009096:	d0ee      	beq.n	8009076 <_dtoa_r+0xb02>
 8009098:	3401      	adds	r4, #1
 800909a:	e7ce      	b.n	800903a <_dtoa_r+0xac6>
 800909c:	9b07      	ldr	r3, [sp, #28]
 800909e:	9a07      	ldr	r2, [sp, #28]
 80090a0:	701c      	strb	r4, [r3, #0]
 80090a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d03e      	beq.n	8009126 <_dtoa_r+0xbb2>
 80090a8:	2300      	movs	r3, #0
 80090aa:	220a      	movs	r2, #10
 80090ac:	9905      	ldr	r1, [sp, #20]
 80090ae:	9804      	ldr	r0, [sp, #16]
 80090b0:	f000 f9de 	bl	8009470 <__multadd>
 80090b4:	2300      	movs	r3, #0
 80090b6:	9005      	str	r0, [sp, #20]
 80090b8:	220a      	movs	r2, #10
 80090ba:	0029      	movs	r1, r5
 80090bc:	9804      	ldr	r0, [sp, #16]
 80090be:	42bd      	cmp	r5, r7
 80090c0:	d106      	bne.n	80090d0 <_dtoa_r+0xb5c>
 80090c2:	f000 f9d5 	bl	8009470 <__multadd>
 80090c6:	0005      	movs	r5, r0
 80090c8:	0007      	movs	r7, r0
 80090ca:	9b08      	ldr	r3, [sp, #32]
 80090cc:	9307      	str	r3, [sp, #28]
 80090ce:	e784      	b.n	8008fda <_dtoa_r+0xa66>
 80090d0:	f000 f9ce 	bl	8009470 <__multadd>
 80090d4:	0039      	movs	r1, r7
 80090d6:	0005      	movs	r5, r0
 80090d8:	2300      	movs	r3, #0
 80090da:	220a      	movs	r2, #10
 80090dc:	9804      	ldr	r0, [sp, #16]
 80090de:	f000 f9c7 	bl	8009470 <__multadd>
 80090e2:	0007      	movs	r7, r0
 80090e4:	e7f1      	b.n	80090ca <_dtoa_r+0xb56>
 80090e6:	9b07      	ldr	r3, [sp, #28]
 80090e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80090ea:	2500      	movs	r5, #0
 80090ec:	0031      	movs	r1, r6
 80090ee:	9805      	ldr	r0, [sp, #20]
 80090f0:	f7ff f9b1 	bl	8008456 <quorem>
 80090f4:	9b06      	ldr	r3, [sp, #24]
 80090f6:	3030      	adds	r0, #48	; 0x30
 80090f8:	5558      	strb	r0, [r3, r5]
 80090fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80090fc:	3501      	adds	r5, #1
 80090fe:	0004      	movs	r4, r0
 8009100:	42ab      	cmp	r3, r5
 8009102:	dd07      	ble.n	8009114 <_dtoa_r+0xba0>
 8009104:	2300      	movs	r3, #0
 8009106:	220a      	movs	r2, #10
 8009108:	9905      	ldr	r1, [sp, #20]
 800910a:	9804      	ldr	r0, [sp, #16]
 800910c:	f000 f9b0 	bl	8009470 <__multadd>
 8009110:	9005      	str	r0, [sp, #20]
 8009112:	e7eb      	b.n	80090ec <_dtoa_r+0xb78>
 8009114:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009116:	2301      	movs	r3, #1
 8009118:	2a00      	cmp	r2, #0
 800911a:	dd00      	ble.n	800911e <_dtoa_r+0xbaa>
 800911c:	0013      	movs	r3, r2
 800911e:	2500      	movs	r5, #0
 8009120:	9a06      	ldr	r2, [sp, #24]
 8009122:	18d3      	adds	r3, r2, r3
 8009124:	9308      	str	r3, [sp, #32]
 8009126:	9905      	ldr	r1, [sp, #20]
 8009128:	2201      	movs	r2, #1
 800912a:	9804      	ldr	r0, [sp, #16]
 800912c:	f000 fb50 	bl	80097d0 <__lshift>
 8009130:	0031      	movs	r1, r6
 8009132:	9005      	str	r0, [sp, #20]
 8009134:	f000 fbba 	bl	80098ac <__mcmp>
 8009138:	2800      	cmp	r0, #0
 800913a:	dc9f      	bgt.n	800907c <_dtoa_r+0xb08>
 800913c:	d101      	bne.n	8009142 <_dtoa_r+0xbce>
 800913e:	07e4      	lsls	r4, r4, #31
 8009140:	d49c      	bmi.n	800907c <_dtoa_r+0xb08>
 8009142:	9b08      	ldr	r3, [sp, #32]
 8009144:	9308      	str	r3, [sp, #32]
 8009146:	3b01      	subs	r3, #1
 8009148:	781a      	ldrb	r2, [r3, #0]
 800914a:	2a30      	cmp	r2, #48	; 0x30
 800914c:	d0fa      	beq.n	8009144 <_dtoa_r+0xbd0>
 800914e:	e6e6      	b.n	8008f1e <_dtoa_r+0x9aa>
 8009150:	9a06      	ldr	r2, [sp, #24]
 8009152:	429a      	cmp	r2, r3
 8009154:	d193      	bne.n	800907e <_dtoa_r+0xb0a>
 8009156:	9b03      	ldr	r3, [sp, #12]
 8009158:	3301      	adds	r3, #1
 800915a:	9303      	str	r3, [sp, #12]
 800915c:	2331      	movs	r3, #49	; 0x31
 800915e:	7013      	strb	r3, [r2, #0]
 8009160:	e6dd      	b.n	8008f1e <_dtoa_r+0x9aa>
 8009162:	4b09      	ldr	r3, [pc, #36]	; (8009188 <_dtoa_r+0xc14>)
 8009164:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009166:	9306      	str	r3, [sp, #24]
 8009168:	4b08      	ldr	r3, [pc, #32]	; (800918c <_dtoa_r+0xc18>)
 800916a:	2a00      	cmp	r2, #0
 800916c:	d001      	beq.n	8009172 <_dtoa_r+0xbfe>
 800916e:	f7ff fa49 	bl	8008604 <_dtoa_r+0x90>
 8009172:	f7ff fa49 	bl	8008608 <_dtoa_r+0x94>
 8009176:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009178:	2b00      	cmp	r3, #0
 800917a:	dcb6      	bgt.n	80090ea <_dtoa_r+0xb76>
 800917c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800917e:	2b02      	cmp	r3, #2
 8009180:	dd00      	ble.n	8009184 <_dtoa_r+0xc10>
 8009182:	e6b6      	b.n	8008ef2 <_dtoa_r+0x97e>
 8009184:	e7b1      	b.n	80090ea <_dtoa_r+0xb76>
 8009186:	46c0      	nop			; (mov r8, r8)
 8009188:	0800cc5e 	.word	0x0800cc5e
 800918c:	0800cc66 	.word	0x0800cc66

08009190 <_free_r>:
 8009190:	b570      	push	{r4, r5, r6, lr}
 8009192:	0005      	movs	r5, r0
 8009194:	2900      	cmp	r1, #0
 8009196:	d010      	beq.n	80091ba <_free_r+0x2a>
 8009198:	1f0c      	subs	r4, r1, #4
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	2b00      	cmp	r3, #0
 800919e:	da00      	bge.n	80091a2 <_free_r+0x12>
 80091a0:	18e4      	adds	r4, r4, r3
 80091a2:	0028      	movs	r0, r5
 80091a4:	f000 f8ec 	bl	8009380 <__malloc_lock>
 80091a8:	4a1d      	ldr	r2, [pc, #116]	; (8009220 <_free_r+0x90>)
 80091aa:	6813      	ldr	r3, [r2, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d105      	bne.n	80091bc <_free_r+0x2c>
 80091b0:	6063      	str	r3, [r4, #4]
 80091b2:	6014      	str	r4, [r2, #0]
 80091b4:	0028      	movs	r0, r5
 80091b6:	f000 f8eb 	bl	8009390 <__malloc_unlock>
 80091ba:	bd70      	pop	{r4, r5, r6, pc}
 80091bc:	42a3      	cmp	r3, r4
 80091be:	d908      	bls.n	80091d2 <_free_r+0x42>
 80091c0:	6820      	ldr	r0, [r4, #0]
 80091c2:	1821      	adds	r1, r4, r0
 80091c4:	428b      	cmp	r3, r1
 80091c6:	d1f3      	bne.n	80091b0 <_free_r+0x20>
 80091c8:	6819      	ldr	r1, [r3, #0]
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	1809      	adds	r1, r1, r0
 80091ce:	6021      	str	r1, [r4, #0]
 80091d0:	e7ee      	b.n	80091b0 <_free_r+0x20>
 80091d2:	001a      	movs	r2, r3
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d001      	beq.n	80091de <_free_r+0x4e>
 80091da:	42a3      	cmp	r3, r4
 80091dc:	d9f9      	bls.n	80091d2 <_free_r+0x42>
 80091de:	6811      	ldr	r1, [r2, #0]
 80091e0:	1850      	adds	r0, r2, r1
 80091e2:	42a0      	cmp	r0, r4
 80091e4:	d10b      	bne.n	80091fe <_free_r+0x6e>
 80091e6:	6820      	ldr	r0, [r4, #0]
 80091e8:	1809      	adds	r1, r1, r0
 80091ea:	1850      	adds	r0, r2, r1
 80091ec:	6011      	str	r1, [r2, #0]
 80091ee:	4283      	cmp	r3, r0
 80091f0:	d1e0      	bne.n	80091b4 <_free_r+0x24>
 80091f2:	6818      	ldr	r0, [r3, #0]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	1841      	adds	r1, r0, r1
 80091f8:	6011      	str	r1, [r2, #0]
 80091fa:	6053      	str	r3, [r2, #4]
 80091fc:	e7da      	b.n	80091b4 <_free_r+0x24>
 80091fe:	42a0      	cmp	r0, r4
 8009200:	d902      	bls.n	8009208 <_free_r+0x78>
 8009202:	230c      	movs	r3, #12
 8009204:	602b      	str	r3, [r5, #0]
 8009206:	e7d5      	b.n	80091b4 <_free_r+0x24>
 8009208:	6820      	ldr	r0, [r4, #0]
 800920a:	1821      	adds	r1, r4, r0
 800920c:	428b      	cmp	r3, r1
 800920e:	d103      	bne.n	8009218 <_free_r+0x88>
 8009210:	6819      	ldr	r1, [r3, #0]
 8009212:	685b      	ldr	r3, [r3, #4]
 8009214:	1809      	adds	r1, r1, r0
 8009216:	6021      	str	r1, [r4, #0]
 8009218:	6063      	str	r3, [r4, #4]
 800921a:	6054      	str	r4, [r2, #4]
 800921c:	e7ca      	b.n	80091b4 <_free_r+0x24>
 800921e:	46c0      	nop			; (mov r8, r8)
 8009220:	200009a4 	.word	0x200009a4

08009224 <malloc>:
 8009224:	b510      	push	{r4, lr}
 8009226:	4b03      	ldr	r3, [pc, #12]	; (8009234 <malloc+0x10>)
 8009228:	0001      	movs	r1, r0
 800922a:	6818      	ldr	r0, [r3, #0]
 800922c:	f000 f826 	bl	800927c <_malloc_r>
 8009230:	bd10      	pop	{r4, pc}
 8009232:	46c0      	nop			; (mov r8, r8)
 8009234:	2000007c 	.word	0x2000007c

08009238 <sbrk_aligned>:
 8009238:	b570      	push	{r4, r5, r6, lr}
 800923a:	4e0f      	ldr	r6, [pc, #60]	; (8009278 <sbrk_aligned+0x40>)
 800923c:	000d      	movs	r5, r1
 800923e:	6831      	ldr	r1, [r6, #0]
 8009240:	0004      	movs	r4, r0
 8009242:	2900      	cmp	r1, #0
 8009244:	d102      	bne.n	800924c <sbrk_aligned+0x14>
 8009246:	f000 fe6f 	bl	8009f28 <_sbrk_r>
 800924a:	6030      	str	r0, [r6, #0]
 800924c:	0029      	movs	r1, r5
 800924e:	0020      	movs	r0, r4
 8009250:	f000 fe6a 	bl	8009f28 <_sbrk_r>
 8009254:	1c43      	adds	r3, r0, #1
 8009256:	d00a      	beq.n	800926e <sbrk_aligned+0x36>
 8009258:	2303      	movs	r3, #3
 800925a:	1cc5      	adds	r5, r0, #3
 800925c:	439d      	bics	r5, r3
 800925e:	42a8      	cmp	r0, r5
 8009260:	d007      	beq.n	8009272 <sbrk_aligned+0x3a>
 8009262:	1a29      	subs	r1, r5, r0
 8009264:	0020      	movs	r0, r4
 8009266:	f000 fe5f 	bl	8009f28 <_sbrk_r>
 800926a:	3001      	adds	r0, #1
 800926c:	d101      	bne.n	8009272 <sbrk_aligned+0x3a>
 800926e:	2501      	movs	r5, #1
 8009270:	426d      	negs	r5, r5
 8009272:	0028      	movs	r0, r5
 8009274:	bd70      	pop	{r4, r5, r6, pc}
 8009276:	46c0      	nop			; (mov r8, r8)
 8009278:	200009a8 	.word	0x200009a8

0800927c <_malloc_r>:
 800927c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800927e:	2203      	movs	r2, #3
 8009280:	1ccb      	adds	r3, r1, #3
 8009282:	4393      	bics	r3, r2
 8009284:	3308      	adds	r3, #8
 8009286:	0006      	movs	r6, r0
 8009288:	001f      	movs	r7, r3
 800928a:	2b0c      	cmp	r3, #12
 800928c:	d238      	bcs.n	8009300 <_malloc_r+0x84>
 800928e:	270c      	movs	r7, #12
 8009290:	42b9      	cmp	r1, r7
 8009292:	d837      	bhi.n	8009304 <_malloc_r+0x88>
 8009294:	0030      	movs	r0, r6
 8009296:	f000 f873 	bl	8009380 <__malloc_lock>
 800929a:	4b38      	ldr	r3, [pc, #224]	; (800937c <_malloc_r+0x100>)
 800929c:	9300      	str	r3, [sp, #0]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	001c      	movs	r4, r3
 80092a2:	2c00      	cmp	r4, #0
 80092a4:	d133      	bne.n	800930e <_malloc_r+0x92>
 80092a6:	0039      	movs	r1, r7
 80092a8:	0030      	movs	r0, r6
 80092aa:	f7ff ffc5 	bl	8009238 <sbrk_aligned>
 80092ae:	0004      	movs	r4, r0
 80092b0:	1c43      	adds	r3, r0, #1
 80092b2:	d15e      	bne.n	8009372 <_malloc_r+0xf6>
 80092b4:	9b00      	ldr	r3, [sp, #0]
 80092b6:	681c      	ldr	r4, [r3, #0]
 80092b8:	0025      	movs	r5, r4
 80092ba:	2d00      	cmp	r5, #0
 80092bc:	d14e      	bne.n	800935c <_malloc_r+0xe0>
 80092be:	2c00      	cmp	r4, #0
 80092c0:	d051      	beq.n	8009366 <_malloc_r+0xea>
 80092c2:	6823      	ldr	r3, [r4, #0]
 80092c4:	0029      	movs	r1, r5
 80092c6:	18e3      	adds	r3, r4, r3
 80092c8:	0030      	movs	r0, r6
 80092ca:	9301      	str	r3, [sp, #4]
 80092cc:	f000 fe2c 	bl	8009f28 <_sbrk_r>
 80092d0:	9b01      	ldr	r3, [sp, #4]
 80092d2:	4283      	cmp	r3, r0
 80092d4:	d147      	bne.n	8009366 <_malloc_r+0xea>
 80092d6:	6823      	ldr	r3, [r4, #0]
 80092d8:	0030      	movs	r0, r6
 80092da:	1aff      	subs	r7, r7, r3
 80092dc:	0039      	movs	r1, r7
 80092de:	f7ff ffab 	bl	8009238 <sbrk_aligned>
 80092e2:	3001      	adds	r0, #1
 80092e4:	d03f      	beq.n	8009366 <_malloc_r+0xea>
 80092e6:	6823      	ldr	r3, [r4, #0]
 80092e8:	19db      	adds	r3, r3, r7
 80092ea:	6023      	str	r3, [r4, #0]
 80092ec:	9b00      	ldr	r3, [sp, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d040      	beq.n	8009376 <_malloc_r+0xfa>
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	42a2      	cmp	r2, r4
 80092f8:	d133      	bne.n	8009362 <_malloc_r+0xe6>
 80092fa:	2200      	movs	r2, #0
 80092fc:	605a      	str	r2, [r3, #4]
 80092fe:	e014      	b.n	800932a <_malloc_r+0xae>
 8009300:	2b00      	cmp	r3, #0
 8009302:	dac5      	bge.n	8009290 <_malloc_r+0x14>
 8009304:	230c      	movs	r3, #12
 8009306:	2500      	movs	r5, #0
 8009308:	6033      	str	r3, [r6, #0]
 800930a:	0028      	movs	r0, r5
 800930c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800930e:	6821      	ldr	r1, [r4, #0]
 8009310:	1bc9      	subs	r1, r1, r7
 8009312:	d420      	bmi.n	8009356 <_malloc_r+0xda>
 8009314:	290b      	cmp	r1, #11
 8009316:	d918      	bls.n	800934a <_malloc_r+0xce>
 8009318:	19e2      	adds	r2, r4, r7
 800931a:	6027      	str	r7, [r4, #0]
 800931c:	42a3      	cmp	r3, r4
 800931e:	d112      	bne.n	8009346 <_malloc_r+0xca>
 8009320:	9b00      	ldr	r3, [sp, #0]
 8009322:	601a      	str	r2, [r3, #0]
 8009324:	6863      	ldr	r3, [r4, #4]
 8009326:	6011      	str	r1, [r2, #0]
 8009328:	6053      	str	r3, [r2, #4]
 800932a:	0030      	movs	r0, r6
 800932c:	0025      	movs	r5, r4
 800932e:	f000 f82f 	bl	8009390 <__malloc_unlock>
 8009332:	2207      	movs	r2, #7
 8009334:	350b      	adds	r5, #11
 8009336:	1d23      	adds	r3, r4, #4
 8009338:	4395      	bics	r5, r2
 800933a:	1aea      	subs	r2, r5, r3
 800933c:	429d      	cmp	r5, r3
 800933e:	d0e4      	beq.n	800930a <_malloc_r+0x8e>
 8009340:	1b5b      	subs	r3, r3, r5
 8009342:	50a3      	str	r3, [r4, r2]
 8009344:	e7e1      	b.n	800930a <_malloc_r+0x8e>
 8009346:	605a      	str	r2, [r3, #4]
 8009348:	e7ec      	b.n	8009324 <_malloc_r+0xa8>
 800934a:	6862      	ldr	r2, [r4, #4]
 800934c:	42a3      	cmp	r3, r4
 800934e:	d1d5      	bne.n	80092fc <_malloc_r+0x80>
 8009350:	9b00      	ldr	r3, [sp, #0]
 8009352:	601a      	str	r2, [r3, #0]
 8009354:	e7e9      	b.n	800932a <_malloc_r+0xae>
 8009356:	0023      	movs	r3, r4
 8009358:	6864      	ldr	r4, [r4, #4]
 800935a:	e7a2      	b.n	80092a2 <_malloc_r+0x26>
 800935c:	002c      	movs	r4, r5
 800935e:	686d      	ldr	r5, [r5, #4]
 8009360:	e7ab      	b.n	80092ba <_malloc_r+0x3e>
 8009362:	0013      	movs	r3, r2
 8009364:	e7c4      	b.n	80092f0 <_malloc_r+0x74>
 8009366:	230c      	movs	r3, #12
 8009368:	0030      	movs	r0, r6
 800936a:	6033      	str	r3, [r6, #0]
 800936c:	f000 f810 	bl	8009390 <__malloc_unlock>
 8009370:	e7cb      	b.n	800930a <_malloc_r+0x8e>
 8009372:	6027      	str	r7, [r4, #0]
 8009374:	e7d9      	b.n	800932a <_malloc_r+0xae>
 8009376:	605b      	str	r3, [r3, #4]
 8009378:	deff      	udf	#255	; 0xff
 800937a:	46c0      	nop			; (mov r8, r8)
 800937c:	200009a4 	.word	0x200009a4

08009380 <__malloc_lock>:
 8009380:	b510      	push	{r4, lr}
 8009382:	4802      	ldr	r0, [pc, #8]	; (800938c <__malloc_lock+0xc>)
 8009384:	f7ff f851 	bl	800842a <__retarget_lock_acquire_recursive>
 8009388:	bd10      	pop	{r4, pc}
 800938a:	46c0      	nop			; (mov r8, r8)
 800938c:	200009a0 	.word	0x200009a0

08009390 <__malloc_unlock>:
 8009390:	b510      	push	{r4, lr}
 8009392:	4802      	ldr	r0, [pc, #8]	; (800939c <__malloc_unlock+0xc>)
 8009394:	f7ff f84a 	bl	800842c <__retarget_lock_release_recursive>
 8009398:	bd10      	pop	{r4, pc}
 800939a:	46c0      	nop			; (mov r8, r8)
 800939c:	200009a0 	.word	0x200009a0

080093a0 <_Balloc>:
 80093a0:	b570      	push	{r4, r5, r6, lr}
 80093a2:	69c5      	ldr	r5, [r0, #28]
 80093a4:	0006      	movs	r6, r0
 80093a6:	000c      	movs	r4, r1
 80093a8:	2d00      	cmp	r5, #0
 80093aa:	d10e      	bne.n	80093ca <_Balloc+0x2a>
 80093ac:	2010      	movs	r0, #16
 80093ae:	f7ff ff39 	bl	8009224 <malloc>
 80093b2:	1e02      	subs	r2, r0, #0
 80093b4:	61f0      	str	r0, [r6, #28]
 80093b6:	d104      	bne.n	80093c2 <_Balloc+0x22>
 80093b8:	216b      	movs	r1, #107	; 0x6b
 80093ba:	4b19      	ldr	r3, [pc, #100]	; (8009420 <_Balloc+0x80>)
 80093bc:	4819      	ldr	r0, [pc, #100]	; (8009424 <_Balloc+0x84>)
 80093be:	f000 fdc5 	bl	8009f4c <__assert_func>
 80093c2:	6045      	str	r5, [r0, #4]
 80093c4:	6085      	str	r5, [r0, #8]
 80093c6:	6005      	str	r5, [r0, #0]
 80093c8:	60c5      	str	r5, [r0, #12]
 80093ca:	69f5      	ldr	r5, [r6, #28]
 80093cc:	68eb      	ldr	r3, [r5, #12]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d013      	beq.n	80093fa <_Balloc+0x5a>
 80093d2:	69f3      	ldr	r3, [r6, #28]
 80093d4:	00a2      	lsls	r2, r4, #2
 80093d6:	68db      	ldr	r3, [r3, #12]
 80093d8:	189b      	adds	r3, r3, r2
 80093da:	6818      	ldr	r0, [r3, #0]
 80093dc:	2800      	cmp	r0, #0
 80093de:	d118      	bne.n	8009412 <_Balloc+0x72>
 80093e0:	2101      	movs	r1, #1
 80093e2:	000d      	movs	r5, r1
 80093e4:	40a5      	lsls	r5, r4
 80093e6:	1d6a      	adds	r2, r5, #5
 80093e8:	0030      	movs	r0, r6
 80093ea:	0092      	lsls	r2, r2, #2
 80093ec:	f000 fdcc 	bl	8009f88 <_calloc_r>
 80093f0:	2800      	cmp	r0, #0
 80093f2:	d00c      	beq.n	800940e <_Balloc+0x6e>
 80093f4:	6044      	str	r4, [r0, #4]
 80093f6:	6085      	str	r5, [r0, #8]
 80093f8:	e00d      	b.n	8009416 <_Balloc+0x76>
 80093fa:	2221      	movs	r2, #33	; 0x21
 80093fc:	2104      	movs	r1, #4
 80093fe:	0030      	movs	r0, r6
 8009400:	f000 fdc2 	bl	8009f88 <_calloc_r>
 8009404:	69f3      	ldr	r3, [r6, #28]
 8009406:	60e8      	str	r0, [r5, #12]
 8009408:	68db      	ldr	r3, [r3, #12]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d1e1      	bne.n	80093d2 <_Balloc+0x32>
 800940e:	2000      	movs	r0, #0
 8009410:	bd70      	pop	{r4, r5, r6, pc}
 8009412:	6802      	ldr	r2, [r0, #0]
 8009414:	601a      	str	r2, [r3, #0]
 8009416:	2300      	movs	r3, #0
 8009418:	6103      	str	r3, [r0, #16]
 800941a:	60c3      	str	r3, [r0, #12]
 800941c:	e7f8      	b.n	8009410 <_Balloc+0x70>
 800941e:	46c0      	nop			; (mov r8, r8)
 8009420:	0800cc6b 	.word	0x0800cc6b
 8009424:	0800cceb 	.word	0x0800cceb

08009428 <_Bfree>:
 8009428:	b570      	push	{r4, r5, r6, lr}
 800942a:	69c6      	ldr	r6, [r0, #28]
 800942c:	0005      	movs	r5, r0
 800942e:	000c      	movs	r4, r1
 8009430:	2e00      	cmp	r6, #0
 8009432:	d10e      	bne.n	8009452 <_Bfree+0x2a>
 8009434:	2010      	movs	r0, #16
 8009436:	f7ff fef5 	bl	8009224 <malloc>
 800943a:	1e02      	subs	r2, r0, #0
 800943c:	61e8      	str	r0, [r5, #28]
 800943e:	d104      	bne.n	800944a <_Bfree+0x22>
 8009440:	218f      	movs	r1, #143	; 0x8f
 8009442:	4b09      	ldr	r3, [pc, #36]	; (8009468 <_Bfree+0x40>)
 8009444:	4809      	ldr	r0, [pc, #36]	; (800946c <_Bfree+0x44>)
 8009446:	f000 fd81 	bl	8009f4c <__assert_func>
 800944a:	6046      	str	r6, [r0, #4]
 800944c:	6086      	str	r6, [r0, #8]
 800944e:	6006      	str	r6, [r0, #0]
 8009450:	60c6      	str	r6, [r0, #12]
 8009452:	2c00      	cmp	r4, #0
 8009454:	d007      	beq.n	8009466 <_Bfree+0x3e>
 8009456:	69eb      	ldr	r3, [r5, #28]
 8009458:	6862      	ldr	r2, [r4, #4]
 800945a:	68db      	ldr	r3, [r3, #12]
 800945c:	0092      	lsls	r2, r2, #2
 800945e:	189b      	adds	r3, r3, r2
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	6022      	str	r2, [r4, #0]
 8009464:	601c      	str	r4, [r3, #0]
 8009466:	bd70      	pop	{r4, r5, r6, pc}
 8009468:	0800cc6b 	.word	0x0800cc6b
 800946c:	0800cceb 	.word	0x0800cceb

08009470 <__multadd>:
 8009470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009472:	000e      	movs	r6, r1
 8009474:	9001      	str	r0, [sp, #4]
 8009476:	000c      	movs	r4, r1
 8009478:	001d      	movs	r5, r3
 800947a:	2000      	movs	r0, #0
 800947c:	690f      	ldr	r7, [r1, #16]
 800947e:	3614      	adds	r6, #20
 8009480:	6833      	ldr	r3, [r6, #0]
 8009482:	3001      	adds	r0, #1
 8009484:	b299      	uxth	r1, r3
 8009486:	4351      	muls	r1, r2
 8009488:	0c1b      	lsrs	r3, r3, #16
 800948a:	4353      	muls	r3, r2
 800948c:	1949      	adds	r1, r1, r5
 800948e:	0c0d      	lsrs	r5, r1, #16
 8009490:	195b      	adds	r3, r3, r5
 8009492:	0c1d      	lsrs	r5, r3, #16
 8009494:	b289      	uxth	r1, r1
 8009496:	041b      	lsls	r3, r3, #16
 8009498:	185b      	adds	r3, r3, r1
 800949a:	c608      	stmia	r6!, {r3}
 800949c:	4287      	cmp	r7, r0
 800949e:	dcef      	bgt.n	8009480 <__multadd+0x10>
 80094a0:	2d00      	cmp	r5, #0
 80094a2:	d022      	beq.n	80094ea <__multadd+0x7a>
 80094a4:	68a3      	ldr	r3, [r4, #8]
 80094a6:	42bb      	cmp	r3, r7
 80094a8:	dc19      	bgt.n	80094de <__multadd+0x6e>
 80094aa:	6861      	ldr	r1, [r4, #4]
 80094ac:	9801      	ldr	r0, [sp, #4]
 80094ae:	3101      	adds	r1, #1
 80094b0:	f7ff ff76 	bl	80093a0 <_Balloc>
 80094b4:	1e06      	subs	r6, r0, #0
 80094b6:	d105      	bne.n	80094c4 <__multadd+0x54>
 80094b8:	0032      	movs	r2, r6
 80094ba:	21ba      	movs	r1, #186	; 0xba
 80094bc:	4b0c      	ldr	r3, [pc, #48]	; (80094f0 <__multadd+0x80>)
 80094be:	480d      	ldr	r0, [pc, #52]	; (80094f4 <__multadd+0x84>)
 80094c0:	f000 fd44 	bl	8009f4c <__assert_func>
 80094c4:	0021      	movs	r1, r4
 80094c6:	6922      	ldr	r2, [r4, #16]
 80094c8:	310c      	adds	r1, #12
 80094ca:	3202      	adds	r2, #2
 80094cc:	0092      	lsls	r2, r2, #2
 80094ce:	300c      	adds	r0, #12
 80094d0:	f7fe ffb8 	bl	8008444 <memcpy>
 80094d4:	0021      	movs	r1, r4
 80094d6:	9801      	ldr	r0, [sp, #4]
 80094d8:	f7ff ffa6 	bl	8009428 <_Bfree>
 80094dc:	0034      	movs	r4, r6
 80094de:	1d3b      	adds	r3, r7, #4
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	18e3      	adds	r3, r4, r3
 80094e4:	605d      	str	r5, [r3, #4]
 80094e6:	1c7b      	adds	r3, r7, #1
 80094e8:	6123      	str	r3, [r4, #16]
 80094ea:	0020      	movs	r0, r4
 80094ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80094ee:	46c0      	nop			; (mov r8, r8)
 80094f0:	0800ccda 	.word	0x0800ccda
 80094f4:	0800cceb 	.word	0x0800cceb

080094f8 <__hi0bits>:
 80094f8:	0003      	movs	r3, r0
 80094fa:	0c02      	lsrs	r2, r0, #16
 80094fc:	2000      	movs	r0, #0
 80094fe:	4282      	cmp	r2, r0
 8009500:	d101      	bne.n	8009506 <__hi0bits+0xe>
 8009502:	041b      	lsls	r3, r3, #16
 8009504:	3010      	adds	r0, #16
 8009506:	0e1a      	lsrs	r2, r3, #24
 8009508:	d101      	bne.n	800950e <__hi0bits+0x16>
 800950a:	3008      	adds	r0, #8
 800950c:	021b      	lsls	r3, r3, #8
 800950e:	0f1a      	lsrs	r2, r3, #28
 8009510:	d101      	bne.n	8009516 <__hi0bits+0x1e>
 8009512:	3004      	adds	r0, #4
 8009514:	011b      	lsls	r3, r3, #4
 8009516:	0f9a      	lsrs	r2, r3, #30
 8009518:	d101      	bne.n	800951e <__hi0bits+0x26>
 800951a:	3002      	adds	r0, #2
 800951c:	009b      	lsls	r3, r3, #2
 800951e:	2b00      	cmp	r3, #0
 8009520:	db03      	blt.n	800952a <__hi0bits+0x32>
 8009522:	3001      	adds	r0, #1
 8009524:	005b      	lsls	r3, r3, #1
 8009526:	d400      	bmi.n	800952a <__hi0bits+0x32>
 8009528:	2020      	movs	r0, #32
 800952a:	4770      	bx	lr

0800952c <__lo0bits>:
 800952c:	6803      	ldr	r3, [r0, #0]
 800952e:	0001      	movs	r1, r0
 8009530:	2207      	movs	r2, #7
 8009532:	0018      	movs	r0, r3
 8009534:	4010      	ands	r0, r2
 8009536:	4213      	tst	r3, r2
 8009538:	d00d      	beq.n	8009556 <__lo0bits+0x2a>
 800953a:	3a06      	subs	r2, #6
 800953c:	2000      	movs	r0, #0
 800953e:	4213      	tst	r3, r2
 8009540:	d105      	bne.n	800954e <__lo0bits+0x22>
 8009542:	3002      	adds	r0, #2
 8009544:	4203      	tst	r3, r0
 8009546:	d003      	beq.n	8009550 <__lo0bits+0x24>
 8009548:	40d3      	lsrs	r3, r2
 800954a:	0010      	movs	r0, r2
 800954c:	600b      	str	r3, [r1, #0]
 800954e:	4770      	bx	lr
 8009550:	089b      	lsrs	r3, r3, #2
 8009552:	600b      	str	r3, [r1, #0]
 8009554:	e7fb      	b.n	800954e <__lo0bits+0x22>
 8009556:	b29a      	uxth	r2, r3
 8009558:	2a00      	cmp	r2, #0
 800955a:	d101      	bne.n	8009560 <__lo0bits+0x34>
 800955c:	2010      	movs	r0, #16
 800955e:	0c1b      	lsrs	r3, r3, #16
 8009560:	b2da      	uxtb	r2, r3
 8009562:	2a00      	cmp	r2, #0
 8009564:	d101      	bne.n	800956a <__lo0bits+0x3e>
 8009566:	3008      	adds	r0, #8
 8009568:	0a1b      	lsrs	r3, r3, #8
 800956a:	071a      	lsls	r2, r3, #28
 800956c:	d101      	bne.n	8009572 <__lo0bits+0x46>
 800956e:	3004      	adds	r0, #4
 8009570:	091b      	lsrs	r3, r3, #4
 8009572:	079a      	lsls	r2, r3, #30
 8009574:	d101      	bne.n	800957a <__lo0bits+0x4e>
 8009576:	3002      	adds	r0, #2
 8009578:	089b      	lsrs	r3, r3, #2
 800957a:	07da      	lsls	r2, r3, #31
 800957c:	d4e9      	bmi.n	8009552 <__lo0bits+0x26>
 800957e:	3001      	adds	r0, #1
 8009580:	085b      	lsrs	r3, r3, #1
 8009582:	d1e6      	bne.n	8009552 <__lo0bits+0x26>
 8009584:	2020      	movs	r0, #32
 8009586:	e7e2      	b.n	800954e <__lo0bits+0x22>

08009588 <__i2b>:
 8009588:	b510      	push	{r4, lr}
 800958a:	000c      	movs	r4, r1
 800958c:	2101      	movs	r1, #1
 800958e:	f7ff ff07 	bl	80093a0 <_Balloc>
 8009592:	2800      	cmp	r0, #0
 8009594:	d107      	bne.n	80095a6 <__i2b+0x1e>
 8009596:	2146      	movs	r1, #70	; 0x46
 8009598:	4c05      	ldr	r4, [pc, #20]	; (80095b0 <__i2b+0x28>)
 800959a:	0002      	movs	r2, r0
 800959c:	4b05      	ldr	r3, [pc, #20]	; (80095b4 <__i2b+0x2c>)
 800959e:	0020      	movs	r0, r4
 80095a0:	31ff      	adds	r1, #255	; 0xff
 80095a2:	f000 fcd3 	bl	8009f4c <__assert_func>
 80095a6:	2301      	movs	r3, #1
 80095a8:	6144      	str	r4, [r0, #20]
 80095aa:	6103      	str	r3, [r0, #16]
 80095ac:	bd10      	pop	{r4, pc}
 80095ae:	46c0      	nop			; (mov r8, r8)
 80095b0:	0800cceb 	.word	0x0800cceb
 80095b4:	0800ccda 	.word	0x0800ccda

080095b8 <__multiply>:
 80095b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ba:	0015      	movs	r5, r2
 80095bc:	690a      	ldr	r2, [r1, #16]
 80095be:	692b      	ldr	r3, [r5, #16]
 80095c0:	000c      	movs	r4, r1
 80095c2:	b08b      	sub	sp, #44	; 0x2c
 80095c4:	429a      	cmp	r2, r3
 80095c6:	da01      	bge.n	80095cc <__multiply+0x14>
 80095c8:	002c      	movs	r4, r5
 80095ca:	000d      	movs	r5, r1
 80095cc:	6927      	ldr	r7, [r4, #16]
 80095ce:	692e      	ldr	r6, [r5, #16]
 80095d0:	6861      	ldr	r1, [r4, #4]
 80095d2:	19bb      	adds	r3, r7, r6
 80095d4:	9303      	str	r3, [sp, #12]
 80095d6:	68a3      	ldr	r3, [r4, #8]
 80095d8:	19ba      	adds	r2, r7, r6
 80095da:	4293      	cmp	r3, r2
 80095dc:	da00      	bge.n	80095e0 <__multiply+0x28>
 80095de:	3101      	adds	r1, #1
 80095e0:	f7ff fede 	bl	80093a0 <_Balloc>
 80095e4:	9002      	str	r0, [sp, #8]
 80095e6:	2800      	cmp	r0, #0
 80095e8:	d106      	bne.n	80095f8 <__multiply+0x40>
 80095ea:	21b1      	movs	r1, #177	; 0xb1
 80095ec:	4b48      	ldr	r3, [pc, #288]	; (8009710 <__multiply+0x158>)
 80095ee:	4849      	ldr	r0, [pc, #292]	; (8009714 <__multiply+0x15c>)
 80095f0:	9a02      	ldr	r2, [sp, #8]
 80095f2:	0049      	lsls	r1, r1, #1
 80095f4:	f000 fcaa 	bl	8009f4c <__assert_func>
 80095f8:	9b02      	ldr	r3, [sp, #8]
 80095fa:	2200      	movs	r2, #0
 80095fc:	3314      	adds	r3, #20
 80095fe:	469c      	mov	ip, r3
 8009600:	19bb      	adds	r3, r7, r6
 8009602:	009b      	lsls	r3, r3, #2
 8009604:	4463      	add	r3, ip
 8009606:	9304      	str	r3, [sp, #16]
 8009608:	4663      	mov	r3, ip
 800960a:	9904      	ldr	r1, [sp, #16]
 800960c:	428b      	cmp	r3, r1
 800960e:	d32a      	bcc.n	8009666 <__multiply+0xae>
 8009610:	0023      	movs	r3, r4
 8009612:	00bf      	lsls	r7, r7, #2
 8009614:	3314      	adds	r3, #20
 8009616:	3514      	adds	r5, #20
 8009618:	9308      	str	r3, [sp, #32]
 800961a:	00b6      	lsls	r6, r6, #2
 800961c:	19db      	adds	r3, r3, r7
 800961e:	9305      	str	r3, [sp, #20]
 8009620:	19ab      	adds	r3, r5, r6
 8009622:	9309      	str	r3, [sp, #36]	; 0x24
 8009624:	2304      	movs	r3, #4
 8009626:	9306      	str	r3, [sp, #24]
 8009628:	0023      	movs	r3, r4
 800962a:	9a05      	ldr	r2, [sp, #20]
 800962c:	3315      	adds	r3, #21
 800962e:	9501      	str	r5, [sp, #4]
 8009630:	429a      	cmp	r2, r3
 8009632:	d305      	bcc.n	8009640 <__multiply+0x88>
 8009634:	1b13      	subs	r3, r2, r4
 8009636:	3b15      	subs	r3, #21
 8009638:	089b      	lsrs	r3, r3, #2
 800963a:	3301      	adds	r3, #1
 800963c:	009b      	lsls	r3, r3, #2
 800963e:	9306      	str	r3, [sp, #24]
 8009640:	9b01      	ldr	r3, [sp, #4]
 8009642:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009644:	4293      	cmp	r3, r2
 8009646:	d310      	bcc.n	800966a <__multiply+0xb2>
 8009648:	9b03      	ldr	r3, [sp, #12]
 800964a:	2b00      	cmp	r3, #0
 800964c:	dd05      	ble.n	800965a <__multiply+0xa2>
 800964e:	9b04      	ldr	r3, [sp, #16]
 8009650:	3b04      	subs	r3, #4
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d056      	beq.n	8009708 <__multiply+0x150>
 800965a:	9b02      	ldr	r3, [sp, #8]
 800965c:	9a03      	ldr	r2, [sp, #12]
 800965e:	0018      	movs	r0, r3
 8009660:	611a      	str	r2, [r3, #16]
 8009662:	b00b      	add	sp, #44	; 0x2c
 8009664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009666:	c304      	stmia	r3!, {r2}
 8009668:	e7cf      	b.n	800960a <__multiply+0x52>
 800966a:	9b01      	ldr	r3, [sp, #4]
 800966c:	6818      	ldr	r0, [r3, #0]
 800966e:	b280      	uxth	r0, r0
 8009670:	2800      	cmp	r0, #0
 8009672:	d01e      	beq.n	80096b2 <__multiply+0xfa>
 8009674:	4667      	mov	r7, ip
 8009676:	2500      	movs	r5, #0
 8009678:	9e08      	ldr	r6, [sp, #32]
 800967a:	ce02      	ldmia	r6!, {r1}
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	9307      	str	r3, [sp, #28]
 8009680:	b28b      	uxth	r3, r1
 8009682:	4343      	muls	r3, r0
 8009684:	001a      	movs	r2, r3
 8009686:	466b      	mov	r3, sp
 8009688:	8b9b      	ldrh	r3, [r3, #28]
 800968a:	18d3      	adds	r3, r2, r3
 800968c:	195b      	adds	r3, r3, r5
 800968e:	0c0d      	lsrs	r5, r1, #16
 8009690:	4345      	muls	r5, r0
 8009692:	9a07      	ldr	r2, [sp, #28]
 8009694:	0c11      	lsrs	r1, r2, #16
 8009696:	1869      	adds	r1, r5, r1
 8009698:	0c1a      	lsrs	r2, r3, #16
 800969a:	188a      	adds	r2, r1, r2
 800969c:	b29b      	uxth	r3, r3
 800969e:	0c15      	lsrs	r5, r2, #16
 80096a0:	0412      	lsls	r2, r2, #16
 80096a2:	431a      	orrs	r2, r3
 80096a4:	9b05      	ldr	r3, [sp, #20]
 80096a6:	c704      	stmia	r7!, {r2}
 80096a8:	42b3      	cmp	r3, r6
 80096aa:	d8e6      	bhi.n	800967a <__multiply+0xc2>
 80096ac:	4663      	mov	r3, ip
 80096ae:	9a06      	ldr	r2, [sp, #24]
 80096b0:	509d      	str	r5, [r3, r2]
 80096b2:	9b01      	ldr	r3, [sp, #4]
 80096b4:	6818      	ldr	r0, [r3, #0]
 80096b6:	0c00      	lsrs	r0, r0, #16
 80096b8:	d020      	beq.n	80096fc <__multiply+0x144>
 80096ba:	4663      	mov	r3, ip
 80096bc:	0025      	movs	r5, r4
 80096be:	4661      	mov	r1, ip
 80096c0:	2700      	movs	r7, #0
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	3514      	adds	r5, #20
 80096c6:	682a      	ldr	r2, [r5, #0]
 80096c8:	680e      	ldr	r6, [r1, #0]
 80096ca:	b292      	uxth	r2, r2
 80096cc:	4342      	muls	r2, r0
 80096ce:	0c36      	lsrs	r6, r6, #16
 80096d0:	1992      	adds	r2, r2, r6
 80096d2:	19d2      	adds	r2, r2, r7
 80096d4:	0416      	lsls	r6, r2, #16
 80096d6:	b29b      	uxth	r3, r3
 80096d8:	431e      	orrs	r6, r3
 80096da:	600e      	str	r6, [r1, #0]
 80096dc:	cd40      	ldmia	r5!, {r6}
 80096de:	684b      	ldr	r3, [r1, #4]
 80096e0:	0c36      	lsrs	r6, r6, #16
 80096e2:	4346      	muls	r6, r0
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	0c12      	lsrs	r2, r2, #16
 80096e8:	18f3      	adds	r3, r6, r3
 80096ea:	189b      	adds	r3, r3, r2
 80096ec:	9a05      	ldr	r2, [sp, #20]
 80096ee:	0c1f      	lsrs	r7, r3, #16
 80096f0:	3104      	adds	r1, #4
 80096f2:	42aa      	cmp	r2, r5
 80096f4:	d8e7      	bhi.n	80096c6 <__multiply+0x10e>
 80096f6:	4662      	mov	r2, ip
 80096f8:	9906      	ldr	r1, [sp, #24]
 80096fa:	5053      	str	r3, [r2, r1]
 80096fc:	9b01      	ldr	r3, [sp, #4]
 80096fe:	3304      	adds	r3, #4
 8009700:	9301      	str	r3, [sp, #4]
 8009702:	2304      	movs	r3, #4
 8009704:	449c      	add	ip, r3
 8009706:	e79b      	b.n	8009640 <__multiply+0x88>
 8009708:	9b03      	ldr	r3, [sp, #12]
 800970a:	3b01      	subs	r3, #1
 800970c:	9303      	str	r3, [sp, #12]
 800970e:	e79b      	b.n	8009648 <__multiply+0x90>
 8009710:	0800ccda 	.word	0x0800ccda
 8009714:	0800cceb 	.word	0x0800cceb

08009718 <__pow5mult>:
 8009718:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800971a:	2303      	movs	r3, #3
 800971c:	0015      	movs	r5, r2
 800971e:	0007      	movs	r7, r0
 8009720:	000e      	movs	r6, r1
 8009722:	401a      	ands	r2, r3
 8009724:	421d      	tst	r5, r3
 8009726:	d008      	beq.n	800973a <__pow5mult+0x22>
 8009728:	4925      	ldr	r1, [pc, #148]	; (80097c0 <__pow5mult+0xa8>)
 800972a:	3a01      	subs	r2, #1
 800972c:	0092      	lsls	r2, r2, #2
 800972e:	5852      	ldr	r2, [r2, r1]
 8009730:	2300      	movs	r3, #0
 8009732:	0031      	movs	r1, r6
 8009734:	f7ff fe9c 	bl	8009470 <__multadd>
 8009738:	0006      	movs	r6, r0
 800973a:	10ad      	asrs	r5, r5, #2
 800973c:	d03d      	beq.n	80097ba <__pow5mult+0xa2>
 800973e:	69fc      	ldr	r4, [r7, #28]
 8009740:	2c00      	cmp	r4, #0
 8009742:	d10f      	bne.n	8009764 <__pow5mult+0x4c>
 8009744:	2010      	movs	r0, #16
 8009746:	f7ff fd6d 	bl	8009224 <malloc>
 800974a:	1e02      	subs	r2, r0, #0
 800974c:	61f8      	str	r0, [r7, #28]
 800974e:	d105      	bne.n	800975c <__pow5mult+0x44>
 8009750:	21b4      	movs	r1, #180	; 0xb4
 8009752:	4b1c      	ldr	r3, [pc, #112]	; (80097c4 <__pow5mult+0xac>)
 8009754:	481c      	ldr	r0, [pc, #112]	; (80097c8 <__pow5mult+0xb0>)
 8009756:	31ff      	adds	r1, #255	; 0xff
 8009758:	f000 fbf8 	bl	8009f4c <__assert_func>
 800975c:	6044      	str	r4, [r0, #4]
 800975e:	6084      	str	r4, [r0, #8]
 8009760:	6004      	str	r4, [r0, #0]
 8009762:	60c4      	str	r4, [r0, #12]
 8009764:	69fb      	ldr	r3, [r7, #28]
 8009766:	689c      	ldr	r4, [r3, #8]
 8009768:	9301      	str	r3, [sp, #4]
 800976a:	2c00      	cmp	r4, #0
 800976c:	d108      	bne.n	8009780 <__pow5mult+0x68>
 800976e:	0038      	movs	r0, r7
 8009770:	4916      	ldr	r1, [pc, #88]	; (80097cc <__pow5mult+0xb4>)
 8009772:	f7ff ff09 	bl	8009588 <__i2b>
 8009776:	9b01      	ldr	r3, [sp, #4]
 8009778:	0004      	movs	r4, r0
 800977a:	6098      	str	r0, [r3, #8]
 800977c:	2300      	movs	r3, #0
 800977e:	6003      	str	r3, [r0, #0]
 8009780:	2301      	movs	r3, #1
 8009782:	421d      	tst	r5, r3
 8009784:	d00a      	beq.n	800979c <__pow5mult+0x84>
 8009786:	0031      	movs	r1, r6
 8009788:	0022      	movs	r2, r4
 800978a:	0038      	movs	r0, r7
 800978c:	f7ff ff14 	bl	80095b8 <__multiply>
 8009790:	0031      	movs	r1, r6
 8009792:	9001      	str	r0, [sp, #4]
 8009794:	0038      	movs	r0, r7
 8009796:	f7ff fe47 	bl	8009428 <_Bfree>
 800979a:	9e01      	ldr	r6, [sp, #4]
 800979c:	106d      	asrs	r5, r5, #1
 800979e:	d00c      	beq.n	80097ba <__pow5mult+0xa2>
 80097a0:	6820      	ldr	r0, [r4, #0]
 80097a2:	2800      	cmp	r0, #0
 80097a4:	d107      	bne.n	80097b6 <__pow5mult+0x9e>
 80097a6:	0022      	movs	r2, r4
 80097a8:	0021      	movs	r1, r4
 80097aa:	0038      	movs	r0, r7
 80097ac:	f7ff ff04 	bl	80095b8 <__multiply>
 80097b0:	2300      	movs	r3, #0
 80097b2:	6020      	str	r0, [r4, #0]
 80097b4:	6003      	str	r3, [r0, #0]
 80097b6:	0004      	movs	r4, r0
 80097b8:	e7e2      	b.n	8009780 <__pow5mult+0x68>
 80097ba:	0030      	movs	r0, r6
 80097bc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80097be:	46c0      	nop			; (mov r8, r8)
 80097c0:	0800ce38 	.word	0x0800ce38
 80097c4:	0800cc6b 	.word	0x0800cc6b
 80097c8:	0800cceb 	.word	0x0800cceb
 80097cc:	00000271 	.word	0x00000271

080097d0 <__lshift>:
 80097d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80097d2:	000c      	movs	r4, r1
 80097d4:	0017      	movs	r7, r2
 80097d6:	6923      	ldr	r3, [r4, #16]
 80097d8:	1155      	asrs	r5, r2, #5
 80097da:	b087      	sub	sp, #28
 80097dc:	18eb      	adds	r3, r5, r3
 80097de:	9302      	str	r3, [sp, #8]
 80097e0:	3301      	adds	r3, #1
 80097e2:	9301      	str	r3, [sp, #4]
 80097e4:	6849      	ldr	r1, [r1, #4]
 80097e6:	68a3      	ldr	r3, [r4, #8]
 80097e8:	9004      	str	r0, [sp, #16]
 80097ea:	9a01      	ldr	r2, [sp, #4]
 80097ec:	4293      	cmp	r3, r2
 80097ee:	db10      	blt.n	8009812 <__lshift+0x42>
 80097f0:	9804      	ldr	r0, [sp, #16]
 80097f2:	f7ff fdd5 	bl	80093a0 <_Balloc>
 80097f6:	2300      	movs	r3, #0
 80097f8:	0002      	movs	r2, r0
 80097fa:	0006      	movs	r6, r0
 80097fc:	0019      	movs	r1, r3
 80097fe:	3214      	adds	r2, #20
 8009800:	4298      	cmp	r0, r3
 8009802:	d10c      	bne.n	800981e <__lshift+0x4e>
 8009804:	31df      	adds	r1, #223	; 0xdf
 8009806:	0032      	movs	r2, r6
 8009808:	4b26      	ldr	r3, [pc, #152]	; (80098a4 <__lshift+0xd4>)
 800980a:	4827      	ldr	r0, [pc, #156]	; (80098a8 <__lshift+0xd8>)
 800980c:	31ff      	adds	r1, #255	; 0xff
 800980e:	f000 fb9d 	bl	8009f4c <__assert_func>
 8009812:	3101      	adds	r1, #1
 8009814:	005b      	lsls	r3, r3, #1
 8009816:	e7e8      	b.n	80097ea <__lshift+0x1a>
 8009818:	0098      	lsls	r0, r3, #2
 800981a:	5011      	str	r1, [r2, r0]
 800981c:	3301      	adds	r3, #1
 800981e:	42ab      	cmp	r3, r5
 8009820:	dbfa      	blt.n	8009818 <__lshift+0x48>
 8009822:	43eb      	mvns	r3, r5
 8009824:	17db      	asrs	r3, r3, #31
 8009826:	401d      	ands	r5, r3
 8009828:	211f      	movs	r1, #31
 800982a:	0023      	movs	r3, r4
 800982c:	0038      	movs	r0, r7
 800982e:	00ad      	lsls	r5, r5, #2
 8009830:	1955      	adds	r5, r2, r5
 8009832:	6922      	ldr	r2, [r4, #16]
 8009834:	3314      	adds	r3, #20
 8009836:	0092      	lsls	r2, r2, #2
 8009838:	4008      	ands	r0, r1
 800983a:	4684      	mov	ip, r0
 800983c:	189a      	adds	r2, r3, r2
 800983e:	420f      	tst	r7, r1
 8009840:	d02a      	beq.n	8009898 <__lshift+0xc8>
 8009842:	3101      	adds	r1, #1
 8009844:	1a09      	subs	r1, r1, r0
 8009846:	9105      	str	r1, [sp, #20]
 8009848:	2100      	movs	r1, #0
 800984a:	9503      	str	r5, [sp, #12]
 800984c:	4667      	mov	r7, ip
 800984e:	6818      	ldr	r0, [r3, #0]
 8009850:	40b8      	lsls	r0, r7
 8009852:	4308      	orrs	r0, r1
 8009854:	9903      	ldr	r1, [sp, #12]
 8009856:	c101      	stmia	r1!, {r0}
 8009858:	9103      	str	r1, [sp, #12]
 800985a:	9805      	ldr	r0, [sp, #20]
 800985c:	cb02      	ldmia	r3!, {r1}
 800985e:	40c1      	lsrs	r1, r0
 8009860:	429a      	cmp	r2, r3
 8009862:	d8f3      	bhi.n	800984c <__lshift+0x7c>
 8009864:	0020      	movs	r0, r4
 8009866:	3015      	adds	r0, #21
 8009868:	2304      	movs	r3, #4
 800986a:	4282      	cmp	r2, r0
 800986c:	d304      	bcc.n	8009878 <__lshift+0xa8>
 800986e:	1b13      	subs	r3, r2, r4
 8009870:	3b15      	subs	r3, #21
 8009872:	089b      	lsrs	r3, r3, #2
 8009874:	3301      	adds	r3, #1
 8009876:	009b      	lsls	r3, r3, #2
 8009878:	50e9      	str	r1, [r5, r3]
 800987a:	2900      	cmp	r1, #0
 800987c:	d002      	beq.n	8009884 <__lshift+0xb4>
 800987e:	9b02      	ldr	r3, [sp, #8]
 8009880:	3302      	adds	r3, #2
 8009882:	9301      	str	r3, [sp, #4]
 8009884:	9b01      	ldr	r3, [sp, #4]
 8009886:	9804      	ldr	r0, [sp, #16]
 8009888:	3b01      	subs	r3, #1
 800988a:	0021      	movs	r1, r4
 800988c:	6133      	str	r3, [r6, #16]
 800988e:	f7ff fdcb 	bl	8009428 <_Bfree>
 8009892:	0030      	movs	r0, r6
 8009894:	b007      	add	sp, #28
 8009896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009898:	cb02      	ldmia	r3!, {r1}
 800989a:	c502      	stmia	r5!, {r1}
 800989c:	429a      	cmp	r2, r3
 800989e:	d8fb      	bhi.n	8009898 <__lshift+0xc8>
 80098a0:	e7f0      	b.n	8009884 <__lshift+0xb4>
 80098a2:	46c0      	nop			; (mov r8, r8)
 80098a4:	0800ccda 	.word	0x0800ccda
 80098a8:	0800cceb 	.word	0x0800cceb

080098ac <__mcmp>:
 80098ac:	b530      	push	{r4, r5, lr}
 80098ae:	690b      	ldr	r3, [r1, #16]
 80098b0:	6904      	ldr	r4, [r0, #16]
 80098b2:	0002      	movs	r2, r0
 80098b4:	1ae0      	subs	r0, r4, r3
 80098b6:	429c      	cmp	r4, r3
 80098b8:	d10e      	bne.n	80098d8 <__mcmp+0x2c>
 80098ba:	3214      	adds	r2, #20
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	3114      	adds	r1, #20
 80098c0:	0014      	movs	r4, r2
 80098c2:	18c9      	adds	r1, r1, r3
 80098c4:	18d2      	adds	r2, r2, r3
 80098c6:	3a04      	subs	r2, #4
 80098c8:	3904      	subs	r1, #4
 80098ca:	6815      	ldr	r5, [r2, #0]
 80098cc:	680b      	ldr	r3, [r1, #0]
 80098ce:	429d      	cmp	r5, r3
 80098d0:	d003      	beq.n	80098da <__mcmp+0x2e>
 80098d2:	2001      	movs	r0, #1
 80098d4:	429d      	cmp	r5, r3
 80098d6:	d303      	bcc.n	80098e0 <__mcmp+0x34>
 80098d8:	bd30      	pop	{r4, r5, pc}
 80098da:	4294      	cmp	r4, r2
 80098dc:	d3f3      	bcc.n	80098c6 <__mcmp+0x1a>
 80098de:	e7fb      	b.n	80098d8 <__mcmp+0x2c>
 80098e0:	4240      	negs	r0, r0
 80098e2:	e7f9      	b.n	80098d8 <__mcmp+0x2c>

080098e4 <__mdiff>:
 80098e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098e6:	000e      	movs	r6, r1
 80098e8:	0007      	movs	r7, r0
 80098ea:	0011      	movs	r1, r2
 80098ec:	0030      	movs	r0, r6
 80098ee:	b087      	sub	sp, #28
 80098f0:	0014      	movs	r4, r2
 80098f2:	f7ff ffdb 	bl	80098ac <__mcmp>
 80098f6:	1e05      	subs	r5, r0, #0
 80098f8:	d110      	bne.n	800991c <__mdiff+0x38>
 80098fa:	0001      	movs	r1, r0
 80098fc:	0038      	movs	r0, r7
 80098fe:	f7ff fd4f 	bl	80093a0 <_Balloc>
 8009902:	1e02      	subs	r2, r0, #0
 8009904:	d104      	bne.n	8009910 <__mdiff+0x2c>
 8009906:	4b3f      	ldr	r3, [pc, #252]	; (8009a04 <__mdiff+0x120>)
 8009908:	483f      	ldr	r0, [pc, #252]	; (8009a08 <__mdiff+0x124>)
 800990a:	4940      	ldr	r1, [pc, #256]	; (8009a0c <__mdiff+0x128>)
 800990c:	f000 fb1e 	bl	8009f4c <__assert_func>
 8009910:	2301      	movs	r3, #1
 8009912:	6145      	str	r5, [r0, #20]
 8009914:	6103      	str	r3, [r0, #16]
 8009916:	0010      	movs	r0, r2
 8009918:	b007      	add	sp, #28
 800991a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800991c:	2301      	movs	r3, #1
 800991e:	9301      	str	r3, [sp, #4]
 8009920:	2800      	cmp	r0, #0
 8009922:	db04      	blt.n	800992e <__mdiff+0x4a>
 8009924:	0023      	movs	r3, r4
 8009926:	0034      	movs	r4, r6
 8009928:	001e      	movs	r6, r3
 800992a:	2300      	movs	r3, #0
 800992c:	9301      	str	r3, [sp, #4]
 800992e:	0038      	movs	r0, r7
 8009930:	6861      	ldr	r1, [r4, #4]
 8009932:	f7ff fd35 	bl	80093a0 <_Balloc>
 8009936:	1e02      	subs	r2, r0, #0
 8009938:	d103      	bne.n	8009942 <__mdiff+0x5e>
 800993a:	4b32      	ldr	r3, [pc, #200]	; (8009a04 <__mdiff+0x120>)
 800993c:	4832      	ldr	r0, [pc, #200]	; (8009a08 <__mdiff+0x124>)
 800993e:	4934      	ldr	r1, [pc, #208]	; (8009a10 <__mdiff+0x12c>)
 8009940:	e7e4      	b.n	800990c <__mdiff+0x28>
 8009942:	9b01      	ldr	r3, [sp, #4]
 8009944:	2700      	movs	r7, #0
 8009946:	60c3      	str	r3, [r0, #12]
 8009948:	6920      	ldr	r0, [r4, #16]
 800994a:	3414      	adds	r4, #20
 800994c:	0083      	lsls	r3, r0, #2
 800994e:	18e3      	adds	r3, r4, r3
 8009950:	0021      	movs	r1, r4
 8009952:	9401      	str	r4, [sp, #4]
 8009954:	0034      	movs	r4, r6
 8009956:	9302      	str	r3, [sp, #8]
 8009958:	6933      	ldr	r3, [r6, #16]
 800995a:	3414      	adds	r4, #20
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	18e3      	adds	r3, r4, r3
 8009960:	9303      	str	r3, [sp, #12]
 8009962:	0013      	movs	r3, r2
 8009964:	3314      	adds	r3, #20
 8009966:	469c      	mov	ip, r3
 8009968:	9305      	str	r3, [sp, #20]
 800996a:	9104      	str	r1, [sp, #16]
 800996c:	9b04      	ldr	r3, [sp, #16]
 800996e:	cc02      	ldmia	r4!, {r1}
 8009970:	cb20      	ldmia	r3!, {r5}
 8009972:	9304      	str	r3, [sp, #16]
 8009974:	b2ab      	uxth	r3, r5
 8009976:	19df      	adds	r7, r3, r7
 8009978:	b28b      	uxth	r3, r1
 800997a:	1afb      	subs	r3, r7, r3
 800997c:	0c09      	lsrs	r1, r1, #16
 800997e:	0c2d      	lsrs	r5, r5, #16
 8009980:	1a6d      	subs	r5, r5, r1
 8009982:	1419      	asrs	r1, r3, #16
 8009984:	1869      	adds	r1, r5, r1
 8009986:	b29b      	uxth	r3, r3
 8009988:	140f      	asrs	r7, r1, #16
 800998a:	0409      	lsls	r1, r1, #16
 800998c:	4319      	orrs	r1, r3
 800998e:	4663      	mov	r3, ip
 8009990:	c302      	stmia	r3!, {r1}
 8009992:	469c      	mov	ip, r3
 8009994:	9b03      	ldr	r3, [sp, #12]
 8009996:	42a3      	cmp	r3, r4
 8009998:	d8e8      	bhi.n	800996c <__mdiff+0x88>
 800999a:	0031      	movs	r1, r6
 800999c:	9c03      	ldr	r4, [sp, #12]
 800999e:	3115      	adds	r1, #21
 80099a0:	2304      	movs	r3, #4
 80099a2:	428c      	cmp	r4, r1
 80099a4:	d304      	bcc.n	80099b0 <__mdiff+0xcc>
 80099a6:	1ba3      	subs	r3, r4, r6
 80099a8:	3b15      	subs	r3, #21
 80099aa:	089b      	lsrs	r3, r3, #2
 80099ac:	3301      	adds	r3, #1
 80099ae:	009b      	lsls	r3, r3, #2
 80099b0:	9901      	ldr	r1, [sp, #4]
 80099b2:	18cd      	adds	r5, r1, r3
 80099b4:	9905      	ldr	r1, [sp, #20]
 80099b6:	002e      	movs	r6, r5
 80099b8:	18cb      	adds	r3, r1, r3
 80099ba:	469c      	mov	ip, r3
 80099bc:	9902      	ldr	r1, [sp, #8]
 80099be:	428e      	cmp	r6, r1
 80099c0:	d310      	bcc.n	80099e4 <__mdiff+0x100>
 80099c2:	9e02      	ldr	r6, [sp, #8]
 80099c4:	1ee9      	subs	r1, r5, #3
 80099c6:	2400      	movs	r4, #0
 80099c8:	428e      	cmp	r6, r1
 80099ca:	d304      	bcc.n	80099d6 <__mdiff+0xf2>
 80099cc:	0031      	movs	r1, r6
 80099ce:	3103      	adds	r1, #3
 80099d0:	1b49      	subs	r1, r1, r5
 80099d2:	0889      	lsrs	r1, r1, #2
 80099d4:	008c      	lsls	r4, r1, #2
 80099d6:	191b      	adds	r3, r3, r4
 80099d8:	3b04      	subs	r3, #4
 80099da:	6819      	ldr	r1, [r3, #0]
 80099dc:	2900      	cmp	r1, #0
 80099de:	d00f      	beq.n	8009a00 <__mdiff+0x11c>
 80099e0:	6110      	str	r0, [r2, #16]
 80099e2:	e798      	b.n	8009916 <__mdiff+0x32>
 80099e4:	ce02      	ldmia	r6!, {r1}
 80099e6:	b28c      	uxth	r4, r1
 80099e8:	19e4      	adds	r4, r4, r7
 80099ea:	0c0f      	lsrs	r7, r1, #16
 80099ec:	1421      	asrs	r1, r4, #16
 80099ee:	1879      	adds	r1, r7, r1
 80099f0:	b2a4      	uxth	r4, r4
 80099f2:	140f      	asrs	r7, r1, #16
 80099f4:	0409      	lsls	r1, r1, #16
 80099f6:	4321      	orrs	r1, r4
 80099f8:	4664      	mov	r4, ip
 80099fa:	c402      	stmia	r4!, {r1}
 80099fc:	46a4      	mov	ip, r4
 80099fe:	e7dd      	b.n	80099bc <__mdiff+0xd8>
 8009a00:	3801      	subs	r0, #1
 8009a02:	e7e9      	b.n	80099d8 <__mdiff+0xf4>
 8009a04:	0800ccda 	.word	0x0800ccda
 8009a08:	0800cceb 	.word	0x0800cceb
 8009a0c:	00000237 	.word	0x00000237
 8009a10:	00000245 	.word	0x00000245

08009a14 <__d2b>:
 8009a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a16:	2101      	movs	r1, #1
 8009a18:	0014      	movs	r4, r2
 8009a1a:	001d      	movs	r5, r3
 8009a1c:	9f08      	ldr	r7, [sp, #32]
 8009a1e:	f7ff fcbf 	bl	80093a0 <_Balloc>
 8009a22:	1e06      	subs	r6, r0, #0
 8009a24:	d105      	bne.n	8009a32 <__d2b+0x1e>
 8009a26:	0032      	movs	r2, r6
 8009a28:	4b24      	ldr	r3, [pc, #144]	; (8009abc <__d2b+0xa8>)
 8009a2a:	4825      	ldr	r0, [pc, #148]	; (8009ac0 <__d2b+0xac>)
 8009a2c:	4925      	ldr	r1, [pc, #148]	; (8009ac4 <__d2b+0xb0>)
 8009a2e:	f000 fa8d 	bl	8009f4c <__assert_func>
 8009a32:	032b      	lsls	r3, r5, #12
 8009a34:	006d      	lsls	r5, r5, #1
 8009a36:	0b1b      	lsrs	r3, r3, #12
 8009a38:	0d6d      	lsrs	r5, r5, #21
 8009a3a:	d125      	bne.n	8009a88 <__d2b+0x74>
 8009a3c:	9301      	str	r3, [sp, #4]
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	d028      	beq.n	8009a94 <__d2b+0x80>
 8009a42:	4668      	mov	r0, sp
 8009a44:	9400      	str	r4, [sp, #0]
 8009a46:	f7ff fd71 	bl	800952c <__lo0bits>
 8009a4a:	9b01      	ldr	r3, [sp, #4]
 8009a4c:	9900      	ldr	r1, [sp, #0]
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	d01e      	beq.n	8009a90 <__d2b+0x7c>
 8009a52:	2220      	movs	r2, #32
 8009a54:	001c      	movs	r4, r3
 8009a56:	1a12      	subs	r2, r2, r0
 8009a58:	4094      	lsls	r4, r2
 8009a5a:	0022      	movs	r2, r4
 8009a5c:	40c3      	lsrs	r3, r0
 8009a5e:	430a      	orrs	r2, r1
 8009a60:	6172      	str	r2, [r6, #20]
 8009a62:	9301      	str	r3, [sp, #4]
 8009a64:	9c01      	ldr	r4, [sp, #4]
 8009a66:	61b4      	str	r4, [r6, #24]
 8009a68:	1e63      	subs	r3, r4, #1
 8009a6a:	419c      	sbcs	r4, r3
 8009a6c:	3401      	adds	r4, #1
 8009a6e:	6134      	str	r4, [r6, #16]
 8009a70:	2d00      	cmp	r5, #0
 8009a72:	d017      	beq.n	8009aa4 <__d2b+0x90>
 8009a74:	2435      	movs	r4, #53	; 0x35
 8009a76:	4b14      	ldr	r3, [pc, #80]	; (8009ac8 <__d2b+0xb4>)
 8009a78:	18ed      	adds	r5, r5, r3
 8009a7a:	182d      	adds	r5, r5, r0
 8009a7c:	603d      	str	r5, [r7, #0]
 8009a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a80:	1a24      	subs	r4, r4, r0
 8009a82:	601c      	str	r4, [r3, #0]
 8009a84:	0030      	movs	r0, r6
 8009a86:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009a88:	2280      	movs	r2, #128	; 0x80
 8009a8a:	0352      	lsls	r2, r2, #13
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	e7d5      	b.n	8009a3c <__d2b+0x28>
 8009a90:	6171      	str	r1, [r6, #20]
 8009a92:	e7e7      	b.n	8009a64 <__d2b+0x50>
 8009a94:	a801      	add	r0, sp, #4
 8009a96:	f7ff fd49 	bl	800952c <__lo0bits>
 8009a9a:	9b01      	ldr	r3, [sp, #4]
 8009a9c:	2401      	movs	r4, #1
 8009a9e:	6173      	str	r3, [r6, #20]
 8009aa0:	3020      	adds	r0, #32
 8009aa2:	e7e4      	b.n	8009a6e <__d2b+0x5a>
 8009aa4:	4b09      	ldr	r3, [pc, #36]	; (8009acc <__d2b+0xb8>)
 8009aa6:	18c0      	adds	r0, r0, r3
 8009aa8:	4b09      	ldr	r3, [pc, #36]	; (8009ad0 <__d2b+0xbc>)
 8009aaa:	6038      	str	r0, [r7, #0]
 8009aac:	18e3      	adds	r3, r4, r3
 8009aae:	009b      	lsls	r3, r3, #2
 8009ab0:	18f3      	adds	r3, r6, r3
 8009ab2:	6958      	ldr	r0, [r3, #20]
 8009ab4:	f7ff fd20 	bl	80094f8 <__hi0bits>
 8009ab8:	0164      	lsls	r4, r4, #5
 8009aba:	e7e0      	b.n	8009a7e <__d2b+0x6a>
 8009abc:	0800ccda 	.word	0x0800ccda
 8009ac0:	0800cceb 	.word	0x0800cceb
 8009ac4:	0000030f 	.word	0x0000030f
 8009ac8:	fffffbcd 	.word	0xfffffbcd
 8009acc:	fffffbce 	.word	0xfffffbce
 8009ad0:	3fffffff 	.word	0x3fffffff

08009ad4 <__ssputs_r>:
 8009ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ad6:	b085      	sub	sp, #20
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	9203      	str	r2, [sp, #12]
 8009adc:	688e      	ldr	r6, [r1, #8]
 8009ade:	9a01      	ldr	r2, [sp, #4]
 8009ae0:	0007      	movs	r7, r0
 8009ae2:	000c      	movs	r4, r1
 8009ae4:	680b      	ldr	r3, [r1, #0]
 8009ae6:	4296      	cmp	r6, r2
 8009ae8:	d831      	bhi.n	8009b4e <__ssputs_r+0x7a>
 8009aea:	898a      	ldrh	r2, [r1, #12]
 8009aec:	2190      	movs	r1, #144	; 0x90
 8009aee:	00c9      	lsls	r1, r1, #3
 8009af0:	420a      	tst	r2, r1
 8009af2:	d029      	beq.n	8009b48 <__ssputs_r+0x74>
 8009af4:	2003      	movs	r0, #3
 8009af6:	6921      	ldr	r1, [r4, #16]
 8009af8:	1a5b      	subs	r3, r3, r1
 8009afa:	9302      	str	r3, [sp, #8]
 8009afc:	6963      	ldr	r3, [r4, #20]
 8009afe:	4343      	muls	r3, r0
 8009b00:	0fdd      	lsrs	r5, r3, #31
 8009b02:	18ed      	adds	r5, r5, r3
 8009b04:	9b01      	ldr	r3, [sp, #4]
 8009b06:	9802      	ldr	r0, [sp, #8]
 8009b08:	3301      	adds	r3, #1
 8009b0a:	181b      	adds	r3, r3, r0
 8009b0c:	106d      	asrs	r5, r5, #1
 8009b0e:	42ab      	cmp	r3, r5
 8009b10:	d900      	bls.n	8009b14 <__ssputs_r+0x40>
 8009b12:	001d      	movs	r5, r3
 8009b14:	0552      	lsls	r2, r2, #21
 8009b16:	d529      	bpl.n	8009b6c <__ssputs_r+0x98>
 8009b18:	0029      	movs	r1, r5
 8009b1a:	0038      	movs	r0, r7
 8009b1c:	f7ff fbae 	bl	800927c <_malloc_r>
 8009b20:	1e06      	subs	r6, r0, #0
 8009b22:	d02d      	beq.n	8009b80 <__ssputs_r+0xac>
 8009b24:	9a02      	ldr	r2, [sp, #8]
 8009b26:	6921      	ldr	r1, [r4, #16]
 8009b28:	f7fe fc8c 	bl	8008444 <memcpy>
 8009b2c:	89a2      	ldrh	r2, [r4, #12]
 8009b2e:	4b19      	ldr	r3, [pc, #100]	; (8009b94 <__ssputs_r+0xc0>)
 8009b30:	401a      	ands	r2, r3
 8009b32:	2380      	movs	r3, #128	; 0x80
 8009b34:	4313      	orrs	r3, r2
 8009b36:	81a3      	strh	r3, [r4, #12]
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	6126      	str	r6, [r4, #16]
 8009b3c:	18f6      	adds	r6, r6, r3
 8009b3e:	6026      	str	r6, [r4, #0]
 8009b40:	6165      	str	r5, [r4, #20]
 8009b42:	9e01      	ldr	r6, [sp, #4]
 8009b44:	1aed      	subs	r5, r5, r3
 8009b46:	60a5      	str	r5, [r4, #8]
 8009b48:	9b01      	ldr	r3, [sp, #4]
 8009b4a:	429e      	cmp	r6, r3
 8009b4c:	d900      	bls.n	8009b50 <__ssputs_r+0x7c>
 8009b4e:	9e01      	ldr	r6, [sp, #4]
 8009b50:	0032      	movs	r2, r6
 8009b52:	9903      	ldr	r1, [sp, #12]
 8009b54:	6820      	ldr	r0, [r4, #0]
 8009b56:	f000 f9d4 	bl	8009f02 <memmove>
 8009b5a:	2000      	movs	r0, #0
 8009b5c:	68a3      	ldr	r3, [r4, #8]
 8009b5e:	1b9b      	subs	r3, r3, r6
 8009b60:	60a3      	str	r3, [r4, #8]
 8009b62:	6823      	ldr	r3, [r4, #0]
 8009b64:	199b      	adds	r3, r3, r6
 8009b66:	6023      	str	r3, [r4, #0]
 8009b68:	b005      	add	sp, #20
 8009b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b6c:	002a      	movs	r2, r5
 8009b6e:	0038      	movs	r0, r7
 8009b70:	f000 fa49 	bl	800a006 <_realloc_r>
 8009b74:	1e06      	subs	r6, r0, #0
 8009b76:	d1df      	bne.n	8009b38 <__ssputs_r+0x64>
 8009b78:	0038      	movs	r0, r7
 8009b7a:	6921      	ldr	r1, [r4, #16]
 8009b7c:	f7ff fb08 	bl	8009190 <_free_r>
 8009b80:	230c      	movs	r3, #12
 8009b82:	2001      	movs	r0, #1
 8009b84:	603b      	str	r3, [r7, #0]
 8009b86:	89a2      	ldrh	r2, [r4, #12]
 8009b88:	3334      	adds	r3, #52	; 0x34
 8009b8a:	4313      	orrs	r3, r2
 8009b8c:	81a3      	strh	r3, [r4, #12]
 8009b8e:	4240      	negs	r0, r0
 8009b90:	e7ea      	b.n	8009b68 <__ssputs_r+0x94>
 8009b92:	46c0      	nop			; (mov r8, r8)
 8009b94:	fffffb7f 	.word	0xfffffb7f

08009b98 <_svfiprintf_r>:
 8009b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b9a:	b0a1      	sub	sp, #132	; 0x84
 8009b9c:	9003      	str	r0, [sp, #12]
 8009b9e:	001d      	movs	r5, r3
 8009ba0:	898b      	ldrh	r3, [r1, #12]
 8009ba2:	000f      	movs	r7, r1
 8009ba4:	0016      	movs	r6, r2
 8009ba6:	061b      	lsls	r3, r3, #24
 8009ba8:	d511      	bpl.n	8009bce <_svfiprintf_r+0x36>
 8009baa:	690b      	ldr	r3, [r1, #16]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d10e      	bne.n	8009bce <_svfiprintf_r+0x36>
 8009bb0:	2140      	movs	r1, #64	; 0x40
 8009bb2:	f7ff fb63 	bl	800927c <_malloc_r>
 8009bb6:	6038      	str	r0, [r7, #0]
 8009bb8:	6138      	str	r0, [r7, #16]
 8009bba:	2800      	cmp	r0, #0
 8009bbc:	d105      	bne.n	8009bca <_svfiprintf_r+0x32>
 8009bbe:	230c      	movs	r3, #12
 8009bc0:	9a03      	ldr	r2, [sp, #12]
 8009bc2:	3801      	subs	r0, #1
 8009bc4:	6013      	str	r3, [r2, #0]
 8009bc6:	b021      	add	sp, #132	; 0x84
 8009bc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bca:	2340      	movs	r3, #64	; 0x40
 8009bcc:	617b      	str	r3, [r7, #20]
 8009bce:	2300      	movs	r3, #0
 8009bd0:	ac08      	add	r4, sp, #32
 8009bd2:	6163      	str	r3, [r4, #20]
 8009bd4:	3320      	adds	r3, #32
 8009bd6:	7663      	strb	r3, [r4, #25]
 8009bd8:	3310      	adds	r3, #16
 8009bda:	76a3      	strb	r3, [r4, #26]
 8009bdc:	9507      	str	r5, [sp, #28]
 8009bde:	0035      	movs	r5, r6
 8009be0:	782b      	ldrb	r3, [r5, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d001      	beq.n	8009bea <_svfiprintf_r+0x52>
 8009be6:	2b25      	cmp	r3, #37	; 0x25
 8009be8:	d148      	bne.n	8009c7c <_svfiprintf_r+0xe4>
 8009bea:	1bab      	subs	r3, r5, r6
 8009bec:	9305      	str	r3, [sp, #20]
 8009bee:	42b5      	cmp	r5, r6
 8009bf0:	d00b      	beq.n	8009c0a <_svfiprintf_r+0x72>
 8009bf2:	0032      	movs	r2, r6
 8009bf4:	0039      	movs	r1, r7
 8009bf6:	9803      	ldr	r0, [sp, #12]
 8009bf8:	f7ff ff6c 	bl	8009ad4 <__ssputs_r>
 8009bfc:	3001      	adds	r0, #1
 8009bfe:	d100      	bne.n	8009c02 <_svfiprintf_r+0x6a>
 8009c00:	e0af      	b.n	8009d62 <_svfiprintf_r+0x1ca>
 8009c02:	6963      	ldr	r3, [r4, #20]
 8009c04:	9a05      	ldr	r2, [sp, #20]
 8009c06:	189b      	adds	r3, r3, r2
 8009c08:	6163      	str	r3, [r4, #20]
 8009c0a:	782b      	ldrb	r3, [r5, #0]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d100      	bne.n	8009c12 <_svfiprintf_r+0x7a>
 8009c10:	e0a7      	b.n	8009d62 <_svfiprintf_r+0x1ca>
 8009c12:	2201      	movs	r2, #1
 8009c14:	2300      	movs	r3, #0
 8009c16:	4252      	negs	r2, r2
 8009c18:	6062      	str	r2, [r4, #4]
 8009c1a:	a904      	add	r1, sp, #16
 8009c1c:	3254      	adds	r2, #84	; 0x54
 8009c1e:	1852      	adds	r2, r2, r1
 8009c20:	1c6e      	adds	r6, r5, #1
 8009c22:	6023      	str	r3, [r4, #0]
 8009c24:	60e3      	str	r3, [r4, #12]
 8009c26:	60a3      	str	r3, [r4, #8]
 8009c28:	7013      	strb	r3, [r2, #0]
 8009c2a:	65a3      	str	r3, [r4, #88]	; 0x58
 8009c2c:	4b55      	ldr	r3, [pc, #340]	; (8009d84 <_svfiprintf_r+0x1ec>)
 8009c2e:	2205      	movs	r2, #5
 8009c30:	0018      	movs	r0, r3
 8009c32:	7831      	ldrb	r1, [r6, #0]
 8009c34:	9305      	str	r3, [sp, #20]
 8009c36:	f7fe fbfa 	bl	800842e <memchr>
 8009c3a:	1c75      	adds	r5, r6, #1
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	d11f      	bne.n	8009c80 <_svfiprintf_r+0xe8>
 8009c40:	6822      	ldr	r2, [r4, #0]
 8009c42:	06d3      	lsls	r3, r2, #27
 8009c44:	d504      	bpl.n	8009c50 <_svfiprintf_r+0xb8>
 8009c46:	2353      	movs	r3, #83	; 0x53
 8009c48:	a904      	add	r1, sp, #16
 8009c4a:	185b      	adds	r3, r3, r1
 8009c4c:	2120      	movs	r1, #32
 8009c4e:	7019      	strb	r1, [r3, #0]
 8009c50:	0713      	lsls	r3, r2, #28
 8009c52:	d504      	bpl.n	8009c5e <_svfiprintf_r+0xc6>
 8009c54:	2353      	movs	r3, #83	; 0x53
 8009c56:	a904      	add	r1, sp, #16
 8009c58:	185b      	adds	r3, r3, r1
 8009c5a:	212b      	movs	r1, #43	; 0x2b
 8009c5c:	7019      	strb	r1, [r3, #0]
 8009c5e:	7833      	ldrb	r3, [r6, #0]
 8009c60:	2b2a      	cmp	r3, #42	; 0x2a
 8009c62:	d016      	beq.n	8009c92 <_svfiprintf_r+0xfa>
 8009c64:	0035      	movs	r5, r6
 8009c66:	2100      	movs	r1, #0
 8009c68:	200a      	movs	r0, #10
 8009c6a:	68e3      	ldr	r3, [r4, #12]
 8009c6c:	782a      	ldrb	r2, [r5, #0]
 8009c6e:	1c6e      	adds	r6, r5, #1
 8009c70:	3a30      	subs	r2, #48	; 0x30
 8009c72:	2a09      	cmp	r2, #9
 8009c74:	d94e      	bls.n	8009d14 <_svfiprintf_r+0x17c>
 8009c76:	2900      	cmp	r1, #0
 8009c78:	d111      	bne.n	8009c9e <_svfiprintf_r+0x106>
 8009c7a:	e017      	b.n	8009cac <_svfiprintf_r+0x114>
 8009c7c:	3501      	adds	r5, #1
 8009c7e:	e7af      	b.n	8009be0 <_svfiprintf_r+0x48>
 8009c80:	9b05      	ldr	r3, [sp, #20]
 8009c82:	6822      	ldr	r2, [r4, #0]
 8009c84:	1ac0      	subs	r0, r0, r3
 8009c86:	2301      	movs	r3, #1
 8009c88:	4083      	lsls	r3, r0
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	002e      	movs	r6, r5
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	e7cc      	b.n	8009c2c <_svfiprintf_r+0x94>
 8009c92:	9b07      	ldr	r3, [sp, #28]
 8009c94:	1d19      	adds	r1, r3, #4
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	9107      	str	r1, [sp, #28]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	db01      	blt.n	8009ca2 <_svfiprintf_r+0x10a>
 8009c9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ca0:	e004      	b.n	8009cac <_svfiprintf_r+0x114>
 8009ca2:	425b      	negs	r3, r3
 8009ca4:	60e3      	str	r3, [r4, #12]
 8009ca6:	2302      	movs	r3, #2
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	6023      	str	r3, [r4, #0]
 8009cac:	782b      	ldrb	r3, [r5, #0]
 8009cae:	2b2e      	cmp	r3, #46	; 0x2e
 8009cb0:	d10a      	bne.n	8009cc8 <_svfiprintf_r+0x130>
 8009cb2:	786b      	ldrb	r3, [r5, #1]
 8009cb4:	2b2a      	cmp	r3, #42	; 0x2a
 8009cb6:	d135      	bne.n	8009d24 <_svfiprintf_r+0x18c>
 8009cb8:	9b07      	ldr	r3, [sp, #28]
 8009cba:	3502      	adds	r5, #2
 8009cbc:	1d1a      	adds	r2, r3, #4
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	9207      	str	r2, [sp, #28]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	db2b      	blt.n	8009d1e <_svfiprintf_r+0x186>
 8009cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc8:	4e2f      	ldr	r6, [pc, #188]	; (8009d88 <_svfiprintf_r+0x1f0>)
 8009cca:	2203      	movs	r2, #3
 8009ccc:	0030      	movs	r0, r6
 8009cce:	7829      	ldrb	r1, [r5, #0]
 8009cd0:	f7fe fbad 	bl	800842e <memchr>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d006      	beq.n	8009ce6 <_svfiprintf_r+0x14e>
 8009cd8:	2340      	movs	r3, #64	; 0x40
 8009cda:	1b80      	subs	r0, r0, r6
 8009cdc:	4083      	lsls	r3, r0
 8009cde:	6822      	ldr	r2, [r4, #0]
 8009ce0:	3501      	adds	r5, #1
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	6023      	str	r3, [r4, #0]
 8009ce6:	7829      	ldrb	r1, [r5, #0]
 8009ce8:	2206      	movs	r2, #6
 8009cea:	4828      	ldr	r0, [pc, #160]	; (8009d8c <_svfiprintf_r+0x1f4>)
 8009cec:	1c6e      	adds	r6, r5, #1
 8009cee:	7621      	strb	r1, [r4, #24]
 8009cf0:	f7fe fb9d 	bl	800842e <memchr>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d03c      	beq.n	8009d72 <_svfiprintf_r+0x1da>
 8009cf8:	4b25      	ldr	r3, [pc, #148]	; (8009d90 <_svfiprintf_r+0x1f8>)
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d125      	bne.n	8009d4a <_svfiprintf_r+0x1b2>
 8009cfe:	2207      	movs	r2, #7
 8009d00:	9b07      	ldr	r3, [sp, #28]
 8009d02:	3307      	adds	r3, #7
 8009d04:	4393      	bics	r3, r2
 8009d06:	3308      	adds	r3, #8
 8009d08:	9307      	str	r3, [sp, #28]
 8009d0a:	6963      	ldr	r3, [r4, #20]
 8009d0c:	9a04      	ldr	r2, [sp, #16]
 8009d0e:	189b      	adds	r3, r3, r2
 8009d10:	6163      	str	r3, [r4, #20]
 8009d12:	e764      	b.n	8009bde <_svfiprintf_r+0x46>
 8009d14:	4343      	muls	r3, r0
 8009d16:	0035      	movs	r5, r6
 8009d18:	2101      	movs	r1, #1
 8009d1a:	189b      	adds	r3, r3, r2
 8009d1c:	e7a6      	b.n	8009c6c <_svfiprintf_r+0xd4>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	425b      	negs	r3, r3
 8009d22:	e7d0      	b.n	8009cc6 <_svfiprintf_r+0x12e>
 8009d24:	2300      	movs	r3, #0
 8009d26:	200a      	movs	r0, #10
 8009d28:	001a      	movs	r2, r3
 8009d2a:	3501      	adds	r5, #1
 8009d2c:	6063      	str	r3, [r4, #4]
 8009d2e:	7829      	ldrb	r1, [r5, #0]
 8009d30:	1c6e      	adds	r6, r5, #1
 8009d32:	3930      	subs	r1, #48	; 0x30
 8009d34:	2909      	cmp	r1, #9
 8009d36:	d903      	bls.n	8009d40 <_svfiprintf_r+0x1a8>
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d0c5      	beq.n	8009cc8 <_svfiprintf_r+0x130>
 8009d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8009d3e:	e7c3      	b.n	8009cc8 <_svfiprintf_r+0x130>
 8009d40:	4342      	muls	r2, r0
 8009d42:	0035      	movs	r5, r6
 8009d44:	2301      	movs	r3, #1
 8009d46:	1852      	adds	r2, r2, r1
 8009d48:	e7f1      	b.n	8009d2e <_svfiprintf_r+0x196>
 8009d4a:	aa07      	add	r2, sp, #28
 8009d4c:	9200      	str	r2, [sp, #0]
 8009d4e:	0021      	movs	r1, r4
 8009d50:	003a      	movs	r2, r7
 8009d52:	4b10      	ldr	r3, [pc, #64]	; (8009d94 <_svfiprintf_r+0x1fc>)
 8009d54:	9803      	ldr	r0, [sp, #12]
 8009d56:	f7fd fddd 	bl	8007914 <_printf_float>
 8009d5a:	9004      	str	r0, [sp, #16]
 8009d5c:	9b04      	ldr	r3, [sp, #16]
 8009d5e:	3301      	adds	r3, #1
 8009d60:	d1d3      	bne.n	8009d0a <_svfiprintf_r+0x172>
 8009d62:	89bb      	ldrh	r3, [r7, #12]
 8009d64:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009d66:	065b      	lsls	r3, r3, #25
 8009d68:	d400      	bmi.n	8009d6c <_svfiprintf_r+0x1d4>
 8009d6a:	e72c      	b.n	8009bc6 <_svfiprintf_r+0x2e>
 8009d6c:	2001      	movs	r0, #1
 8009d6e:	4240      	negs	r0, r0
 8009d70:	e729      	b.n	8009bc6 <_svfiprintf_r+0x2e>
 8009d72:	aa07      	add	r2, sp, #28
 8009d74:	9200      	str	r2, [sp, #0]
 8009d76:	0021      	movs	r1, r4
 8009d78:	003a      	movs	r2, r7
 8009d7a:	4b06      	ldr	r3, [pc, #24]	; (8009d94 <_svfiprintf_r+0x1fc>)
 8009d7c:	9803      	ldr	r0, [sp, #12]
 8009d7e:	f7fe f88f 	bl	8007ea0 <_printf_i>
 8009d82:	e7ea      	b.n	8009d5a <_svfiprintf_r+0x1c2>
 8009d84:	0800ce44 	.word	0x0800ce44
 8009d88:	0800ce4a 	.word	0x0800ce4a
 8009d8c:	0800ce4e 	.word	0x0800ce4e
 8009d90:	08007915 	.word	0x08007915
 8009d94:	08009ad5 	.word	0x08009ad5

08009d98 <__sflush_r>:
 8009d98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d9a:	898b      	ldrh	r3, [r1, #12]
 8009d9c:	0005      	movs	r5, r0
 8009d9e:	000c      	movs	r4, r1
 8009da0:	071a      	lsls	r2, r3, #28
 8009da2:	d45c      	bmi.n	8009e5e <__sflush_r+0xc6>
 8009da4:	684a      	ldr	r2, [r1, #4]
 8009da6:	2a00      	cmp	r2, #0
 8009da8:	dc04      	bgt.n	8009db4 <__sflush_r+0x1c>
 8009daa:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8009dac:	2a00      	cmp	r2, #0
 8009dae:	dc01      	bgt.n	8009db4 <__sflush_r+0x1c>
 8009db0:	2000      	movs	r0, #0
 8009db2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009db4:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009db6:	2f00      	cmp	r7, #0
 8009db8:	d0fa      	beq.n	8009db0 <__sflush_r+0x18>
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2080      	movs	r0, #128	; 0x80
 8009dbe:	682e      	ldr	r6, [r5, #0]
 8009dc0:	602a      	str	r2, [r5, #0]
 8009dc2:	001a      	movs	r2, r3
 8009dc4:	0140      	lsls	r0, r0, #5
 8009dc6:	6a21      	ldr	r1, [r4, #32]
 8009dc8:	4002      	ands	r2, r0
 8009dca:	4203      	tst	r3, r0
 8009dcc:	d034      	beq.n	8009e38 <__sflush_r+0xa0>
 8009dce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009dd0:	89a3      	ldrh	r3, [r4, #12]
 8009dd2:	075b      	lsls	r3, r3, #29
 8009dd4:	d506      	bpl.n	8009de4 <__sflush_r+0x4c>
 8009dd6:	6863      	ldr	r3, [r4, #4]
 8009dd8:	1ac0      	subs	r0, r0, r3
 8009dda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d001      	beq.n	8009de4 <__sflush_r+0x4c>
 8009de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009de2:	1ac0      	subs	r0, r0, r3
 8009de4:	0002      	movs	r2, r0
 8009de6:	2300      	movs	r3, #0
 8009de8:	0028      	movs	r0, r5
 8009dea:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8009dec:	6a21      	ldr	r1, [r4, #32]
 8009dee:	47b8      	blx	r7
 8009df0:	89a2      	ldrh	r2, [r4, #12]
 8009df2:	1c43      	adds	r3, r0, #1
 8009df4:	d106      	bne.n	8009e04 <__sflush_r+0x6c>
 8009df6:	6829      	ldr	r1, [r5, #0]
 8009df8:	291d      	cmp	r1, #29
 8009dfa:	d82c      	bhi.n	8009e56 <__sflush_r+0xbe>
 8009dfc:	4b2a      	ldr	r3, [pc, #168]	; (8009ea8 <__sflush_r+0x110>)
 8009dfe:	410b      	asrs	r3, r1
 8009e00:	07db      	lsls	r3, r3, #31
 8009e02:	d428      	bmi.n	8009e56 <__sflush_r+0xbe>
 8009e04:	2300      	movs	r3, #0
 8009e06:	6063      	str	r3, [r4, #4]
 8009e08:	6923      	ldr	r3, [r4, #16]
 8009e0a:	6023      	str	r3, [r4, #0]
 8009e0c:	04d2      	lsls	r2, r2, #19
 8009e0e:	d505      	bpl.n	8009e1c <__sflush_r+0x84>
 8009e10:	1c43      	adds	r3, r0, #1
 8009e12:	d102      	bne.n	8009e1a <__sflush_r+0x82>
 8009e14:	682b      	ldr	r3, [r5, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d100      	bne.n	8009e1c <__sflush_r+0x84>
 8009e1a:	6560      	str	r0, [r4, #84]	; 0x54
 8009e1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009e1e:	602e      	str	r6, [r5, #0]
 8009e20:	2900      	cmp	r1, #0
 8009e22:	d0c5      	beq.n	8009db0 <__sflush_r+0x18>
 8009e24:	0023      	movs	r3, r4
 8009e26:	3344      	adds	r3, #68	; 0x44
 8009e28:	4299      	cmp	r1, r3
 8009e2a:	d002      	beq.n	8009e32 <__sflush_r+0x9a>
 8009e2c:	0028      	movs	r0, r5
 8009e2e:	f7ff f9af 	bl	8009190 <_free_r>
 8009e32:	2000      	movs	r0, #0
 8009e34:	6360      	str	r0, [r4, #52]	; 0x34
 8009e36:	e7bc      	b.n	8009db2 <__sflush_r+0x1a>
 8009e38:	2301      	movs	r3, #1
 8009e3a:	0028      	movs	r0, r5
 8009e3c:	47b8      	blx	r7
 8009e3e:	1c43      	adds	r3, r0, #1
 8009e40:	d1c6      	bne.n	8009dd0 <__sflush_r+0x38>
 8009e42:	682b      	ldr	r3, [r5, #0]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d0c3      	beq.n	8009dd0 <__sflush_r+0x38>
 8009e48:	2b1d      	cmp	r3, #29
 8009e4a:	d001      	beq.n	8009e50 <__sflush_r+0xb8>
 8009e4c:	2b16      	cmp	r3, #22
 8009e4e:	d101      	bne.n	8009e54 <__sflush_r+0xbc>
 8009e50:	602e      	str	r6, [r5, #0]
 8009e52:	e7ad      	b.n	8009db0 <__sflush_r+0x18>
 8009e54:	89a2      	ldrh	r2, [r4, #12]
 8009e56:	2340      	movs	r3, #64	; 0x40
 8009e58:	4313      	orrs	r3, r2
 8009e5a:	81a3      	strh	r3, [r4, #12]
 8009e5c:	e7a9      	b.n	8009db2 <__sflush_r+0x1a>
 8009e5e:	690e      	ldr	r6, [r1, #16]
 8009e60:	2e00      	cmp	r6, #0
 8009e62:	d0a5      	beq.n	8009db0 <__sflush_r+0x18>
 8009e64:	680f      	ldr	r7, [r1, #0]
 8009e66:	600e      	str	r6, [r1, #0]
 8009e68:	1bba      	subs	r2, r7, r6
 8009e6a:	9201      	str	r2, [sp, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	079b      	lsls	r3, r3, #30
 8009e70:	d100      	bne.n	8009e74 <__sflush_r+0xdc>
 8009e72:	694a      	ldr	r2, [r1, #20]
 8009e74:	60a2      	str	r2, [r4, #8]
 8009e76:	9b01      	ldr	r3, [sp, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	dd99      	ble.n	8009db0 <__sflush_r+0x18>
 8009e7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009e7e:	0032      	movs	r2, r6
 8009e80:	001f      	movs	r7, r3
 8009e82:	0028      	movs	r0, r5
 8009e84:	9b01      	ldr	r3, [sp, #4]
 8009e86:	6a21      	ldr	r1, [r4, #32]
 8009e88:	47b8      	blx	r7
 8009e8a:	2800      	cmp	r0, #0
 8009e8c:	dc06      	bgt.n	8009e9c <__sflush_r+0x104>
 8009e8e:	2340      	movs	r3, #64	; 0x40
 8009e90:	2001      	movs	r0, #1
 8009e92:	89a2      	ldrh	r2, [r4, #12]
 8009e94:	4240      	negs	r0, r0
 8009e96:	4313      	orrs	r3, r2
 8009e98:	81a3      	strh	r3, [r4, #12]
 8009e9a:	e78a      	b.n	8009db2 <__sflush_r+0x1a>
 8009e9c:	9b01      	ldr	r3, [sp, #4]
 8009e9e:	1836      	adds	r6, r6, r0
 8009ea0:	1a1b      	subs	r3, r3, r0
 8009ea2:	9301      	str	r3, [sp, #4]
 8009ea4:	e7e7      	b.n	8009e76 <__sflush_r+0xde>
 8009ea6:	46c0      	nop			; (mov r8, r8)
 8009ea8:	dfbffffe 	.word	0xdfbffffe

08009eac <_fflush_r>:
 8009eac:	690b      	ldr	r3, [r1, #16]
 8009eae:	b570      	push	{r4, r5, r6, lr}
 8009eb0:	0005      	movs	r5, r0
 8009eb2:	000c      	movs	r4, r1
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d102      	bne.n	8009ebe <_fflush_r+0x12>
 8009eb8:	2500      	movs	r5, #0
 8009eba:	0028      	movs	r0, r5
 8009ebc:	bd70      	pop	{r4, r5, r6, pc}
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	d004      	beq.n	8009ecc <_fflush_r+0x20>
 8009ec2:	6a03      	ldr	r3, [r0, #32]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d101      	bne.n	8009ecc <_fflush_r+0x20>
 8009ec8:	f7fe f98a 	bl	80081e0 <__sinit>
 8009ecc:	220c      	movs	r2, #12
 8009ece:	5ea3      	ldrsh	r3, [r4, r2]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d0f1      	beq.n	8009eb8 <_fflush_r+0xc>
 8009ed4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009ed6:	07d2      	lsls	r2, r2, #31
 8009ed8:	d404      	bmi.n	8009ee4 <_fflush_r+0x38>
 8009eda:	059b      	lsls	r3, r3, #22
 8009edc:	d402      	bmi.n	8009ee4 <_fflush_r+0x38>
 8009ede:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ee0:	f7fe faa3 	bl	800842a <__retarget_lock_acquire_recursive>
 8009ee4:	0028      	movs	r0, r5
 8009ee6:	0021      	movs	r1, r4
 8009ee8:	f7ff ff56 	bl	8009d98 <__sflush_r>
 8009eec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009eee:	0005      	movs	r5, r0
 8009ef0:	07db      	lsls	r3, r3, #31
 8009ef2:	d4e2      	bmi.n	8009eba <_fflush_r+0xe>
 8009ef4:	89a3      	ldrh	r3, [r4, #12]
 8009ef6:	059b      	lsls	r3, r3, #22
 8009ef8:	d4df      	bmi.n	8009eba <_fflush_r+0xe>
 8009efa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009efc:	f7fe fa96 	bl	800842c <__retarget_lock_release_recursive>
 8009f00:	e7db      	b.n	8009eba <_fflush_r+0xe>

08009f02 <memmove>:
 8009f02:	b510      	push	{r4, lr}
 8009f04:	4288      	cmp	r0, r1
 8009f06:	d902      	bls.n	8009f0e <memmove+0xc>
 8009f08:	188b      	adds	r3, r1, r2
 8009f0a:	4298      	cmp	r0, r3
 8009f0c:	d303      	bcc.n	8009f16 <memmove+0x14>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	e007      	b.n	8009f22 <memmove+0x20>
 8009f12:	5c8b      	ldrb	r3, [r1, r2]
 8009f14:	5483      	strb	r3, [r0, r2]
 8009f16:	3a01      	subs	r2, #1
 8009f18:	d2fb      	bcs.n	8009f12 <memmove+0x10>
 8009f1a:	bd10      	pop	{r4, pc}
 8009f1c:	5ccc      	ldrb	r4, [r1, r3]
 8009f1e:	54c4      	strb	r4, [r0, r3]
 8009f20:	3301      	adds	r3, #1
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d1fa      	bne.n	8009f1c <memmove+0x1a>
 8009f26:	e7f8      	b.n	8009f1a <memmove+0x18>

08009f28 <_sbrk_r>:
 8009f28:	2300      	movs	r3, #0
 8009f2a:	b570      	push	{r4, r5, r6, lr}
 8009f2c:	4d06      	ldr	r5, [pc, #24]	; (8009f48 <_sbrk_r+0x20>)
 8009f2e:	0004      	movs	r4, r0
 8009f30:	0008      	movs	r0, r1
 8009f32:	602b      	str	r3, [r5, #0]
 8009f34:	f7fa fe0e 	bl	8004b54 <_sbrk>
 8009f38:	1c43      	adds	r3, r0, #1
 8009f3a:	d103      	bne.n	8009f44 <_sbrk_r+0x1c>
 8009f3c:	682b      	ldr	r3, [r5, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d000      	beq.n	8009f44 <_sbrk_r+0x1c>
 8009f42:	6023      	str	r3, [r4, #0]
 8009f44:	bd70      	pop	{r4, r5, r6, pc}
 8009f46:	46c0      	nop			; (mov r8, r8)
 8009f48:	2000099c 	.word	0x2000099c

08009f4c <__assert_func>:
 8009f4c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8009f4e:	0014      	movs	r4, r2
 8009f50:	001a      	movs	r2, r3
 8009f52:	4b09      	ldr	r3, [pc, #36]	; (8009f78 <__assert_func+0x2c>)
 8009f54:	0005      	movs	r5, r0
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	000e      	movs	r6, r1
 8009f5a:	68d8      	ldr	r0, [r3, #12]
 8009f5c:	4b07      	ldr	r3, [pc, #28]	; (8009f7c <__assert_func+0x30>)
 8009f5e:	2c00      	cmp	r4, #0
 8009f60:	d101      	bne.n	8009f66 <__assert_func+0x1a>
 8009f62:	4b07      	ldr	r3, [pc, #28]	; (8009f80 <__assert_func+0x34>)
 8009f64:	001c      	movs	r4, r3
 8009f66:	4907      	ldr	r1, [pc, #28]	; (8009f84 <__assert_func+0x38>)
 8009f68:	9301      	str	r3, [sp, #4]
 8009f6a:	9402      	str	r4, [sp, #8]
 8009f6c:	002b      	movs	r3, r5
 8009f6e:	9600      	str	r6, [sp, #0]
 8009f70:	f000 f886 	bl	800a080 <fiprintf>
 8009f74:	f000 f894 	bl	800a0a0 <abort>
 8009f78:	2000007c 	.word	0x2000007c
 8009f7c:	0800ce5f 	.word	0x0800ce5f
 8009f80:	0800ce9a 	.word	0x0800ce9a
 8009f84:	0800ce6c 	.word	0x0800ce6c

08009f88 <_calloc_r>:
 8009f88:	b570      	push	{r4, r5, r6, lr}
 8009f8a:	0c0b      	lsrs	r3, r1, #16
 8009f8c:	0c15      	lsrs	r5, r2, #16
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d11e      	bne.n	8009fd0 <_calloc_r+0x48>
 8009f92:	2d00      	cmp	r5, #0
 8009f94:	d10c      	bne.n	8009fb0 <_calloc_r+0x28>
 8009f96:	b289      	uxth	r1, r1
 8009f98:	b294      	uxth	r4, r2
 8009f9a:	434c      	muls	r4, r1
 8009f9c:	0021      	movs	r1, r4
 8009f9e:	f7ff f96d 	bl	800927c <_malloc_r>
 8009fa2:	1e05      	subs	r5, r0, #0
 8009fa4:	d01b      	beq.n	8009fde <_calloc_r+0x56>
 8009fa6:	0022      	movs	r2, r4
 8009fa8:	2100      	movs	r1, #0
 8009faa:	f7fe f9b9 	bl	8008320 <memset>
 8009fae:	e016      	b.n	8009fde <_calloc_r+0x56>
 8009fb0:	1c2b      	adds	r3, r5, #0
 8009fb2:	1c0c      	adds	r4, r1, #0
 8009fb4:	b289      	uxth	r1, r1
 8009fb6:	b292      	uxth	r2, r2
 8009fb8:	434a      	muls	r2, r1
 8009fba:	b2a1      	uxth	r1, r4
 8009fbc:	b29c      	uxth	r4, r3
 8009fbe:	434c      	muls	r4, r1
 8009fc0:	0c13      	lsrs	r3, r2, #16
 8009fc2:	18e4      	adds	r4, r4, r3
 8009fc4:	0c23      	lsrs	r3, r4, #16
 8009fc6:	d107      	bne.n	8009fd8 <_calloc_r+0x50>
 8009fc8:	0424      	lsls	r4, r4, #16
 8009fca:	b292      	uxth	r2, r2
 8009fcc:	4314      	orrs	r4, r2
 8009fce:	e7e5      	b.n	8009f9c <_calloc_r+0x14>
 8009fd0:	2d00      	cmp	r5, #0
 8009fd2:	d101      	bne.n	8009fd8 <_calloc_r+0x50>
 8009fd4:	1c14      	adds	r4, r2, #0
 8009fd6:	e7ed      	b.n	8009fb4 <_calloc_r+0x2c>
 8009fd8:	230c      	movs	r3, #12
 8009fda:	2500      	movs	r5, #0
 8009fdc:	6003      	str	r3, [r0, #0]
 8009fde:	0028      	movs	r0, r5
 8009fe0:	bd70      	pop	{r4, r5, r6, pc}

08009fe2 <__ascii_mbtowc>:
 8009fe2:	b082      	sub	sp, #8
 8009fe4:	2900      	cmp	r1, #0
 8009fe6:	d100      	bne.n	8009fea <__ascii_mbtowc+0x8>
 8009fe8:	a901      	add	r1, sp, #4
 8009fea:	1e10      	subs	r0, r2, #0
 8009fec:	d006      	beq.n	8009ffc <__ascii_mbtowc+0x1a>
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d006      	beq.n	800a000 <__ascii_mbtowc+0x1e>
 8009ff2:	7813      	ldrb	r3, [r2, #0]
 8009ff4:	600b      	str	r3, [r1, #0]
 8009ff6:	7810      	ldrb	r0, [r2, #0]
 8009ff8:	1e43      	subs	r3, r0, #1
 8009ffa:	4198      	sbcs	r0, r3
 8009ffc:	b002      	add	sp, #8
 8009ffe:	4770      	bx	lr
 800a000:	2002      	movs	r0, #2
 800a002:	4240      	negs	r0, r0
 800a004:	e7fa      	b.n	8009ffc <__ascii_mbtowc+0x1a>

0800a006 <_realloc_r>:
 800a006:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a008:	0007      	movs	r7, r0
 800a00a:	000e      	movs	r6, r1
 800a00c:	0014      	movs	r4, r2
 800a00e:	2900      	cmp	r1, #0
 800a010:	d105      	bne.n	800a01e <_realloc_r+0x18>
 800a012:	0011      	movs	r1, r2
 800a014:	f7ff f932 	bl	800927c <_malloc_r>
 800a018:	0005      	movs	r5, r0
 800a01a:	0028      	movs	r0, r5
 800a01c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a01e:	2a00      	cmp	r2, #0
 800a020:	d103      	bne.n	800a02a <_realloc_r+0x24>
 800a022:	f7ff f8b5 	bl	8009190 <_free_r>
 800a026:	0025      	movs	r5, r4
 800a028:	e7f7      	b.n	800a01a <_realloc_r+0x14>
 800a02a:	f000 f840 	bl	800a0ae <_malloc_usable_size_r>
 800a02e:	9001      	str	r0, [sp, #4]
 800a030:	4284      	cmp	r4, r0
 800a032:	d803      	bhi.n	800a03c <_realloc_r+0x36>
 800a034:	0035      	movs	r5, r6
 800a036:	0843      	lsrs	r3, r0, #1
 800a038:	42a3      	cmp	r3, r4
 800a03a:	d3ee      	bcc.n	800a01a <_realloc_r+0x14>
 800a03c:	0021      	movs	r1, r4
 800a03e:	0038      	movs	r0, r7
 800a040:	f7ff f91c 	bl	800927c <_malloc_r>
 800a044:	1e05      	subs	r5, r0, #0
 800a046:	d0e8      	beq.n	800a01a <_realloc_r+0x14>
 800a048:	9b01      	ldr	r3, [sp, #4]
 800a04a:	0022      	movs	r2, r4
 800a04c:	429c      	cmp	r4, r3
 800a04e:	d900      	bls.n	800a052 <_realloc_r+0x4c>
 800a050:	001a      	movs	r2, r3
 800a052:	0031      	movs	r1, r6
 800a054:	0028      	movs	r0, r5
 800a056:	f7fe f9f5 	bl	8008444 <memcpy>
 800a05a:	0031      	movs	r1, r6
 800a05c:	0038      	movs	r0, r7
 800a05e:	f7ff f897 	bl	8009190 <_free_r>
 800a062:	e7da      	b.n	800a01a <_realloc_r+0x14>

0800a064 <__ascii_wctomb>:
 800a064:	0003      	movs	r3, r0
 800a066:	1e08      	subs	r0, r1, #0
 800a068:	d005      	beq.n	800a076 <__ascii_wctomb+0x12>
 800a06a:	2aff      	cmp	r2, #255	; 0xff
 800a06c:	d904      	bls.n	800a078 <__ascii_wctomb+0x14>
 800a06e:	228a      	movs	r2, #138	; 0x8a
 800a070:	2001      	movs	r0, #1
 800a072:	601a      	str	r2, [r3, #0]
 800a074:	4240      	negs	r0, r0
 800a076:	4770      	bx	lr
 800a078:	2001      	movs	r0, #1
 800a07a:	700a      	strb	r2, [r1, #0]
 800a07c:	e7fb      	b.n	800a076 <__ascii_wctomb+0x12>
	...

0800a080 <fiprintf>:
 800a080:	b40e      	push	{r1, r2, r3}
 800a082:	b517      	push	{r0, r1, r2, r4, lr}
 800a084:	4c05      	ldr	r4, [pc, #20]	; (800a09c <fiprintf+0x1c>)
 800a086:	ab05      	add	r3, sp, #20
 800a088:	cb04      	ldmia	r3!, {r2}
 800a08a:	0001      	movs	r1, r0
 800a08c:	6820      	ldr	r0, [r4, #0]
 800a08e:	9301      	str	r3, [sp, #4]
 800a090:	f000 f83c 	bl	800a10c <_vfiprintf_r>
 800a094:	bc1e      	pop	{r1, r2, r3, r4}
 800a096:	bc08      	pop	{r3}
 800a098:	b003      	add	sp, #12
 800a09a:	4718      	bx	r3
 800a09c:	2000007c 	.word	0x2000007c

0800a0a0 <abort>:
 800a0a0:	2006      	movs	r0, #6
 800a0a2:	b510      	push	{r4, lr}
 800a0a4:	f000 fa1e 	bl	800a4e4 <raise>
 800a0a8:	2001      	movs	r0, #1
 800a0aa:	f7fa fd27 	bl	8004afc <_exit>

0800a0ae <_malloc_usable_size_r>:
 800a0ae:	1f0b      	subs	r3, r1, #4
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	1f18      	subs	r0, r3, #4
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	da01      	bge.n	800a0bc <_malloc_usable_size_r+0xe>
 800a0b8:	580b      	ldr	r3, [r1, r0]
 800a0ba:	18c0      	adds	r0, r0, r3
 800a0bc:	4770      	bx	lr

0800a0be <__sfputc_r>:
 800a0be:	6893      	ldr	r3, [r2, #8]
 800a0c0:	b510      	push	{r4, lr}
 800a0c2:	3b01      	subs	r3, #1
 800a0c4:	6093      	str	r3, [r2, #8]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	da04      	bge.n	800a0d4 <__sfputc_r+0x16>
 800a0ca:	6994      	ldr	r4, [r2, #24]
 800a0cc:	42a3      	cmp	r3, r4
 800a0ce:	db07      	blt.n	800a0e0 <__sfputc_r+0x22>
 800a0d0:	290a      	cmp	r1, #10
 800a0d2:	d005      	beq.n	800a0e0 <__sfputc_r+0x22>
 800a0d4:	6813      	ldr	r3, [r2, #0]
 800a0d6:	1c58      	adds	r0, r3, #1
 800a0d8:	6010      	str	r0, [r2, #0]
 800a0da:	7019      	strb	r1, [r3, #0]
 800a0dc:	0008      	movs	r0, r1
 800a0de:	bd10      	pop	{r4, pc}
 800a0e0:	f000 f930 	bl	800a344 <__swbuf_r>
 800a0e4:	0001      	movs	r1, r0
 800a0e6:	e7f9      	b.n	800a0dc <__sfputc_r+0x1e>

0800a0e8 <__sfputs_r>:
 800a0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ea:	0006      	movs	r6, r0
 800a0ec:	000f      	movs	r7, r1
 800a0ee:	0014      	movs	r4, r2
 800a0f0:	18d5      	adds	r5, r2, r3
 800a0f2:	42ac      	cmp	r4, r5
 800a0f4:	d101      	bne.n	800a0fa <__sfputs_r+0x12>
 800a0f6:	2000      	movs	r0, #0
 800a0f8:	e007      	b.n	800a10a <__sfputs_r+0x22>
 800a0fa:	7821      	ldrb	r1, [r4, #0]
 800a0fc:	003a      	movs	r2, r7
 800a0fe:	0030      	movs	r0, r6
 800a100:	f7ff ffdd 	bl	800a0be <__sfputc_r>
 800a104:	3401      	adds	r4, #1
 800a106:	1c43      	adds	r3, r0, #1
 800a108:	d1f3      	bne.n	800a0f2 <__sfputs_r+0xa>
 800a10a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a10c <_vfiprintf_r>:
 800a10c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a10e:	b0a1      	sub	sp, #132	; 0x84
 800a110:	000f      	movs	r7, r1
 800a112:	0015      	movs	r5, r2
 800a114:	001e      	movs	r6, r3
 800a116:	9003      	str	r0, [sp, #12]
 800a118:	2800      	cmp	r0, #0
 800a11a:	d004      	beq.n	800a126 <_vfiprintf_r+0x1a>
 800a11c:	6a03      	ldr	r3, [r0, #32]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d101      	bne.n	800a126 <_vfiprintf_r+0x1a>
 800a122:	f7fe f85d 	bl	80081e0 <__sinit>
 800a126:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a128:	07db      	lsls	r3, r3, #31
 800a12a:	d405      	bmi.n	800a138 <_vfiprintf_r+0x2c>
 800a12c:	89bb      	ldrh	r3, [r7, #12]
 800a12e:	059b      	lsls	r3, r3, #22
 800a130:	d402      	bmi.n	800a138 <_vfiprintf_r+0x2c>
 800a132:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a134:	f7fe f979 	bl	800842a <__retarget_lock_acquire_recursive>
 800a138:	89bb      	ldrh	r3, [r7, #12]
 800a13a:	071b      	lsls	r3, r3, #28
 800a13c:	d502      	bpl.n	800a144 <_vfiprintf_r+0x38>
 800a13e:	693b      	ldr	r3, [r7, #16]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d113      	bne.n	800a16c <_vfiprintf_r+0x60>
 800a144:	0039      	movs	r1, r7
 800a146:	9803      	ldr	r0, [sp, #12]
 800a148:	f000 f93e 	bl	800a3c8 <__swsetup_r>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d00d      	beq.n	800a16c <_vfiprintf_r+0x60>
 800a150:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a152:	07db      	lsls	r3, r3, #31
 800a154:	d503      	bpl.n	800a15e <_vfiprintf_r+0x52>
 800a156:	2001      	movs	r0, #1
 800a158:	4240      	negs	r0, r0
 800a15a:	b021      	add	sp, #132	; 0x84
 800a15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a15e:	89bb      	ldrh	r3, [r7, #12]
 800a160:	059b      	lsls	r3, r3, #22
 800a162:	d4f8      	bmi.n	800a156 <_vfiprintf_r+0x4a>
 800a164:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a166:	f7fe f961 	bl	800842c <__retarget_lock_release_recursive>
 800a16a:	e7f4      	b.n	800a156 <_vfiprintf_r+0x4a>
 800a16c:	2300      	movs	r3, #0
 800a16e:	ac08      	add	r4, sp, #32
 800a170:	6163      	str	r3, [r4, #20]
 800a172:	3320      	adds	r3, #32
 800a174:	7663      	strb	r3, [r4, #25]
 800a176:	3310      	adds	r3, #16
 800a178:	76a3      	strb	r3, [r4, #26]
 800a17a:	9607      	str	r6, [sp, #28]
 800a17c:	002e      	movs	r6, r5
 800a17e:	7833      	ldrb	r3, [r6, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d001      	beq.n	800a188 <_vfiprintf_r+0x7c>
 800a184:	2b25      	cmp	r3, #37	; 0x25
 800a186:	d148      	bne.n	800a21a <_vfiprintf_r+0x10e>
 800a188:	1b73      	subs	r3, r6, r5
 800a18a:	9305      	str	r3, [sp, #20]
 800a18c:	42ae      	cmp	r6, r5
 800a18e:	d00b      	beq.n	800a1a8 <_vfiprintf_r+0x9c>
 800a190:	002a      	movs	r2, r5
 800a192:	0039      	movs	r1, r7
 800a194:	9803      	ldr	r0, [sp, #12]
 800a196:	f7ff ffa7 	bl	800a0e8 <__sfputs_r>
 800a19a:	3001      	adds	r0, #1
 800a19c:	d100      	bne.n	800a1a0 <_vfiprintf_r+0x94>
 800a19e:	e0af      	b.n	800a300 <_vfiprintf_r+0x1f4>
 800a1a0:	6963      	ldr	r3, [r4, #20]
 800a1a2:	9a05      	ldr	r2, [sp, #20]
 800a1a4:	189b      	adds	r3, r3, r2
 800a1a6:	6163      	str	r3, [r4, #20]
 800a1a8:	7833      	ldrb	r3, [r6, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d100      	bne.n	800a1b0 <_vfiprintf_r+0xa4>
 800a1ae:	e0a7      	b.n	800a300 <_vfiprintf_r+0x1f4>
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	4252      	negs	r2, r2
 800a1b6:	6062      	str	r2, [r4, #4]
 800a1b8:	a904      	add	r1, sp, #16
 800a1ba:	3254      	adds	r2, #84	; 0x54
 800a1bc:	1852      	adds	r2, r2, r1
 800a1be:	1c75      	adds	r5, r6, #1
 800a1c0:	6023      	str	r3, [r4, #0]
 800a1c2:	60e3      	str	r3, [r4, #12]
 800a1c4:	60a3      	str	r3, [r4, #8]
 800a1c6:	7013      	strb	r3, [r2, #0]
 800a1c8:	65a3      	str	r3, [r4, #88]	; 0x58
 800a1ca:	4b59      	ldr	r3, [pc, #356]	; (800a330 <_vfiprintf_r+0x224>)
 800a1cc:	2205      	movs	r2, #5
 800a1ce:	0018      	movs	r0, r3
 800a1d0:	7829      	ldrb	r1, [r5, #0]
 800a1d2:	9305      	str	r3, [sp, #20]
 800a1d4:	f7fe f92b 	bl	800842e <memchr>
 800a1d8:	1c6e      	adds	r6, r5, #1
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d11f      	bne.n	800a21e <_vfiprintf_r+0x112>
 800a1de:	6822      	ldr	r2, [r4, #0]
 800a1e0:	06d3      	lsls	r3, r2, #27
 800a1e2:	d504      	bpl.n	800a1ee <_vfiprintf_r+0xe2>
 800a1e4:	2353      	movs	r3, #83	; 0x53
 800a1e6:	a904      	add	r1, sp, #16
 800a1e8:	185b      	adds	r3, r3, r1
 800a1ea:	2120      	movs	r1, #32
 800a1ec:	7019      	strb	r1, [r3, #0]
 800a1ee:	0713      	lsls	r3, r2, #28
 800a1f0:	d504      	bpl.n	800a1fc <_vfiprintf_r+0xf0>
 800a1f2:	2353      	movs	r3, #83	; 0x53
 800a1f4:	a904      	add	r1, sp, #16
 800a1f6:	185b      	adds	r3, r3, r1
 800a1f8:	212b      	movs	r1, #43	; 0x2b
 800a1fa:	7019      	strb	r1, [r3, #0]
 800a1fc:	782b      	ldrb	r3, [r5, #0]
 800a1fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a200:	d016      	beq.n	800a230 <_vfiprintf_r+0x124>
 800a202:	002e      	movs	r6, r5
 800a204:	2100      	movs	r1, #0
 800a206:	200a      	movs	r0, #10
 800a208:	68e3      	ldr	r3, [r4, #12]
 800a20a:	7832      	ldrb	r2, [r6, #0]
 800a20c:	1c75      	adds	r5, r6, #1
 800a20e:	3a30      	subs	r2, #48	; 0x30
 800a210:	2a09      	cmp	r2, #9
 800a212:	d94e      	bls.n	800a2b2 <_vfiprintf_r+0x1a6>
 800a214:	2900      	cmp	r1, #0
 800a216:	d111      	bne.n	800a23c <_vfiprintf_r+0x130>
 800a218:	e017      	b.n	800a24a <_vfiprintf_r+0x13e>
 800a21a:	3601      	adds	r6, #1
 800a21c:	e7af      	b.n	800a17e <_vfiprintf_r+0x72>
 800a21e:	9b05      	ldr	r3, [sp, #20]
 800a220:	6822      	ldr	r2, [r4, #0]
 800a222:	1ac0      	subs	r0, r0, r3
 800a224:	2301      	movs	r3, #1
 800a226:	4083      	lsls	r3, r0
 800a228:	4313      	orrs	r3, r2
 800a22a:	0035      	movs	r5, r6
 800a22c:	6023      	str	r3, [r4, #0]
 800a22e:	e7cc      	b.n	800a1ca <_vfiprintf_r+0xbe>
 800a230:	9b07      	ldr	r3, [sp, #28]
 800a232:	1d19      	adds	r1, r3, #4
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	9107      	str	r1, [sp, #28]
 800a238:	2b00      	cmp	r3, #0
 800a23a:	db01      	blt.n	800a240 <_vfiprintf_r+0x134>
 800a23c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a23e:	e004      	b.n	800a24a <_vfiprintf_r+0x13e>
 800a240:	425b      	negs	r3, r3
 800a242:	60e3      	str	r3, [r4, #12]
 800a244:	2302      	movs	r3, #2
 800a246:	4313      	orrs	r3, r2
 800a248:	6023      	str	r3, [r4, #0]
 800a24a:	7833      	ldrb	r3, [r6, #0]
 800a24c:	2b2e      	cmp	r3, #46	; 0x2e
 800a24e:	d10a      	bne.n	800a266 <_vfiprintf_r+0x15a>
 800a250:	7873      	ldrb	r3, [r6, #1]
 800a252:	2b2a      	cmp	r3, #42	; 0x2a
 800a254:	d135      	bne.n	800a2c2 <_vfiprintf_r+0x1b6>
 800a256:	9b07      	ldr	r3, [sp, #28]
 800a258:	3602      	adds	r6, #2
 800a25a:	1d1a      	adds	r2, r3, #4
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	9207      	str	r2, [sp, #28]
 800a260:	2b00      	cmp	r3, #0
 800a262:	db2b      	blt.n	800a2bc <_vfiprintf_r+0x1b0>
 800a264:	9309      	str	r3, [sp, #36]	; 0x24
 800a266:	4d33      	ldr	r5, [pc, #204]	; (800a334 <_vfiprintf_r+0x228>)
 800a268:	2203      	movs	r2, #3
 800a26a:	0028      	movs	r0, r5
 800a26c:	7831      	ldrb	r1, [r6, #0]
 800a26e:	f7fe f8de 	bl	800842e <memchr>
 800a272:	2800      	cmp	r0, #0
 800a274:	d006      	beq.n	800a284 <_vfiprintf_r+0x178>
 800a276:	2340      	movs	r3, #64	; 0x40
 800a278:	1b40      	subs	r0, r0, r5
 800a27a:	4083      	lsls	r3, r0
 800a27c:	6822      	ldr	r2, [r4, #0]
 800a27e:	3601      	adds	r6, #1
 800a280:	4313      	orrs	r3, r2
 800a282:	6023      	str	r3, [r4, #0]
 800a284:	7831      	ldrb	r1, [r6, #0]
 800a286:	2206      	movs	r2, #6
 800a288:	482b      	ldr	r0, [pc, #172]	; (800a338 <_vfiprintf_r+0x22c>)
 800a28a:	1c75      	adds	r5, r6, #1
 800a28c:	7621      	strb	r1, [r4, #24]
 800a28e:	f7fe f8ce 	bl	800842e <memchr>
 800a292:	2800      	cmp	r0, #0
 800a294:	d043      	beq.n	800a31e <_vfiprintf_r+0x212>
 800a296:	4b29      	ldr	r3, [pc, #164]	; (800a33c <_vfiprintf_r+0x230>)
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d125      	bne.n	800a2e8 <_vfiprintf_r+0x1dc>
 800a29c:	2207      	movs	r2, #7
 800a29e:	9b07      	ldr	r3, [sp, #28]
 800a2a0:	3307      	adds	r3, #7
 800a2a2:	4393      	bics	r3, r2
 800a2a4:	3308      	adds	r3, #8
 800a2a6:	9307      	str	r3, [sp, #28]
 800a2a8:	6963      	ldr	r3, [r4, #20]
 800a2aa:	9a04      	ldr	r2, [sp, #16]
 800a2ac:	189b      	adds	r3, r3, r2
 800a2ae:	6163      	str	r3, [r4, #20]
 800a2b0:	e764      	b.n	800a17c <_vfiprintf_r+0x70>
 800a2b2:	4343      	muls	r3, r0
 800a2b4:	002e      	movs	r6, r5
 800a2b6:	2101      	movs	r1, #1
 800a2b8:	189b      	adds	r3, r3, r2
 800a2ba:	e7a6      	b.n	800a20a <_vfiprintf_r+0xfe>
 800a2bc:	2301      	movs	r3, #1
 800a2be:	425b      	negs	r3, r3
 800a2c0:	e7d0      	b.n	800a264 <_vfiprintf_r+0x158>
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	200a      	movs	r0, #10
 800a2c6:	001a      	movs	r2, r3
 800a2c8:	3601      	adds	r6, #1
 800a2ca:	6063      	str	r3, [r4, #4]
 800a2cc:	7831      	ldrb	r1, [r6, #0]
 800a2ce:	1c75      	adds	r5, r6, #1
 800a2d0:	3930      	subs	r1, #48	; 0x30
 800a2d2:	2909      	cmp	r1, #9
 800a2d4:	d903      	bls.n	800a2de <_vfiprintf_r+0x1d2>
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d0c5      	beq.n	800a266 <_vfiprintf_r+0x15a>
 800a2da:	9209      	str	r2, [sp, #36]	; 0x24
 800a2dc:	e7c3      	b.n	800a266 <_vfiprintf_r+0x15a>
 800a2de:	4342      	muls	r2, r0
 800a2e0:	002e      	movs	r6, r5
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	1852      	adds	r2, r2, r1
 800a2e6:	e7f1      	b.n	800a2cc <_vfiprintf_r+0x1c0>
 800a2e8:	aa07      	add	r2, sp, #28
 800a2ea:	9200      	str	r2, [sp, #0]
 800a2ec:	0021      	movs	r1, r4
 800a2ee:	003a      	movs	r2, r7
 800a2f0:	4b13      	ldr	r3, [pc, #76]	; (800a340 <_vfiprintf_r+0x234>)
 800a2f2:	9803      	ldr	r0, [sp, #12]
 800a2f4:	f7fd fb0e 	bl	8007914 <_printf_float>
 800a2f8:	9004      	str	r0, [sp, #16]
 800a2fa:	9b04      	ldr	r3, [sp, #16]
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	d1d3      	bne.n	800a2a8 <_vfiprintf_r+0x19c>
 800a300:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a302:	07db      	lsls	r3, r3, #31
 800a304:	d405      	bmi.n	800a312 <_vfiprintf_r+0x206>
 800a306:	89bb      	ldrh	r3, [r7, #12]
 800a308:	059b      	lsls	r3, r3, #22
 800a30a:	d402      	bmi.n	800a312 <_vfiprintf_r+0x206>
 800a30c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a30e:	f7fe f88d 	bl	800842c <__retarget_lock_release_recursive>
 800a312:	89bb      	ldrh	r3, [r7, #12]
 800a314:	065b      	lsls	r3, r3, #25
 800a316:	d500      	bpl.n	800a31a <_vfiprintf_r+0x20e>
 800a318:	e71d      	b.n	800a156 <_vfiprintf_r+0x4a>
 800a31a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800a31c:	e71d      	b.n	800a15a <_vfiprintf_r+0x4e>
 800a31e:	aa07      	add	r2, sp, #28
 800a320:	9200      	str	r2, [sp, #0]
 800a322:	0021      	movs	r1, r4
 800a324:	003a      	movs	r2, r7
 800a326:	4b06      	ldr	r3, [pc, #24]	; (800a340 <_vfiprintf_r+0x234>)
 800a328:	9803      	ldr	r0, [sp, #12]
 800a32a:	f7fd fdb9 	bl	8007ea0 <_printf_i>
 800a32e:	e7e3      	b.n	800a2f8 <_vfiprintf_r+0x1ec>
 800a330:	0800ce44 	.word	0x0800ce44
 800a334:	0800ce4a 	.word	0x0800ce4a
 800a338:	0800ce4e 	.word	0x0800ce4e
 800a33c:	08007915 	.word	0x08007915
 800a340:	0800a0e9 	.word	0x0800a0e9

0800a344 <__swbuf_r>:
 800a344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a346:	0006      	movs	r6, r0
 800a348:	000d      	movs	r5, r1
 800a34a:	0014      	movs	r4, r2
 800a34c:	2800      	cmp	r0, #0
 800a34e:	d004      	beq.n	800a35a <__swbuf_r+0x16>
 800a350:	6a03      	ldr	r3, [r0, #32]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d101      	bne.n	800a35a <__swbuf_r+0x16>
 800a356:	f7fd ff43 	bl	80081e0 <__sinit>
 800a35a:	69a3      	ldr	r3, [r4, #24]
 800a35c:	60a3      	str	r3, [r4, #8]
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	071b      	lsls	r3, r3, #28
 800a362:	d528      	bpl.n	800a3b6 <__swbuf_r+0x72>
 800a364:	6923      	ldr	r3, [r4, #16]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d025      	beq.n	800a3b6 <__swbuf_r+0x72>
 800a36a:	6923      	ldr	r3, [r4, #16]
 800a36c:	6820      	ldr	r0, [r4, #0]
 800a36e:	b2ef      	uxtb	r7, r5
 800a370:	1ac0      	subs	r0, r0, r3
 800a372:	6963      	ldr	r3, [r4, #20]
 800a374:	b2ed      	uxtb	r5, r5
 800a376:	4283      	cmp	r3, r0
 800a378:	dc05      	bgt.n	800a386 <__swbuf_r+0x42>
 800a37a:	0021      	movs	r1, r4
 800a37c:	0030      	movs	r0, r6
 800a37e:	f7ff fd95 	bl	8009eac <_fflush_r>
 800a382:	2800      	cmp	r0, #0
 800a384:	d11d      	bne.n	800a3c2 <__swbuf_r+0x7e>
 800a386:	68a3      	ldr	r3, [r4, #8]
 800a388:	3001      	adds	r0, #1
 800a38a:	3b01      	subs	r3, #1
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6823      	ldr	r3, [r4, #0]
 800a390:	1c5a      	adds	r2, r3, #1
 800a392:	6022      	str	r2, [r4, #0]
 800a394:	701f      	strb	r7, [r3, #0]
 800a396:	6963      	ldr	r3, [r4, #20]
 800a398:	4283      	cmp	r3, r0
 800a39a:	d004      	beq.n	800a3a6 <__swbuf_r+0x62>
 800a39c:	89a3      	ldrh	r3, [r4, #12]
 800a39e:	07db      	lsls	r3, r3, #31
 800a3a0:	d507      	bpl.n	800a3b2 <__swbuf_r+0x6e>
 800a3a2:	2d0a      	cmp	r5, #10
 800a3a4:	d105      	bne.n	800a3b2 <__swbuf_r+0x6e>
 800a3a6:	0021      	movs	r1, r4
 800a3a8:	0030      	movs	r0, r6
 800a3aa:	f7ff fd7f 	bl	8009eac <_fflush_r>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	d107      	bne.n	800a3c2 <__swbuf_r+0x7e>
 800a3b2:	0028      	movs	r0, r5
 800a3b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3b6:	0021      	movs	r1, r4
 800a3b8:	0030      	movs	r0, r6
 800a3ba:	f000 f805 	bl	800a3c8 <__swsetup_r>
 800a3be:	2800      	cmp	r0, #0
 800a3c0:	d0d3      	beq.n	800a36a <__swbuf_r+0x26>
 800a3c2:	2501      	movs	r5, #1
 800a3c4:	426d      	negs	r5, r5
 800a3c6:	e7f4      	b.n	800a3b2 <__swbuf_r+0x6e>

0800a3c8 <__swsetup_r>:
 800a3c8:	4b30      	ldr	r3, [pc, #192]	; (800a48c <__swsetup_r+0xc4>)
 800a3ca:	b570      	push	{r4, r5, r6, lr}
 800a3cc:	0005      	movs	r5, r0
 800a3ce:	6818      	ldr	r0, [r3, #0]
 800a3d0:	000c      	movs	r4, r1
 800a3d2:	2800      	cmp	r0, #0
 800a3d4:	d004      	beq.n	800a3e0 <__swsetup_r+0x18>
 800a3d6:	6a03      	ldr	r3, [r0, #32]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d101      	bne.n	800a3e0 <__swsetup_r+0x18>
 800a3dc:	f7fd ff00 	bl	80081e0 <__sinit>
 800a3e0:	230c      	movs	r3, #12
 800a3e2:	5ee2      	ldrsh	r2, [r4, r3]
 800a3e4:	b293      	uxth	r3, r2
 800a3e6:	0711      	lsls	r1, r2, #28
 800a3e8:	d423      	bmi.n	800a432 <__swsetup_r+0x6a>
 800a3ea:	06d9      	lsls	r1, r3, #27
 800a3ec:	d407      	bmi.n	800a3fe <__swsetup_r+0x36>
 800a3ee:	2309      	movs	r3, #9
 800a3f0:	2001      	movs	r0, #1
 800a3f2:	602b      	str	r3, [r5, #0]
 800a3f4:	3337      	adds	r3, #55	; 0x37
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	4240      	negs	r0, r0
 800a3fc:	bd70      	pop	{r4, r5, r6, pc}
 800a3fe:	075b      	lsls	r3, r3, #29
 800a400:	d513      	bpl.n	800a42a <__swsetup_r+0x62>
 800a402:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a404:	2900      	cmp	r1, #0
 800a406:	d008      	beq.n	800a41a <__swsetup_r+0x52>
 800a408:	0023      	movs	r3, r4
 800a40a:	3344      	adds	r3, #68	; 0x44
 800a40c:	4299      	cmp	r1, r3
 800a40e:	d002      	beq.n	800a416 <__swsetup_r+0x4e>
 800a410:	0028      	movs	r0, r5
 800a412:	f7fe febd 	bl	8009190 <_free_r>
 800a416:	2300      	movs	r3, #0
 800a418:	6363      	str	r3, [r4, #52]	; 0x34
 800a41a:	2224      	movs	r2, #36	; 0x24
 800a41c:	89a3      	ldrh	r3, [r4, #12]
 800a41e:	4393      	bics	r3, r2
 800a420:	81a3      	strh	r3, [r4, #12]
 800a422:	2300      	movs	r3, #0
 800a424:	6063      	str	r3, [r4, #4]
 800a426:	6923      	ldr	r3, [r4, #16]
 800a428:	6023      	str	r3, [r4, #0]
 800a42a:	2308      	movs	r3, #8
 800a42c:	89a2      	ldrh	r2, [r4, #12]
 800a42e:	4313      	orrs	r3, r2
 800a430:	81a3      	strh	r3, [r4, #12]
 800a432:	6923      	ldr	r3, [r4, #16]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d10b      	bne.n	800a450 <__swsetup_r+0x88>
 800a438:	21a0      	movs	r1, #160	; 0xa0
 800a43a:	2280      	movs	r2, #128	; 0x80
 800a43c:	89a3      	ldrh	r3, [r4, #12]
 800a43e:	0089      	lsls	r1, r1, #2
 800a440:	0092      	lsls	r2, r2, #2
 800a442:	400b      	ands	r3, r1
 800a444:	4293      	cmp	r3, r2
 800a446:	d003      	beq.n	800a450 <__swsetup_r+0x88>
 800a448:	0021      	movs	r1, r4
 800a44a:	0028      	movs	r0, r5
 800a44c:	f000 f892 	bl	800a574 <__smakebuf_r>
 800a450:	220c      	movs	r2, #12
 800a452:	5ea3      	ldrsh	r3, [r4, r2]
 800a454:	2001      	movs	r0, #1
 800a456:	001a      	movs	r2, r3
 800a458:	b299      	uxth	r1, r3
 800a45a:	4002      	ands	r2, r0
 800a45c:	4203      	tst	r3, r0
 800a45e:	d00f      	beq.n	800a480 <__swsetup_r+0xb8>
 800a460:	2200      	movs	r2, #0
 800a462:	60a2      	str	r2, [r4, #8]
 800a464:	6962      	ldr	r2, [r4, #20]
 800a466:	4252      	negs	r2, r2
 800a468:	61a2      	str	r2, [r4, #24]
 800a46a:	2000      	movs	r0, #0
 800a46c:	6922      	ldr	r2, [r4, #16]
 800a46e:	4282      	cmp	r2, r0
 800a470:	d1c4      	bne.n	800a3fc <__swsetup_r+0x34>
 800a472:	0609      	lsls	r1, r1, #24
 800a474:	d5c2      	bpl.n	800a3fc <__swsetup_r+0x34>
 800a476:	2240      	movs	r2, #64	; 0x40
 800a478:	4313      	orrs	r3, r2
 800a47a:	81a3      	strh	r3, [r4, #12]
 800a47c:	3801      	subs	r0, #1
 800a47e:	e7bd      	b.n	800a3fc <__swsetup_r+0x34>
 800a480:	0788      	lsls	r0, r1, #30
 800a482:	d400      	bmi.n	800a486 <__swsetup_r+0xbe>
 800a484:	6962      	ldr	r2, [r4, #20]
 800a486:	60a2      	str	r2, [r4, #8]
 800a488:	e7ef      	b.n	800a46a <__swsetup_r+0xa2>
 800a48a:	46c0      	nop			; (mov r8, r8)
 800a48c:	2000007c 	.word	0x2000007c

0800a490 <_raise_r>:
 800a490:	b570      	push	{r4, r5, r6, lr}
 800a492:	0004      	movs	r4, r0
 800a494:	000d      	movs	r5, r1
 800a496:	291f      	cmp	r1, #31
 800a498:	d904      	bls.n	800a4a4 <_raise_r+0x14>
 800a49a:	2316      	movs	r3, #22
 800a49c:	6003      	str	r3, [r0, #0]
 800a49e:	2001      	movs	r0, #1
 800a4a0:	4240      	negs	r0, r0
 800a4a2:	bd70      	pop	{r4, r5, r6, pc}
 800a4a4:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d004      	beq.n	800a4b4 <_raise_r+0x24>
 800a4aa:	008a      	lsls	r2, r1, #2
 800a4ac:	189b      	adds	r3, r3, r2
 800a4ae:	681a      	ldr	r2, [r3, #0]
 800a4b0:	2a00      	cmp	r2, #0
 800a4b2:	d108      	bne.n	800a4c6 <_raise_r+0x36>
 800a4b4:	0020      	movs	r0, r4
 800a4b6:	f000 f831 	bl	800a51c <_getpid_r>
 800a4ba:	002a      	movs	r2, r5
 800a4bc:	0001      	movs	r1, r0
 800a4be:	0020      	movs	r0, r4
 800a4c0:	f000 f81a 	bl	800a4f8 <_kill_r>
 800a4c4:	e7ed      	b.n	800a4a2 <_raise_r+0x12>
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	2a01      	cmp	r2, #1
 800a4ca:	d0ea      	beq.n	800a4a2 <_raise_r+0x12>
 800a4cc:	1c51      	adds	r1, r2, #1
 800a4ce:	d103      	bne.n	800a4d8 <_raise_r+0x48>
 800a4d0:	2316      	movs	r3, #22
 800a4d2:	3001      	adds	r0, #1
 800a4d4:	6023      	str	r3, [r4, #0]
 800a4d6:	e7e4      	b.n	800a4a2 <_raise_r+0x12>
 800a4d8:	2400      	movs	r4, #0
 800a4da:	0028      	movs	r0, r5
 800a4dc:	601c      	str	r4, [r3, #0]
 800a4de:	4790      	blx	r2
 800a4e0:	0020      	movs	r0, r4
 800a4e2:	e7de      	b.n	800a4a2 <_raise_r+0x12>

0800a4e4 <raise>:
 800a4e4:	b510      	push	{r4, lr}
 800a4e6:	4b03      	ldr	r3, [pc, #12]	; (800a4f4 <raise+0x10>)
 800a4e8:	0001      	movs	r1, r0
 800a4ea:	6818      	ldr	r0, [r3, #0]
 800a4ec:	f7ff ffd0 	bl	800a490 <_raise_r>
 800a4f0:	bd10      	pop	{r4, pc}
 800a4f2:	46c0      	nop			; (mov r8, r8)
 800a4f4:	2000007c 	.word	0x2000007c

0800a4f8 <_kill_r>:
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	b570      	push	{r4, r5, r6, lr}
 800a4fc:	4d06      	ldr	r5, [pc, #24]	; (800a518 <_kill_r+0x20>)
 800a4fe:	0004      	movs	r4, r0
 800a500:	0008      	movs	r0, r1
 800a502:	0011      	movs	r1, r2
 800a504:	602b      	str	r3, [r5, #0]
 800a506:	f7fa faf1 	bl	8004aec <_kill>
 800a50a:	1c43      	adds	r3, r0, #1
 800a50c:	d103      	bne.n	800a516 <_kill_r+0x1e>
 800a50e:	682b      	ldr	r3, [r5, #0]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d000      	beq.n	800a516 <_kill_r+0x1e>
 800a514:	6023      	str	r3, [r4, #0]
 800a516:	bd70      	pop	{r4, r5, r6, pc}
 800a518:	2000099c 	.word	0x2000099c

0800a51c <_getpid_r>:
 800a51c:	b510      	push	{r4, lr}
 800a51e:	f7fa fae3 	bl	8004ae8 <_getpid>
 800a522:	bd10      	pop	{r4, pc}

0800a524 <__swhatbuf_r>:
 800a524:	b570      	push	{r4, r5, r6, lr}
 800a526:	000e      	movs	r6, r1
 800a528:	001d      	movs	r5, r3
 800a52a:	230e      	movs	r3, #14
 800a52c:	5ec9      	ldrsh	r1, [r1, r3]
 800a52e:	0014      	movs	r4, r2
 800a530:	b096      	sub	sp, #88	; 0x58
 800a532:	2900      	cmp	r1, #0
 800a534:	da0c      	bge.n	800a550 <__swhatbuf_r+0x2c>
 800a536:	89b2      	ldrh	r2, [r6, #12]
 800a538:	2380      	movs	r3, #128	; 0x80
 800a53a:	0011      	movs	r1, r2
 800a53c:	4019      	ands	r1, r3
 800a53e:	421a      	tst	r2, r3
 800a540:	d013      	beq.n	800a56a <__swhatbuf_r+0x46>
 800a542:	2100      	movs	r1, #0
 800a544:	3b40      	subs	r3, #64	; 0x40
 800a546:	2000      	movs	r0, #0
 800a548:	6029      	str	r1, [r5, #0]
 800a54a:	6023      	str	r3, [r4, #0]
 800a54c:	b016      	add	sp, #88	; 0x58
 800a54e:	bd70      	pop	{r4, r5, r6, pc}
 800a550:	466a      	mov	r2, sp
 800a552:	f000 f84d 	bl	800a5f0 <_fstat_r>
 800a556:	2800      	cmp	r0, #0
 800a558:	dbed      	blt.n	800a536 <__swhatbuf_r+0x12>
 800a55a:	23f0      	movs	r3, #240	; 0xf0
 800a55c:	9901      	ldr	r1, [sp, #4]
 800a55e:	021b      	lsls	r3, r3, #8
 800a560:	4019      	ands	r1, r3
 800a562:	4b03      	ldr	r3, [pc, #12]	; (800a570 <__swhatbuf_r+0x4c>)
 800a564:	18c9      	adds	r1, r1, r3
 800a566:	424b      	negs	r3, r1
 800a568:	4159      	adcs	r1, r3
 800a56a:	2380      	movs	r3, #128	; 0x80
 800a56c:	00db      	lsls	r3, r3, #3
 800a56e:	e7ea      	b.n	800a546 <__swhatbuf_r+0x22>
 800a570:	ffffe000 	.word	0xffffe000

0800a574 <__smakebuf_r>:
 800a574:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a576:	2602      	movs	r6, #2
 800a578:	898b      	ldrh	r3, [r1, #12]
 800a57a:	0005      	movs	r5, r0
 800a57c:	000c      	movs	r4, r1
 800a57e:	4233      	tst	r3, r6
 800a580:	d006      	beq.n	800a590 <__smakebuf_r+0x1c>
 800a582:	0023      	movs	r3, r4
 800a584:	3347      	adds	r3, #71	; 0x47
 800a586:	6023      	str	r3, [r4, #0]
 800a588:	6123      	str	r3, [r4, #16]
 800a58a:	2301      	movs	r3, #1
 800a58c:	6163      	str	r3, [r4, #20]
 800a58e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800a590:	466a      	mov	r2, sp
 800a592:	ab01      	add	r3, sp, #4
 800a594:	f7ff ffc6 	bl	800a524 <__swhatbuf_r>
 800a598:	9900      	ldr	r1, [sp, #0]
 800a59a:	0007      	movs	r7, r0
 800a59c:	0028      	movs	r0, r5
 800a59e:	f7fe fe6d 	bl	800927c <_malloc_r>
 800a5a2:	2800      	cmp	r0, #0
 800a5a4:	d108      	bne.n	800a5b8 <__smakebuf_r+0x44>
 800a5a6:	220c      	movs	r2, #12
 800a5a8:	5ea3      	ldrsh	r3, [r4, r2]
 800a5aa:	059a      	lsls	r2, r3, #22
 800a5ac:	d4ef      	bmi.n	800a58e <__smakebuf_r+0x1a>
 800a5ae:	2203      	movs	r2, #3
 800a5b0:	4393      	bics	r3, r2
 800a5b2:	431e      	orrs	r6, r3
 800a5b4:	81a6      	strh	r6, [r4, #12]
 800a5b6:	e7e4      	b.n	800a582 <__smakebuf_r+0xe>
 800a5b8:	2380      	movs	r3, #128	; 0x80
 800a5ba:	89a2      	ldrh	r2, [r4, #12]
 800a5bc:	6020      	str	r0, [r4, #0]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	81a3      	strh	r3, [r4, #12]
 800a5c2:	9b00      	ldr	r3, [sp, #0]
 800a5c4:	6120      	str	r0, [r4, #16]
 800a5c6:	6163      	str	r3, [r4, #20]
 800a5c8:	9b01      	ldr	r3, [sp, #4]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00c      	beq.n	800a5e8 <__smakebuf_r+0x74>
 800a5ce:	0028      	movs	r0, r5
 800a5d0:	230e      	movs	r3, #14
 800a5d2:	5ee1      	ldrsh	r1, [r4, r3]
 800a5d4:	f000 f81e 	bl	800a614 <_isatty_r>
 800a5d8:	2800      	cmp	r0, #0
 800a5da:	d005      	beq.n	800a5e8 <__smakebuf_r+0x74>
 800a5dc:	2303      	movs	r3, #3
 800a5de:	89a2      	ldrh	r2, [r4, #12]
 800a5e0:	439a      	bics	r2, r3
 800a5e2:	3b02      	subs	r3, #2
 800a5e4:	4313      	orrs	r3, r2
 800a5e6:	81a3      	strh	r3, [r4, #12]
 800a5e8:	89a3      	ldrh	r3, [r4, #12]
 800a5ea:	433b      	orrs	r3, r7
 800a5ec:	81a3      	strh	r3, [r4, #12]
 800a5ee:	e7ce      	b.n	800a58e <__smakebuf_r+0x1a>

0800a5f0 <_fstat_r>:
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	b570      	push	{r4, r5, r6, lr}
 800a5f4:	4d06      	ldr	r5, [pc, #24]	; (800a610 <_fstat_r+0x20>)
 800a5f6:	0004      	movs	r4, r0
 800a5f8:	0008      	movs	r0, r1
 800a5fa:	0011      	movs	r1, r2
 800a5fc:	602b      	str	r3, [r5, #0]
 800a5fe:	f7fa faa0 	bl	8004b42 <_fstat>
 800a602:	1c43      	adds	r3, r0, #1
 800a604:	d103      	bne.n	800a60e <_fstat_r+0x1e>
 800a606:	682b      	ldr	r3, [r5, #0]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d000      	beq.n	800a60e <_fstat_r+0x1e>
 800a60c:	6023      	str	r3, [r4, #0]
 800a60e:	bd70      	pop	{r4, r5, r6, pc}
 800a610:	2000099c 	.word	0x2000099c

0800a614 <_isatty_r>:
 800a614:	2300      	movs	r3, #0
 800a616:	b570      	push	{r4, r5, r6, lr}
 800a618:	4d06      	ldr	r5, [pc, #24]	; (800a634 <_isatty_r+0x20>)
 800a61a:	0004      	movs	r4, r0
 800a61c:	0008      	movs	r0, r1
 800a61e:	602b      	str	r3, [r5, #0]
 800a620:	f7fa fa94 	bl	8004b4c <_isatty>
 800a624:	1c43      	adds	r3, r0, #1
 800a626:	d103      	bne.n	800a630 <_isatty_r+0x1c>
 800a628:	682b      	ldr	r3, [r5, #0]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d000      	beq.n	800a630 <_isatty_r+0x1c>
 800a62e:	6023      	str	r3, [r4, #0]
 800a630:	bd70      	pop	{r4, r5, r6, pc}
 800a632:	46c0      	nop			; (mov r8, r8)
 800a634:	2000099c 	.word	0x2000099c

0800a638 <_init>:
 800a638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a63a:	46c0      	nop			; (mov r8, r8)
 800a63c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a63e:	bc08      	pop	{r3}
 800a640:	469e      	mov	lr, r3
 800a642:	4770      	bx	lr

0800a644 <_fini>:
 800a644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a646:	46c0      	nop			; (mov r8, r8)
 800a648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a64a:	bc08      	pop	{r3}
 800a64c:	469e      	mov	lr, r3
 800a64e:	4770      	bx	lr
