// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.h"
#include "pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s.h"
#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s.h"
#include "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s.h"
#include "softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s.h"
#include "myproject_layer2_out_0_V.h"
#include "myproject_layer3_out_0_V.h"
#include "myproject_layer4_out_0_V.h"
#include "myproject_layer6_out_0_V.h"
#include "myproject_layer7_out_0_V.h"
#include "myproject_layer10_out_0_V.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<4320> > conv2d_1_input_V;
    sc_out< sc_lv<16> > layer11_out_0_V;
    sc_out< sc_lv<16> > layer11_out_1_V;
    sc_out< sc_lv<16> > layer11_out_2_V;
    sc_out< sc_lv<16> > layer11_out_3_V;
    sc_out< sc_lv<16> > layer11_out_4_V;
    sc_out< sc_lv<16> > layer11_out_5_V;
    sc_in< sc_logic > conv2d_1_input_V_ap_vld;
    sc_out< sc_logic > layer11_out_0_V_ap_vld;
    sc_out< sc_logic > layer11_out_1_V_ap_vld;
    sc_out< sc_logic > layer11_out_2_V_ap_vld;
    sc_out< sc_logic > layer11_out_3_V_ap_vld;
    sc_out< sc_logic > layer11_out_4_V_ap_vld;
    sc_out< sc_logic > layer11_out_5_V_ap_vld;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_signal< sc_logic > ap_var_for_const2;
    sc_signal< sc_lv<16> > ap_var_for_const1;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<15> > ap_var_for_const3;
    sc_signal< sc_lv<1> > ap_var_for_const4;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myproject_layer2_out_0_V* layer2_out_0_V_U;
    myproject_layer2_out_0_V* layer2_out_1_V_U;
    myproject_layer2_out_0_V* layer2_out_2_V_U;
    myproject_layer2_out_0_V* layer2_out_3_V_U;
    myproject_layer2_out_0_V* layer2_out_4_V_U;
    myproject_layer2_out_0_V* layer2_out_5_V_U;
    myproject_layer2_out_0_V* layer2_out_6_V_U;
    myproject_layer2_out_0_V* layer2_out_7_V_U;
    myproject_layer3_out_0_V* layer3_out_0_V_U;
    myproject_layer3_out_0_V* layer3_out_1_V_U;
    myproject_layer3_out_0_V* layer3_out_2_V_U;
    myproject_layer3_out_0_V* layer3_out_3_V_U;
    myproject_layer3_out_0_V* layer3_out_4_V_U;
    myproject_layer3_out_0_V* layer3_out_5_V_U;
    myproject_layer3_out_0_V* layer3_out_6_V_U;
    myproject_layer3_out_0_V* layer3_out_7_V_U;
    myproject_layer4_out_0_V* layer4_out_0_V_U;
    myproject_layer4_out_0_V* layer4_out_1_V_U;
    myproject_layer4_out_0_V* layer4_out_2_V_U;
    myproject_layer4_out_0_V* layer4_out_3_V_U;
    myproject_layer4_out_0_V* layer4_out_4_V_U;
    myproject_layer4_out_0_V* layer4_out_5_V_U;
    myproject_layer4_out_0_V* layer4_out_6_V_U;
    myproject_layer4_out_0_V* layer4_out_7_V_U;
    myproject_layer6_out_0_V* layer6_out_0_V_U;
    myproject_layer6_out_0_V* layer6_out_1_V_U;
    myproject_layer6_out_0_V* layer6_out_2_V_U;
    myproject_layer6_out_0_V* layer6_out_3_V_U;
    myproject_layer6_out_0_V* layer6_out_4_V_U;
    myproject_layer6_out_0_V* layer6_out_5_V_U;
    myproject_layer6_out_0_V* layer6_out_6_V_U;
    myproject_layer6_out_0_V* layer6_out_7_V_U;
    myproject_layer7_out_0_V* layer7_out_0_V_U;
    myproject_layer7_out_0_V* layer7_out_1_V_U;
    myproject_layer7_out_0_V* layer7_out_2_V_U;
    myproject_layer7_out_0_V* layer7_out_3_V_U;
    myproject_layer7_out_0_V* layer7_out_4_V_U;
    myproject_layer7_out_0_V* layer7_out_5_V_U;
    myproject_layer7_out_0_V* layer7_out_6_V_U;
    myproject_layer7_out_0_V* layer7_out_7_V_U;
    myproject_layer6_out_0_V* layer8_out_0_V_U;
    myproject_layer6_out_0_V* layer8_out_1_V_U;
    myproject_layer6_out_0_V* layer8_out_2_V_U;
    myproject_layer6_out_0_V* layer8_out_3_V_U;
    myproject_layer6_out_0_V* layer8_out_4_V_U;
    myproject_layer6_out_0_V* layer8_out_5_V_U;
    myproject_layer6_out_0_V* layer8_out_6_V_U;
    myproject_layer6_out_0_V* layer8_out_7_V_U;
    myproject_layer7_out_0_V* layer9_out_0_V_U;
    myproject_layer7_out_0_V* layer9_out_1_V_U;
    myproject_layer7_out_0_V* layer9_out_2_V_U;
    myproject_layer7_out_0_V* layer9_out_3_V_U;
    myproject_layer7_out_0_V* layer9_out_4_V_U;
    myproject_layer7_out_0_V* layer9_out_5_V_U;
    myproject_layer7_out_0_V* layer9_out_6_V_U;
    myproject_layer7_out_0_V* layer9_out_7_V_U;
    myproject_layer10_out_0_V* layer10_out_0_V_U;
    myproject_layer10_out_0_V* layer10_out_1_V_U;
    myproject_layer10_out_0_V* layer10_out_2_V_U;
    conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s* conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s* relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0;
    pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s* pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s* dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s* relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s* dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0;
    relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_s* relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0;
    dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s* dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0;
    softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_s* softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0;
    sc_signal< sc_lv<16> > layer2_out_0_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_0_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_1_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_1_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_2_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_2_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_3_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_3_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_4_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_4_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_5_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_5_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_6_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_6_V_t_q0;
    sc_signal< sc_lv<16> > layer2_out_7_V_i_q0;
    sc_signal< sc_lv<16> > layer2_out_7_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_0_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_0_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_1_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_1_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_2_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_2_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_3_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_3_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_4_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_4_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_5_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_5_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_6_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_6_V_t_q0;
    sc_signal< sc_lv<15> > layer3_out_7_V_i_q0;
    sc_signal< sc_lv<15> > layer3_out_7_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_0_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_0_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_1_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_1_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_2_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_2_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_3_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_3_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_4_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_4_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_5_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_5_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_6_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_6_V_t_q0;
    sc_signal< sc_lv<16> > layer4_out_7_V_i_q0;
    sc_signal< sc_lv<16> > layer4_out_7_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_0_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_0_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_1_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_1_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_2_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_2_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_3_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_3_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_4_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_4_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_5_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_5_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_6_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_6_V_t_q0;
    sc_signal< sc_lv<16> > layer6_out_7_V_i_q0;
    sc_signal< sc_lv<16> > layer6_out_7_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_0_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_0_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_1_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_1_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_2_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_2_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_3_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_3_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_4_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_4_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_5_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_5_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_6_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_6_V_t_q0;
    sc_signal< sc_lv<15> > layer7_out_7_V_i_q0;
    sc_signal< sc_lv<15> > layer7_out_7_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_0_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_0_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_1_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_1_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_2_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_2_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_3_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_3_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_4_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_4_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_5_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_5_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_6_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_6_V_t_q0;
    sc_signal< sc_lv<16> > layer8_out_7_V_i_q0;
    sc_signal< sc_lv<16> > layer8_out_7_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_0_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_0_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_1_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_1_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_2_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_2_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_3_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_3_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_4_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_4_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_5_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_5_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_6_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_6_V_t_q0;
    sc_signal< sc_lv<15> > layer9_out_7_V_i_q0;
    sc_signal< sc_lv<15> > layer9_out_7_V_t_q0;
    sc_signal< sc_lv<16> > layer10_out_0_V_i_q0;
    sc_signal< sc_lv<16> > layer10_out_0_V_i_q1;
    sc_signal< sc_lv<16> > layer10_out_0_V_t_q0;
    sc_signal< sc_lv<16> > layer10_out_0_V_t_q1;
    sc_signal< sc_lv<16> > layer10_out_1_V_i_q0;
    sc_signal< sc_lv<16> > layer10_out_1_V_i_q1;
    sc_signal< sc_lv<16> > layer10_out_1_V_t_q0;
    sc_signal< sc_lv<16> > layer10_out_1_V_t_q1;
    sc_signal< sc_lv<16> > layer10_out_2_V_i_q0;
    sc_signal< sc_lv<16> > layer10_out_2_V_i_q1;
    sc_signal< sc_lv<16> > layer10_out_2_V_t_q0;
    sc_signal< sc_lv<16> > layer10_out_2_V_t_q1;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_start;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_done;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_idle;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_ready;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_d0;
    sc_signal< sc_lv<12> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_address0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_ce0;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_we0;
    sc_signal< sc_lv<16> > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer2_out_7_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_6_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_5_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_4_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_3_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_2_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_1_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer2_out_0_V;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer2_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_ready;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_0_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_1_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_2_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_3_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_4_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_5_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_6_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_data_7_V_ce0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_d0;
    sc_signal< sc_lv<12> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer3_out_7_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_6_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_5_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_4_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_3_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_2_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_1_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer3_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer3_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer3_out_0_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_start;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_done;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_idle;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_ready;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_0_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_1_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_2_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_3_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_4_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_5_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_6_V_ce0;
    sc_signal< sc_lv<12> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_data_7_V_ce0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_d0;
    sc_signal< sc_lv<10> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_address0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_ce0;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_we0;
    sc_signal< sc_lv<16> > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer4_out_7_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_6_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_5_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_4_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_3_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_2_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_1_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer4_out_0_V;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer4_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_done;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_idle;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_ready;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_0_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_1_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_2_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_3_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_4_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_5_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_6_V_ce0;
    sc_signal< sc_lv<10> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_data_7_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer6_out_7_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_6_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_5_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_4_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_3_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_2_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_1_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer6_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer6_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer6_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_ready;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_0_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_1_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_2_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_3_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_4_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_5_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_6_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_data_7_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer7_out_7_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_6_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_5_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_4_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_3_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_2_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_1_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer7_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer7_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_done;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_idle;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_ready;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_0_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_1_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_2_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_3_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_4_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_5_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_6_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_data_7_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_d0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer8_out_7_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_6_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_5_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_4_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_3_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_2_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_1_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer8_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer8_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer8_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_start;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_done;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_idle;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_ready;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_0_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_1_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_2_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_3_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_4_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_5_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_6_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_data_7_V_ce0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_d0;
    sc_signal< sc_lv<4> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_address0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_ce0;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_we0;
    sc_signal< sc_lv<15> > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer9_out_7_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_7_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_7_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_6_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_6_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_6_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_5_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_5_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_5_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_4_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_4_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_4_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_3_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_3_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_3_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_2_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_1_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer9_out_0_V;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer9_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer9_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_done;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_idle;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_ready;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_0_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_1_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_2_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_3_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_4_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_5_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_6_V_ce0;
    sc_signal< sc_lv<4> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_data_7_V_ce0;
    sc_signal< sc_lv<1> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_d0;
    sc_signal< sc_lv<1> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_d0;
    sc_signal< sc_lv<1> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_address0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_ce0;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_we0;
    sc_signal< sc_lv<16> > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_d0;
    sc_signal< sc_logic > ap_channel_done_layer10_out_2_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_2_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_2_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_1_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_1_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_1_V;
    sc_signal< sc_logic > ap_channel_done_layer10_out_0_V;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_layer10_out_0_V;
    sc_signal< sc_logic > ap_sync_channel_write_layer10_out_0_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_start;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_done;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_continue;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_idle;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_ready;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address0;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce0;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_address1;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_0_V_ce1;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address0;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce0;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_address1;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_1_V_ce1;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address0;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce0;
    sc_signal< sc_lv<1> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_address1;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_data_2_V_ce1;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_0_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_1_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_2_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_3_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_4_V_ap_vld;
    sc_signal< sc_lv<16> > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_res_5_V_ap_vld;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > layer2_out_0_V_i_full_n;
    sc_signal< sc_logic > layer2_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_1_V_i_full_n;
    sc_signal< sc_logic > layer2_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_2_V_i_full_n;
    sc_signal< sc_logic > layer2_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_3_V_i_full_n;
    sc_signal< sc_logic > layer2_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_4_V_i_full_n;
    sc_signal< sc_logic > layer2_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_5_V_i_full_n;
    sc_signal< sc_logic > layer2_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_6_V_i_full_n;
    sc_signal< sc_logic > layer2_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer2_out_7_V_i_full_n;
    sc_signal< sc_logic > layer2_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_0_V_i_full_n;
    sc_signal< sc_logic > layer3_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_1_V_i_full_n;
    sc_signal< sc_logic > layer3_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_2_V_i_full_n;
    sc_signal< sc_logic > layer3_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_3_V_i_full_n;
    sc_signal< sc_logic > layer3_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_4_V_i_full_n;
    sc_signal< sc_logic > layer3_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_5_V_i_full_n;
    sc_signal< sc_logic > layer3_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_6_V_i_full_n;
    sc_signal< sc_logic > layer3_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer3_out_7_V_i_full_n;
    sc_signal< sc_logic > layer3_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_0_V_i_full_n;
    sc_signal< sc_logic > layer4_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_1_V_i_full_n;
    sc_signal< sc_logic > layer4_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_2_V_i_full_n;
    sc_signal< sc_logic > layer4_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_3_V_i_full_n;
    sc_signal< sc_logic > layer4_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_4_V_i_full_n;
    sc_signal< sc_logic > layer4_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_5_V_i_full_n;
    sc_signal< sc_logic > layer4_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_6_V_i_full_n;
    sc_signal< sc_logic > layer4_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer4_out_7_V_i_full_n;
    sc_signal< sc_logic > layer4_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_0_V_i_full_n;
    sc_signal< sc_logic > layer6_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_1_V_i_full_n;
    sc_signal< sc_logic > layer6_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_2_V_i_full_n;
    sc_signal< sc_logic > layer6_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_3_V_i_full_n;
    sc_signal< sc_logic > layer6_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_4_V_i_full_n;
    sc_signal< sc_logic > layer6_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_5_V_i_full_n;
    sc_signal< sc_logic > layer6_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_6_V_i_full_n;
    sc_signal< sc_logic > layer6_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer6_out_7_V_i_full_n;
    sc_signal< sc_logic > layer6_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_0_V_i_full_n;
    sc_signal< sc_logic > layer7_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_1_V_i_full_n;
    sc_signal< sc_logic > layer7_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_2_V_i_full_n;
    sc_signal< sc_logic > layer7_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_3_V_i_full_n;
    sc_signal< sc_logic > layer7_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_4_V_i_full_n;
    sc_signal< sc_logic > layer7_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_5_V_i_full_n;
    sc_signal< sc_logic > layer7_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_6_V_i_full_n;
    sc_signal< sc_logic > layer7_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer7_out_7_V_i_full_n;
    sc_signal< sc_logic > layer7_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_0_V_i_full_n;
    sc_signal< sc_logic > layer8_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_1_V_i_full_n;
    sc_signal< sc_logic > layer8_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_2_V_i_full_n;
    sc_signal< sc_logic > layer8_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_3_V_i_full_n;
    sc_signal< sc_logic > layer8_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_4_V_i_full_n;
    sc_signal< sc_logic > layer8_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_5_V_i_full_n;
    sc_signal< sc_logic > layer8_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_6_V_i_full_n;
    sc_signal< sc_logic > layer8_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer8_out_7_V_i_full_n;
    sc_signal< sc_logic > layer8_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_0_V_i_full_n;
    sc_signal< sc_logic > layer9_out_0_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_1_V_i_full_n;
    sc_signal< sc_logic > layer9_out_1_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_2_V_i_full_n;
    sc_signal< sc_logic > layer9_out_2_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_3_V_i_full_n;
    sc_signal< sc_logic > layer9_out_3_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_4_V_i_full_n;
    sc_signal< sc_logic > layer9_out_4_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_5_V_i_full_n;
    sc_signal< sc_logic > layer9_out_5_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_6_V_i_full_n;
    sc_signal< sc_logic > layer9_out_6_V_t_empty_n;
    sc_signal< sc_logic > layer9_out_7_V_i_full_n;
    sc_signal< sc_logic > layer9_out_7_V_t_empty_n;
    sc_signal< sc_logic > layer10_out_0_V_i_full_n;
    sc_signal< sc_logic > layer10_out_0_V_t_empty_n;
    sc_signal< sc_lv<16> > layer10_out_0_V_t_d1;
    sc_signal< sc_logic > layer10_out_0_V_t_we1;
    sc_signal< sc_logic > layer10_out_1_V_i_full_n;
    sc_signal< sc_logic > layer10_out_1_V_t_empty_n;
    sc_signal< sc_lv<16> > layer10_out_1_V_t_d1;
    sc_signal< sc_logic > layer10_out_1_V_t_we1;
    sc_signal< sc_logic > layer10_out_2_V_i_full_n;
    sc_signal< sc_logic > layer10_out_2_V_t_empty_n;
    sc_signal< sc_lv<16> > layer10_out_2_V_t_d1;
    sc_signal< sc_logic > layer10_out_2_V_t_we1;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_full_n;
    sc_signal< sc_logic > conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_write;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_full_n;
    sc_signal< sc_logic > pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_write;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_write;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_write;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_full_n;
    sc_signal< sc_logic > relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_write;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_full_n;
    sc_signal< sc_logic > dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_write;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_full_n;
    sc_signal< sc_logic > softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_clk_no_reset_();
    void thread_ap_channel_done_layer10_out_0_V();
    void thread_ap_channel_done_layer10_out_1_V();
    void thread_ap_channel_done_layer10_out_2_V();
    void thread_ap_channel_done_layer2_out_0_V();
    void thread_ap_channel_done_layer2_out_1_V();
    void thread_ap_channel_done_layer2_out_2_V();
    void thread_ap_channel_done_layer2_out_3_V();
    void thread_ap_channel_done_layer2_out_4_V();
    void thread_ap_channel_done_layer2_out_5_V();
    void thread_ap_channel_done_layer2_out_6_V();
    void thread_ap_channel_done_layer2_out_7_V();
    void thread_ap_channel_done_layer3_out_0_V();
    void thread_ap_channel_done_layer3_out_1_V();
    void thread_ap_channel_done_layer3_out_2_V();
    void thread_ap_channel_done_layer3_out_3_V();
    void thread_ap_channel_done_layer3_out_4_V();
    void thread_ap_channel_done_layer3_out_5_V();
    void thread_ap_channel_done_layer3_out_6_V();
    void thread_ap_channel_done_layer3_out_7_V();
    void thread_ap_channel_done_layer4_out_0_V();
    void thread_ap_channel_done_layer4_out_1_V();
    void thread_ap_channel_done_layer4_out_2_V();
    void thread_ap_channel_done_layer4_out_3_V();
    void thread_ap_channel_done_layer4_out_4_V();
    void thread_ap_channel_done_layer4_out_5_V();
    void thread_ap_channel_done_layer4_out_6_V();
    void thread_ap_channel_done_layer4_out_7_V();
    void thread_ap_channel_done_layer6_out_0_V();
    void thread_ap_channel_done_layer6_out_1_V();
    void thread_ap_channel_done_layer6_out_2_V();
    void thread_ap_channel_done_layer6_out_3_V();
    void thread_ap_channel_done_layer6_out_4_V();
    void thread_ap_channel_done_layer6_out_5_V();
    void thread_ap_channel_done_layer6_out_6_V();
    void thread_ap_channel_done_layer6_out_7_V();
    void thread_ap_channel_done_layer7_out_0_V();
    void thread_ap_channel_done_layer7_out_1_V();
    void thread_ap_channel_done_layer7_out_2_V();
    void thread_ap_channel_done_layer7_out_3_V();
    void thread_ap_channel_done_layer7_out_4_V();
    void thread_ap_channel_done_layer7_out_5_V();
    void thread_ap_channel_done_layer7_out_6_V();
    void thread_ap_channel_done_layer7_out_7_V();
    void thread_ap_channel_done_layer8_out_0_V();
    void thread_ap_channel_done_layer8_out_1_V();
    void thread_ap_channel_done_layer8_out_2_V();
    void thread_ap_channel_done_layer8_out_3_V();
    void thread_ap_channel_done_layer8_out_4_V();
    void thread_ap_channel_done_layer8_out_5_V();
    void thread_ap_channel_done_layer8_out_6_V();
    void thread_ap_channel_done_layer8_out_7_V();
    void thread_ap_channel_done_layer9_out_0_V();
    void thread_ap_channel_done_layer9_out_1_V();
    void thread_ap_channel_done_layer9_out_2_V();
    void thread_ap_channel_done_layer9_out_3_V();
    void thread_ap_channel_done_layer9_out_4_V();
    void thread_ap_channel_done_layer9_out_5_V();
    void thread_ap_channel_done_layer9_out_6_V();
    void thread_ap_channel_done_layer9_out_7_V();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_layer10_out_0_V();
    void thread_ap_sync_channel_write_layer10_out_1_V();
    void thread_ap_sync_channel_write_layer10_out_2_V();
    void thread_ap_sync_channel_write_layer2_out_0_V();
    void thread_ap_sync_channel_write_layer2_out_1_V();
    void thread_ap_sync_channel_write_layer2_out_2_V();
    void thread_ap_sync_channel_write_layer2_out_3_V();
    void thread_ap_sync_channel_write_layer2_out_4_V();
    void thread_ap_sync_channel_write_layer2_out_5_V();
    void thread_ap_sync_channel_write_layer2_out_6_V();
    void thread_ap_sync_channel_write_layer2_out_7_V();
    void thread_ap_sync_channel_write_layer3_out_0_V();
    void thread_ap_sync_channel_write_layer3_out_1_V();
    void thread_ap_sync_channel_write_layer3_out_2_V();
    void thread_ap_sync_channel_write_layer3_out_3_V();
    void thread_ap_sync_channel_write_layer3_out_4_V();
    void thread_ap_sync_channel_write_layer3_out_5_V();
    void thread_ap_sync_channel_write_layer3_out_6_V();
    void thread_ap_sync_channel_write_layer3_out_7_V();
    void thread_ap_sync_channel_write_layer4_out_0_V();
    void thread_ap_sync_channel_write_layer4_out_1_V();
    void thread_ap_sync_channel_write_layer4_out_2_V();
    void thread_ap_sync_channel_write_layer4_out_3_V();
    void thread_ap_sync_channel_write_layer4_out_4_V();
    void thread_ap_sync_channel_write_layer4_out_5_V();
    void thread_ap_sync_channel_write_layer4_out_6_V();
    void thread_ap_sync_channel_write_layer4_out_7_V();
    void thread_ap_sync_channel_write_layer6_out_0_V();
    void thread_ap_sync_channel_write_layer6_out_1_V();
    void thread_ap_sync_channel_write_layer6_out_2_V();
    void thread_ap_sync_channel_write_layer6_out_3_V();
    void thread_ap_sync_channel_write_layer6_out_4_V();
    void thread_ap_sync_channel_write_layer6_out_5_V();
    void thread_ap_sync_channel_write_layer6_out_6_V();
    void thread_ap_sync_channel_write_layer6_out_7_V();
    void thread_ap_sync_channel_write_layer7_out_0_V();
    void thread_ap_sync_channel_write_layer7_out_1_V();
    void thread_ap_sync_channel_write_layer7_out_2_V();
    void thread_ap_sync_channel_write_layer7_out_3_V();
    void thread_ap_sync_channel_write_layer7_out_4_V();
    void thread_ap_sync_channel_write_layer7_out_5_V();
    void thread_ap_sync_channel_write_layer7_out_6_V();
    void thread_ap_sync_channel_write_layer7_out_7_V();
    void thread_ap_sync_channel_write_layer8_out_0_V();
    void thread_ap_sync_channel_write_layer8_out_1_V();
    void thread_ap_sync_channel_write_layer8_out_2_V();
    void thread_ap_sync_channel_write_layer8_out_3_V();
    void thread_ap_sync_channel_write_layer8_out_4_V();
    void thread_ap_sync_channel_write_layer8_out_5_V();
    void thread_ap_sync_channel_write_layer8_out_6_V();
    void thread_ap_sync_channel_write_layer8_out_7_V();
    void thread_ap_sync_channel_write_layer9_out_0_V();
    void thread_ap_sync_channel_write_layer9_out_1_V();
    void thread_ap_sync_channel_write_layer9_out_2_V();
    void thread_ap_sync_channel_write_layer9_out_3_V();
    void thread_ap_sync_channel_write_layer9_out_4_V();
    void thread_ap_sync_channel_write_layer9_out_5_V();
    void thread_ap_sync_channel_write_layer9_out_6_V();
    void thread_ap_sync_channel_write_layer9_out_7_V();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_continue();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_ap_start();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_0_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_1_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_2_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_3_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_4_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_5_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_6_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_res_7_V_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_full_n();
    void thread_conv_2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_U0_start_write();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_continue();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_ap_start();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_0_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_1_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_res_2_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_U0_start_write();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_continue();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_ap_start();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_0_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_1_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_2_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_3_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_4_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_5_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_6_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_res_7_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_start_write();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_continue();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_ap_start();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_0_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_1_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_2_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_3_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_4_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_5_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_6_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_res_7_V_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_full_n();
    void thread_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_U0_start_write();
    void thread_layer10_out_0_V_t_d1();
    void thread_layer10_out_0_V_t_we1();
    void thread_layer10_out_1_V_t_d1();
    void thread_layer10_out_1_V_t_we1();
    void thread_layer10_out_2_V_t_d1();
    void thread_layer10_out_2_V_t_we1();
    void thread_layer11_out_0_V();
    void thread_layer11_out_0_V_ap_vld();
    void thread_layer11_out_1_V();
    void thread_layer11_out_1_V_ap_vld();
    void thread_layer11_out_2_V();
    void thread_layer11_out_2_V_ap_vld();
    void thread_layer11_out_3_V();
    void thread_layer11_out_3_V_ap_vld();
    void thread_layer11_out_4_V();
    void thread_layer11_out_4_V_ap_vld();
    void thread_layer11_out_5_V();
    void thread_layer11_out_5_V_ap_vld();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_continue();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_ap_start();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_0_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_1_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_2_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_3_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_4_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_5_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_6_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_res_7_V_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_full_n();
    void thread_pooling2d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_0_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_1_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_2_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_3_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_4_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_5_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_6_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_res_7_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_0_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_1_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_2_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_3_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_4_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_5_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_6_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_res_7_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_U0_start_write();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_continue();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_ap_start();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_0_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_1_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_2_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_3_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_4_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_5_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_6_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_res_7_V_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_full_n();
    void thread_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config9_U0_start_write();
    void thread_softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_continue();
    void thread_softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_ap_start();
    void thread_softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_full_n();
    void thread_softmax_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_softmax_config11_U0_start_write();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
