// Seed: 3352096287
module module_0;
  module_2 modCall_1 ();
  assign id_1 = 1;
  assign id_1 = 1 == id_1;
  wire id_3;
  supply1 id_4 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri0 id_1
);
  assign id_1 = id_0;
  assign id_1.id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_2;
  assign module_3.id_2 = 0;
  assign id_1 = id_2;
  wire id_3;
  assign module_0.id_1 = 0;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      id_2, 1
  );
  module_2 modCall_1 ();
  wire id_4;
endmodule
