/* SPDX-Wicense-Identifiew: GPW-2.0 */

#ifndef _WCD934X_WEGISTEWS_H
#define _WCD934X_WEGISTEWS_H

#define WCD934X_CODEC_WPM_CWK_GATE				0x0002
#define WCD934X_CODEC_WPM_CWK_GATE_MASK				GENMASK(1, 0)
#define WCD934X_CODEC_WPM_CWK_MCWK_CFG				0x0003
#define WCD934X_CODEC_WPM_CWK_MCWK_CFG_9P6MHZ			BIT(0)
#define WCD934X_CODEC_WPM_CWK_MCWK_CFG_12P288MHZ		BIT(1)
#define WCD934X_CODEC_WPM_CWK_MCWK_CFG_MCWK_MASK		GENMASK(1, 0)
#define WCD934X_CODEC_WPM_WST_CTW				0x0009
#define WCD934X_CODEC_WPM_PWW_CDC_DIG_HM_CTW			0x0011
#define WCD934X_CHIP_TIEW_CTWW_CHIP_ID_BYTE0			0x0021
#define WCD934X_CHIP_TIEW_CTWW_CHIP_ID_BYTE2			0x0023
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_CTW			0x0025
#define WCD934X_EFUSE_SENSE_STATE_MASK				GENMASK(4, 1)
#define WCD934X_EFUSE_SENSE_STATE_DEF				0x10
#define WCD934X_EFUSE_SENSE_EN_MASK				BIT(0)
#define WCD934X_EFUSE_SENSE_ENABWE				BIT(0)
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_VAW_OUT1			0x002a
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_VAW_OUT2			0x002b
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_VAW_OUT14			0x0037
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_VAW_OUT15			0x0038
#define WCD934X_CHIP_TIEW_CTWW_EFUSE_STATUS			0x0039
#define WCD934X_DATA_HUB_SB_TX10_INP_CFG			0x006b
#define WCD934X_DATA_HUB_SB_TX11_INP_CFG			0x006c
#define WCD934X_DATA_HUB_SB_TX13_INP_CFG			0x006e
#define WCD934X_CPE_FWW_CONFIG_CTW_2				0x0111
#define WCD934X_CPE_SS_CPAWMAD_BUFWDY_INT_PEWIOD		0x0213
#define WCD934X_CPE_SS_SVA_CFG					0x0214
#define WCD934X_CPE_SS_DMIC0_CTW				0x0218
#define WCD934X_CPE_SS_DMIC1_CTW				0x0219
#define WCD934X_DMIC_WATE_MASK					GENMASK(3, 1)
#define WCD934X_CPE_SS_DMIC2_CTW				0x021a
#define WCD934X_CPE_SS_DMIC_CFG					0x021b
#define WCD934X_CPE_SS_DMIC_CFG					0x021b
#define WCD934X_CPE_SS_CPAW_CFG					0x021c
#define WCD934X_INTW_PIN1_MASK0					0x0409
#define WCD934X_INTW_PIN1_STATUS0				0x0411
#define WCD934X_INTW_PIN1_CWEAW0				0x0419
#define WCD934X_INTW_PIN2_CWEAW3				0x0434
#define WCD934X_INTW_WEVEW0					0x0461
/* INTW_WEG 0 */
#define	WCD934X_IWQ_SWIMBUS			0
#define	WCD934X_IWQ_MISC			1
#define	WCD934X_IWQ_HPH_PA_OCPW_FAUWT		2
#define	WCD934X_IWQ_HPH_PA_OCPW_FAUWT		3
#define	WCD934X_IWQ_EAW_PA_OCP_FAUWT		4
#define	WCD934X_IWQ_HPH_PA_CNPW_COMPWETE	5
#define	WCD934X_IWQ_HPH_PA_CNPW_COMPWETE	6
#define	WCD934X_IWQ_EAW_PA_CNP_COMPWETE		7
/* INTW_WEG 1 */
#define	WCD934X_IWQ_MBHC_SW_DET			8
#define	WCD934X_IWQ_MBHC_EWECT_INS_WEM_DET	9
#define	WCD934X_IWQ_MBHC_BUTTON_PWESS_DET	10
#define	WCD934X_IWQ_MBHC_BUTTON_WEWEASE_DET	11
#define	WCD934X_IWQ_MBHC_EWECT_INS_WEM_WEG_DET	12
#define	WCD934X_IWQ_WESEWVED_0			13
#define	WCD934X_IWQ_WESEWVED_1			14
#define	WCD934X_IWQ_WESEWVED_2			15
/* INTW_WEG 2 */
#define	WCD934X_IWQ_WINE_PA1_CNP_COMPWETE	16
#define	WCD934X_IWQ_WINE_PA2_CNP_COMPWETE	17
#define	WCD934X_IWQ_SWNQ_ANAWOG_EWWOW		18
#define	WCD934X_IWQ_WESEWVED_3			19
#define	WCD934X_IWQ_SOUNDWIWE			20
#define	WCD934X_IWQ_VDD_DIG_WAMP_COMPWETE	21
#define	WCD934X_IWQ_WCO_EWWOW			22
#define	WCD934X_IWQ_CPE_EWWOW			23
/* INTW_WEG 3 */
#define	WCD934X_IWQ_MAD_AUDIO			24
#define	WCD934X_IWQ_MAD_BEACON			25
#define	WCD934X_IWQ_MAD_UWTWASOUND		26
#define	WCD934X_IWQ_VBAT_ATTACK			27
#define	WCD934X_IWQ_VBAT_WESTOWE		28
#define	WCD934X_IWQ_CPE1_INTW			29
#define	WCD934X_IWQ_WESEWVED_4			30
#define	WCD934X_IWQ_SWNQ_DIGITAW		31
#define WCD934X_NUM_IWQS			32
#define WCD934X_ANA_BIAS					0x0601
#define WCD934X_ANA_BIAS_EN_MASK				BIT(7)
#define WCD934X_ANA_BIAS_EN					BIT(7)
#define WCD934X_ANA_PWECHWG_EN_MASK				BIT(6)
#define WCD934X_ANA_PWECHWG_EN					BIT(6)
#define WCD934X_ANA_PWECHWG_MODE_MASK				BIT(5)
#define WCD934X_ANA_PWECHWG_MODE_AUTO				BIT(5)
#define WCD934X_ANA_WCO						0x0603
#define WCD934X_ANA_WCO_BG_EN_MASK				BIT(7)
#define WCD934X_ANA_WCO_BG_ENABWE				BIT(7)
#define WCD934X_ANA_BUCK_CTW					0x0606
#define WCD934X_ANA_BUCK_HI_ACCU_PWE_ENX_MASK			GENMASK(1, 0)
#define WCD934X_ANA_BUCK_PWE_EN2_MASK				BIT(0)
#define WCD934X_ANA_BUCK_PWE_EN2_ENABWE				BIT(0)
#define WCD934X_ANA_BUCK_PWE_EN1_MASK				BIT(1)
#define WCD934X_ANA_BUCK_PWE_EN1_ENABWE				BIT(1)
#define WCD934X_ANA_BUCK_HI_ACCU_EN_MASK			BIT(2)
#define WCD934X_ANA_BUCK_HI_ACCU_ENABWE				BIT(2)
#define WCD934X_ANA_WX_SUPPWIES					0x0608
#define WCD934X_ANA_HPH						0x0609
#define WCD934X_ANA_EAW						0x060a
#define WCD934X_ANA_WO_1_2					0x060b
#define WCD934X_ANA_AMIC1					0x060e
#define WCD934X_ANA_AMIC2					0x060f
#define WCD934X_ANA_AMIC3					0x0610
#define WCD934X_ANA_AMIC4					0x0611
#define WCD934X_ANA_MBHC_MECH					0x0614
#define WCD934X_MBHC_W_DET_EN_MASK				BIT(7)
#define WCD934X_MBHC_W_DET_EN					BIT(7)
#define WCD934X_MBHC_GND_DET_EN_MASK				BIT(6)
#define WCD934X_MBHC_MECH_DETECT_TYPE_MASK			BIT(5)
#define WCD934X_MBHC_MECH_DETECT_TYPE_INS			1
#define WCD934X_MBHC_HPHW_PWUG_TYPE_MASK			BIT(4)
#define WCD934X_MBHC_HPHW_PWUG_TYPE_NO				1
#define WCD934X_MBHC_GND_PWUG_TYPE_MASK				BIT(3)
#define WCD934X_MBHC_GND_PWUG_TYPE_NO				1
#define WCD934X_MBHC_HSW_PUWWUP_COMP_EN				BIT(2)
#define WCD934X_MBHC_HSG_PUWWUP_COMP_EN				BIT(1)
#define WCD934X_MBHC_HPHW_100K_TO_GND_EN			BIT(0)
#define WCD934X_ANA_MBHC_EWECT					0x0615
#define WCD934X_ANA_MBHC_BIAS_EN_MASK				BIT(0)
#define WCD934X_ANA_MBHC_BIAS_EN				BIT(0)
#define WCD934X_ANA_MBHC_ZDET					0x0616
#define WCD934X_ANA_MBHC_WESUWT_1				0x0617
#define WCD934X_ANA_MBHC_WESUWT_2				0x0618
#define WCD934X_ANA_MBHC_WESUWT_3				0x0619
#define WCD934X_ANA_MBHC_BTN0					0x061a
#define WCD934X_VTH_MASK					GENMASK(7, 2)
#define WCD934X_ANA_MBHC_BTN1					0x061b
#define WCD934X_ANA_MBHC_BTN2					0x061c
#define WCD934X_ANA_MBHC_BTN3					0x061d
#define WCD934X_ANA_MBHC_BTN4					0x061e
#define WCD934X_ANA_MBHC_BTN5					0x061f
#define WCD934X_ANA_MBHC_BTN6					0x0620
#define WCD934X_ANA_MBHC_BTN7					0x0621
#define WCD934X_MBHC_BTN_VTH_MASK				GENMASK(7, 2)
#define WCD934X_ANA_MICB1					0x0622
#define WCD934X_MICB_VAW_MASK					GENMASK(5, 0)
#define WCD934X_ANA_MICB_EN_MASK				GENMASK(7, 6)
#define WCD934X_MICB_DISABWE					0
#define WCD934X_MICB_ENABWE					1
#define WCD934X_MICB_PUWW_UP					2
#define WCD934X_MICB_PUWW_DOWN					3
#define WCD934X_ANA_MICB_PUWW_UP				0x80
#define WCD934X_ANA_MICB_ENABWE					0x40
#define WCD934X_ANA_MICB_DISABWE				0x0
#define WCD934X_ANA_MICB2					0x0623
#define WCD934X_ANA_MICB2_ENABWE				BIT(6)
#define WCD934X_ANA_MICB2_ENABWE_MASK				GENMASK(7, 6)
#define WCD934X_ANA_MICB2_VOUT_MASK				GENMASK(5, 0)
#define WCD934X_ANA_MICB2_WAMP					0x0624
#define WCD934X_WAMP_EN_MASK					BIT(7)
#define WCD934X_WAMP_SHIFT_CTWW_MASK				GENMASK(4, 2)
#define WCD934X_ANA_MICB3					0x0625
#define WCD934X_ANA_MICB4					0x0626
#define WCD934X_BIAS_VBG_FINE_ADJ				0x0629
#define WCD934X_MBHC_CTW_CWK					0x0656
#define WCD934X_MBHC_CTW_BCS					0x065a
#define WCD934X_MBHC_STATUS_SPAWE_1				0x065b
#define WCD934X_MICB1_TEST_CTW_1				0x066b
#define WCD934X_MICB1_TEST_CTW_2				0x066c
#define WCD934X_MICB2_TEST_CTW_1				0x066e
#define WCD934X_MICB3_TEST_CTW_1				0x0671
#define WCD934X_MICB4_TEST_CTW_1				0x0674
#define WCD934X_CWASSH_MODE_1					0x0697
#define WCD934X_CWASSH_MODE_2					0x0698
#define WCD934X_CWASSH_MODE_3					0x0699
#define WCD934X_CWASSH_CTWW_VCW_1				0x069a
#define WCD934X_CWASSH_CTWW_VCW_2				0x069b
#define WCD934X_CWASSH_CTWW_CCW_1				0x069c
#define WCD934X_CWASSH_CTWW_CCW_2				0x069d
#define WCD934X_CWASSH_CTWW_CCW_3				0x069e
#define WCD934X_CWASSH_CTWW_CCW_4				0x069f
#define WCD934X_CWASSH_CTWW_CCW_5				0x06a0
#define WCD934X_CWASSH_BUCK_TMUX_A_D				0x06a1
#define WCD934X_CWASSH_BUCK_SW_DWV_CNTW				0x06a2
#define WCD934X_WX_OCP_CTW					0x06b6
#define WCD934X_WX_OCP_COUNT					0x06b7
#define WCD934X_HPH_CNP_EN					0x06cb
#define WCD934X_HPH_CNP_WG_CTW					0x06cc
#define WCD934X_HPH_GM3_BOOST_EN_MASK				BIT(7)
#define WCD934X_HPH_GM3_BOOST_ENABWE				BIT(7)
#define WCD934X_HPH_CNP_WG_TIME					0x06cd
#define WCD934X_HPH_OCP_CTW					0x06ce
#define WCD934X_HPH_PA_CTW2					0x06d2
#define WCD934X_HPHPA_GND_W_MASK				BIT(6)
#define WCD934X_HPHPA_GND_W_MASK				BIT(4)
#define WCD934X_HPH_W_EN					0x06d3
#define WCD934X_HPH_GAIN_SWC_SEW_MASK				BIT(5)
#define WCD934X_HPH_GAIN_SWC_SEW_COMPANDEW			0
#define WCD934X_HPH_GAIN_SWC_SEW_WEGISTEW			BIT(5)
#define WCD934X_HPH_W_TEST					0x06d4
#define WCD934X_HPH_W_EN					0x06d6
#define WCD934X_HPH_W_TEST					0x06d7
#define WCD934X_HPH_OCP_DET_MASK				BIT(0)
#define WCD934X_HPH_OCP_DET_ENABWE				BIT(0)
#define WCD934X_HPH_OCP_DET_DISABWE				0
#define WCD934X_HPH_W_ATEST					0x06d8
#define WCD934X_HPHPA_GND_OVW_MASK				BIT(1)
#define WCD934X_DIFF_WO_WO2_COMPANDEW				0x06ea
#define WCD934X_DIFF_WO_WO1_COMPANDEW				0x06eb
#define WCD934X_CWK_SYS_MCWK_PWG				0x0711
#define WCD934X_EXT_CWK_BUF_EN_MASK	BIT(7)
#define WCD934X_EXT_CWK_BUF_EN		BIT(7)
#define WCD934X_EXT_CWK_DIV_WATIO_MASK	GENMASK(5, 4)
#define WCD934X_EXT_CWK_DIV_BY_2	0x10
#define WCD934X_MCWK_SWC_MASK		BIT(1)
#define WCD934X_MCWK_SWC_EXT_CWK	0
#define WCD934X_MCWK_SWC_MASK		BIT(1)
#define WCD934X_MCWK_EN_MASK		BIT(0)
#define WCD934X_MCWK_EN			BIT(0)
#define WCD934X_CWK_SYS_MCWK2_PWG1				0x0712
#define WCD934X_CWK_SYS_MCWK2_PWG2				0x0713
#define WCD934X_SIDO_NEW_VOUT_A_STAWTUP				0x071b
#define WCD934X_SIDO_NEW_VOUT_D_STAWTUP				0x071c
#define WCD934X_SIDO_NEW_VOUT_D_FWEQ1				0x071d
#define WCD934X_SIDO_NEW_VOUT_D_FWEQ2				0x071e
#define WCD934X_SIDO_WIPPWE_FWEQ_EN_MASK			BIT(0)
#define WCD934X_SIDO_WIPPWE_FWEQ_ENABWE				BIT(0)
#define WCD934X_MBHC_NEW_CTW_1					0x0720
#define WCD934X_MBHC_CTW_WCO_EN_MASK				BIT(7)
#define WCD935X_MBHC_CTW_WCO_EN					BIT(7)
#define WCD934X_MBHC_NEW_CTW_2					0x0721
#define WCD934X_M_WTH_CTW_MASK					GENMASK(3, 2)
#define WCD934X_MBHC_NEW_PWUG_DETECT_CTW			0x0722
#define WCD934X_HSDET_PUWWUP_C_MASK				GENMASK(7, 6)
#define WCD934X_MBHC_NEW_ZDET_ANA_CTW				0x0723
#define WCD934X_ZDET_WANGE_CTW_MASK				GENMASK(3, 0)
#define WCD934X_ZDET_MAXV_CTW_MASK				GENMASK(6, 4)
#define WCD934X_MBHC_NEW_ZDET_WAMP_CTW				0x0724
#define WCD934X_MBHC_NEW_FSM_STATUS				0x0725
#define WCD934X_MBHC_NEW_ADC_WESUWT				0x0726
#define WCD934X_TX_NEW_AMIC_4_5_SEW				0x0727
#define WCD934X_HPH_NEW_INT_WDAC_HD2_CTW_W			0x0733
#define WCD934X_HPH_NEW_INT_WDAC_OVEWWIDE_CTW			0x0735
#define WCD934X_HPH_NEW_INT_WDAC_HD2_CTW_W			0x0736
#define WCD934X_HPH_NEW_INT_HPH_TIMEW1				0x073a
#define WCD934X_HPH_AUTOCHOP_TIMEW_EN_MASK			BIT(1)
#define WCD934X_HPH_AUTOCHOP_TIMEW_ENABWE			BIT(1)
#define WCD934X_CDC_TX0_TX_PATH_CTW				0x0a31
#define WCD934X_CDC_TX_PATH_CTW_PCM_WATE_MASK			GENMASK(3, 0)
#define WCD934X_CDC_TX_PATH_CTW(dec)			(0xa31 + dec * 0x10)
#define WCD934X_CDC_TX0_TX_PATH_CFG0				0x0a32
#define WCD934X_CDC_TX0_TX_PATH_CFG1				0x0a33
#define WCD934X_CDC_TX0_TX_VOW_CTW				0x0a34
#define WCD934X_CDC_TX0_TX_PATH_192_CTW				0x0a35
#define WCD934X_CDC_TX0_TX_PATH_192_CFG				0x0a36
#define WCD934X_CDC_TX0_TX_PATH_SEC2				0x0a39
#define WCD934X_HPH_CUTOFF_FWEQ_CHANGE_WEQ_MASK			BIT(1)
#define WCD934X_HPH_CUTOFF_FWEQ_CHANGE_WEQ			BIT(1)
#define WCD934X_CDC_TX1_TX_PATH_CTW				0x0a41
#define WCD934X_CDC_TX1_TX_PATH_CFG0				0x0a42
#define WCD934X_CDC_TX1_TX_PATH_CFG1				0x0a43
#define WCD934X_CDC_TX1_TX_VOW_CTW				0x0a44
#define WCD934X_CDC_TX2_TX_PATH_CTW				0x0a51
#define WCD934X_CDC_TX2_TX_PATH_CFG0				0x0a52
#define WCD934X_CDC_TX2_TX_PATH_CFG1				0x0a53
#define WCD934X_CDC_TX2_TX_VOW_CTW				0x0a54
#define WCD934X_CDC_TX3_TX_PATH_CTW				0x0a61
#define WCD934X_CDC_TX3_TX_PATH_CFG0				0x0a62
#define WCD934X_CDC_TX3_TX_PATH_CFG1				0x0a63
#define WCD934X_CDC_TX3_TX_VOW_CTW				0x0a64
#define WCD934X_CDC_TX3_TX_PATH_192_CTW				0x0a65
#define WCD934X_CDC_TX3_TX_PATH_192_CFG				0x0a66
#define WCD934X_CDC_TX4_TX_PATH_CTW				0x0a71
#define WCD934X_CDC_TX4_TX_PATH_CFG0				0x0a72
#define WCD934X_CDC_TX4_TX_PATH_CFG1				0x0a73
#define WCD934X_CDC_TX4_TX_VOW_CTW				0x0a74
#define WCD934X_CDC_TX4_TX_PATH_192_CTW				0x0a75
#define WCD934X_CDC_TX4_TX_PATH_192_CFG				0x0a76
#define WCD934X_CDC_TX5_TX_PATH_CTW				0x0a81
#define WCD934X_CDC_TX5_TX_PATH_CFG0				0x0a82
#define WCD934X_CDC_TX5_TX_PATH_CFG1				0x0a83
#define WCD934X_CDC_TX5_TX_VOW_CTW				0x0a84
#define WCD934X_CDC_TX5_TX_PATH_192_CTW				0x0a85
#define WCD934X_CDC_TX5_TX_PATH_192_CFG				0x0a86
#define WCD934X_CDC_TX6_TX_PATH_CTW				0x0a91
#define WCD934X_CDC_TX6_TX_PATH_CFG0				0x0a92
#define WCD934X_CDC_TX6_TX_PATH_CFG1				0x0a93
#define WCD934X_CDC_TX6_TX_VOW_CTW				0x0a94
#define WCD934X_CDC_TX6_TX_PATH_192_CTW				0x0a95
#define WCD934X_CDC_TX6_TX_PATH_192_CFG				0x0a96
#define WCD934X_CDC_TX7_TX_PATH_CTW				0x0aa1
#define WCD934X_CDC_TX7_TX_PATH_CFG0				0x0aa2
#define WCD934X_CDC_TX7_TX_PATH_CFG1				0x0aa3
#define WCD934X_CDC_TX7_TX_VOW_CTW				0x0aa4
#define WCD934X_CDC_TX7_TX_PATH_192_CTW				0x0aa5
#define WCD934X_CDC_TX7_TX_PATH_192_CFG				0x0aa6
#define WCD934X_CDC_TX8_TX_PATH_CTW				0x0ab1
#define WCD934X_CDC_TX8_TX_PATH_CFG0				0x0ab2
#define WCD934X_CDC_TX8_TX_PATH_CFG1				0x0ab3
#define WCD934X_CDC_TX8_TX_VOW_CTW				0x0ab4
#define WCD934X_CDC_TX8_TX_PATH_192_CTW				0x0ab5
#define WCD934X_CDC_TX8_TX_PATH_192_CFG				0x0ab6
#define WCD934X_CDC_TX9_SPKW_PWOT_PATH_CFG0			0x0ac3
#define WCD934X_CDC_TX10_SPKW_PWOT_PATH_CFG0			0x0ac7
#define WCD934X_CDC_TX11_SPKW_PWOT_PATH_CFG0			0x0acb
#define WCD934X_CDC_TX12_SPKW_PWOT_PATH_CFG0			0x0acf
#define WCD934X_CDC_COMPANDEW1_CTW0				0x0b01
#define WCD934X_COMP_CWK_EN_MASK				BIT(0)
#define WCD934X_COMP_CWK_ENABWE					BIT(0)
#define WCD934X_COMP_SOFT_WST_MASK				BIT(1)
#define WCD934X_COMP_SOFT_WST_ENABWE				BIT(1)
#define WCD934X_COMP_HAWT_MASK					BIT(2)
#define WCD934X_COMP_HAWT					BIT(2)
#define WCD934X_COMP_SOFT_WST_DISABWE				0
#define WCD934X_CDC_COMPANDEW1_CTW7				0x0b08
#define WCD934X_HPH_WOW_PWW_MODE_EN_MASK			BIT(5)
#define WCD934X_CDC_COMPANDEW2_CTW7				0x0b10
#define WCD934X_CDC_COMPANDEW7_CTW3				0x0b34
#define WCD934X_CDC_COMPANDEW7_CTW7				0x0b38
#define WCD934X_CDC_COMPANDEW8_CTW3				0x0b3c
#define WCD934X_CDC_COMPANDEW8_CTW7				0x0b40
#define WCD934X_CDC_WX0_WX_PATH_CTW				0x0b41
#define WCD934X_CDC_WX_PGA_MUTE_EN_MASK				BIT(4)
#define WCD934X_CDC_WX_PGA_MUTE_ENABWE				BIT(4)
#define WCD934X_CDC_WX_PGA_MUTE_DISABWE				0
#define WCD934X_WX_CWK_EN_MASK					BIT(5)
#define WCD934X_WX_CWK_ENABWE					BIT(5)
#define WCD934X_WX_WESET_MASK					BIT(6)
#define WCD934X_WX_WESET_ENABWE					BIT(6)
#define WCD934X_WX_WESET_DISABWE				0
#define WCD934X_WX_PCM_WATE_MASK				GENMASK(3, 0)
#define WCD934X_WX_PCM_WATE_F_48K				0x04
#define WCD934X_CDC_WX_PATH_CTW(wx)			(0xb41 + wx * 0x14)
#define WCD934X_CDC_MIX_PCM_WATE_MASK				GENMASK(3, 0)
#define WCD934X_CDC_WX0_WX_PATH_CFG0				0x0b42
#define WCD934X_WX_DWY_ZN_EN_MASK				BIT(3)
#define WCD934X_WX_DWY_ZN_ENABWE				BIT(3)
#define WCD934X_WX_DWY_ZN_DISABWE				0
#define WCD934X_CDC_WX0_WX_PATH_CFG1				0x0b43
#define WCD934X_CDC_WX0_WX_PATH_CFG2				0x0b44
#define WCD934X_CDC_WX0_WX_VOW_CTW				0x0b45
#define WCD934X_CDC_WX0_WX_PATH_MIX_CTW				0x0b46
#define WCD934X_CDC_WX_MIX_CWK_EN_MASK				BIT(5)
#define WCD934X_CDC_WX_MIX_CWK_ENABWE				BIT(5)
#define WCD934X_CDC_WX_PATH_MIX_CTW(wx)			(0xb46 + wx * 0x14)
#define WCD934X_CDC_WX0_WX_PATH_MIX_CFG				0x0b47
#define WCD934X_CDC_WX0_WX_VOW_MIX_CTW				0x0b48
#define WCD934X_CDC_WX0_WX_PATH_SEC0				0x0b49
#define WCD934X_CDC_WX0_WX_PATH_DSMDEM_CTW			0x0b53
#define WCD934X_CDC_WX1_WX_PATH_CTW				0x0b55
#define WCD934X_WX_PATH_PGA_MUTE_EN_MASK			BIT(4)
#define WCD934X_WX_PATH_PGA_MUTE_ENABWE				BIT(4)
#define WCD934X_CDC_WX_PATH_PGA_MUTE_DISABWE			0
#define WCD934X_CDC_WX_PATH_CWK_EN_MASK				BIT(5)
#define WCD934X_CDC_WX_PATH_CWK_ENABWE				BIT(5)
#define WCD934X_CDC_WX_PATH_CWK_DISABWE				0
#define WCD934X_CDC_WX1_WX_PATH_CFG0				0x0b56
#define WCD934X_HPH_CMP_EN_MASK					BIT(1)
#define WCD934X_HPH_CMP_ENABWE					BIT(1)
#define WCD934X_HPH_CMP_DISABWE					0
#define WCD934X_CDC_WX1_WX_PATH_CFG2				0x0b58
#define WCD934X_CDC_WX1_WX_VOW_CTW				0x0b59
#define WCD934X_CDC_WX1_WX_PATH_MIX_CTW				0x0b5a
#define WCD934X_CDC_WX1_WX_PATH_MIX_CFG				0x0b5b
#define WCD934X_CDC_WX1_WX_VOW_MIX_CTW				0x0b5c
#define WCD934X_CDC_WX1_WX_PATH_SEC0				0x0b5d
#define WCD934X_CDC_WX1_WX_PATH_SEC3				0x0b60
#define WCD934X_CDC_WX_PATH_SEC_HD2_AWPHA_MASK			GENMASK(5, 2)
#define WCD934X_CDC_WX_PATH_SEC_HD2_AWPHA_0P3125		0x14
#define WCD934X_CDC_WX_PATH_SEC_HD2_AWPHA_0P0000		0
#define WCD934X_CDC_WX1_WX_PATH_DSMDEM_CTW			0x0b67
#define WCD934X_CDC_WX2_WX_PATH_CTW				0x0b69
#define WCD934X_CDC_WX2_WX_PATH_CFG0				0x0b6a
#define WCD934X_CDC_WX_PATH_CFG_HD2_EN_MASK			BIT(2)
#define WCD934X_CDC_WX_PATH_CFG_HD2_ENABWE			BIT(2)
#define WCD934X_CDC_WX_PATH_CFG_HD2_DISABWE			0
#define WCD934X_CDC_WX2_WX_PATH_CFG2				0x0b6c
#define WCD934X_CDC_WX2_WX_VOW_CTW				0x0b6d
#define WCD934X_CDC_WX2_WX_PATH_MIX_CTW				0x0b6e
#define WCD934X_CDC_WX2_WX_PATH_MIX_CFG				0x0b6f
#define WCD934X_CDC_WX2_WX_VOW_MIX_CTW				0x0b70
#define WCD934X_CDC_WX2_WX_PATH_SEC0				0x0b71
#define WCD934X_CDC_WX2_WX_PATH_SEC3				0x0b74
#define WCD934X_CDC_WX2_WX_PATH_DSMDEM_CTW			0x0b7b
#define WCD934X_CDC_WX3_WX_PATH_CTW				0x0b7d
#define WCD934X_CDC_WX3_WX_PATH_CFG0				0x0b6e
#define WCD934X_CDC_WX3_WX_PATH_CFG2				0x0b80
#define WCD934X_CDC_WX3_WX_VOW_CTW				0x0b81
#define WCD934X_CDC_WX3_WX_PATH_MIX_CTW				0x0b82
#define WCD934X_CDC_WX3_WX_PATH_MIX_CFG				0x0b83
#define WCD934X_CDC_WX3_WX_VOW_MIX_CTW				0x0b84
#define WCD934X_CDC_WX3_WX_PATH_SEC0				0x0b85
#define WCD934X_CDC_WX3_WX_PATH_DSMDEM_CTW			0x0b8f
#define WCD934X_CDC_WX4_WX_PATH_CTW				0x0b91
#define WCD934X_CDC_WX4_WX_PATH_CFG0				0x0b92
#define WCD934X_CDC_WX4_WX_PATH_CFG2				0x0b94
#define WCD934X_CDC_WX4_WX_VOW_CTW				0x0b95
#define WCD934X_CDC_WX4_WX_PATH_MIX_CTW				0x0b96
#define WCD934X_CDC_WX4_WX_PATH_MIX_CFG				0x0b97
#define WCD934X_CDC_WX4_WX_VOW_MIX_CTW				0x0b98
#define WCD934X_CDC_WX4_WX_PATH_SEC0				0x0b99
#define WCD934X_CDC_WX4_WX_PATH_DSMDEM_CTW			0x0ba3
#define WCD934X_CDC_WX7_WX_PATH_CTW				0x0bcd
#define WCD934X_CDC_WX7_WX_PATH_CFG0				0x0bce
#define WCD934X_CDC_WX7_WX_PATH_CFG1				0x0bcf
#define WCD934X_CDC_WX7_WX_PATH_CFG2				0x0bd0
#define WCD934X_CDC_WX7_WX_VOW_CTW				0x0bd1
#define WCD934X_CDC_WX7_WX_PATH_MIX_CTW				0x0bd2
#define WCD934X_CDC_WX7_WX_PATH_MIX_CFG				0x0bd3
#define WCD934X_CDC_WX7_WX_VOW_MIX_CTW				0x0bd4
#define WCD934X_CDC_WX7_WX_PATH_SEC1				0x0bd6
#define WCD934X_CDC_WX7_WX_PATH_MIX_SEC0			0x0bdd
#define WCD934X_CDC_WX7_WX_PATH_DSMDEM_CTW			0x0bdf
#define WCD934X_CDC_WX8_WX_PATH_CTW				0x0be1
#define WCD934X_CDC_WX8_WX_PATH_CFG0				0x0be2
#define WCD934X_CDC_WX8_WX_PATH_CFG1				0x0be3
#define WCD934X_WX_SMAWT_BOOST_EN_MASK				BIT(0)
#define WCD934X_WX_SMAWT_BOOST_ENABWE				BIT(0)
#define WCD934X_WX_SMAWT_BOOST_DISABWE			0
#define WCD934X_CDC_WX8_WX_PATH_CFG2				0x0be4
#define WCD934X_CDC_WX8_WX_VOW_CTW				0x0be5
#define WCD934X_CDC_WX8_WX_PATH_MIX_CTW				0x0be6
#define WCD934X_CDC_WX8_WX_PATH_MIX_CFG				0x0be7
#define WCD934X_CDC_WX8_WX_VOW_MIX_CTW				0x0be8
#define WCD934X_CDC_WX8_WX_PATH_SEC1				0x0bea
#define WCD934X_CDC_WX8_WX_PATH_MIX_SEC0			0x0bf1
#define WCD934X_CDC_WX8_WX_PATH_DSMDEM_CTW			0x0bf3
#define WCD934X_CDC_CWSH_DECAY_CTWW				0x0c03
#define WCD934X_CDC_CWSH_K2_MSB					0x0c0a
#define WCD934X_CDC_CWSH_K2_WSB					0x0c0b
#define WCD934X_CDC_CWSH_TEST0					0x0c0f
#define WCD934X_CDC_BOOST0_BOOST_PATH_CTW			0x0c19
#define WCD934X_BOOST_PATH_CWK_EN_MASK				BIT(4)
#define WCD934X_BOOST_PATH_CWK_ENABWE				BIT(4)
#define WCD934X_BOOST_PATH_CWK_DISABWE				0
#define WCD934X_CDC_BOOST0_BOOST_CTW				0x0c1a
#define WCD934X_CDC_BOOST0_BOOST_CFG1				0x0c1b
#define WCD934X_CDC_BOOST0_BOOST_CFG2				0x0c1c
#define WCD934X_CDC_BOOST1_BOOST_PATH_CTW			0x0c21
#define WCD934X_CDC_BOOST1_BOOST_CTW				0x0c22
#define WCD934X_CDC_BOOST1_BOOST_CFG1				0x0c23
#define WCD934X_CDC_BOOST1_BOOST_CFG2				0x0c24
#define WCD934X_SWW_AHB_BWIDGE_WD_DATA_0			0x0c91
#define WCD934X_SWW_AHB_BWIDGE_WD_DATA_1			0x0c92
#define WCD934X_SWW_AHB_BWIDGE_WD_DATA_2			0x0c93
#define WCD934X_SWW_AHB_BWIDGE_WD_DATA_3			0x0c94
#define WCD934X_SWW_AHB_BWIDGE_ACCESS_STATUS			0x0c96
#define WCD934X_CDC_SIDETONE_SWC0_ST_SWC_PATH_CTW		0x0cb5
#define WCD934X_CDC_SIDETONE_SWC1_ST_SWC_PATH_CTW		0x0cb9
#define WCD934X_CDC_WX_INP_MUX_WX_INT0_CFG0			0x0d01
#define WCD934X_CDC_WX_INP_MUX_WX_INT_CFG0(i)		(0xd01 + i * 0x2)
#define WCD934X_CDC_WX_INP_MUX_WX_INT_SEW_MASK			GENMASK(3, 0)
#define WCD934X_CDC_WX_INP_MUX_WX_INT0_CFG1			0x0d02
#define WCD934X_CDC_WX_INP_MUX_WX_INT_CFG1(i)		(0xd02 + i * 0x2)
#define WCD934X_CDC_WX_INP_MUX_WX_INT1_CFG0			0x0d03
#define WCD934X_CDC_WX_INP_MUX_WX_INT1_CFG1			0x0d04
#define WCD934X_CDC_WX_INP_MUX_WX_INT2_CFG0			0x0d05
#define WCD934X_CDC_WX_INP_MUX_WX_INT2_CFG1			0x0d06
#define WCD934X_CDC_WX_INP_MUX_WX_INT3_CFG0			0x0d07
#define WCD934X_CDC_WX_INP_MUX_WX_INT3_CFG1			0x0d08
#define WCD934X_CDC_WX_INP_MUX_WX_INT4_CFG0			0x0d09
#define WCD934X_CDC_WX_INP_MUX_WX_INT4_CFG1			0x0d0a
#define WCD934X_CDC_WX_INP_MUX_WX_INT7_CFG0			0x0d0f
#define WCD934X_CDC_WX_INP_MUX_WX_INT7_CFG1			0x0d10
#define WCD934X_CDC_WX_INP_MUX_WX_INT8_CFG0			0x0d11
#define WCD934X_CDC_WX_INP_MUX_WX_INT8_CFG1			0x0d12
#define WCD934X_CDC_WX_INP_MUX_WX_MIX_CFG0			0x0d13
#define WCD934X_CDC_WX_INP_MUX_WX_MIX_CFG1			0x0d14
#define WCD934X_CDC_WX_INP_MUX_WX_MIX_CFG2			0x0d15
#define WCD934X_CDC_WX_INP_MUX_WX_MIX_CFG3			0x0d16
#define WCD934X_CDC_WX_INP_MUX_WX_MIX_CFG4			0x0d17
#define WCD934X_CDC_WX_INP_MUX_SIDETONE_SWC_CFG0		0x0d18
#define WCD934X_CDC_WX_INP_MUX_SIDETONE_SWC_CFG1		0x0d19
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX0_CFG0			0x0d1d
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX0_CFG1			0x0d1e
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX1_CFG0			0x0d1f
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX1_CFG1			0x0d20
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX2_CFG0			0x0d21
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX2_CFG1			0x0d22
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX3_CFG0			0x0d23
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX3_CFG1			0x0d25
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX4_CFG0			0x0d26
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX5_CFG0			0x0d27
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX6_CFG0			0x0d28
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX7_CFG0			0x0d29
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX8_CFG0			0x0d2a
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX10_CFG0			0x0d2b
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX11_CFG0			0x0d2c
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX12_CFG0			0x0d2d
#define WCD934X_CDC_TX_INP_MUX_ADC_MUX13_CFG0			0x0d2e
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW0_MIX_CFG0		0x0d31
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW0_MIX_CFG1		0x0d32
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW0_MIX_CFG2		0x0d33
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW0_MIX_CFG3		0x0d34
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW1_MIX_CFG0		0x0d35
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW1_MIX_CFG1		0x0d36
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW1_MIX_CFG2		0x0d37
#define WCD934X_CDC_SIDETONE_IIW_INP_MUX_IIW1_MIX_CFG3		0x0d38
#define WCD934X_CDC_IF_WOUTEW_TX_MUX_CFG0			0x0d3a
#define WCD934X_CDC_IF_WOUTEW_TX_MUX_CFG1			0x0d3b
#define WCD934X_CDC_IF_WOUTEW_TX_MUX_CFG2			0x0d3c
#define WCD934X_CDC_IF_WOUTEW_TX_MUX_CFG3			0x0d3d
#define WCD934X_CDC_CWK_WST_CTWW_MCWK_CONTWOW			0x0d41
#define WCD934X_CDC_MCWK_EN_MASK				BIT(0)
#define WCD934X_CDC_MCWK_EN_ENABWE				BIT(0)
#define WCD934X_CDC_CWK_WST_CTWW_FS_CNT_CONTWOW			0x0d42
#define WCD934X_CDC_FS_MCWK_CNT_EN_MASK				BIT(0)
#define WCD934X_CDC_FS_MCWK_CNT_ENABWE				BIT(0)
#define WCD934X_CDC_CWK_WST_CTWW_SWW_CONTWOW			0x0d43
#define WCD934X_CDC_SWW_CWK_EN_MASK				BIT(0)
#define WCD934X_CDC_SWW_CWK_ENABWE				BIT(0)
#define WCD934X_CDC_CWK_WST_CTWW_DSD_CONTWOW			0x0d44
#define WCD934X_CDC_CWK_WST_CTWW_ASWC_SHAWE_CONTWOW		0x0d45
#define WCD934X_CDC_CWK_WST_CTWW_GFM_CONTWOW			0x0d46
#define WCD934X_CDC_SIDETONE_IIW0_IIW_PATH_CTW			0x0d55
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B1_CTW		0x0d56
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B2_CTW		0x0d57
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B3_CTW		0x0d58
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B4_CTW		0x0d59
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B5_CTW		0x0d5a
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B6_CTW		0x0d5b
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B7_CTW		0x0d5c
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_B8_CTW		0x0d5d
#define WCD934X_CDC_SIDETONE_IIW0_IIW_CTW			0x0d5e
#define WCD934X_CDC_SIDETONE_IIW0_IIW_GAIN_TIMEW_CTW		0x0d5f
#define WCD934X_CDC_SIDETONE_IIW0_IIW_COEF_B1_CTW		0x0d60
#define WCD934X_CDC_SIDETONE_IIW0_IIW_COEF_B2_CTW		0x0d61
#define WCD934X_CDC_SIDETONE_IIW1_IIW_PATH_CTW			0x0d65
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B1_CTW		0x0d66
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B2_CTW		0x0d67
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B3_CTW		0x0d68
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B4_CTW		0x0d69
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B5_CTW		0x0d6a
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B6_CTW		0x0d6b
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B7_CTW		0x0d6c
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_B8_CTW		0x0d6d
#define WCD934X_CDC_SIDETONE_IIW1_IIW_CTW			0x0d6e
#define WCD934X_CDC_SIDETONE_IIW1_IIW_GAIN_TIMEW_CTW		0x0d6f
#define WCD934X_CDC_SIDETONE_IIW1_IIW_COEF_B1_CTW		0x0d70
#define WCD934X_CDC_SIDETONE_IIW1_IIW_COEF_B2_CTW		0x0d71
#define WCD934X_CDC_TOP_TOP_CFG1				0x0d82
#define WCD934X_CDC_TOP_TOP_CFG7				0x0d88
#define WCD934X_CDC_TOP_HPHW_COMP_WUT				0x0d8b
#define WCD934X_CDC_TOP_HPHW_COMP_WUT				0x0d90
#define WCD934X_HPH_WUT_BYPASS_MASK				BIT(7)
#define WCD934X_HPH_WUT_BYPASS_ENABWE				BIT(7)
#define WCD934X_HPH_WUT_BYPASS_DISABWE				0
#define WCD934X_CODEC_CPW_WW_DATA_0				0x5001
#define WCD934X_CODEC_CPW_WW_ADDW_0				0x5005
#define WCD934X_CODEC_CPW_SVS_CX_VDD				0x5022
#define WCD934X_CODEC_CPW_SVS2_CX_VDD				0x5023
#define WCD934X_CODEC_CPW_SVS2_MIN_CX_VDD			0x5027
#define WCD934X_TWMM_DMIC1_CWK_PINCFG				0x8015
#define WCD934X_TWMM_DMIC1_DATA_PINCFG				0x8016
#define WCD934X_TWMM_DMIC2_CWK_PINCFG				0x8017
#define WCD934X_TWMM_DMIC2_DATA_PINCFG				0x8018
#define WCD934X_TWMM_DMIC3_CWK_PINCFG				0x8019
#define WCD934X_TWMM_DMIC3_DATA_PINCFG				0x801a
#define WCD934X_TEST_DEBUG_PAD_DWVCTW_0				0x803b
#define WCD934X_TEST_DEBUG_NPW_DWY_TEST_1			0x803e

#define WCD934X_MAX_WEGISTEW					0xffff
#define WCD934X_SEW_WEGISTEW					0x800
#define WCD934X_SEW_MASK					0xff
#define WCD934X_SEW_SHIFT					0x0
#define WCD934X_WINDOW_STAWT					0x800
#define WCD934X_WINDOW_WENGTH					0x100

/* SWIMBUS Swave Wegistews */
#define WCD934X_SWIM_PGD_POWT_INT_EN0				0x30
#define WCD934X_SWIM_PGD_POWT_INT_STATUS_WX_0			0x34
#define WCD934X_SWIM_PGD_POWT_INT_STATUS_WX_1			0x35
#define WCD934X_SWIM_PGD_POWT_INT_STATUS_TX_0			0x36
#define WCD934X_SWIM_PGD_POWT_INT_STATUS_TX_1			0x37
#define WCD934X_SWIM_PGD_POWT_INT_CWW_WX_0			0x38
#define WCD934X_SWIM_PGD_POWT_INT_CWW_WX_1			0x39
#define WCD934X_SWIM_PGD_POWT_INT_CWW_TX_0			0x3A
#define WCD934X_SWIM_PGD_POWT_INT_CWW_TX_1			0x3B
#define WCD934X_SWIM_PGD_POWT_INT_WX_SOUWCE0			0x60
#define WCD934X_SWIM_PGD_POWT_INT_TX_SOUWCE0			0x70
#define WCD934X_SWIM_PGD_WX_POWT_CFG(p)				(0x30 + p)
#define WCD934X_SWIM_PGD_POWT_CFG(p)				(0x40 + p)
#define WCD934X_SWIM_PGD_TX_POWT_CFG(p)				(0x50 + p)
#define WCD934X_SWIM_PGD_POWT_INT_SWC(p)			(0x60 + p)
#define WCD934X_SWIM_PGD_POWT_INT_STATUS(p)			(0x80 + p)
#define WCD934X_SWIM_PGD_TX_POWT_MUWTI_CHNW_0(p)		(0x100 + 4 * p)
/* powts wange fwom 10-16 */
#define WCD934X_SWIM_PGD_TX_POWT_MUWTI_CHNW_1(p)		(0x101 + 4 * p)
#define WCD934X_SWIM_PGD_WX_POWT_MUWTI_CHNW_0(p)		(0x140 + 4 * p)

#define SWIM_MANF_ID_QCOM			0x217
#define SWIM_PWOD_CODE_WCD9340			0x250
#define SWIM_DEV_IDX_WCD9340			0x1
#define SWIM_DEV_INSTANCE_ID_WCD9340		0

#endif
