# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is cothrut@CEAT-ENDV350-01.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is cothrut@CEAT-ENDV350-01.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:08:16 on Mar 13,2024
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 15:08:16 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 15:08:16 on Mar 13,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:376
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.mux4(fast)
# Loading work.mux2(fast__1)
# Loading work.mux4(fast__1)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: cothrut  Hostname: CEAT-ENDV350-01  ProcessID: 18520
#           Attempting to use alternate WLF file "./wlft839avc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft839avc
# Simulation failed
# ** Note: $stop    : riscv_single.sv(68)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 68
do {.\riscv_single.do}
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is cothrut@CEAT-ENDV350-01.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is cothrut@CEAT-ENDV350-01.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is Cory@CORYSGAMINGLAPT.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is Cory@CORYSGAMINGLAPT.
# Error 31: Unable to unlink file "C:/Users/Cory/OneDrive/Documents/GitHub/ecen4243S24/lab2/hdl/work/_dbcontainer/#64_opt7/work_riscvsingle_fast_0.dbg".
# Error 31: Unable to unlink file "C:/Users/Cory/OneDrive/Documents/GitHub/ecen4243S24/lab2/hdl/work/_dbcontainer/#64_opt7/work_top_fast_0.dbg".
# Error 31: Unable to unlink file "C:/Users/Cory/OneDrive/Documents/GitHub/ecen4243S24/lab2/hdl/work/_dbcontainer/#64_opt7/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/Cory/OneDrive/Documents/GitHub/ecen4243S24/lab2/hdl/work/_dbcontainer/#64_opt7".
# Error 133: Unable to remove directory "C:/Users/Cory/OneDrive/Documents/GitHub/ecen4243S24/lab2/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 15:11:00 on Mar 13,2024
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module mux4
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
# End time: 15:11:00 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:11:02 on Mar 13,2024, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 15:11:02 on Mar 13,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt7
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.mux4(fast)
# Loading work.mux2(fast__1)
# Loading work.mux4(fast__1)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: cothrut  Hostname: CEAT-ENDV350-01  ProcessID: 18520
#           Attempting to use alternate WLF file "./wlftmnmd0g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmnmd0g
# Simulation failed
# ** Note: $stop    : riscv_single.sv(68)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 68
# End time: 15:12:23 on Mar 13,2024, Elapsed time: 0:01:21
# Errors: 0, Warnings: 2
