
*** Running vivado
    with args -log lab4_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1325.809 ; gain = 86.000 ; free physical = 4673 ; free virtual = 13169
INFO: [Synth 8-638] synthesizing module 'lab4_processing_system7_0_0' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/synth/lab4_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'lab4_processing_system7_0_0' (5#1) [/home/yumaly/workspace/lab4/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/synth/lab4_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1367.348 ; gain = 127.539 ; free physical = 4715 ; free virtual = 13214
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.348 ; gain = 127.539 ; free physical = 4687 ; free virtual = 13186
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1642.082 ; gain = 1.000 ; free physical = 3941 ; free virtual = 12491
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.082 ; gain = 402.273 ; free physical = 4042 ; free virtual = 12599
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.082 ; gain = 402.273 ; free physical = 4042 ; free virtual = 12599
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.082 ; gain = 402.273 ; free physical = 4016 ; free virtual = 12573
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1642.082 ; gain = 402.273 ; free physical = 4005 ; free virtual = 12562
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1649.090 ; gain = 409.281 ; free physical = 3998 ; free virtual = 12555
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1846.090 ; gain = 606.281 ; free physical = 4124 ; free virtual = 12681
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1866.098 ; gain = 626.289 ; free physical = 4137 ; free virtual = 12694
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:54 . Memory (MB): peak = 1874.105 ; gain = 634.297 ; free physical = 4195 ; free virtual = 12753
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:55 . Memory (MB): peak = 1874.109 ; gain = 634.301 ; free physical = 4861 ; free virtual = 13419
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1876.109 ; gain = 662.125 ; free physical = 5046 ; free virtual = 13604
