-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Wed Jul  3 12:49:10 2024
-- Host        : Hraesvelgr running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_sim_netlist.vhdl
-- Design      : ZynqDesign_OPTOLINK_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z030fbg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    reset_r_reg : out STD_LOGIC;
    rxlossofsync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    allow_block_sync_propagation_inrxclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM : entity is "ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_4_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal begin_r_i_3_n_0 : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal slip_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_4_n_0 : STD_LOGIC;
  signal sync_header_count_i0 : STD_LOGIC;
  signal \sync_header_count_i[0]_i_3_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_count_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sync_header_count_i_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \sync_header_invalid_count_i_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal test_sh_r_i_3_n_0 : STD_LOGIC;
  signal test_sh_r_i_4_n_0 : STD_LOGIC;
  signal test_sh_r_i_5_n_0 : STD_LOGIC;
  signal test_sh_r_i_6_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of BLOCKSYNC_OUT_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \begin_r_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of reset_r_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sh_invalid_r_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sh_valid_r_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of slip_r_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of sync_done_r_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair0";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => p_1_in(1),
      I1 => sync_done_r,
      I2 => \^blocksync_out_i\,
      I3 => system_reset_r2,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sync_done_r_i_2_n_0,
      I1 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I2 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I3 => RXGEARBOXSLIP_OUT_i_4_n_0,
      I4 => p_1_in(1),
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => p_1_in(2),
      I1 => test_sh_r_i_2_n_0,
      I2 => p_1_in(3),
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => \sync_header_invalid_count_i_reg__0\(3),
      I2 => \sync_header_invalid_count_i_reg__0\(9),
      I3 => \sync_header_invalid_count_i_reg__0\(8),
      I4 => sync_done_r_i_4_n_0,
      I5 => \sync_header_invalid_count_i_reg__0\(4),
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => RXGEARBOXSLIP_OUT_i_4_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBBB"
    )
        port map (
      I0 => sync_done_r,
      I1 => RXGEARBOXSLIP_OUT_i_4_n_0,
      I2 => p_1_in(1),
      I3 => slip_done_i,
      I4 => \begin_r_i_2__0_n_0\,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0808080A08"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => p_1_in(2),
      I2 => test_sh_r_i_2_n_0,
      I3 => p_1_in(3),
      I4 => begin_r_i_3_n_0,
      I5 => \sync_header_invalid_count_i_reg__0\(4),
      O => \begin_r_i_2__0_n_0\
    );
begin_r_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(3),
      I1 => \sync_header_invalid_count_i_reg__0\(9),
      I2 => \sync_header_invalid_count_i_reg__0\(8),
      I3 => sync_done_r_i_4_n_0,
      O => begin_r_i_3_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
reset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^blocksync_out_i\,
      O => reset_r_reg
    );
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^blocksync_out_i\,
      I1 => allow_block_sync_propagation_inrxclk,
      O => rxlossofsync_out_i
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => test_sh_r,
      I1 => sync_done_r,
      I2 => rxheadervalid_i,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => sync_header_count_i0,
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002220AAAAAAAA"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_4_n_0,
      I1 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I2 => p_1_in(2),
      I3 => sync_done_r_i_3_n_0,
      I4 => sync_done_r_i_2_n_0,
      I5 => slip_r_i_2_n_0,
      O => next_slip_c
    );
slip_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => slip_done_i,
      I1 => p_1_in(1),
      O => slip_r_i_2_n_0
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sync_done_r_i_2_n_0,
      I1 => begin_r,
      I2 => p_1_in(1),
      I3 => test_sh_r,
      I4 => sync_done_r,
      I5 => sync_done_r_i_3_n_0,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sync_done_r_i_4_n_0,
      I1 => \sync_header_invalid_count_i_reg__0\(8),
      I2 => \sync_header_invalid_count_i_reg__0\(9),
      I3 => \sync_header_invalid_count_i_reg__0\(3),
      I4 => \sync_header_invalid_count_i_reg__0\(4),
      I5 => p_1_in(2),
      O => sync_done_r_i_2_n_0
    );
sync_done_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => test_sh_r_i_2_n_0,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(1),
      I1 => \sync_header_invalid_count_i_reg__0\(0),
      I2 => \sync_header_invalid_count_i_reg__0\(6),
      I3 => \sync_header_invalid_count_i_reg__0\(7),
      I4 => \sync_header_invalid_count_i_reg__0\(2),
      I5 => \sync_header_invalid_count_i_reg__0\(5),
      O => sync_done_r_i_4_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(2),
      I1 => p_1_in(3),
      O => sync_header_count_i0
    );
\sync_header_count_i[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_7\,
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(2) => \sync_header_count_i_reg[0]_i_2_n_1\,
      CO(1) => \sync_header_count_i_reg[0]_i_2_n_2\,
      CO(0) => \sync_header_count_i_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \sync_header_count_i_reg[0]_i_2_n_4\,
      O(2) => \sync_header_count_i_reg[0]_i_2_n_5\,
      O(1) => \sync_header_count_i_reg[0]_i_2_n_6\,
      O(0) => \sync_header_count_i_reg[0]_i_2_n_7\,
      S(3 downto 1) => sync_header_count_i_reg(3 downto 1),
      S(0) => \sync_header_count_i[0]_i_3_n_0\
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_5\,
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_4\,
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_7\,
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sync_header_count_i_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sync_header_count_i_reg[12]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[12]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[12]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[12]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[12]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[12]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(15 downto 12)
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_6\,
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_5\,
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[12]_i_1_n_4\,
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_6\,
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_5\,
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[0]_i_2_n_4\,
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_7\,
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[0]_i_2_n_0\,
      CO(3) => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[4]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[4]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[4]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[4]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[4]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[4]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(7 downto 4)
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_6\,
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_5\,
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[4]_i_1_n_4\,
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_7\,
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sync_header_count_i_reg[4]_i_1_n_0\,
      CO(3) => \sync_header_count_i_reg[8]_i_1_n_0\,
      CO(2) => \sync_header_count_i_reg[8]_i_1_n_1\,
      CO(1) => \sync_header_count_i_reg[8]_i_1_n_2\,
      CO(0) => \sync_header_count_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sync_header_count_i_reg[8]_i_1_n_4\,
      O(2) => \sync_header_count_i_reg[8]_i_1_n_5\,
      O(1) => \sync_header_count_i_reg[8]_i_1_n_6\,
      O(0) => \sync_header_count_i_reg[8]_i_1_n_7\,
      S(3 downto 0) => sync_header_count_i_reg(11 downto 8)
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => sync_header_count_i0,
      D => \sync_header_count_i_reg[8]_i_1_n_6\,
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(0),
      O => \p_0_in__6\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(0),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      O => \p_0_in__6\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(2),
      I1 => \sync_header_invalid_count_i_reg__0\(1),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      O => \p_0_in__6\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(3),
      I1 => \sync_header_invalid_count_i_reg__0\(0),
      I2 => \sync_header_invalid_count_i_reg__0\(1),
      I3 => \sync_header_invalid_count_i_reg__0\(2),
      O => \p_0_in__6\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(4),
      I1 => \sync_header_invalid_count_i_reg__0\(2),
      I2 => \sync_header_invalid_count_i_reg__0\(1),
      I3 => \sync_header_invalid_count_i_reg__0\(0),
      I4 => \sync_header_invalid_count_i_reg__0\(3),
      O => \p_0_in__6\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(5),
      I1 => \sync_header_invalid_count_i_reg__0\(3),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      I3 => \sync_header_invalid_count_i_reg__0\(1),
      I4 => \sync_header_invalid_count_i_reg__0\(2),
      I5 => \sync_header_invalid_count_i_reg__0\(4),
      O => \p_0_in__6\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      O => \p_0_in__6\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => \sync_header_invalid_count_i_reg__0\(6),
      O => \p_0_in__6\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(8),
      I1 => \sync_header_invalid_count_i_reg__0\(6),
      I2 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I3 => \sync_header_invalid_count_i_reg__0\(7),
      O => \p_0_in__6\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(9),
      I1 => \sync_header_invalid_count_i_reg__0\(8),
      I2 => \sync_header_invalid_count_i_reg__0\(7),
      I3 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I4 => \sync_header_invalid_count_i_reg__0\(6),
      O => \p_0_in__6\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sync_header_invalid_count_i_reg__0\(5),
      I1 => \sync_header_invalid_count_i_reg__0\(3),
      I2 => \sync_header_invalid_count_i_reg__0\(0),
      I3 => \sync_header_invalid_count_i_reg__0\(1),
      I4 => \sync_header_invalid_count_i_reg__0\(2),
      I5 => \sync_header_invalid_count_i_reg__0\(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(0),
      Q => \sync_header_invalid_count_i_reg__0\(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(1),
      Q => \sync_header_invalid_count_i_reg__0\(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(2),
      Q => \sync_header_invalid_count_i_reg__0\(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(3),
      Q => \sync_header_invalid_count_i_reg__0\(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(4),
      Q => \sync_header_invalid_count_i_reg__0\(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(5),
      Q => \sync_header_invalid_count_i_reg__0\(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(6),
      Q => \sync_header_invalid_count_i_reg__0\(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(7),
      Q => \sync_header_invalid_count_i_reg__0\(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(8),
      Q => \sync_header_invalid_count_i_reg__0\(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => p_1_in(2),
      D => \p_0_in__6\(9),
      Q => \sync_header_invalid_count_i_reg__0\(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A08000AAAAAAAA"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_4_n_0,
      I1 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I2 => test_sh_r_i_2_n_0,
      I3 => p_1_in(2),
      I4 => p_1_in(3),
      I5 => test_sh_r_i_3_n_0,
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => test_sh_r_i_4_n_0,
      I1 => sync_header_count_i_reg(15),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(11),
      I4 => sync_header_count_i_reg(10),
      I5 => test_sh_r_i_5_n_0,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => test_sh_r,
      I1 => rxheadervalid_i,
      I2 => begin_r,
      O => test_sh_r_i_3_n_0
    );
test_sh_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sync_header_count_i_reg(8),
      I1 => sync_header_count_i_reg(2),
      I2 => sync_header_count_i_reg(6),
      I3 => sync_header_count_i_reg(12),
      O => test_sh_r_i_4_n_0
    );
test_sh_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => sync_header_count_i_reg(1),
      I1 => sync_header_count_i_reg(9),
      I2 => sync_header_count_i_reg(13),
      I3 => sync_header_count_i_reg(5),
      I4 => test_sh_r_i_6_n_0,
      O => test_sh_r_i_5_n_0
    );
test_sh_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sync_header_count_i_reg(3),
      I1 => sync_header_count_i_reg(0),
      I2 => sync_header_count_i_reg(14),
      I3 => sync_header_count_i_reg(7),
      O => test_sh_r_i_6_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE is
  port (
    in0 : out STD_LOGIC;
    sync_clk_i_0 : out STD_LOGIC;
    user_clk_i_0 : out STD_LOGIC;
    INIT_CLK_i : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE : entity is "ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE is
  signal clk_in_i : STD_LOGIC;
  signal clk_not_locked_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of clk_not_locked_i : signal is "true";
  signal clkfbout : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal sync_clk_i : STD_LOGIC;
  signal user_clk_i : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of initclk_bufg_i : label is "PRIMITIVE";
  attribute BOX_TYPE of mmcm_adv_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of sync_clock_net_i : label is "PRIMITIVE";
  attribute BOX_TYPE of txout_clock_net_i : label is "PRIMITIVE";
  attribute BOX_TYPE of user_clk_net_i : label is "PRIMITIVE";
begin
  clk_not_locked_i <= MMCM_RESET_reg;
  in0 <= \^in0\;
initclk_bufg_i: unisim.vcomponents.BUFG
     port map (
      I => init_clk,
      O => INIT_CLK_i
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 7.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 5.120000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 14.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 7,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 10,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 8,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout,
      CLKFBOUT => clkfbout,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in_i,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => user_clk_i,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => sync_clk_i,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => \^in0\,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => clk_not_locked_i
    );
mmcm_not_locked_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in0\,
      O => mmcm_not_locked_out
    );
sync_clock_net_i: unisim.vcomponents.BUFG
     port map (
      I => sync_clk_i,
      O => sync_clk_i_0
    );
txout_clock_net_i: unisim.vcomponents.BUFG
     port map (
      I => tx_out_clk,
      O => clk_in_i
    );
user_clk_net_i: unisim.vcomponents.BUFG
     port map (
      I => user_clk_i,
      O => user_clk_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B is
  port (
    \pol_state_reg[1]\ : out STD_LOGIC;
    \pol_state_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pol_state_reg[1]_0\ : out STD_LOGIC;
    \pol_state_reg[1]_1\ : out STD_LOGIC;
    \pol_state_reg[2]\ : out STD_LOGIC;
    CB_detect0 : out STD_LOGIC;
    \prv_RXDATA_IN_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CC_detect : out STD_LOGIC;
    \pol_state_reg[2]_0\ : out STD_LOGIC;
    \idl_count_reg[4]\ : out STD_LOGIC;
    \idl_count_reg[4]_0\ : out STD_LOGIC;
    \pol_state_reg[2]_1\ : out STD_LOGIC;
    \pol_state_reg[3]_0\ : out STD_LOGIC;
    \pol_state_reg[0]\ : out STD_LOGIC;
    \inv_idl_count_reg[4]\ : out STD_LOGIC;
    \pol_state_reg[2]_2\ : out STD_LOGIC;
    \unscrambled_data_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    cur_polarity_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    \pol_count_reg[7]\ : in STD_LOGIC;
    \pol_state_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CC_detect_dlyd1 : in STD_LOGIC;
    rxdatavalid_to_fifo_i_reg : in STD_LOGIC;
    \prv_RXDATA_IN_reg[31]_0\ : in STD_LOGIC;
    \unscrambled_data_i_reg[25]_0\ : in STD_LOGIC;
    \prv_RXDATA_IN_reg[9]\ : in STD_LOGIC;
    \prv_RXDATA_IN_reg[22]\ : in STD_LOGIC;
    \prv_RXDATA_IN_reg[21]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \prv_RXDATA_IN_reg[19]\ : in STD_LOGIC;
    \prv_RXDATA_IN_reg[22]_0\ : in STD_LOGIC;
    \prv_RXHEADER_IN_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \rxdata_from_gtx_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rxdata_from_gtx_i_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B : entity is "ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B is
  signal CB_detect_dlyd0p5_i_2_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_3_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_4_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_5_n_0 : STD_LOGIC;
  signal CB_detect_dlyd0p5_i_6_n_0 : STD_LOGIC;
  signal \^cc_detect\ : STD_LOGIC;
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal \idl_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \^idl_count_reg[4]_0\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \pol_state[2]_i_14_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_15_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_16_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_17_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_17_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_18_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_19_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_20_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_21_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_22_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_23_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_26_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_27_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_28_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \^pol_state_reg[1]\ : STD_LOGIC;
  signal \^pol_state_reg[1]_1\ : STD_LOGIC;
  signal \^pol_state_reg[2]\ : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal \^prv_rxdata_in_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal \^unscrambled_data_i_reg[13]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_3 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_4 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of CB_detect_dlyd0p5_i_5 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of CC_detect_dlyd1_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of CC_detect_dlyd1_i_3 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of CC_detect_dlyd1_i_4 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \idl_count[4]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \inv_idl_count[4]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \pol_state[2]_i_16\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pol_state[2]_i_18\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \pol_state[2]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pol_state[3]_i_14\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pol_state[3]_i_18\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \pol_state[3]_i_22\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \pol_state[3]_i_23\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \pol_state[3]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_1\ : label is "soft_lutpair28";
begin
  CC_detect <= \^cc_detect\;
  \idl_count_reg[4]_0\ <= \^idl_count_reg[4]_0\;
  \pol_state_reg[1]\ <= \^pol_state_reg[1]\;
  \pol_state_reg[1]_1\ <= \^pol_state_reg[1]_1\;
  \pol_state_reg[2]\ <= \^pol_state_reg[2]\;
  \prv_RXDATA_IN_reg[31]\(31 downto 0) <= \^prv_rxdata_in_reg[31]\(31 downto 0);
  \unscrambled_data_i_reg[13]_0\(1 downto 0) <= \^unscrambled_data_i_reg[13]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxdatavalid_to_fifo_i,
      I3 => CB_detect_dlyd0p5_i_2_n_0,
      O => CB_detect0
    );
CB_detect_dlyd0p5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(28),
      I1 => \^prv_rxdata_in_reg[31]\(29),
      I2 => CB_detect_dlyd0p5_i_3_n_0,
      I3 => CB_detect_dlyd0p5_i_4_n_0,
      I4 => CB_detect_dlyd0p5_i_5_n_0,
      I5 => CB_detect_dlyd0p5_i_6_n_0,
      O => CB_detect_dlyd0p5_i_2_n_0
    );
CB_detect_dlyd0p5_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(24),
      I1 => \^prv_rxdata_in_reg[31]\(25),
      O => CB_detect_dlyd0p5_i_3_n_0
    );
CB_detect_dlyd0p5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(30),
      I1 => \^prv_rxdata_in_reg[31]\(26),
      I2 => \^prv_rxdata_in_reg[31]\(18),
      I3 => \^prv_rxdata_in_reg[31]\(21),
      O => CB_detect_dlyd0p5_i_4_n_0
    );
CB_detect_dlyd0p5_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(27),
      I1 => \^prv_rxdata_in_reg[31]\(19),
      I2 => \^prv_rxdata_in_reg[31]\(22),
      I3 => \^prv_rxdata_in_reg[31]\(23),
      O => CB_detect_dlyd0p5_i_5_n_0
    );
CB_detect_dlyd0p5_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(16),
      I1 => \^prv_rxdata_in_reg[31]\(17),
      I2 => \^prv_rxdata_in_reg[31]\(20),
      I3 => \^prv_rxdata_in_reg[31]\(31),
      O => CB_detect_dlyd0p5_i_6_n_0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_3_n_0,
      I2 => \^prv_rxdata_in_reg[31]\(16),
      I3 => \^prv_rxdata_in_reg[31]\(17),
      I4 => \^prv_rxdata_in_reg[31]\(20),
      I5 => \^prv_rxdata_in_reg[31]\(31),
      O => \^cc_detect\
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(21),
      I1 => \^prv_rxdata_in_reg[31]\(18),
      I2 => \^prv_rxdata_in_reg[31]\(26),
      I3 => \^prv_rxdata_in_reg[31]\(30),
      I4 => CC_detect_dlyd1_i_4_n_0,
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => rxdatavalid_to_fifo_i_reg,
      I1 => \^prv_rxdata_in_reg[31]\(19),
      I2 => \^prv_rxdata_in_reg[31]\(27),
      I3 => \^prv_rxdata_in_reg[31]\(22),
      I4 => \^prv_rxdata_in_reg[31]\(23),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(28),
      I1 => \^prv_rxdata_in_reg[31]\(29),
      I2 => \^prv_rxdata_in_reg[31]\(25),
      I3 => \^prv_rxdata_in_reg[31]\(24),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cc_detect\,
      I1 => CC_detect_dlyd1,
      O => D(1)
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(20),
      Q => \^unscrambled_data_i_reg[13]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(39),
      Q => \^unscrambled_data_i_reg[13]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \^unscrambled_data_i_reg[13]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[31]\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\idl_count[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^pol_state_reg[2]\,
      I1 => \^idl_count_reg[4]_0\,
      I2 => \^prv_rxdata_in_reg[31]\(27),
      I3 => \^prv_rxdata_in_reg[31]\(20),
      I4 => \idl_count[4]_i_7_n_0\,
      I5 => CC_detect_dlyd1_i_2_n_0,
      O => \idl_count_reg[4]\
    );
\idl_count[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(16),
      I1 => \^prv_rxdata_in_reg[31]\(17),
      I2 => \^prv_rxdata_in_reg[31]\(23),
      I3 => \^prv_rxdata_in_reg[31]\(22),
      O => \^idl_count_reg[4]_0\
    );
\idl_count[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(31),
      I1 => \^prv_rxdata_in_reg[31]\(19),
      O => \idl_count[4]_i_7_n_0\
    );
\inv_idl_count[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \pol_state[3]_i_9_n_0\,
      I1 => \pol_state[3]_i_8_n_0\,
      I2 => \pol_state[3]_i_7_n_0\,
      O => \inv_idl_count_reg[4]\
    );
\pol_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^pol_state_reg[1]\,
      I1 => \^pol_state_reg[1]_1\,
      I2 => \pol_count_reg[7]\,
      I3 => \pol_state_reg[1]_2\(0),
      O => \pol_state_reg[1]_0\
    );
\pol_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \pol_state[3]_i_14_n_0\,
      I1 => \pol_state[3]_i_28_n_0\,
      I2 => \pol_state[3]_i_18_n_0\,
      I3 => \pol_state[3]_i_9_n_0\,
      I4 => cur_polarity_reg,
      O => \^pol_state_reg[1]\
    );
\pol_state[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^prv_rxdata_in_reg[31]\(1),
      I3 => \^prv_rxdata_in_reg[31]\(10),
      I4 => \^prv_rxdata_in_reg[31]\(15),
      I5 => \^prv_rxdata_in_reg[31]\(14),
      O => \pol_state[2]_i_14_n_0\
    );
\pol_state[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(11),
      I1 => \^prv_rxdata_in_reg[31]\(2),
      I2 => \^prv_rxdata_in_reg[31]\(9),
      I3 => \^prv_rxdata_in_reg[31]\(0),
      O => \pol_state[2]_i_15_n_0\
    );
\pol_state[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(13),
      I1 => \^prv_rxdata_in_reg[31]\(3),
      I2 => \^prv_rxdata_in_reg[31]\(12),
      I3 => \^prv_rxdata_in_reg[31]\(6),
      O => \pol_state[2]_i_16_n_0\
    );
\pol_state[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(4),
      I1 => \^prv_rxdata_in_reg[31]\(5),
      I2 => \^prv_rxdata_in_reg[31]\(8),
      I3 => \^prv_rxdata_in_reg[31]\(7),
      O => \pol_state[2]_i_17_n_0\
    );
\pol_state[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(25),
      I1 => \^prv_rxdata_in_reg[31]\(24),
      I2 => \^prv_rxdata_in_reg[31]\(20),
      I3 => \^prv_rxdata_in_reg[31]\(30),
      O => \pol_state_reg[2]_1\
    );
\pol_state[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(28),
      I1 => \^prv_rxdata_in_reg[31]\(29),
      I2 => \^prv_rxdata_in_reg[31]\(19),
      I3 => \^prv_rxdata_in_reg[31]\(31),
      O => \pol_state_reg[2]_2\
    );
\pol_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFEEFFE0"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => \pol_state[2]_i_4_n_0\,
      I2 => \prv_RXDATA_IN_reg[31]_0\,
      I3 => \^pol_state_reg[2]\,
      I4 => \unscrambled_data_i_reg[25]_0\,
      I5 => \prv_RXDATA_IN_reg[9]\,
      O => \pol_state_reg[2]_0\
    );
\pol_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \^idl_count_reg[4]_0\,
      I1 => \^prv_rxdata_in_reg[31]\(27),
      I2 => \^prv_rxdata_in_reg[31]\(20),
      I3 => \^prv_rxdata_in_reg[31]\(31),
      I4 => \^prv_rxdata_in_reg[31]\(19),
      O => \pol_state[2]_i_4_n_0\
    );
\pol_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pol_state[2]_i_14_n_0\,
      I1 => \pol_state[2]_i_15_n_0\,
      I2 => \pol_state[2]_i_16_n_0\,
      I3 => \pol_state[2]_i_17_n_0\,
      O => \^pol_state_reg[2]\
    );
\pol_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \pol_state[3]_i_7_n_0\,
      I1 => \pol_state[3]_i_18_n_0\,
      I2 => \^prv_rxdata_in_reg[31]\(27),
      I3 => \^prv_rxdata_in_reg[31]\(21),
      I4 => \pol_state[3]_i_23_n_0\,
      I5 => \pol_state[3]_i_17_n_0\,
      O => \pol_state[3]_i_10_n_0\
    );
\pol_state[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \pol_state[3]_i_26_n_0\,
      I1 => \pol_state[3]_i_27_n_0\,
      I2 => \prv_RXHEADER_IN_reg[1]\(0),
      I3 => \prv_RXDATA_IN_reg[21]\(1),
      I4 => \^prv_rxdata_in_reg[31]\(30),
      I5 => \prv_RXHEADER_IN_reg[1]\(1),
      O => \pol_state[3]_i_13_n_0\
    );
\pol_state[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \pol_state[3]_i_17_n_0\,
      I1 => \^prv_rxdata_in_reg[31]\(26),
      I2 => \^prv_rxdata_in_reg[31]\(31),
      I3 => Q(1),
      I4 => Q(0),
      O => \pol_state[3]_i_14_n_0\
    );
\pol_state[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444444444F"
    )
        port map (
      I0 => \^pol_state_reg[2]\,
      I1 => CB_detect_dlyd0p5_i_2_n_0,
      I2 => \pol_state[3]_i_14_n_0\,
      I3 => \pol_state[3]_i_28_n_0\,
      I4 => \pol_state[3]_i_18_n_0\,
      I5 => \pol_state[3]_i_9_n_0\,
      O => \^pol_state_reg[1]_1\
    );
\pol_state[3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(19),
      I1 => \^prv_rxdata_in_reg[31]\(18),
      I2 => \^prv_rxdata_in_reg[31]\(16),
      I3 => \^prv_rxdata_in_reg[31]\(17),
      O => \pol_state[3]_i_17_n_0\
    );
\pol_state[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(25),
      I1 => \^prv_rxdata_in_reg[31]\(24),
      I2 => \^prv_rxdata_in_reg[31]\(28),
      I3 => \^prv_rxdata_in_reg[31]\(29),
      O => \pol_state[3]_i_18_n_0\
    );
\pol_state[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(2),
      I1 => \^prv_rxdata_in_reg[31]\(7),
      I2 => \^prv_rxdata_in_reg[31]\(8),
      I3 => \^prv_rxdata_in_reg[31]\(11),
      O => \pol_state[3]_i_19_n_0\
    );
\pol_state[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(0),
      I1 => \^prv_rxdata_in_reg[31]\(1),
      I2 => \^prv_rxdata_in_reg[31]\(9),
      I3 => \^prv_rxdata_in_reg[31]\(10),
      O => \pol_state[3]_i_20_n_0\
    );
\pol_state[3]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(14),
      I1 => \^prv_rxdata_in_reg[31]\(15),
      I2 => \^prv_rxdata_in_reg[31]\(13),
      I3 => \^prv_rxdata_in_reg[31]\(5),
      O => \pol_state[3]_i_21_n_0\
    );
\pol_state[3]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(12),
      I1 => \^prv_rxdata_in_reg[31]\(4),
      I2 => \^prv_rxdata_in_reg[31]\(3),
      I3 => \^prv_rxdata_in_reg[31]\(6),
      O => \pol_state[3]_i_22_n_0\
    );
\pol_state[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(26),
      I1 => \^prv_rxdata_in_reg[31]\(31),
      O => \pol_state[3]_i_23_n_0\
    );
\pol_state[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(23),
      I1 => \^prv_rxdata_in_reg[31]\(22),
      I2 => \^prv_rxdata_in_reg[31]\(21),
      I3 => \^prv_rxdata_in_reg[31]\(20),
      I4 => \^prv_rxdata_in_reg[31]\(24),
      I5 => \^prv_rxdata_in_reg[31]\(25),
      O => \pol_state[3]_i_26_n_0\
    );
\pol_state[3]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(28),
      I1 => \^prv_rxdata_in_reg[31]\(29),
      I2 => \prv_RXDATA_IN_reg[21]\(0),
      I3 => \^prv_rxdata_in_reg[31]\(27),
      O => \pol_state[3]_i_27_n_0\
    );
\pol_state[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \^prv_rxdata_in_reg[31]\(23),
      I1 => \^prv_rxdata_in_reg[31]\(22),
      I2 => \^prv_rxdata_in_reg[31]\(27),
      I3 => \^prv_rxdata_in_reg[31]\(30),
      I4 => \^prv_rxdata_in_reg[31]\(21),
      I5 => \^prv_rxdata_in_reg[31]\(20),
      O => \pol_state[3]_i_28_n_0\
    );
\pol_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \pol_state[3]_i_7_n_0\,
      I1 => \pol_state[3]_i_8_n_0\,
      I2 => \pol_state[3]_i_9_n_0\,
      I3 => cur_polarity_reg,
      O => \pol_state_reg[3]\
    );
\pol_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \pol_state[3]_i_10_n_0\,
      I1 => \prv_RXDATA_IN_reg[19]\,
      I2 => \prv_RXDATA_IN_reg[22]_0\,
      I3 => \pol_state[3]_i_13_n_0\,
      I4 => \pol_state[3]_i_14_n_0\,
      I5 => \pol_state[3]_i_9_n_0\,
      O => \pol_state_reg[0]\
    );
\pol_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \pol_state[3]_i_9_n_0\,
      I1 => \pol_state[3]_i_14_n_0\,
      I2 => \pol_state[3]_i_13_n_0\,
      I3 => \prv_RXDATA_IN_reg[22]\,
      I4 => \prv_RXDATA_IN_reg[21]\(2),
      I5 => \prv_RXDATA_IN_reg[19]\,
      O => \pol_state_reg[3]_0\
    );
\pol_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^prv_rxdata_in_reg[31]\(22),
      I3 => \^prv_rxdata_in_reg[31]\(23),
      I4 => \^prv_rxdata_in_reg[31]\(30),
      I5 => \^prv_rxdata_in_reg[31]\(20),
      O => \pol_state[3]_i_7_n_0\
    );
\pol_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \pol_state[3]_i_17_n_0\,
      I1 => \^prv_rxdata_in_reg[31]\(31),
      I2 => \^prv_rxdata_in_reg[31]\(26),
      I3 => \^prv_rxdata_in_reg[31]\(21),
      I4 => \^prv_rxdata_in_reg[31]\(27),
      I5 => \pol_state[3]_i_18_n_0\,
      O => \pol_state[3]_i_8_n_0\
    );
\pol_state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \pol_state[3]_i_19_n_0\,
      I1 => \pol_state[3]_i_20_n_0\,
      I2 => \pol_state[3]_i_21_n_0\,
      I3 => \pol_state[3]_i_22_n_0\,
      O => \pol_state[3]_i_9_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(0),
      I1 => poly(39),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(10),
      I1 => poly(49),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(11),
      I1 => poly(50),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(12),
      I1 => poly(51),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(14),
      I1 => poly(53),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(15),
      I1 => poly(54),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(16),
      I1 => poly(55),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(17),
      I1 => poly(56),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(18),
      I1 => poly(57),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(19),
      I1 => p_67_in,
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(1),
      I1 => poly(40),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(20),
      I1 => p_69_in,
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(21),
      I1 => p_73_in,
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(22),
      I1 => p_75_in,
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(23),
      I1 => p_78_in,
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(24),
      I1 => p_80_in,
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(25),
      I1 => p_84_in,
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(26),
      I1 => p_86_in,
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(27),
      I1 => p_89_in,
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(28),
      I1 => p_91_in,
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(29),
      I1 => p_95_in,
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(2),
      I1 => poly(41),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(30),
      I1 => p_97_in,
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(31),
      I1 => p_100_in,
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(3),
      I1 => poly(42),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(4),
      I1 => poly(43),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(5),
      I1 => poly(44),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(6),
      I1 => poly(45),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(7),
      I1 => poly(46),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(8),
      I1 => poly(47),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rxdata_from_gtx_i_reg[31]\(9),
      I1 => poly(48),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^prv_rxdata_in_reg[31]\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^prv_rxdata_in_reg[31]\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^prv_rxdata_in_reg[31]\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^prv_rxdata_in_reg[31]\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \rxdata_from_gtx_i_reg[13]\(0),
      Q => \^prv_rxdata_in_reg[31]\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(17),
      Q => \^prv_rxdata_in_reg[31]\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(16),
      Q => \^prv_rxdata_in_reg[31]\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(15),
      Q => \^prv_rxdata_in_reg[31]\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(14),
      Q => \^prv_rxdata_in_reg[31]\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(13),
      Q => \^prv_rxdata_in_reg[31]\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(12),
      Q => \^prv_rxdata_in_reg[31]\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^prv_rxdata_in_reg[31]\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(11),
      Q => \^prv_rxdata_in_reg[31]\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(10),
      Q => \^prv_rxdata_in_reg[31]\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(9),
      Q => \^prv_rxdata_in_reg[31]\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(8),
      Q => \^prv_rxdata_in_reg[31]\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(7),
      Q => \^prv_rxdata_in_reg[31]\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(6),
      Q => \^prv_rxdata_in_reg[31]\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(5),
      Q => \^prv_rxdata_in_reg[31]\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(4),
      Q => \^prv_rxdata_in_reg[31]\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(3),
      Q => \^prv_rxdata_in_reg[31]\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(2),
      Q => \^prv_rxdata_in_reg[31]\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^prv_rxdata_in_reg[31]\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(1),
      Q => \^prv_rxdata_in_reg[31]\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => tempData(0),
      Q => \^prv_rxdata_in_reg[31]\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^prv_rxdata_in_reg[31]\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^prv_rxdata_in_reg[31]\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^prv_rxdata_in_reg[31]\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^prv_rxdata_in_reg[31]\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^prv_rxdata_in_reg[31]\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^prv_rxdata_in_reg[31]\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^prv_rxdata_in_reg[31]\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxdatavalid_to_fifo_i,
      I3 => CB_detect_dlyd0p5_i_2_n_0,
      I4 => CB_detect_dlyd0p5,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_GTX is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    pre_rxdatavalid_i : out STD_LOGIC;
    pre_rxheadervalid_i : out STD_LOGIC;
    rxrecclk_from_gtx_i : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ack_flag : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_t : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserrdy_t : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    txuserrdy_t : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    MMCM_RESET_reg_0 : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \txseq_counter_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CPLL_RESET_reg : in STD_LOGIC;
    gt_cpllreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_GTX : entity is "ZynqDesign_OPTOLINK_0_0_GTX";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_GTX;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_GTX is
  signal \^ack_flag\ : STD_LOGIC;
  signal ack_flag_i_1_n_0 : STD_LOGIC;
  signal ack_sync1 : STD_LOGIC;
  signal ack_sync2 : STD_LOGIC;
  signal ack_sync3 : STD_LOGIC;
  signal ack_sync4 : STD_LOGIC;
  signal ack_sync5 : STD_LOGIC;
  signal ack_sync6 : STD_LOGIC;
  signal cpll_pd_i : STD_LOGIC;
  signal \cpll_reset_i__0\ : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal cpllreset_ovrd_i : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_sync6 : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag2 : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal gt_cpllrefclklost_i : STD_LOGIC;
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_11 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 to 2 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of ack_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of ack_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of ack_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ack_sync_reg1 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg2 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg3 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg4 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg5 : label is "FD";
  attribute ASYNC_REG of ack_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of ack_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of ack_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of ack_sync_reg6 : label is "FD";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[95]_srl32 ";
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
  ack_flag <= \^ack_flag\;
ack_flag_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF90"
    )
        port map (
      I0 => ack_sync5,
      I1 => ack_sync6,
      I2 => \^ack_flag\,
      I3 => flag2,
      O => ack_flag_i_1_n_0
    );
ack_flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_flag_i_1_n_0,
      Q => \^ack_flag\,
      R => '0'
    );
ack_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => data_sync6,
      Q => ack_sync1,
      R => '0'
    );
ack_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync1,
      Q => ack_sync2,
      R => '0'
    );
ack_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync2,
      Q => ack_sync3,
      R => '0'
    );
ack_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync3,
      Q => ack_sync4,
      R => '0'
    );
ack_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync4,
      Q => ack_sync5,
      R => '0'
    );
ack_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => ack_sync5,
      Q => ack_sync6,
      R => '0'
    );
cpll_reset_i: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => cpllreset_ovrd_i,
      I1 => data_sync6,
      I2 => data_sync5,
      O => \cpll_reset_i__0\
    );
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_n,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_n,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1_n,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => cpll_pd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gt_refclk1_n,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpllreset_ovrd_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_n,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_n,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gt_refclk1_n,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => flag,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt_refclk1_n,
      CE => '1',
      D => data_sync5,
      Q => data_sync6,
      R => '0'
    );
flag2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => CPLL_RESET_reg,
      Q => flag2,
      R => '0'
    );
flag_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^ack_flag\,
      I1 => gt_cpllreset_i,
      I2 => flag,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag,
      R => '0'
    );
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF20400020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0954",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "FALSE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "FALSE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 64,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => init_clk,
      CPLLLOCKEN => '1',
      CPLLPD => cpll_pd_i,
      CPLLREFCLKLOST => gt_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \cpll_reset_i__0\,
      DMONITOROUT(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      DRPADDR(8 downto 0) => drpaddr_in(8 downto 0),
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => drpdi_in(15 downto 0),
      DRPDO(15 downto 0) => drpdo_out(15 downto 0),
      DRPEN => drpen_in,
      DRPRDY => drprdy_out,
      DRPWE => drpwe_in,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1_n,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gttxreset_t,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt_qpllclk_quad1_out,
      QPLLREFCLK => gt_qpllrefclk_quad1_out,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXBUFRESET => gt0_rxbufreset_in,
      RXBUFSTATUS(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => NLW_gtxe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gtxe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt0_rxcdrhold_in,
      RXCDRLOCK => gtxe2_i_n_11,
      RXCDROVRDEN => gt_rxcdrovrden_in,
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gtxe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXDATAVALID => pre_rxdatavalid_i,
      RXDDIEN => '0',
      RXDFEAGCHOLD => gt0_rxdfeagchold_in,
      RXDFEAGCOVRDEN => gt0_rxdfeagcovrden_in,
      RXDFECM1EN => '0',
      RXDFELFHOLD => gt0_rxdfelfhold_in,
      RXDFELFOVRDEN => '1',
      RXDFELPMRESET => gt0_rxdfelpmreset_in,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 0) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => D(0),
      RXHEADER(2) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2),
      RXHEADER(1 downto 0) => RXHEADER(1 downto 0),
      RXHEADERVALID => pre_rxheadervalid_i,
      RXLPMEN => gt0_rxlpmen_in,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => gt0_rxlpmhfovrden_in,
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => gt0_rxlpmlfklovrden_in,
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      RXMONITORSEL(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      RXNOTINTABLE(7 downto 0) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxrecclk_from_gtx_i,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gt0_rxpcsreset_in,
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => gt0_rxpmareset_in,
      RXPOLARITY => \out\,
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gt0_rxresetdone_out,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => rxuserrdy_t,
      RXUSRCLK => rx_cdrlocked_reg,
      RXUSRCLK2 => rx_cdrlocked_reg,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1 downto 0) => Q(1 downto 0),
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => tx_out_clk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => gt0_txpmareset_in,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gt0_txresetdone_out,
      TXSEQUENCE(6 downto 0) => \txseq_counter_i_reg[6]\(6 downto 0),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => txuserrdy_t,
      TXUSRCLK => MMCM_RESET_reg,
      TXUSRCLK2 => MMCM_RESET_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK is
  port (
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    polarity_val_i : out STD_LOGIC;
    \pol_count_r_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pol_state_reg[0]_0\ : out STD_LOGIC;
    \pol_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \pol_state_reg[2]_0\ : out STD_LOGIC;
    \pol_state_reg[2]_1\ : out STD_LOGIC;
    \pol_state_reg[2]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pol_state_reg[3]_1\ : out STD_LOGIC;
    \pol_state_reg[2]_3\ : out STD_LOGIC;
    \pol_state_reg[3]_2\ : out STD_LOGIC;
    BLOCKSYNC_OUT_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \unscrambled_data_i_reg[27]\ : in STD_LOGIC;
    \unscrambled_data_i_reg[31]\ : in STD_LOGIC;
    \unscrambled_data_i_reg[27]_0\ : in STD_LOGIC;
    \prv_RXDATA_IN_reg[21]_0\ : in STD_LOGIC;
    \unscrambled_data_i_reg[28]\ : in STD_LOGIC;
    cur_polarity_reg_0 : in STD_LOGIC;
    \pol_state_reg[1]_0\ : in STD_LOGIC;
    \unscrambled_data_i_reg[21]\ : in STD_LOGIC;
    cur_polarity_reg_1 : in STD_LOGIC;
    \rxheader_to_fifo_i_reg[1]\ : in STD_LOGIC;
    \unscrambled_data_i_reg[16]\ : in STD_LOGIC;
    \unscrambled_data_i_reg[25]\ : in STD_LOGIC;
    \unscrambled_data_i_reg[28]_0\ : in STD_LOGIC;
    s_level_out_d2_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rxheader_to_fifo_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK : entity is "ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK is
  signal HLD_POLARITY_OUT0 : STD_LOGIC;
  signal HLD_POLARITY_OUT_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_polarity_i_1_n_0 : STD_LOGIC;
  signal \idl_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \idl_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \idl_count[4]_i_4_n_0\ : STD_LOGIC;
  signal idl_count_i : STD_LOGIC;
  signal idl_count_r : STD_LOGIC;
  signal \idl_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \inv_idl_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \inv_idl_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \inv_idl_count[4]_i_4_n_0\ : STD_LOGIC;
  signal inv_idl_count_i : STD_LOGIC;
  signal inv_idl_count_r : STD_LOGIC;
  signal \inv_idl_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inv_pol_count : STD_LOGIC;
  signal \inv_pol_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_8_n_0\ : STD_LOGIC;
  signal \inv_pol_count[7]_i_9_n_0\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \inv_pol_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \nxt_pol_state_inferred__6/i__n_0\ : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal pol_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pol_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \pol_count[7]_i_6_n_0\ : STD_LOGIC;
  signal pol_count_0 : STD_LOGIC;
  signal pol_count_r2 : STD_LOGIC;
  signal \pol_count_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \^pol_count_r_reg[0]_0\ : STD_LOGIC;
  signal \pol_count_r_reg_n_0_[0]\ : STD_LOGIC;
  signal pol_state : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pol_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \pol_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \pol_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_13_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_20_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_21_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_22_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_23_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_24_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_25_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_26_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \pol_state[2]_i_9_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_24_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_25_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \pol_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \pol_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \pol_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \^pol_state_reg[2]_0\ : STD_LOGIC;
  signal \^pol_state_reg[2]_2\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pol_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^pol_state_reg[3]_2\ : STD_LOGIC;
  signal \^polarity_val_i\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[0]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[10]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[11]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[12]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[13]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[14]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[15]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[1]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[2]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[3]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[4]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[5]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[6]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[7]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[8]\ : STD_LOGIC;
  signal \prv_RXDATA_IN_reg_n_0_[9]\ : STD_LOGIC;
  signal reset_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of HLD_POLARITY_OUT_i_2 : label is "soft_lutpair52";
  attribute shift_extract : string;
  attribute shift_extract of HLD_POLARITY_OUT_reg : label is "{no}";
  attribute SOFT_HLUTNM of cur_polarity_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \idl_count[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \idl_count[2]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \idl_count[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \idl_count[4]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \idl_count[4]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \idl_count_r[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \inv_idl_count[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \inv_idl_count[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \inv_idl_count[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \inv_idl_count[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \inv_idl_count[4]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \inv_idl_count[4]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \inv_idl_count_r[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \inv_pol_count[0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \inv_pol_count[1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \inv_pol_count[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \inv_pol_count[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \inv_pol_count[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \inv_pol_count[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_8\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \inv_pol_count[7]_i_9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \nxt_pol_state_inferred__6/i_\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \pol_count[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pol_count[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pol_count[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \pol_count[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pol_count[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \pol_count[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pol_count[7]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \pol_count[7]_i_4\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pol_count[7]_i_5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \pol_count_r[0]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \pol_state[0]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \pol_state[1]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pol_state[2]_i_10\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pol_state[2]_i_13\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pol_state[2]_i_25\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \pol_state[2]_i_26\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pol_state[2]_i_9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \pol_state[3]_i_12\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pol_state[3]_i_16\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \pol_state[3]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \pol_state[3]_i_24\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \pol_state[3]_i_5\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \pol_state[4]_i_2\ : label is "soft_lutpair57";
begin
  Q(0) <= \^q\(0);
  \pol_count_r_reg[0]_0\ <= \^pol_count_r_reg[0]_0\;
  \pol_state_reg[2]_0\ <= \^pol_state_reg[2]_0\;
  \pol_state_reg[2]_2\(1 downto 0) <= \^pol_state_reg[2]_2\(1 downto 0);
  \pol_state_reg[3]_0\(2 downto 0) <= \^pol_state_reg[3]_0\(2 downto 0);
  \pol_state_reg[3]_2\ <= \^pol_state_reg[3]_2\;
  polarity_val_i <= \^polarity_val_i\;
HLD_POLARITY_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFEF"
    )
        port map (
      I0 => pol_state(3),
      I1 => pol_state(2),
      I2 => pol_state(4),
      I3 => HLD_POLARITY_OUT_i_2_n_0,
      I4 => \pol_count_r_reg_n_0_[0]\,
      I5 => pol_count_r2,
      O => HLD_POLARITY_OUT0
    );
HLD_POLARITY_OUT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pol_state(0),
      I1 => \^q\(0),
      O => HLD_POLARITY_OUT_i_2_n_0
    );
HLD_POLARITY_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => HLD_POLARITY_OUT0,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg,
      R => '0'
    );
cur_polarity_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \inv_pol_count[7]_i_5_n_0\,
      I1 => \^polarity_val_i\,
      O => cur_polarity_i_1_n_0
    );
cur_polarity_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => cur_polarity_i_1_n_0,
      Q => \^polarity_val_i\,
      R => reset_r
    );
\idl_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idl_count_reg__0\(0),
      O => \p_0_in__9\(0)
    );
\idl_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idl_count_reg__0\(0),
      I1 => \idl_count_reg__0\(1),
      O => \p_0_in__9\(1)
    );
\idl_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \idl_count_reg__0\(2),
      I1 => \idl_count_reg__0\(1),
      I2 => \idl_count_reg__0\(0),
      O => \p_0_in__9\(2)
    );
\idl_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \idl_count_reg__0\(3),
      I1 => \idl_count_reg__0\(0),
      I2 => \idl_count_reg__0\(1),
      I3 => \idl_count_reg__0\(2),
      O => \p_0_in__9\(3)
    );
\idl_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \idl_count_reg__0\(4),
      I1 => reset_r,
      I2 => \idl_count[4]_i_4_n_0\,
      I3 => \pol_count[7]_i_5_n_0\,
      O => \idl_count[4]_i_1_n_0\
    );
\idl_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \unscrambled_data_i_reg[27]\,
      I1 => pol_state(3),
      I2 => pol_state(2),
      I3 => pol_state(4),
      I4 => \^q\(0),
      I5 => pol_state(0),
      O => \idl_count[4]_i_2_n_0\
    );
\idl_count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \idl_count_reg__0\(2),
      I1 => \idl_count_reg__0\(3),
      I2 => \idl_count_reg__0\(0),
      I3 => \idl_count_reg__0\(1),
      O => \p_0_in__9\(4)
    );
\idl_count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \idl_count_reg__0\(1),
      I1 => \idl_count_reg__0\(0),
      I2 => \idl_count_reg__0\(3),
      I3 => \idl_count_reg__0\(2),
      O => \idl_count[4]_i_4_n_0\
    );
\idl_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \idl_count_reg__0\(3),
      I1 => \idl_count_reg__0\(2),
      I2 => \idl_count_reg__0\(1),
      I3 => \idl_count_reg__0\(0),
      I4 => \idl_count_reg__0\(4),
      O => idl_count_i
    );
\idl_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => idl_count_i,
      Q => idl_count_r,
      R => reset_r
    );
\idl_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \idl_count[4]_i_2_n_0\,
      D => \p_0_in__9\(0),
      Q => \idl_count_reg__0\(0),
      R => \idl_count[4]_i_1_n_0\
    );
\idl_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \idl_count[4]_i_2_n_0\,
      D => \p_0_in__9\(1),
      Q => \idl_count_reg__0\(1),
      R => \idl_count[4]_i_1_n_0\
    );
\idl_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \idl_count[4]_i_2_n_0\,
      D => \p_0_in__9\(2),
      Q => \idl_count_reg__0\(2),
      R => \idl_count[4]_i_1_n_0\
    );
\idl_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \idl_count[4]_i_2_n_0\,
      D => \p_0_in__9\(3),
      Q => \idl_count_reg__0\(3),
      R => \idl_count[4]_i_1_n_0\
    );
\idl_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \idl_count[4]_i_2_n_0\,
      D => \p_0_in__9\(4),
      Q => \idl_count_reg__0\(4),
      R => \idl_count[4]_i_1_n_0\
    );
\inv_idl_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(0),
      O => \p_0_in__8\(0)
    );
\inv_idl_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(0),
      I1 => \inv_idl_count_reg__0\(1),
      O => \p_0_in__8\(1)
    );
\inv_idl_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(2),
      I1 => \inv_idl_count_reg__0\(1),
      I2 => \inv_idl_count_reg__0\(0),
      O => \p_0_in__8\(2)
    );
\inv_idl_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(3),
      I1 => \inv_idl_count_reg__0\(0),
      I2 => \inv_idl_count_reg__0\(1),
      I3 => \inv_idl_count_reg__0\(2),
      O => \p_0_in__8\(3)
    );
\inv_idl_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(4),
      I1 => reset_r,
      I2 => \inv_idl_count[4]_i_4_n_0\,
      I3 => \inv_pol_count[7]_i_6_n_0\,
      O => \inv_idl_count[4]_i_1_n_0\
    );
\inv_idl_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => pol_state(2),
      I1 => pol_state(3),
      I2 => pol_state(4),
      I3 => \^q\(0),
      I4 => pol_state(0),
      I5 => \unscrambled_data_i_reg[31]\,
      O => \inv_idl_count[4]_i_2_n_0\
    );
\inv_idl_count[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(2),
      I1 => \inv_idl_count_reg__0\(3),
      I2 => \inv_idl_count_reg__0\(0),
      I3 => \inv_idl_count_reg__0\(1),
      O => \p_0_in__8\(4)
    );
\inv_idl_count[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(1),
      I1 => \inv_idl_count_reg__0\(0),
      I2 => \inv_idl_count_reg__0\(3),
      I3 => \inv_idl_count_reg__0\(2),
      O => \inv_idl_count[4]_i_4_n_0\
    );
\inv_idl_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(3),
      I1 => \inv_idl_count_reg__0\(2),
      I2 => \inv_idl_count_reg__0\(1),
      I3 => \inv_idl_count_reg__0\(0),
      I4 => \inv_idl_count_reg__0\(4),
      O => inv_idl_count_i
    );
\inv_idl_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => inv_idl_count_i,
      Q => inv_idl_count_r,
      R => reset_r
    );
\inv_idl_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \inv_idl_count[4]_i_2_n_0\,
      D => \p_0_in__8\(0),
      Q => \inv_idl_count_reg__0\(0),
      R => \inv_idl_count[4]_i_1_n_0\
    );
\inv_idl_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \inv_idl_count[4]_i_2_n_0\,
      D => \p_0_in__8\(1),
      Q => \inv_idl_count_reg__0\(1),
      R => \inv_idl_count[4]_i_1_n_0\
    );
\inv_idl_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \inv_idl_count[4]_i_2_n_0\,
      D => \p_0_in__8\(2),
      Q => \inv_idl_count_reg__0\(2),
      R => \inv_idl_count[4]_i_1_n_0\
    );
\inv_idl_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \inv_idl_count[4]_i_2_n_0\,
      D => \p_0_in__8\(3),
      Q => \inv_idl_count_reg__0\(3),
      R => \inv_idl_count[4]_i_1_n_0\
    );
\inv_idl_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \inv_idl_count[4]_i_2_n_0\,
      D => \p_0_in__8\(4),
      Q => \inv_idl_count_reg__0\(4),
      R => \inv_idl_count[4]_i_1_n_0\
    );
\inv_pol_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[0]\,
      I1 => \inv_pol_count[7]_i_5_n_0\,
      O => \inv_pol_count[0]_i_1_n_0\
    );
\inv_pol_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[0]\,
      I1 => \inv_pol_count_reg_n_0_[1]\,
      O => \inv_pol_count[1]_i_1_n_0\
    );
\inv_pol_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[0]\,
      I1 => \inv_pol_count_reg_n_0_[1]\,
      I2 => \inv_pol_count_reg_n_0_[2]\,
      I3 => \inv_pol_count[7]_i_5_n_0\,
      O => \inv_pol_count[2]_i_1_n_0\
    );
\inv_pol_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[3]\,
      I1 => \inv_pol_count_reg_n_0_[0]\,
      I2 => \inv_pol_count_reg_n_0_[1]\,
      I3 => \inv_pol_count_reg_n_0_[2]\,
      O => \inv_pol_count[3]_i_1_n_0\
    );
\inv_pol_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[4]\,
      I1 => \inv_pol_count_reg_n_0_[2]\,
      I2 => \inv_pol_count_reg_n_0_[1]\,
      I3 => \inv_pol_count_reg_n_0_[0]\,
      I4 => \inv_pol_count_reg_n_0_[3]\,
      O => \inv_pol_count[4]_i_1_n_0\
    );
\inv_pol_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[5]\,
      I1 => \inv_pol_count_reg_n_0_[3]\,
      I2 => \inv_pol_count_reg_n_0_[0]\,
      I3 => \inv_pol_count_reg_n_0_[1]\,
      I4 => \inv_pol_count_reg_n_0_[2]\,
      I5 => \inv_pol_count_reg_n_0_[4]\,
      O => \inv_pol_count[5]_i_1_n_0\
    );
\inv_pol_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[6]\,
      I1 => \inv_pol_count[7]_i_7_n_0\,
      O => \inv_pol_count[6]_i_1_n_0\
    );
\inv_pol_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => reset_r,
      I1 => pol_state(3),
      I2 => pol_state(2),
      I3 => pol_state(4),
      I4 => \^q\(0),
      I5 => pol_state(0),
      O => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => \inv_pol_count[7]_i_5_n_0\,
      I2 => \inv_pol_count[7]_i_6_n_0\,
      O => inv_pol_count
    );
\inv_pol_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[7]\,
      I1 => \inv_pol_count[7]_i_7_n_0\,
      I2 => \inv_pol_count_reg_n_0_[6]\,
      O => \inv_pol_count[7]_i_3_n_0\
    );
\inv_pol_count[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \inv_pol_count[7]_i_8_n_0\,
      I1 => inv_idl_count_r,
      I2 => \inv_pol_count[7]_i_5_n_0\,
      O => \inv_pol_count[7]_i_4_n_0\
    );
\inv_pol_count[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[7]\,
      I1 => \inv_pol_count_reg_n_0_[4]\,
      I2 => \inv_pol_count_reg_n_0_[5]\,
      I3 => \inv_pol_count_reg_n_0_[6]\,
      I4 => \inv_pol_count[7]_i_9_n_0\,
      O => \inv_pol_count[7]_i_5_n_0\
    );
\inv_pol_count[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pol_state(0),
      I1 => \^q\(0),
      I2 => pol_state(4),
      I3 => pol_state(3),
      I4 => pol_state(2),
      O => \inv_pol_count[7]_i_6_n_0\
    );
\inv_pol_count[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[5]\,
      I1 => \inv_pol_count_reg_n_0_[3]\,
      I2 => \inv_pol_count_reg_n_0_[0]\,
      I3 => \inv_pol_count_reg_n_0_[1]\,
      I4 => \inv_pol_count_reg_n_0_[2]\,
      I5 => \inv_pol_count_reg_n_0_[4]\,
      O => \inv_pol_count[7]_i_7_n_0\
    );
\inv_pol_count[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \inv_idl_count_reg__0\(3),
      I1 => \inv_idl_count_reg__0\(2),
      I2 => \inv_idl_count_reg__0\(1),
      I3 => \inv_idl_count_reg__0\(0),
      I4 => \inv_idl_count_reg__0\(4),
      O => \inv_pol_count[7]_i_8_n_0\
    );
\inv_pol_count[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \inv_pol_count_reg_n_0_[2]\,
      I1 => \inv_pol_count_reg_n_0_[1]\,
      I2 => \inv_pol_count_reg_n_0_[3]\,
      I3 => \inv_pol_count_reg_n_0_[0]\,
      O => \inv_pol_count[7]_i_9_n_0\
    );
\inv_pol_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[0]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[0]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[1]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[1]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[2]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[2]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[3]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[3]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[4]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[4]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[5]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[5]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[6]_i_1_n_0\,
      Q => \inv_pol_count_reg_n_0_[6]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\inv_pol_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => inv_pol_count,
      D => \inv_pol_count[7]_i_3_n_0\,
      Q => \inv_pol_count_reg_n_0_[7]\,
      R => \inv_pol_count[7]_i_1_n_0\
    );
\nxt_pol_state_inferred__6/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => pol_state(0),
      I1 => \^q\(0),
      I2 => pol_state(2),
      I3 => pol_state(3),
      I4 => pol_state(4),
      O => \nxt_pol_state_inferred__6/i__n_0\
    );
\pol_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pol_count(0),
      I1 => \^pol_count_r_reg[0]_0\,
      O => \pol_count[0]_i_1_n_0\
    );
\pol_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pol_count(0),
      I1 => pol_count(1),
      O => \pol_count[1]_i_1_n_0\
    );
\pol_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => pol_count(0),
      I1 => pol_count(1),
      I2 => pol_count(2),
      I3 => \^pol_count_r_reg[0]_0\,
      O => \pol_count[2]_i_1_n_0\
    );
\pol_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => pol_count(3),
      I1 => pol_count(0),
      I2 => pol_count(1),
      I3 => pol_count(2),
      O => \pol_count[3]_i_1_n_0\
    );
\pol_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => pol_count(4),
      I1 => pol_count(2),
      I2 => pol_count(1),
      I3 => pol_count(0),
      I4 => pol_count(3),
      O => \pol_count[4]_i_1_n_0\
    );
\pol_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => pol_count(5),
      I1 => pol_count(3),
      I2 => pol_count(0),
      I3 => pol_count(1),
      I4 => pol_count(2),
      I5 => pol_count(4),
      O => \pol_count[5]_i_1_n_0\
    );
\pol_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pol_count(6),
      I1 => \pol_count[7]_i_6_n_0\,
      O => \pol_count[6]_i_1_n_0\
    );
\pol_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => reset_r,
      I1 => pol_state(2),
      I2 => pol_state(3),
      I3 => pol_state(4),
      I4 => \^q\(0),
      I5 => pol_state(0),
      O => \pol_count[7]_i_1_n_0\
    );
\pol_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \pol_count[7]_i_4_n_0\,
      I1 => \^pol_count_r_reg[0]_0\,
      I2 => \pol_count[7]_i_5_n_0\,
      O => pol_count_0
    );
\pol_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pol_count(7),
      I1 => \pol_count[7]_i_6_n_0\,
      I2 => pol_count(6),
      O => \pol_count[7]_i_3_n_0\
    );
\pol_count[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^pol_count_r_reg[0]_0\,
      I1 => \pol_state[1]_i_4_n_0\,
      O => \pol_count[7]_i_4_n_0\
    );
\pol_count[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => pol_state(0),
      I1 => \^q\(0),
      I2 => pol_state(4),
      I3 => pol_state(2),
      I4 => pol_state(3),
      O => \pol_count[7]_i_5_n_0\
    );
\pol_count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pol_count(5),
      I1 => pol_count(3),
      I2 => pol_count(0),
      I3 => pol_count(1),
      I4 => pol_count(2),
      I5 => pol_count(4),
      O => \pol_count[7]_i_6_n_0\
    );
\pol_count_r2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \pol_count_r_reg_n_0_[0]\,
      Q => pol_count_r2,
      R => reset_r
    );
\pol_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => pol_count(7),
      I1 => pol_count(6),
      I2 => pol_count(2),
      I3 => pol_count(4),
      I4 => \pol_count_r[0]_i_2_n_0\,
      O => \^pol_count_r_reg[0]_0\
    );
\pol_count_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pol_count(1),
      I1 => pol_count(0),
      I2 => pol_count(5),
      I3 => pol_count(3),
      O => \pol_count_r[0]_i_2_n_0\
    );
\pol_count_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^pol_count_r_reg[0]_0\,
      Q => \pol_count_r_reg_n_0_[0]\,
      R => reset_r
    );
\pol_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[0]_i_1_n_0\,
      Q => pol_count(0),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[1]_i_1_n_0\,
      Q => pol_count(1),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[2]_i_1_n_0\,
      Q => pol_count(2),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[3]_i_1_n_0\,
      Q => pol_count(3),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[4]_i_1_n_0\,
      Q => pol_count(4),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[5]_i_1_n_0\,
      Q => pol_count(5),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[6]_i_1_n_0\,
      Q => pol_count(6),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => pol_count_0,
      D => \pol_count[7]_i_3_n_0\,
      Q => pol_count(7),
      R => \pol_count[7]_i_1_n_0\
    );
\pol_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8AAA8AAAAAAAA"
    )
        port map (
      I0 => \nxt_pol_state_inferred__6/i__n_0\,
      I1 => \pol_state[0]_i_2_n_0\,
      I2 => \pol_state[0]_i_3_n_0\,
      I3 => \unscrambled_data_i_reg[27]_0\,
      I4 => \pol_state[3]_i_2_n_0\,
      I5 => \pol_state[0]_i_4_n_0\,
      O => \pol_state[0]_i_1_n_0\
    );
\pol_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002022222222"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^pol_count_r_reg[0]_0\,
      I2 => \pol_state[2]_i_3_n_0\,
      I3 => \prv_RXDATA_IN_reg[21]_0\,
      I4 => \unscrambled_data_i_reg[28]\,
      I5 => cur_polarity_reg_0,
      O => \pol_state[0]_i_2_n_0\
    );
\pol_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE2E2"
    )
        port map (
      I0 => pol_state(0),
      I1 => s_level_out_d2_reg,
      I2 => pol_state(4),
      I3 => cur_polarity_reg_1,
      I4 => pol_state(3),
      O => \pol_state[0]_i_3_n_0\
    );
\pol_state[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD5D"
    )
        port map (
      I0 => pol_state(2),
      I1 => cur_polarity_reg_1,
      I2 => \unscrambled_data_i_reg[21]\,
      I3 => \pol_count[7]_i_4_n_0\,
      O => \pol_state[0]_i_4_n_0\
    );
\pol_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8AAA8A8"
    )
        port map (
      I0 => \nxt_pol_state_inferred__6/i__n_0\,
      I1 => \pol_state_reg[1]_0\,
      I2 => \pol_state[1]_i_3_n_0\,
      I3 => \pol_state[4]_i_2_n_0\,
      I4 => \pol_state[1]_i_4_n_0\,
      I5 => \^pol_count_r_reg[0]_0\,
      O => \pol_state[1]_i_1_n_0\
    );
\pol_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => pol_state(0),
      I1 => s_level_out_d2_reg,
      I2 => pol_state(3),
      I3 => \inv_pol_count[7]_i_4_n_0\,
      I4 => cur_polarity_reg_1,
      O => \pol_state[1]_i_3_n_0\
    );
\pol_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \idl_count_reg__0\(3),
      I1 => \idl_count_reg__0\(2),
      I2 => \idl_count_reg__0\(1),
      I3 => \idl_count_reg__0\(0),
      I4 => idl_count_r,
      I5 => \idl_count_reg__0\(4),
      O => \pol_state[1]_i_4_n_0\
    );
\pol_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200020002AAAA"
    )
        port map (
      I0 => \nxt_pol_state_inferred__6/i__n_0\,
      I1 => \pol_count[7]_i_4_n_0\,
      I2 => \pol_state[4]_i_2_n_0\,
      I3 => \unscrambled_data_i_reg[21]\,
      I4 => \pol_state[3]_i_5_n_0\,
      I5 => \pol_state[2]_i_3_n_0\,
      O => \pol_state[2]_i_1_n_0\
    );
\pol_state[2]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \prv_RXDATA_IN_reg_n_0_[11]\,
      I1 => \^pol_state_reg[2]_2\(1),
      I2 => D(27),
      I3 => p_3_in(12),
      I4 => \pol_state[2]_i_24_n_0\,
      O => \pol_state[2]_i_10_n_0\
    );
\pol_state[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^pol_state_reg[3]_0\(2),
      I1 => p_3_in(14),
      I2 => p_3_in(8),
      I3 => p_3_in(15),
      I4 => \pol_state[2]_i_13_n_0\,
      O => \pol_state[2]_i_11_n_0\
    );
\pol_state[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_3_in(4),
      I1 => p_3_in(6),
      O => \pol_state[2]_i_12_n_0\
    );
\pol_state[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_3_in(7),
      I1 => p_3_in(3),
      I2 => p_3_in(11),
      I3 => p_3_in(9),
      O => \pol_state[2]_i_13_n_0\
    );
\pol_state[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_3_in(10),
      I1 => p_3_in(2),
      I2 => \prv_RXDATA_IN_reg_n_0_[0]\,
      I3 => \prv_RXDATA_IN_reg_n_0_[8]\,
      O => \pol_state[2]_i_20_n_0\
    );
\pol_state[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \prv_RXDATA_IN_reg_n_0_[6]\,
      I1 => \^pol_state_reg[3]_0\(0),
      I2 => p_3_in(13),
      I3 => D(21),
      O => \pol_state[2]_i_21_n_0\
    );
\pol_state[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \prv_RXDATA_IN_reg_n_0_[13]\,
      I1 => \prv_RXDATA_IN_reg_n_0_[3]\,
      I2 => \prv_RXDATA_IN_reg_n_0_[4]\,
      I3 => \^pol_state_reg[3]_0\(1),
      O => \pol_state[2]_i_22_n_0\
    );
\pol_state[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \prv_RXDATA_IN_reg_n_0_[10]\,
      I1 => D(18),
      I2 => \prv_RXDATA_IN_reg_n_0_[7]\,
      I3 => D(26),
      O => \pol_state[2]_i_23_n_0\
    );
\pol_state[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \prv_RXDATA_IN_reg_n_0_[9]\,
      I1 => \prv_RXDATA_IN_reg_n_0_[5]\,
      I2 => \prv_RXDATA_IN_reg_n_0_[1]\,
      I3 => \prv_RXDATA_IN_reg_n_0_[2]\,
      O => \pol_state[2]_i_24_n_0\
    );
\pol_state[2]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_3_in(12),
      I1 => D(27),
      I2 => \^pol_state_reg[2]_2\(1),
      I3 => \prv_RXDATA_IN_reg_n_0_[11]\,
      O => \pol_state[2]_i_25_n_0\
    );
\pol_state[2]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^pol_state_reg[2]_2\(0),
      I1 => \prv_RXDATA_IN_reg_n_0_[12]\,
      I2 => \prv_RXDATA_IN_reg_n_0_[15]\,
      I3 => \prv_RXDATA_IN_reg_n_0_[14]\,
      O => \pol_state[2]_i_26_n_0\
    );
\pol_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \pol_state[2]_i_9_n_0\,
      I1 => \pol_state[2]_i_10_n_0\,
      I2 => \^pol_state_reg[2]_0\,
      I3 => \rxheader_to_fifo_i_reg[1]\,
      I4 => \pol_state[2]_i_11_n_0\,
      I5 => \pol_state[2]_i_12_n_0\,
      O => \pol_state[2]_i_3_n_0\
    );
\pol_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^pol_state_reg[3]_2\,
      I1 => \pol_state[2]_i_13_n_0\,
      I2 => p_3_in(15),
      I3 => p_3_in(8),
      I4 => p_3_in(14),
      I5 => \^pol_state_reg[3]_0\(2),
      O => \pol_state_reg[2]_3\
    );
\pol_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \unscrambled_data_i_reg[25]\,
      I1 => \unscrambled_data_i_reg[28]_0\,
      I2 => \pol_state[2]_i_20_n_0\,
      I3 => \pol_state[2]_i_21_n_0\,
      I4 => \pol_state[2]_i_22_n_0\,
      I5 => \pol_state[2]_i_23_n_0\,
      O => \^pol_state_reg[2]_0\
    );
\pol_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \pol_state[2]_i_24_n_0\,
      I1 => \pol_state[2]_i_25_n_0\,
      I2 => \pol_state[2]_i_26_n_0\,
      I3 => \unscrambled_data_i_reg[16]\,
      O => \pol_state_reg[2]_1\
    );
\pol_state[2]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \unscrambled_data_i_reg[16]\,
      I1 => \prv_RXDATA_IN_reg_n_0_[14]\,
      I2 => \prv_RXDATA_IN_reg_n_0_[15]\,
      I3 => \prv_RXDATA_IN_reg_n_0_[12]\,
      I4 => \^pol_state_reg[2]_2\(0),
      O => \pol_state[2]_i_9_n_0\
    );
\pol_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020AAAA00200020"
    )
        port map (
      I0 => \nxt_pol_state_inferred__6/i__n_0\,
      I1 => \pol_state[3]_i_2_n_0\,
      I2 => cur_polarity_reg_1,
      I3 => \unscrambled_data_i_reg[27]_0\,
      I4 => \pol_state[3]_i_5_n_0\,
      I5 => \prv_RXDATA_IN_reg[21]_0\,
      O => \pol_state[3]_i_1_n_0\
    );
\pol_state[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_3_in(3),
      I1 => p_3_in(8),
      I2 => p_3_in(2),
      I3 => \pol_state[3]_i_24_n_0\,
      I4 => \pol_state[3]_i_25_n_0\,
      O => \pol_state_reg[3]_1\
    );
\pol_state[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_3_in(6),
      I1 => p_3_in(4),
      I2 => \^pol_state_reg[3]_0\(2),
      O => \pol_state_reg[0]_0\
    );
\pol_state[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_3_in(6),
      I1 => p_3_in(4),
      O => \^pol_state_reg[3]_2\
    );
\pol_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \inv_pol_count[7]_i_4_n_0\,
      I1 => pol_state(3),
      O => \pol_state[3]_i_2_n_0\
    );
\pol_state[3]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_3_in(9),
      I1 => p_3_in(11),
      I2 => p_3_in(7),
      I3 => p_3_in(10),
      O => \pol_state[3]_i_24_n_0\
    );
\pol_state[3]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_3_in(14),
      I1 => p_3_in(13),
      I2 => p_3_in(15),
      I3 => p_3_in(12),
      O => \pol_state[3]_i_25_n_0\
    );
\pol_state[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^pol_count_r_reg[0]_0\,
      I2 => \unscrambled_data_i_reg[28]\,
      O => \pol_state[3]_i_5_n_0\
    );
\pol_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0FFFFFFFF"
    )
        port map (
      I0 => \pol_state[4]_i_2_n_0\,
      I1 => \^q\(0),
      I2 => \^pol_count_r_reg[0]_0\,
      I3 => s_level_out_d2_reg,
      I4 => pol_state(4),
      I5 => \nxt_pol_state_inferred__6/i__n_0\,
      O => \pol_state[4]_i_1_n_0\
    );
\pol_state[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => pol_state(2),
      I1 => cur_polarity_reg_1,
      O => \pol_state[4]_i_2_n_0\
    );
\pol_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \pol_state[0]_i_1_n_0\,
      Q => pol_state(0),
      R => reset_r
    );
\pol_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \pol_state[1]_i_1_n_0\,
      Q => \^q\(0),
      R => reset_r
    );
\pol_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \pol_state[2]_i_1_n_0\,
      Q => pol_state(2),
      R => reset_r
    );
\pol_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \pol_state[3]_i_1_n_0\,
      Q => pol_state(3),
      R => reset_r
    );
\pol_state_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => E(0),
      D => \pol_state[4]_i_1_n_0\,
      Q => pol_state(4),
      S => reset_r
    );
\prv_RXDATA_IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(0),
      Q => \prv_RXDATA_IN_reg_n_0_[0]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(10),
      Q => \prv_RXDATA_IN_reg_n_0_[10]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(11),
      Q => \prv_RXDATA_IN_reg_n_0_[11]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(12),
      Q => \prv_RXDATA_IN_reg_n_0_[12]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(13),
      Q => \prv_RXDATA_IN_reg_n_0_[13]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(14),
      Q => \prv_RXDATA_IN_reg_n_0_[14]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(15),
      Q => \prv_RXDATA_IN_reg_n_0_[15]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(16),
      Q => \^pol_state_reg[3]_0\(0),
      R => reset_r
    );
\prv_RXDATA_IN_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(17),
      Q => \^pol_state_reg[3]_0\(1),
      R => reset_r
    );
\prv_RXDATA_IN_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(18),
      Q => p_3_in(2),
      R => reset_r
    );
\prv_RXDATA_IN_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(19),
      Q => p_3_in(3),
      R => reset_r
    );
\prv_RXDATA_IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => \prv_RXDATA_IN_reg_n_0_[1]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(20),
      Q => p_3_in(4),
      R => reset_r
    );
\prv_RXDATA_IN_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(21),
      Q => \^pol_state_reg[3]_0\(2),
      R => reset_r
    );
\prv_RXDATA_IN_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(22),
      Q => p_3_in(6),
      R => reset_r
    );
\prv_RXDATA_IN_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(23),
      Q => p_3_in(7),
      R => reset_r
    );
\prv_RXDATA_IN_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(24),
      Q => p_3_in(8),
      R => reset_r
    );
\prv_RXDATA_IN_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(25),
      Q => p_3_in(9),
      R => reset_r
    );
\prv_RXDATA_IN_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(26),
      Q => p_3_in(10),
      R => reset_r
    );
\prv_RXDATA_IN_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(27),
      Q => p_3_in(11),
      R => reset_r
    );
\prv_RXDATA_IN_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(28),
      Q => p_3_in(12),
      R => reset_r
    );
\prv_RXDATA_IN_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(29),
      Q => p_3_in(13),
      R => reset_r
    );
\prv_RXDATA_IN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(2),
      Q => \prv_RXDATA_IN_reg_n_0_[2]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(30),
      Q => p_3_in(14),
      R => reset_r
    );
\prv_RXDATA_IN_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(31),
      Q => p_3_in(15),
      R => reset_r
    );
\prv_RXDATA_IN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(3),
      Q => \prv_RXDATA_IN_reg_n_0_[3]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(4),
      Q => \prv_RXDATA_IN_reg_n_0_[4]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(5),
      Q => \prv_RXDATA_IN_reg_n_0_[5]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(6),
      Q => \prv_RXDATA_IN_reg_n_0_[6]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(7),
      Q => \prv_RXDATA_IN_reg_n_0_[7]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(8),
      Q => \prv_RXDATA_IN_reg_n_0_[8]\,
      R => reset_r
    );
\prv_RXDATA_IN_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(9),
      Q => \prv_RXDATA_IN_reg_n_0_[9]\,
      R => reset_r
    );
\prv_RXHEADER_IN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \rxheader_to_fifo_i_reg[1]_0\(0),
      Q => \^pol_state_reg[2]_2\(0),
      R => reset_r
    );
\prv_RXHEADER_IN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \rxheader_to_fifo_i_reg[1]_0\(1),
      Q => \^pol_state_reg[2]_2\(1),
      R => reset_r
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => BLOCKSYNC_OUT_reg,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B is
  port (
    \SCRAMBLED_DATA_OUT_reg[0]_0\ : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    tx_data_i : in STD_LOGIC_VECTOR ( 57 downto 0 );
    MMCM_RESET_reg : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B : entity is "ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B is
  signal \^scrambled_data_out_reg[0]_0\ : STD_LOGIC;
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair83";
begin
  \SCRAMBLED_DATA_OUT_reg[0]_0\ <= \^scrambled_data_out_reg[0]_0\;
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(52),
      I1 => p_229_in,
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(53),
      I1 => p_233_in,
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(54),
      I1 => p_237_in,
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(55),
      I1 => p_241_in,
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(56),
      I1 => p_245_in,
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(57),
      I1 => p_249_in,
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(0),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData040_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData044_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData048_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData052_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData056_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData060_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData064_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData068_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData072_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData076_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(1),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData080_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData084_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData088_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData092_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData096_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(2),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(3),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(4),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(5),
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData024_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData028_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData032_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData036_out,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(4),
      I1 => tx_data_i(43),
      I2 => p_193_in,
      I3 => \scrambler_reg_n_0_[43]\,
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(5),
      I1 => tx_data_i(44),
      I2 => p_197_in,
      I3 => \scrambler_reg_n_0_[44]\,
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(6),
      I1 => tx_data_i(45),
      I2 => p_201_in,
      I3 => \scrambler_reg_n_0_[45]\,
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(7),
      I1 => tx_data_i(46),
      I2 => p_205_in,
      I3 => \scrambler_reg_n_0_[46]\,
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(8),
      I1 => tx_data_i(47),
      I2 => p_209_in,
      I3 => \scrambler_reg_n_0_[47]\,
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(9),
      I1 => tx_data_i(48),
      I2 => p_213_in,
      I3 => \scrambler_reg_n_0_[48]\,
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(10),
      I1 => tx_data_i(49),
      I2 => p_217_in,
      I3 => \scrambler_reg_n_0_[49]\,
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(11),
      I1 => tx_data_i(50),
      I2 => p_221_in,
      I3 => \scrambler_reg_n_0_[50]\,
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(12),
      I1 => tx_data_i(51),
      I2 => p_225_in,
      I3 => \scrambler_reg_n_0_[51]\,
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(13),
      I1 => tx_data_i(52),
      I2 => p_229_in,
      I3 => \^scrambler\(6),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(14),
      I1 => tx_data_i(53),
      I2 => p_233_in,
      I3 => \^scrambler\(7),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(15),
      I1 => tx_data_i(54),
      I2 => p_237_in,
      I3 => \^scrambler\(8),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(16),
      I1 => tx_data_i(55),
      I2 => p_241_in,
      I3 => \^scrambler\(9),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(17),
      I1 => tx_data_i(56),
      I2 => p_245_in,
      I3 => \^scrambler\(10),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(18),
      I1 => tx_data_i(57),
      I2 => p_249_in,
      I3 => \^scrambler\(11),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(19),
      I1 => p_97_in,
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(20),
      I1 => p_101_in,
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(21),
      I1 => p_105_in,
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(22),
      I1 => p_109_in,
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(23),
      I1 => p_113_in,
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(24),
      I1 => p_117_in,
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(25),
      I1 => p_121_in,
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(26),
      I1 => p_125_in,
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(27),
      I1 => p_129_in,
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(28),
      I1 => p_133_in,
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(29),
      I1 => p_137_in,
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(30),
      I1 => p_141_in,
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(31),
      I1 => p_145_in,
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(32),
      I1 => p_149_in,
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(33),
      I1 => \^scrambler\(0),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(34),
      I1 => \^scrambler\(1),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(35),
      I1 => \^scrambler\(2),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(36),
      I1 => \^scrambler\(3),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(37),
      I1 => \^scrambler\(4),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(38),
      I1 => \^scrambler\(5),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(39),
      I1 => p_177_in,
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(40),
      I1 => p_181_in,
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(41),
      I1 => p_185_in,
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(42),
      I1 => p_189_in,
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(43),
      I1 => p_193_in,
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(44),
      I1 => p_197_in,
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(45),
      I1 => p_201_in,
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(46),
      I1 => p_205_in,
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(47),
      I1 => p_209_in,
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(48),
      I1 => p_213_in,
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(49),
      I1 => p_217_in,
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(50),
      I1 => p_221_in,
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => \^scrambled_data_out_reg[0]_0\,
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tx_data_i(51),
      I1 => p_225_in,
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^scrambled_data_out_reg[0]_0\
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(0),
      I1 => tx_data_i(39),
      I2 => p_177_in,
      I3 => \scrambler_reg_n_0_[39]\,
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(1),
      I1 => tx_data_i(40),
      I2 => p_181_in,
      I3 => \scrambler_reg_n_0_[40]\,
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(2),
      I1 => tx_data_i(41),
      I2 => p_185_in,
      I3 => \scrambler_reg_n_0_[41]\,
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(3),
      I1 => tx_data_i(42),
      I2 => p_189_in,
      I3 => \scrambler_reg_n_0_[42]\,
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT is
  port (
    rx_hard_err : out STD_LOGIC;
    rx_hard_err_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT is
begin
RX_CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rx_hard_err_i,
      Q => rx_hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM is
  port (
    reset_lanes_rx : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    RX_SRC_RDY_N_reg_inv : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    align_r_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    RX_SYSTEM_RESET_reg_0 : in STD_LOGIC;
    lane_up_flop_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM is
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal ready_r : STD_LOGIC;
  signal \ready_r_i_1__0_n_0\ : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal reset_lanes_c : STD_LOGIC;
  signal \^reset_lanes_rx\ : STD_LOGIC;
  signal \^rx_channel_up\ : STD_LOGIC;
  signal wait_for_lane_up_r : STD_LOGIC;
  signal wait_for_remote_r : STD_LOGIC;
  signal wait_for_remote_r_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of RX_SRC_RDY_N_inv_i_1 : label is "soft_lutpair129";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
begin
  reset_lanes_rx <= \^reset_lanes_rx\;
  rx_channel_up <= \^rx_channel_up\;
RX_CHANNEL_UP_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => ready_r,
      Q => \^rx_channel_up\,
      R => RX_SYSTEM_RESET_reg_0
    );
\RX_D[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_channel_up\,
      I1 => rx_pe_data_v_i,
      O => E(0)
    );
RX_SRC_RDY_N_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_channel_up\,
      I1 => rx_pe_data_v_i,
      I2 => \^reset_lanes_rx\,
      O => RX_SRC_RDY_N_reg_inv
    );
align_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_lanes_rx\,
      I1 => Q(0),
      O => align_r_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => wait_for_remote_r,
      I3 => lane_up_flop_i,
      I4 => RX_SYSTEM_RESET_reg_0,
      O => \ready_r_i_1__0_n_0\
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \ready_r_i_1__0_n_0\,
      Q => ready_r,
      R => '0'
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => reset_lanes_c,
      Q => \^reset_lanes_rx\,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => RX_SYSTEM_RESET_reg_0,
      I2 => lane_up_flop_i,
      O => reset_lanes_c
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => RX_SYSTEM_RESET_reg,
      Q => wait_for_lane_up_r,
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFE0000"
    )
        port map (
      I0 => wait_for_lane_up_r,
      I1 => wait_for_remote_r,
      I2 => ready_r,
      I3 => remote_ready_r,
      I4 => lane_up_flop_i,
      I5 => RX_SYSTEM_RESET_reg_0,
      O => wait_for_remote_r_i_1_n_0
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wait_for_remote_r_i_1_n_0,
      Q => wait_for_remote_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT is
  port (
    rx_hard_err_i : out STD_LOGIC;
    rx_soft_err0 : out STD_LOGIC;
    ready_r_reg0 : out STD_LOGIC;
    ILLEGAL_BTF_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rd_err_q_reg : in STD_LOGIC;
    RX_CHANNEL_UP_reg : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT is
  signal \^rx_hard_err_i\ : STD_LOGIC;
  signal rx_soft_err_i : STD_LOGIC;
begin
  rx_hard_err_i <= \^rx_hard_err_i\;
RX_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rd_err_q_reg,
      Q => \^rx_hard_err_i\,
      R => '0'
    );
RX_SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => ILLEGAL_BTF_reg,
      Q => rx_soft_err_i,
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rx_hard_err_i\,
      I1 => RX_SYSTEM_RESET_reg,
      O => ready_r_reg0
    );
rx_soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_soft_err_i,
      I1 => RX_CHANNEL_UP_reg,
      O => rx_soft_err0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_CHANNEL_UP_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH is
begin
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(63),
      Q => m_axi_rx_tdata(0),
      R => SR(0)
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(53),
      Q => m_axi_rx_tdata(10),
      R => SR(0)
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(52),
      Q => m_axi_rx_tdata(11),
      R => SR(0)
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(51),
      Q => m_axi_rx_tdata(12),
      R => SR(0)
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(50),
      Q => m_axi_rx_tdata(13),
      R => SR(0)
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(49),
      Q => m_axi_rx_tdata(14),
      R => SR(0)
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(48),
      Q => m_axi_rx_tdata(15),
      R => SR(0)
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(47),
      Q => m_axi_rx_tdata(16),
      R => SR(0)
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(46),
      Q => m_axi_rx_tdata(17),
      R => SR(0)
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(45),
      Q => m_axi_rx_tdata(18),
      R => SR(0)
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(44),
      Q => m_axi_rx_tdata(19),
      R => SR(0)
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(62),
      Q => m_axi_rx_tdata(1),
      R => SR(0)
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(43),
      Q => m_axi_rx_tdata(20),
      R => SR(0)
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(42),
      Q => m_axi_rx_tdata(21),
      R => SR(0)
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(41),
      Q => m_axi_rx_tdata(22),
      R => SR(0)
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(40),
      Q => m_axi_rx_tdata(23),
      R => SR(0)
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(39),
      Q => m_axi_rx_tdata(24),
      R => SR(0)
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(38),
      Q => m_axi_rx_tdata(25),
      R => SR(0)
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(37),
      Q => m_axi_rx_tdata(26),
      R => SR(0)
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(36),
      Q => m_axi_rx_tdata(27),
      R => SR(0)
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(35),
      Q => m_axi_rx_tdata(28),
      R => SR(0)
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(34),
      Q => m_axi_rx_tdata(29),
      R => SR(0)
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(61),
      Q => m_axi_rx_tdata(2),
      R => SR(0)
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(33),
      Q => m_axi_rx_tdata(30),
      R => SR(0)
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(32),
      Q => m_axi_rx_tdata(31),
      R => SR(0)
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(31),
      Q => m_axi_rx_tdata(32),
      R => SR(0)
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(30),
      Q => m_axi_rx_tdata(33),
      R => SR(0)
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(29),
      Q => m_axi_rx_tdata(34),
      R => SR(0)
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(28),
      Q => m_axi_rx_tdata(35),
      R => SR(0)
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(27),
      Q => m_axi_rx_tdata(36),
      R => SR(0)
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(26),
      Q => m_axi_rx_tdata(37),
      R => SR(0)
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(25),
      Q => m_axi_rx_tdata(38),
      R => SR(0)
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(24),
      Q => m_axi_rx_tdata(39),
      R => SR(0)
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(60),
      Q => m_axi_rx_tdata(3),
      R => SR(0)
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(23),
      Q => m_axi_rx_tdata(40),
      R => SR(0)
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(22),
      Q => m_axi_rx_tdata(41),
      R => SR(0)
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(21),
      Q => m_axi_rx_tdata(42),
      R => SR(0)
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(20),
      Q => m_axi_rx_tdata(43),
      R => SR(0)
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(19),
      Q => m_axi_rx_tdata(44),
      R => SR(0)
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(18),
      Q => m_axi_rx_tdata(45),
      R => SR(0)
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(17),
      Q => m_axi_rx_tdata(46),
      R => SR(0)
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(16),
      Q => m_axi_rx_tdata(47),
      R => SR(0)
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(15),
      Q => m_axi_rx_tdata(48),
      R => SR(0)
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(14),
      Q => m_axi_rx_tdata(49),
      R => SR(0)
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(59),
      Q => m_axi_rx_tdata(4),
      R => SR(0)
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(13),
      Q => m_axi_rx_tdata(50),
      R => SR(0)
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(12),
      Q => m_axi_rx_tdata(51),
      R => SR(0)
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(11),
      Q => m_axi_rx_tdata(52),
      R => SR(0)
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(10),
      Q => m_axi_rx_tdata(53),
      R => SR(0)
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(9),
      Q => m_axi_rx_tdata(54),
      R => SR(0)
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(8),
      Q => m_axi_rx_tdata(55),
      R => SR(0)
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(7),
      Q => m_axi_rx_tdata(56),
      R => SR(0)
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(6),
      Q => m_axi_rx_tdata(57),
      R => SR(0)
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(5),
      Q => m_axi_rx_tdata(58),
      R => SR(0)
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(4),
      Q => m_axi_rx_tdata(59),
      R => SR(0)
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(58),
      Q => m_axi_rx_tdata(5),
      R => SR(0)
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(3),
      Q => m_axi_rx_tdata(60),
      R => SR(0)
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(2),
      Q => m_axi_rx_tdata(61),
      R => SR(0)
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(1),
      Q => m_axi_rx_tdata(62),
      R => SR(0)
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(0),
      Q => m_axi_rx_tdata(63),
      R => SR(0)
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(57),
      Q => m_axi_rx_tdata(6),
      R => SR(0)
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(56),
      Q => m_axi_rx_tdata(7),
      R => SR(0)
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(55),
      Q => m_axi_rx_tdata(8),
      R => SR(0)
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => D(54),
      Q => m_axi_rx_tdata(9),
      R => SR(0)
    );
RX_SRC_RDY_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => RX_CHANNEL_UP_reg,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM is
  port (
    gen_na_idles_i : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC;
    DO_CC_reg : out STD_LOGIC;
    txdata_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_channel_up : out STD_LOGIC;
    firstCC0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    TX_SYSTEM_RESET_reg : in STD_LOGIC;
    lane_up_flop_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_ch_bond_int_reg : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    \TX_PE_DATA_reg[48]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_cc_i : in STD_LOGIC;
    gen_periodic_cb_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    \count_13d_srl_r_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    TX_SYSTEM_RESET_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM is
  signal \^do_cc_reg\ : STD_LOGIC;
  signal \TX_DATA[55]_i_2_n_0\ : STD_LOGIC;
  signal counter2_r : STD_LOGIC_VECTOR ( 0 to 11 );
  signal \counter2_r0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__0_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__0_n_1\ : STD_LOGIC;
  signal \counter2_r0_carry__0_n_2\ : STD_LOGIC;
  signal \counter2_r0_carry__0_n_3\ : STD_LOGIC;
  signal \counter2_r0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r0_carry__1_n_2\ : STD_LOGIC;
  signal \counter2_r0_carry__1_n_3\ : STD_LOGIC;
  signal counter2_r0_carry_i_1_n_0 : STD_LOGIC;
  signal counter2_r0_carry_i_2_n_0 : STD_LOGIC;
  signal counter2_r0_carry_i_3_n_0 : STD_LOGIC;
  signal counter2_r0_carry_i_4_n_0 : STD_LOGIC;
  signal counter2_r0_carry_n_0 : STD_LOGIC;
  signal counter2_r0_carry_n_1 : STD_LOGIC;
  signal counter2_r0_carry_n_2 : STD_LOGIC;
  signal counter2_r0_carry_n_3 : STD_LOGIC;
  signal \counter2_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r[9]_i_1_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^gen_na_idles_i\ : STD_LOGIC;
  signal tx_channel_up_INST_0_i_2_n_0 : STD_LOGIC;
  signal tx_channel_up_INST_0_i_3_n_0 : STD_LOGIC;
  signal \NLW_counter2_r0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter2_r0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[55]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \countCC[15]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count_16d_srl_r[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \counter2_r[0]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \counter2_r[10]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \counter2_r[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \counter2_r[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \counter2_r[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \counter2_r[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \counter2_r[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \counter2_r[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \counter2_r[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \counter2_r[7]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \counter2_r[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \counter2_r[9]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of tx_channel_up_INST_0 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of tx_channel_up_INST_0_i_3 : label is "soft_lutpair154";
begin
  DO_CC_reg <= \^do_cc_reg\;
  gen_na_idles_i <= \^gen_na_idles_i\;
GEN_NA_IDLES_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => lane_up_flop_i,
      Q => \^gen_na_idles_i\,
      S => TX_SYSTEM_RESET_reg
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF0004"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => \TX_PE_DATA_reg[48]\(0),
      I2 => \TX_DATA[55]_i_2_n_0\,
      I3 => gen_cc_i,
      I4 => gen_periodic_cb_i,
      I5 => gen_ch_bond_i,
      O => txdata_c(0)
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => \TX_DATA[55]_i_2_n_0\,
      I2 => \TX_PE_DATA_reg[48]\(1),
      I3 => gen_ch_bond_i,
      I4 => gen_periodic_cb_i,
      I5 => gen_cc_i,
      O => txdata_c(1)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gen_na_idles_i\,
      I1 => tx_pe_data_v_i,
      O => \TX_DATA[55]_i_2_n_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => txdatavalid_symgen_i,
      I1 => \^do_cc_reg\,
      I2 => gen_ch_bond_int_reg,
      I3 => tx_pe_data_v_i,
      I4 => \^gen_na_idles_i\,
      O => \TX_DATA_reg[63]\
    );
\countCC[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => TX_SYSTEM_RESET_reg,
      O => firstCC0
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => \count_13d_srl_r_reg[11]\(0),
      O => E(0)
    );
counter2_r0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => counter2_r0_carry_n_0,
      CO(2) => counter2_r0_carry_n_1,
      CO(1) => counter2_r0_carry_n_2,
      CO(0) => counter2_r0_carry_n_3,
      CYINIT => counter2_r(11),
      DI(3) => counter2_r(7),
      DI(2) => counter2_r(8),
      DI(1) => counter2_r(9),
      DI(0) => counter2_r(10),
      O(3 downto 0) => data0(4 downto 1),
      S(3) => counter2_r0_carry_i_1_n_0,
      S(2) => counter2_r0_carry_i_2_n_0,
      S(1) => counter2_r0_carry_i_3_n_0,
      S(0) => counter2_r0_carry_i_4_n_0
    );
\counter2_r0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => counter2_r0_carry_n_0,
      CO(3) => \counter2_r0_carry__0_n_0\,
      CO(2) => \counter2_r0_carry__0_n_1\,
      CO(1) => \counter2_r0_carry__0_n_2\,
      CO(0) => \counter2_r0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => counter2_r(3),
      DI(2) => counter2_r(4),
      DI(1) => counter2_r(5),
      DI(0) => counter2_r(6),
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \counter2_r0_carry__0_i_1_n_0\,
      S(2) => \counter2_r0_carry__0_i_2_n_0\,
      S(1) => \counter2_r0_carry__0_i_3_n_0\,
      S(0) => \counter2_r0_carry__0_i_4_n_0\
    );
\counter2_r0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(3),
      O => \counter2_r0_carry__0_i_1_n_0\
    );
\counter2_r0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(4),
      O => \counter2_r0_carry__0_i_2_n_0\
    );
\counter2_r0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(5),
      O => \counter2_r0_carry__0_i_3_n_0\
    );
\counter2_r0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(6),
      O => \counter2_r0_carry__0_i_4_n_0\
    );
\counter2_r0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r0_carry__0_n_0\,
      CO(3 downto 2) => \NLW_counter2_r0_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter2_r0_carry__1_n_2\,
      CO(0) => \counter2_r0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => counter2_r(1),
      DI(0) => counter2_r(2),
      O(3) => \NLW_counter2_r0_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(11 downto 9),
      S(3) => '0',
      S(2) => \counter2_r0_carry__1_i_1_n_0\,
      S(1) => \counter2_r0_carry__1_i_2_n_0\,
      S(0) => \counter2_r0_carry__1_i_3_n_0\
    );
\counter2_r0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(0),
      O => \counter2_r0_carry__1_i_1_n_0\
    );
\counter2_r0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(1),
      O => \counter2_r0_carry__1_i_2_n_0\
    );
\counter2_r0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(2),
      O => \counter2_r0_carry__1_i_3_n_0\
    );
counter2_r0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(7),
      O => counter2_r0_carry_i_1_n_0
    );
counter2_r0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(8),
      O => counter2_r0_carry_i_2_n_0
    );
counter2_r0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(9),
      O => counter2_r0_carry_i_3_n_0
    );
counter2_r0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r(10),
      O => counter2_r0_carry_i_4_n_0
    );
\counter2_r[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(11),
      O => \counter2_r[0]_i_2_n_0\
    );
\counter2_r[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(1),
      O => \counter2_r[10]_i_1_n_0\
    );
\counter2_r[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => counter2_r(11),
      O => \counter2_r[11]_i_1_n_0\
    );
\counter2_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(10),
      O => \counter2_r[1]_i_1_n_0\
    );
\counter2_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(9),
      O => \counter2_r[2]_i_1_n_0\
    );
\counter2_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(8),
      O => \counter2_r[3]_i_1_n_0\
    );
\counter2_r[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(7),
      O => \counter2_r[4]_i_1_n_0\
    );
\counter2_r[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(6),
      O => \counter2_r[5]_i_1_n_0\
    );
\counter2_r[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(5),
      O => \counter2_r[6]_i_1_n_0\
    );
\counter2_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(4),
      O => \counter2_r[7]_i_1_n_0\
    );
\counter2_r[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(3),
      O => \counter2_r[8]_i_1_n_0\
    );
\counter2_r[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^do_cc_reg\,
      I1 => data0(2),
      O => \counter2_r[9]_i_1_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[0]_i_2_n_0\,
      Q => counter2_r(0),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[10]_i_1_n_0\,
      Q => counter2_r(10),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[11]_i_1_n_0\,
      Q => counter2_r(11),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[1]_i_1_n_0\,
      Q => counter2_r(1),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[2]_i_1_n_0\,
      Q => counter2_r(2),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[3]_i_1_n_0\,
      Q => counter2_r(3),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[4]_i_1_n_0\,
      Q => counter2_r(4),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[5]_i_1_n_0\,
      Q => counter2_r(5),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[6]_i_1_n_0\,
      Q => counter2_r(6),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[7]_i_1_n_0\,
      Q => counter2_r(7),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[8]_i_1_n_0\,
      Q => counter2_r(8),
      S => TX_SYSTEM_RESET_reg_0
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \counter2_r[9]_i_1_n_0\,
      Q => counter2_r(9),
      S => TX_SYSTEM_RESET_reg_0
    );
tx_channel_up_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^do_cc_reg\,
      O => tx_channel_up
    );
tx_channel_up_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_channel_up_INST_0_i_2_n_0,
      I1 => counter2_r(6),
      I2 => counter2_r(7),
      I3 => counter2_r(4),
      I4 => counter2_r(5),
      I5 => tx_channel_up_INST_0_i_3_n_0,
      O => \^do_cc_reg\
    );
tx_channel_up_INST_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r(2),
      I1 => counter2_r(3),
      I2 => counter2_r(0),
      I3 => counter2_r(1),
      O => tx_channel_up_INST_0_i_2_n_0
    );
tx_channel_up_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r(10),
      I1 => counter2_r(11),
      I2 => counter2_r(8),
      I3 => counter2_r(9),
      O => tx_channel_up_INST_0_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN is
  port (
    gen_ch_bond_i : out STD_LOGIC;
    periodic_cb_to_ll : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    cb_seq_progress_r20 : out STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    TX_SYSTEM_RESET_reg : in STD_LOGIC;
    Q : in STD_LOGIC;
    \counter2_r_reg[6]\ : in STD_LOGIC;
    firstCC0 : in STD_LOGIC;
    cb_seq_progress_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN is
  signal CB_STATE : STD_LOGIC;
  signal \CB_STATE[0]_i_1_n_0\ : STD_LOGIC;
  signal PERIODIC_CB_SEQ0 : STD_LOGIC;
  signal PERIODIC_CB_SEQ_i_2_n_0 : STD_LOGIC;
  signal PERIODIC_CB_TO_LL0 : STD_LOGIC;
  signal PERIODIC_CB_TO_LL_i_2_n_0 : STD_LOGIC;
  signal countCB0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal countCB0_0 : STD_LOGIC;
  signal \countCB[1]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[2]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[3]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[4]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[5]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[6]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[7]_i_1_n_0\ : STD_LOGIC;
  signal \countCB[7]_i_3_n_0\ : STD_LOGIC;
  signal \countCB[7]_i_4_n_0\ : STD_LOGIC;
  signal \countCB_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal countCC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \countCC0_carry__0_n_0\ : STD_LOGIC;
  signal \countCC0_carry__0_n_1\ : STD_LOGIC;
  signal \countCC0_carry__0_n_2\ : STD_LOGIC;
  signal \countCC0_carry__0_n_3\ : STD_LOGIC;
  signal \countCC0_carry__1_n_0\ : STD_LOGIC;
  signal \countCC0_carry__1_n_1\ : STD_LOGIC;
  signal \countCC0_carry__1_n_2\ : STD_LOGIC;
  signal \countCC0_carry__1_n_3\ : STD_LOGIC;
  signal \countCC0_carry__2_n_2\ : STD_LOGIC;
  signal \countCC0_carry__2_n_3\ : STD_LOGIC;
  signal countCC0_carry_n_0 : STD_LOGIC;
  signal countCC0_carry_n_1 : STD_LOGIC;
  signal countCC0_carry_n_2 : STD_LOGIC;
  signal countCC0_carry_n_3 : STD_LOGIC;
  signal countCC1 : STD_LOGIC;
  signal \countCC[0]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_3_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_4_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_5_n_0\ : STD_LOGIC;
  signal \countCC[15]_i_6_n_0\ : STD_LOGIC;
  signal \countCC[1]_i_1_n_0\ : STD_LOGIC;
  signal \countCC[2]_i_1_n_0\ : STD_LOGIC;
  signal counter_r : STD_LOGIC_VECTOR ( 0 to 19 );
  signal \counter_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_7_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_8_n_0\ : STD_LOGIC;
  signal \counter_r[0]_i_9_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \counter_r[19]_i_5_n_0\ : STD_LOGIC;
  signal \counter_r_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \counter_r_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter_r_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \counter_r_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \counter_r_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \counter_r_reg_n_0_[9]\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal data_v_r : STD_LOGIC;
  signal firstCC : STD_LOGIC;
  signal firstCC_i_1_n_0 : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \free_count_r_reg__0\ : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int0 : STD_LOGIC;
  signal \idle4cbCNTR[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[7]_i_3_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal periodic_cb_seq : STD_LOGIC;
  signal \^reset2fg\ : STD_LOGIC;
  signal reset_frm_CB_i_1_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_2_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_3_n_0 : STD_LOGIC;
  signal reset_frm_CB_i_4_n_0 : STD_LOGIC;
  signal \NLW_countCC0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_countCC0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_r_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_counter_r_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of PERIODIC_CB_SEQ_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of PERIODIC_CB_TO_LL_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of PERIODIC_CB_TO_LL_i_2 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \countCB[0]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \countCB[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \countCB[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \countCB[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \countCB[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \countCB[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \countCB[7]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \countCC[2]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \counter_r[0]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter_r[10]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \counter_r[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \counter_r[12]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_r[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter_r[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \counter_r[15]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_r[16]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_r[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \counter_r[19]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \counter_r[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \counter_r[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter_r[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \counter_r[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \counter_r[5]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \counter_r[6]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \counter_r[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \counter_r[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \counter_r[9]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \idle4cbCNTR[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \idle4cbCNTR[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \idle4cbCNTR[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idle4cbCNTR[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \idle4cbCNTR[4]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \idle4cbCNTR[7]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \idle4cbCNTR[7]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of reset_frm_CB_i_2 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of reset_frm_CB_i_3 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of reset_frm_CB_i_4 : label is "soft_lutpair138";
begin
  reset2fg <= \^reset2fg\;
\CB_STATE[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => reset_frm_CB_i_2_n_0,
      I1 => CB_STATE,
      I2 => reset_frm_CB_i_4_n_0,
      I3 => \countCB_reg__0\(0),
      I4 => \countCB[7]_i_1_n_0\,
      O => \CB_STATE[0]_i_1_n_0\
    );
\CB_STATE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \CB_STATE[0]_i_1_n_0\,
      Q => CB_STATE,
      R => TX_SYSTEM_RESET_reg
    );
PERIODIC_CB_SEQ_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \countCB_reg__0\(6),
      I1 => \countCB_reg__0\(7),
      I2 => \counter2_r_reg[6]\,
      I3 => PERIODIC_CB_SEQ_i_2_n_0,
      O => PERIODIC_CB_SEQ0
    );
PERIODIC_CB_SEQ_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F3FFE"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      I1 => \countCB_reg__0\(2),
      I2 => \countCB_reg__0\(5),
      I3 => \countCB_reg__0\(1),
      I4 => \countCB_reg__0\(3),
      I5 => \countCB_reg__0\(4),
      O => PERIODIC_CB_SEQ_i_2_n_0
    );
PERIODIC_CB_SEQ_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => PERIODIC_CB_SEQ0,
      Q => periodic_cb_seq,
      R => '0'
    );
PERIODIC_CB_TO_LL_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A0E"
    )
        port map (
      I0 => \countCB[7]_i_1_n_0\,
      I1 => PERIODIC_CB_TO_LL_i_2_n_0,
      I2 => TX_SYSTEM_RESET_reg,
      I3 => \counter2_r_reg[6]\,
      I4 => CB_STATE,
      O => PERIODIC_CB_TO_LL0
    );
PERIODIC_CB_TO_LL_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \countCB_reg__0\(6),
      I1 => \countCB_reg__0\(7),
      I2 => \countCB[7]_i_4_n_0\,
      I3 => \countCB_reg__0\(0),
      O => PERIODIC_CB_TO_LL_i_2_n_0
    );
PERIODIC_CB_TO_LL_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => PERIODIC_CB_TO_LL0,
      Q => periodic_cb_to_ll,
      R => '0'
    );
cb_seq_progress_r2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => periodic_cb_seq,
      I1 => cb_seq_progress_r,
      O => cb_seq_progress_r20
    );
\countCB[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      O => countCB0(0)
    );
\countCB[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      I1 => \countCB_reg__0\(1),
      O => \countCB[1]_i_1_n_0\
    );
\countCB[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \countCB_reg__0\(1),
      I1 => \countCB_reg__0\(0),
      I2 => \countCB_reg__0\(2),
      O => \countCB[2]_i_1_n_0\
    );
\countCB[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \countCB_reg__0\(1),
      I1 => \countCB_reg__0\(0),
      I2 => \countCB_reg__0\(2),
      I3 => \countCB_reg__0\(3),
      O => \countCB[3]_i_1_n_0\
    );
\countCB[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      I1 => \countCB_reg__0\(2),
      I2 => \countCB_reg__0\(1),
      I3 => \countCB_reg__0\(3),
      I4 => \countCB_reg__0\(4),
      O => \countCB[4]_i_1_n_0\
    );
\countCB[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \countCB_reg__0\(4),
      I1 => \countCB_reg__0\(3),
      I2 => \countCB_reg__0\(1),
      I3 => \countCB_reg__0\(0),
      I4 => \countCB_reg__0\(2),
      I5 => \countCB_reg__0\(5),
      O => \countCB[5]_i_1_n_0\
    );
\countCB[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      I1 => \countCB[7]_i_4_n_0\,
      I2 => \countCB_reg__0\(6),
      O => \countCB[6]_i_1_n_0\
    );
\countCB[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \counter2_r_reg[6]\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => \counter_r[0]_i_5_n_0\,
      O => \countCB[7]_i_1_n_0\
    );
\countCB[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \countCB_reg__0\(0),
      I1 => \countCB[7]_i_4_n_0\,
      I2 => \countCB_reg__0\(7),
      I3 => \countCB_reg__0\(6),
      I4 => CB_STATE,
      O => countCB0_0
    );
\countCB[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \countCB[7]_i_4_n_0\,
      I1 => \countCB_reg__0\(0),
      I2 => \countCB_reg__0\(6),
      I3 => \countCB_reg__0\(7),
      O => \countCB[7]_i_3_n_0\
    );
\countCB[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \countCB_reg__0\(5),
      I1 => \countCB_reg__0\(2),
      I2 => \countCB_reg__0\(1),
      I3 => \countCB_reg__0\(3),
      I4 => \countCB_reg__0\(4),
      O => \countCB[7]_i_4_n_0\
    );
\countCB_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => countCB0(0),
      Q => \countCB_reg__0\(0),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[1]_i_1_n_0\,
      Q => \countCB_reg__0\(1),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[2]_i_1_n_0\,
      Q => \countCB_reg__0\(2),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[3]_i_1_n_0\,
      Q => \countCB_reg__0\(3),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[4]_i_1_n_0\,
      Q => \countCB_reg__0\(4),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[5]_i_1_n_0\,
      Q => \countCB_reg__0\(5),
      S => \countCB[7]_i_1_n_0\
    );
\countCB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[6]_i_1_n_0\,
      Q => \countCB_reg__0\(6),
      R => \countCB[7]_i_1_n_0\
    );
\countCB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => countCB0_0,
      D => \countCB[7]_i_3_n_0\,
      Q => \countCB_reg__0\(7),
      R => \countCB[7]_i_1_n_0\
    );
countCC0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => countCC0_carry_n_0,
      CO(2) => countCC0_carry_n_1,
      CO(1) => countCC0_carry_n_2,
      CO(0) => countCC0_carry_n_3,
      CYINIT => countCC(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_1_in(4 downto 1),
      S(3 downto 0) => countCC(4 downto 1)
    );
\countCC0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => countCC0_carry_n_0,
      CO(3) => \countCC0_carry__0_n_0\,
      CO(2) => \countCC0_carry__0_n_1\,
      CO(1) => \countCC0_carry__0_n_2\,
      CO(0) => \countCC0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_1_in(8 downto 5),
      S(3 downto 0) => countCC(8 downto 5)
    );
\countCC0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \countCC0_carry__0_n_0\,
      CO(3) => \countCC0_carry__1_n_0\,
      CO(2) => \countCC0_carry__1_n_1\,
      CO(1) => \countCC0_carry__1_n_2\,
      CO(0) => \countCC0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_1_in(12 downto 9),
      S(3 downto 0) => countCC(12 downto 9)
    );
\countCC0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \countCC0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_countCC0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \countCC0_carry__2_n_2\,
      CO(0) => \countCC0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_countCC0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_1_in(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => countCC(15 downto 13)
    );
\countCC[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000DE"
    )
        port map (
      I0 => countCC(0),
      I1 => countCC1,
      I2 => firstCC,
      I3 => TX_SYSTEM_RESET_reg,
      I4 => \counter2_r_reg[6]\,
      O => \countCC[0]_i_1_n_0\
    );
\countCC[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => firstCC0,
      I1 => \countCC[15]_i_3_n_0\,
      I2 => \countCC[15]_i_4_n_0\,
      I3 => countCC(11),
      I4 => countCC(10),
      I5 => countCC(12),
      O => \countCC[15]_i_1_n_0\
    );
\countCC[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => countCC(9),
      I1 => countCC(12),
      I2 => countCC(7),
      I3 => countCC(8),
      I4 => \countCC[15]_i_5_n_0\,
      I5 => \countCC[15]_i_6_n_0\,
      O => \countCC[15]_i_3_n_0\
    );
\countCC[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => countCC(15),
      I1 => countCC(14),
      I2 => countCC(13),
      O => \countCC[15]_i_4_n_0\
    );
\countCC[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countCC(3),
      I1 => countCC(4),
      O => \countCC[15]_i_5_n_0\
    );
\countCC[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAAA"
    )
        port map (
      I0 => countCC(6),
      I1 => countCC(2),
      I2 => countCC(1),
      I3 => countCC(0),
      I4 => countCC(5),
      O => \countCC[15]_i_6_n_0\
    );
\countCC[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FECE"
    )
        port map (
      I0 => countCC(1),
      I1 => countCC1,
      I2 => firstCC,
      I3 => p_1_in(1),
      I4 => TX_SYSTEM_RESET_reg,
      I5 => \counter2_r_reg[6]\,
      O => \countCC[1]_i_1_n_0\
    );
\countCC[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FECE"
    )
        port map (
      I0 => countCC(2),
      I1 => countCC1,
      I2 => firstCC,
      I3 => p_1_in(2),
      I4 => TX_SYSTEM_RESET_reg,
      I5 => \counter2_r_reg[6]\,
      O => \countCC[2]_i_1_n_0\
    );
\countCC[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEEEEE"
    )
        port map (
      I0 => \countCC[15]_i_3_n_0\,
      I1 => \countCC[15]_i_4_n_0\,
      I2 => countCC(11),
      I3 => countCC(10),
      I4 => countCC(12),
      O => countCC1
    );
\countCC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \countCC[0]_i_1_n_0\,
      Q => countCC(0),
      R => '0'
    );
\countCC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(10),
      Q => countCC(10),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(11),
      Q => countCC(11),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(12),
      Q => countCC(12),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(13),
      Q => countCC(13),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(14),
      Q => countCC(14),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(15),
      Q => countCC(15),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \countCC[1]_i_1_n_0\,
      Q => countCC(1),
      R => '0'
    );
\countCC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \countCC[2]_i_1_n_0\,
      Q => countCC(2),
      R => '0'
    );
\countCC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(3),
      Q => countCC(3),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(4),
      Q => countCC(4),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(5),
      Q => countCC(5),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(6),
      Q => countCC(6),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(7),
      Q => countCC(7),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(8),
      Q => countCC(8),
      R => \countCC[15]_i_1_n_0\
    );
\countCC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => firstCC,
      D => p_1_in(9),
      Q => countCC(9),
      R => \countCC[15]_i_1_n_0\
    );
\counter_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \counter_r[0]_i_3_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => txdatavalid_i,
      I3 => \counter_r[0]_i_4_n_0\,
      I4 => TX_SYSTEM_RESET_reg,
      I5 => \counter2_r_reg[6]\,
      O => \counter_r[0]_i_1_n_0\
    );
\counter_r[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(19),
      O => counter_r(0)
    );
\counter_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \counter_r[0]_i_7_n_0\,
      I1 => \counter_r[0]_i_8_n_0\,
      I2 => \counter_r_reg_n_0_[2]\,
      I3 => \counter_r_reg_n_0_[5]\,
      I4 => \counter_r_reg_n_0_[18]\,
      I5 => \counter_r[0]_i_9_n_0\,
      O => \counter_r[0]_i_3_n_0\
    );
\counter_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0E0E0E0E0"
    )
        port map (
      I0 => \counter_r_reg_n_0_[1]\,
      I1 => \counter_r_reg_n_0_[0]\,
      I2 => txdatavalid_i,
      I3 => \counter_r_reg_n_0_[3]\,
      I4 => \counter_r_reg_n_0_[4]\,
      I5 => \counter_r_reg_n_0_[2]\,
      O => \counter_r[0]_i_4_n_0\
    );
\counter_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \counter_r_reg_n_0_[4]\,
      I1 => \counter_r_reg_n_0_[3]\,
      I2 => \counter_r_reg_n_0_[1]\,
      I3 => \counter_r_reg_n_0_[0]\,
      I4 => \counter_r[0]_i_3_n_0\,
      O => \counter_r[0]_i_5_n_0\
    );
\counter_r[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[12]\,
      I1 => \counter_r_reg_n_0_[13]\,
      I2 => \counter_r_reg_n_0_[10]\,
      I3 => \counter_r_reg_n_0_[11]\,
      O => \counter_r[0]_i_7_n_0\
    );
\counter_r[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[16]\,
      I1 => \counter_r_reg_n_0_[17]\,
      I2 => \counter_r_reg_n_0_[14]\,
      I3 => \counter_r_reg_n_0_[15]\,
      O => \counter_r[0]_i_8_n_0\
    );
\counter_r[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \counter_r_reg_n_0_[8]\,
      I1 => \counter_r_reg_n_0_[9]\,
      I2 => \counter_r_reg_n_0_[6]\,
      I3 => \counter_r_reg_n_0_[7]\,
      O => \counter_r[0]_i_9_n_0\
    );
\counter_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(9),
      O => counter_r(10)
    );
\counter_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(8),
      O => counter_r(11)
    );
\counter_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(7),
      O => counter_r(12)
    );
\counter_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(6),
      O => counter_r(13)
    );
\counter_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(5),
      O => counter_r(14)
    );
\counter_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(4),
      O => counter_r(15)
    );
\counter_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(3),
      O => counter_r(16)
    );
\counter_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(2),
      O => counter_r(17)
    );
\counter_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(1),
      O => counter_r(18)
    );
\counter_r[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3233323232333233"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => \counter_r[19]_i_2_n_0\,
      I3 => \countCC[15]_i_4_n_0\,
      I4 => \counter_r[19]_i_3_n_0\,
      I5 => countCC(12),
      O => counter_r(19)
    );
\counter_r[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \countCC[15]_i_4_n_0\,
      I1 => countCC(4),
      I2 => countCC(3),
      I3 => countCC(11),
      I4 => countCC(10),
      I5 => \counter_r[19]_i_4_n_0\,
      O => \counter_r[19]_i_2_n_0\
    );
\counter_r[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010111"
    )
        port map (
      I0 => countCC(9),
      I1 => \counter_r[19]_i_5_n_0\,
      I2 => countCC(8),
      I3 => countCC(7),
      I4 => countCC(6),
      I5 => countCC(5),
      O => \counter_r[19]_i_3_n_0\
    );
\counter_r[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => countCC(2),
      I1 => countCC(6),
      I2 => countCC(0),
      I3 => countCC(1),
      I4 => countCC(9),
      I5 => countCC(7),
      O => \counter_r[19]_i_4_n_0\
    );
\counter_r[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => countCC(10),
      I1 => countCC(11),
      O => \counter_r[19]_i_5_n_0\
    );
\counter_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(18),
      O => counter_r(1)
    );
\counter_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(17),
      O => counter_r(2)
    );
\counter_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(16),
      O => counter_r(3)
    );
\counter_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(15),
      O => counter_r(4)
    );
\counter_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(14),
      O => counter_r(5)
    );
\counter_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(13),
      O => counter_r(6)
    );
\counter_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(12),
      O => counter_r(7)
    );
\counter_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(11),
      O => counter_r(8)
    );
\counter_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \counter_r[0]_i_5_n_0\,
      I1 => \counter_r_reg_n_0_[19]\,
      I2 => data1(10),
      O => counter_r(9)
    );
\counter_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(0),
      Q => \counter_r_reg_n_0_[0]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_r_reg[3]_i_2_n_0\,
      CO(3 downto 2) => \NLW_counter_r_reg[0]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \counter_r_reg[0]_i_6_n_2\,
      CO(0) => \counter_r_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_counter_r_reg[0]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(19 downto 17),
      S(3) => '0',
      S(2) => \counter_r_reg_n_0_[0]\,
      S(1) => \counter_r_reg_n_0_[1]\,
      S(0) => \counter_r_reg_n_0_[2]\
    );
\counter_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(10),
      Q => \counter_r_reg_n_0_[10]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(11),
      Q => \counter_r_reg_n_0_[11]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_r_reg[15]_i_2_n_0\,
      CO(3) => \counter_r_reg[11]_i_2_n_0\,
      CO(2) => \counter_r_reg[11]_i_2_n_1\,
      CO(1) => \counter_r_reg[11]_i_2_n_2\,
      CO(0) => \counter_r_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \counter_r_reg_n_0_[11]\,
      S(2) => \counter_r_reg_n_0_[12]\,
      S(1) => \counter_r_reg_n_0_[13]\,
      S(0) => \counter_r_reg_n_0_[14]\
    );
\counter_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(12),
      Q => \counter_r_reg_n_0_[12]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(13),
      Q => \counter_r_reg_n_0_[13]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(14),
      Q => \counter_r_reg_n_0_[14]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(15),
      Q => \counter_r_reg_n_0_[15]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_r_reg[15]_i_2_n_0\,
      CO(2) => \counter_r_reg[15]_i_2_n_1\,
      CO(1) => \counter_r_reg[15]_i_2_n_2\,
      CO(0) => \counter_r_reg[15]_i_2_n_3\,
      CYINIT => \counter_r_reg_n_0_[19]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \counter_r_reg_n_0_[15]\,
      S(2) => \counter_r_reg_n_0_[16]\,
      S(1) => \counter_r_reg_n_0_[17]\,
      S(0) => \counter_r_reg_n_0_[18]\
    );
\counter_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(16),
      Q => \counter_r_reg_n_0_[16]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(17),
      Q => \counter_r_reg_n_0_[17]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(18),
      Q => \counter_r_reg_n_0_[18]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(19),
      Q => \counter_r_reg_n_0_[19]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(1),
      Q => \counter_r_reg_n_0_[1]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(2),
      Q => \counter_r_reg_n_0_[2]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(3),
      Q => \counter_r_reg_n_0_[3]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_r_reg[7]_i_2_n_0\,
      CO(3) => \counter_r_reg[3]_i_2_n_0\,
      CO(2) => \counter_r_reg[3]_i_2_n_1\,
      CO(1) => \counter_r_reg[3]_i_2_n_2\,
      CO(0) => \counter_r_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \counter_r_reg_n_0_[3]\,
      S(2) => \counter_r_reg_n_0_[4]\,
      S(1) => \counter_r_reg_n_0_[5]\,
      S(0) => \counter_r_reg_n_0_[6]\
    );
\counter_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(4),
      Q => \counter_r_reg_n_0_[4]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(5),
      Q => \counter_r_reg_n_0_[5]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(6),
      Q => \counter_r_reg_n_0_[6]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(7),
      Q => \counter_r_reg_n_0_[7]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_r_reg[11]_i_2_n_0\,
      CO(3) => \counter_r_reg[7]_i_2_n_0\,
      CO(2) => \counter_r_reg[7]_i_2_n_1\,
      CO(1) => \counter_r_reg[7]_i_2_n_2\,
      CO(0) => \counter_r_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \counter_r_reg_n_0_[7]\,
      S(2) => \counter_r_reg_n_0_[8]\,
      S(1) => \counter_r_reg_n_0_[9]\,
      S(0) => \counter_r_reg_n_0_[10]\
    );
\counter_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(8),
      Q => \counter_r_reg_n_0_[8]\,
      R => \counter_r[0]_i_1_n_0\
    );
\counter_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => txdatavalid_i,
      D => counter_r(9),
      Q => \counter_r_reg_n_0_[9]\,
      R => \counter_r[0]_i_1_n_0\
    );
data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => txdatavalid_i,
      Q => data_v_r,
      R => '0'
    );
firstCC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => firstCC,
      I1 => Q,
      I2 => TX_SYSTEM_RESET_reg,
      I3 => \counter2_r_reg[6]\,
      O => firstCC_i_1_n_0
    );
firstCC_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => firstCC_i_1_n_0,
      Q => firstCC,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => \free_count_r[0]_i_3_n_0\,
      I1 => \free_count_r_reg__0\(0),
      I2 => data_v_r,
      I3 => \free_count_r_reg__0\(1),
      I4 => TX_SYSTEM_RESET_reg,
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \free_count_r_reg__0\(1),
      I1 => \free_count_r_reg__0\(3),
      I2 => \free_count_r_reg__0\(4),
      I3 => \free_count_r_reg__0\(2),
      I4 => \free_count_r_reg__0\(0),
      O => \p_0_in__2\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(2),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \free_count_r_reg__0\(2),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(3),
      I3 => \free_count_r_reg__0\(1),
      O => \p_0_in__2\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(2),
      O => \p_0_in__2\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \free_count_r_reg__0\(4),
      I1 => \free_count_r_reg__0\(3),
      O => \p_0_in__2\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \free_count_r_reg__0\(4),
      O => \p_0_in__2\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => data_v_r,
      D => \p_0_in__2\(4),
      Q => \free_count_r_reg__0\(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => data_v_r,
      D => \p_0_in__2\(3),
      Q => \free_count_r_reg__0\(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => data_v_r,
      D => \p_0_in__2\(2),
      Q => \free_count_r_reg__0\(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => data_v_r,
      D => \p_0_in__2\(1),
      Q => \free_count_r_reg__0\(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => data_v_r,
      D => \p_0_in__2\(0),
      Q => \free_count_r_reg__0\(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \free_count_r_reg__0\(3),
      I1 => \free_count_r_reg__0\(4),
      I2 => \free_count_r_reg__0\(2),
      I3 => \free_count_r_reg__0\(1),
      I4 => \free_count_r_reg__0\(0),
      I5 => \counter2_r_reg[6]\,
      O => gen_ch_bond_int0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => gen_ch_bond_int0,
      Q => gen_ch_bond_i,
      R => '0'
    );
\idle4cbCNTR[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(0),
      O => \p_0_in__3\(0)
    );
\idle4cbCNTR[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(0),
      I1 => \idle4cbCNTR_reg__0\(1),
      O => \p_0_in__3\(1)
    );
\idle4cbCNTR[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(1),
      I1 => \idle4cbCNTR_reg__0\(0),
      I2 => \idle4cbCNTR_reg__0\(2),
      O => \idle4cbCNTR[2]_i_1_n_0\
    );
\idle4cbCNTR[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(2),
      I1 => \idle4cbCNTR_reg__0\(0),
      I2 => \idle4cbCNTR_reg__0\(1),
      I3 => \idle4cbCNTR_reg__0\(3),
      O => \idle4cbCNTR[3]_i_1_n_0\
    );
\idle4cbCNTR[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(3),
      I1 => \idle4cbCNTR_reg__0\(1),
      I2 => \idle4cbCNTR_reg__0\(0),
      I3 => \idle4cbCNTR_reg__0\(2),
      I4 => \idle4cbCNTR_reg__0\(4),
      O => \idle4cbCNTR[4]_i_1__0_n_0\
    );
\idle4cbCNTR[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(2),
      I1 => \idle4cbCNTR_reg__0\(0),
      I2 => \idle4cbCNTR_reg__0\(1),
      I3 => \idle4cbCNTR_reg__0\(3),
      I4 => \idle4cbCNTR_reg__0\(4),
      I5 => \idle4cbCNTR_reg__0\(5),
      O => \p_0_in__3\(5)
    );
\idle4cbCNTR[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \idle4cbCNTR[7]_i_3_n_0\,
      I1 => \idle4cbCNTR_reg__0\(4),
      I2 => \idle4cbCNTR_reg__0\(5),
      I3 => \idle4cbCNTR_reg__0\(6),
      O => \p_0_in__3\(6)
    );
\idle4cbCNTR[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBAAAABBBFAAAA"
    )
        port map (
      I0 => TX_SYSTEM_RESET_reg,
      I1 => reset_frm_CB_i_2_n_0,
      I2 => \countCB[7]_i_1_n_0\,
      I3 => CB_STATE,
      I4 => txdatavalid_i,
      I5 => PERIODIC_CB_TO_LL_i_2_n_0,
      O => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \idle4cbCNTR[7]_i_3_n_0\,
      I1 => \idle4cbCNTR_reg__0\(6),
      I2 => \idle4cbCNTR_reg__0\(5),
      I3 => \idle4cbCNTR_reg__0\(4),
      I4 => \idle4cbCNTR_reg__0\(7),
      O => \p_0_in__3\(7)
    );
\idle4cbCNTR[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(2),
      I1 => \idle4cbCNTR_reg__0\(0),
      I2 => \idle4cbCNTR_reg__0\(1),
      I3 => \idle4cbCNTR_reg__0\(3),
      O => \idle4cbCNTR[7]_i_3_n_0\
    );
\idle4cbCNTR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \p_0_in__3\(0),
      Q => \idle4cbCNTR_reg__0\(0),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \p_0_in__3\(1),
      Q => \idle4cbCNTR_reg__0\(1),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[2]_i_1_n_0\,
      Q => \idle4cbCNTR_reg__0\(2),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[3]_i_1_n_0\,
      Q => \idle4cbCNTR_reg__0\(3),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[4]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg__0\(4),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \p_0_in__3\(5),
      Q => \idle4cbCNTR_reg__0\(5),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \p_0_in__3\(6),
      Q => \idle4cbCNTR_reg__0\(6),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
\idle4cbCNTR_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \p_0_in__3\(7),
      Q => \idle4cbCNTR_reg__0\(7),
      R => \idle4cbCNTR[7]_i_1_n_0\
    );
reset_frm_CB_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFA0000FC00"
    )
        port map (
      I0 => reset_frm_CB_i_2_n_0,
      I1 => \countCB[7]_i_1_n_0\,
      I2 => \countCB_reg__0\(0),
      I3 => reset_frm_CB_i_3_n_0,
      I4 => reset_frm_CB_i_4_n_0,
      I5 => \^reset2fg\,
      O => reset_frm_CB_i_1_n_0
    );
reset_frm_CB_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \idle4cbCNTR_reg__0\(6),
      I1 => \idle4cbCNTR_reg__0\(7),
      I2 => \idle4cbCNTR_reg__0\(4),
      I3 => \idle4cbCNTR_reg__0\(5),
      I4 => \idle4cbCNTR[7]_i_3_n_0\,
      O => reset_frm_CB_i_2_n_0
    );
reset_frm_CB_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => CB_STATE,
      I1 => TX_SYSTEM_RESET_reg,
      O => reset_frm_CB_i_3_n_0
    );
reset_frm_CB_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \countCB[7]_i_4_n_0\,
      I1 => \countCB_reg__0\(7),
      I2 => \countCB_reg__0\(6),
      O => reset_frm_CB_i_4_n_0
    );
reset_frm_CB_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => reset_frm_CB_i_1_n_0,
      Q => \^reset2fg\,
      R => TX_SYSTEM_RESET_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM is
  port (
    TX_HEADER_1_reg : out STD_LOGIC;
    TX_HEADER_1_reg_0 : out STD_LOGIC;
    cb_seq_progress_r : out STD_LOGIC;
    extend_cb_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    tx_header_1_c : out STD_LOGIC;
    \TX_DATA_reg[53]\ : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    ll_valid_c : out STD_LOGIC;
    \TX_DATA_reg[59]\ : out STD_LOGIC;
    R0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    cb_seq_progress_r20 : in STD_LOGIC;
    extend_cb_r_reg_0 : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    TX_PE_DATA_V_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    DO_CC_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM is
  signal \^tx_header_1_reg\ : STD_LOGIC;
  signal \^tx_header_1_reg_0\ : STD_LOGIC;
  signal \^cb_seq_progress_r\ : STD_LOGIC;
  signal cb_seq_progress_r2 : STD_LOGIC;
  signal do_cb_r : STD_LOGIC;
  signal do_cc_r : STD_LOGIC;
  signal do_cc_r_reg0 : STD_LOGIC;
  signal \^extend_cb_r\ : STD_LOGIC;
  signal \^extend_cc_r\ : STD_LOGIC;
  signal idle4cbCNTR0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \idle4cbCNTR[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[4]_i_2_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[6]_i_1_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR[6]_i_2_n_0\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[5]\ : STD_LOGIC;
  signal \idle4cbCNTR_reg_n_0_[6]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal s_axi_tx_tready_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_tx_tready_INST_0_i_2_n_0 : STD_LOGIC;
  signal tmp_cb : STD_LOGIC;
  signal tx_dst_rdy_n_r : STD_LOGIC;
  signal tx_dst_rdy_n_r0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[53]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_2 : label is "soft_lutpair162";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cb_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cb_flop_i : label is "FDR";
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute SOFT_HLUTNM of \idle4cbCNTR[1]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idle4cbCNTR[2]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \idle4cbCNTR[3]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \idle4cbCNTR[4]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_1 : label is "soft_lutpair163";
begin
  TX_HEADER_1_reg <= \^tx_header_1_reg\;
  TX_HEADER_1_reg_0 <= \^tx_header_1_reg_0\;
  cb_seq_progress_r <= \^cb_seq_progress_r\;
  extend_cb_r <= \^extend_cb_r\;
  extend_cc_r <= \^extend_cc_r\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => \^tx_header_1_reg_0\,
      I2 => \^tx_header_1_reg\,
      O => \TX_DATA_reg[53]\
    );
TX_HEADER_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^tx_header_1_reg\,
      I1 => \^tx_header_1_reg_0\,
      I2 => gen_ch_bond_i,
      I3 => TX_PE_DATA_V_reg,
      I4 => gen_na_idles_i,
      O => tx_header_1_c
    );
TX_PE_DATA_V_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => tx_dst_rdy_n_r,
      I1 => s_axi_tx_tvalid,
      I2 => s_axi_tx_tready_INST_0_i_1_n_0,
      O => ll_valid_c
    );
cb_seq_progress_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => cb_seq_progress_r20,
      Q => cb_seq_progress_r2,
      R => '0'
    );
cb_seq_progress_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[6]\,
      I1 => s_axi_tx_tready_INST_0_i_2_n_0,
      I2 => do_cb_r,
      O => p_1_in
    );
cb_seq_progress_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in,
      Q => \^cb_seq_progress_r\,
      R => '0'
    );
do_cb_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^extend_cb_r\,
      I1 => periodic_cb_to_ll,
      O => tmp_cb
    );
do_cb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => tmp_cb,
      Q => do_cb_r,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^extend_cc_r\,
      I1 => DO_CC_reg,
      O => do_cc_r_reg0
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_cc_r_reg0,
      Q => do_cc_r,
      R => '0'
    );
extend_cb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => extend_cb_r_reg_0,
      Q => \^extend_cb_r\,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => \^extend_cc_r\,
      R => '0'
    );
gen_cb_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_cb_r,
      Q => \^tx_header_1_reg_0\,
      R => R0
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_cc_r,
      Q => \^tx_header_1_reg\,
      R => R0
    );
\idle4cbCNTR[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[0]\,
      O => idle4cbCNTR0(0)
    );
\idle4cbCNTR[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[0]\,
      I1 => \idle4cbCNTR_reg_n_0_[1]\,
      O => \idle4cbCNTR[1]_i_1__0_n_0\
    );
\idle4cbCNTR[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[1]\,
      I1 => \idle4cbCNTR_reg_n_0_[0]\,
      I2 => \idle4cbCNTR_reg_n_0_[2]\,
      O => \idle4cbCNTR[2]_i_1__0_n_0\
    );
\idle4cbCNTR[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[2]\,
      I1 => \idle4cbCNTR_reg_n_0_[0]\,
      I2 => \idle4cbCNTR_reg_n_0_[1]\,
      I3 => \idle4cbCNTR_reg_n_0_[3]\,
      O => \idle4cbCNTR[3]_i_1__0_n_0\
    );
\idle4cbCNTR[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88BBCCFF88BBC8"
    )
        port map (
      I0 => tmp_cb,
      I1 => txdatavalid_i,
      I2 => \idle4cbCNTR_reg_n_0_[6]\,
      I3 => \idle4cbCNTR_reg_n_0_[4]\,
      I4 => \idle4cbCNTR[4]_i_2_n_0\,
      I5 => \idle4cbCNTR_reg_n_0_[5]\,
      O => \idle4cbCNTR[4]_i_1_n_0\
    );
\idle4cbCNTR[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[2]\,
      I1 => \idle4cbCNTR_reg_n_0_[0]\,
      I2 => \idle4cbCNTR_reg_n_0_[1]\,
      I3 => \idle4cbCNTR_reg_n_0_[3]\,
      O => \idle4cbCNTR[4]_i_2_n_0\
    );
\idle4cbCNTR[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[4]\,
      I1 => \idle4cbCNTR_reg_n_0_[2]\,
      I2 => \idle4cbCNTR_reg_n_0_[0]\,
      I3 => \idle4cbCNTR_reg_n_0_[1]\,
      I4 => \idle4cbCNTR_reg_n_0_[3]\,
      I5 => \idle4cbCNTR_reg_n_0_[5]\,
      O => \idle4cbCNTR[5]_i_1__0_n_0\
    );
\idle4cbCNTR[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F010"
    )
        port map (
      I0 => s_axi_tx_tready_INST_0_i_2_n_0,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      I2 => txdatavalid_i,
      I3 => \^extend_cb_r\,
      I4 => periodic_cb_to_ll,
      O => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => s_axi_tx_tready_INST_0_i_2_n_0,
      I1 => \idle4cbCNTR_reg_n_0_[6]\,
      O => \idle4cbCNTR[6]_i_2_n_0\
    );
\idle4cbCNTR_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => idle4cbCNTR0(0),
      Q => \idle4cbCNTR_reg_n_0_[0]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[1]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[1]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[2]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[2]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[3]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[3]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \idle4cbCNTR[4]_i_1_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[4]\,
      R => '0'
    );
\idle4cbCNTR_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[5]_i_1__0_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[5]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
\idle4cbCNTR_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_i,
      D => \idle4cbCNTR[6]_i_2_n_0\,
      Q => \idle4cbCNTR_reg_n_0_[6]\,
      R => \idle4cbCNTR[6]_i_1_n_0\
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_tx_tready_INST_0_i_1_n_0,
      I1 => tx_dst_rdy_n_r,
      O => s_axi_tx_tready
    );
s_axi_tx_tready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => do_cc_r,
      I1 => cb_seq_progress_r2,
      I2 => \^cb_seq_progress_r\,
      I3 => do_cb_r,
      I4 => s_axi_tx_tready_INST_0_i_2_n_0,
      I5 => \idle4cbCNTR_reg_n_0_[6]\,
      O => s_axi_tx_tready_INST_0_i_1_n_0
    );
s_axi_tx_tready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \idle4cbCNTR_reg_n_0_[4]\,
      I1 => \idle4cbCNTR_reg_n_0_[2]\,
      I2 => \idle4cbCNTR_reg_n_0_[0]\,
      I3 => \idle4cbCNTR_reg_n_0_[1]\,
      I4 => \idle4cbCNTR_reg_n_0_[3]\,
      I5 => \idle4cbCNTR_reg_n_0_[5]\,
      O => s_axi_tx_tready_INST_0_i_2_n_0
    );
\sym_gen_i/TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => TX_PE_DATA_V_reg,
      I2 => gen_ch_bond_i,
      I3 => \^tx_header_1_reg_0\,
      I4 => \^tx_header_1_reg\,
      I5 => txdatavalid_symgen_i,
      O => \TX_DATA_reg[59]\
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_tx_tready_INST_0_i_1_n_0,
      I1 => periodic_cb_to_ll,
      I2 => txdatavalid_i,
      I3 => DO_CC_reg,
      O => tx_dst_rdy_n_r0
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => tx_dst_rdy_n_r,
      S => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH is
  port (
    \TX_DATA_reg[53]\ : out STD_LOGIC;
    txdata_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[62]\ : out STD_LOGIC;
    \TX_DATA_reg[61]\ : out STD_LOGIC;
    \TX_DATA_reg[60]\ : out STD_LOGIC;
    \TX_DATA_reg[59]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 57 downto 0 );
    ll_valid_c : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    R0 : in STD_LOGIC;
    gen_ch_bond_int_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH is
  signal \^tx_data_reg[53]\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 50 to 60 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair166";
begin
  \TX_DATA_reg[53]\ <= \^tx_data_reg[53]\;
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F040F0F"
    )
        port map (
      I0 => R0,
      I1 => tx_pe_data_i(51),
      I2 => gen_ch_bond_int_reg,
      I3 => gen_na_idles_i,
      I4 => \^tx_data_reg[53]\,
      O => txdata_c(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF0040"
    )
        port map (
      I0 => R0,
      I1 => \^tx_data_reg[53]\,
      I2 => tx_pe_data_i(50),
      I3 => gen_ch_bond_int_reg,
      I4 => gen_na_idles_i,
      O => txdata_c(1)
    );
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_pe_data_i(60),
      I1 => R0,
      O => \TX_DATA_reg[59]\
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_pe_data_i(59),
      I1 => R0,
      O => \TX_DATA_reg[60]\
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_pe_data_i(58),
      I1 => R0,
      O => \TX_DATA_reg[61]\
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_pe_data_i(57),
      I1 => R0,
      O => \TX_DATA_reg[62]\
    );
TX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => ll_valid_c,
      Q => \^tx_data_reg[53]\,
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => tx_pe_data_i(50),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => tx_pe_data_i(51),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => tx_pe_data_i(57),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => tx_pe_data_i(58),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => tx_pe_data_i(59),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(52),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => tx_pe_data_i(60),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(48),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE is
  port (
    count_13d_srl_r : out STD_LOGIC_VECTOR ( 0 to 0 );
    DO_CC : out STD_LOGIC;
    R0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE : entity is "ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE is
  signal DO_CC_i_1_n_0 : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \^count_13d_srl_r\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  count_13d_srl_r(0) <= \^count_13d_srl_r\(0);
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(0),
      I3 => p_1_in(3),
      I4 => p_1_in(2),
      I5 => p_1_in(4),
      O => \p_1_in__0\
    );
DO_CC_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => reset_r,
      I2 => \^count_13d_srl_r\(0),
      I3 => \count_16d_srl_r_reg_n_0_[14]\,
      I4 => \count_24d_srl_r_reg_n_0_[22]\,
      O => DO_CC_i_1_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO_CC_i_1_n_0,
      Q => DO_CC,
      R => R0
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \^count_13d_srl_r\(0),
      I3 => R0,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^count_13d_srl_r\(0),
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \^count_13d_srl_r\(0),
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => R0
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \^count_13d_srl_r\(0),
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \^count_13d_srl_r\(0),
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => R0
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => E(0),
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \^count_13d_srl_r\(0),
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => R0
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^count_13d_srl_r\(0),
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => R0,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => R0,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_DEC is
  port (
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RESET2FC_ii : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    \RX_D_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    hold_reg_reg : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lane_up_flop_i : in STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_DEC : entity is "ZynqDesign_OPTOLINK_0_0_SYM_DEC";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_DEC;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_DEC is
  signal CB_detect0 : STD_LOGIC;
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal \^reset2fc_ii\ : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal Shift4Reset2FC : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Shift4Reset2FC0 : STD_LOGIC;
  signal got_na_idles_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal remote_ready_det_i_2_n_0 : STD_LOGIC;
  signal reset2fc_r_i_1_n_0 : STD_LOGIC;
  signal reset2fc_r_i_2_n_0 : STD_LOGIC;
  signal reset2fc_r_i_3_n_0 : STD_LOGIC;
  signal reset2fc_r_i_4_n_0 : STD_LOGIC;
  signal reset2fc_r_i_5_n_0 : STD_LOGIC;
  signal reset2fc_r_i_6_n_0 : STD_LOGIC;
  signal reset2fc_r_i_7_n_0 : STD_LOGIC;
  signal reset2fc_r_i_8_n_0 : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_na_idles_cntr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_2 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of remote_ready_det_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of reset2fc_r_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of reset2fc_r_i_5 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair124";
begin
  RESET2FC_ii <= \^reset2fc_ii\;
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFFEB00000000"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(7),
      I3 => p_0_in(5),
      I4 => p_0_in(4),
      I5 => ILLEGAL_BTF_i_3_n_0,
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => lane_up_flop_i,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => RX_SYSTEM_RESET_reg
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(0),
      Q => rxdata_s(56),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(10),
      Q => rxdata_s(50),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(11),
      Q => rxdata_s(51),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(12),
      Q => rxdata_s(52),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(13),
      Q => rxdata_s(53),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(14),
      Q => rxdata_s(54),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(15),
      Q => rxdata_s(55),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(16),
      Q => rxdata_s(40),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(17),
      Q => rxdata_s(41),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(18),
      Q => rxdata_s(42),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(19),
      Q => rxdata_s(43),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(1),
      Q => rxdata_s(57),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(20),
      Q => rxdata_s(44),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(21),
      Q => rxdata_s(45),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(22),
      Q => rxdata_s(46),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(23),
      Q => rxdata_s(47),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(24),
      Q => rxdata_s(32),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(25),
      Q => rxdata_s(33),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(26),
      Q => rxdata_s(34),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(27),
      Q => rxdata_s(35),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(28),
      Q => rxdata_s(36),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(29),
      Q => rxdata_s(37),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(2),
      Q => rxdata_s(58),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(30),
      Q => rxdata_s(38),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(31),
      Q => rxdata_s(39),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(32),
      Q => rxdata_s(24),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(33),
      Q => rxdata_s(25),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(34),
      Q => rxdata_s(26),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(35),
      Q => rxdata_s(27),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(36),
      Q => rxdata_s(28),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(37),
      Q => rxdata_s(29),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(38),
      Q => rxdata_s(30),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(39),
      Q => rxdata_s(31),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(3),
      Q => rxdata_s(59),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(40),
      Q => rxdata_s(16),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(41),
      Q => rxdata_s(17),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(42),
      Q => rxdata_s(18),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(43),
      Q => rxdata_s(19),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(44),
      Q => rxdata_s(20),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(45),
      Q => rxdata_s(21),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(46),
      Q => rxdata_s(22),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(47),
      Q => rxdata_s(23),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(48),
      Q => p_0_in(0),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(49),
      Q => p_0_in(1),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(4),
      Q => rxdata_s(60),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(50),
      Q => p_0_in(2),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(51),
      Q => p_0_in(3),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(52),
      Q => p_0_in(4),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(53),
      Q => p_0_in(5),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(54),
      Q => p_0_in(6),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(55),
      Q => p_0_in(7),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(56),
      Q => p_0_in(8),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(57),
      Q => p_0_in(9),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(58),
      Q => p_0_in(10),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(59),
      Q => p_0_in(11),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(5),
      Q => rxdata_s(61),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(60),
      Q => p_0_in(12),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(61),
      Q => p_0_in(13),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(62),
      Q => p_0_in(14),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(63),
      Q => p_0_in(15),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(6),
      Q => rxdata_s(62),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(7),
      Q => rxdata_s(63),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(8),
      Q => rxdata_s(48),
      R => hold_reg_reg
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DO(9),
      Q => rxdata_s(49),
      R => hold_reg_reg
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DOP(0),
      Q => sync_header_c(1),
      R => hold_reg_reg
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => DOP(1),
      Q => sync_header_c(0),
      R => hold_reg_reg
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rx_na_idle_c,
      Q => got_na_idles_i,
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i,
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_D_reg[0]\(63),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_D_reg[0]\(53),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_D_reg[0]\(52),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_D_reg[0]\(51),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_D_reg[0]\(50),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_D_reg[0]\(49),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_D_reg[0]\(48),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_D_reg[0]\(47),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_D_reg[0]\(46),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_D_reg[0]\(45),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_D_reg[0]\(44),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_D_reg[0]\(62),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_D_reg[0]\(43),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_D_reg[0]\(42),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_D_reg[0]\(41),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_D_reg[0]\(40),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_D_reg[0]\(39),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_D_reg[0]\(38),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_D_reg[0]\(37),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_D_reg[0]\(36),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_D_reg[0]\(35),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_D_reg[0]\(34),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_D_reg[0]\(61),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_D_reg[0]\(33),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_D_reg[0]\(32),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_D_reg[0]\(31),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_D_reg[0]\(30),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_D_reg[0]\(29),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_D_reg[0]\(28),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_D_reg[0]\(27),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_D_reg[0]\(26),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_D_reg[0]\(25),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_D_reg[0]\(24),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_D_reg[0]\(60),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_D_reg[0]\(23),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_D_reg[0]\(22),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_D_reg[0]\(21),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_D_reg[0]\(20),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_D_reg[0]\(19),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_D_reg[0]\(18),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_D_reg[0]\(17),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_D_reg[0]\(16),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_D_reg[0]\(15),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_D_reg[0]\(14),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_D_reg[0]\(59),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_D_reg[0]\(13),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_D_reg[0]\(12),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_D_reg[0]\(11),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_D_reg[0]\(10),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_D_reg[0]\(9),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_D_reg[0]\(8),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_D_reg[0]\(7),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_D_reg[0]\(6),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_D_reg[0]\(5),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_D_reg[0]\(4),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_D_reg[0]\(58),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_D_reg[0]\(3),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_D_reg[0]\(2),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_D_reg[0]\(1),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_D_reg[0]\(0),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_D_reg[0]\(57),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_D_reg[0]\(56),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_D_reg[0]\(55),
      R => RX_SYSTEM_RESET_reg
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_D_reg[0]\(54),
      R => RX_SYSTEM_RESET_reg
    );
\Shift4Reset2FC[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      I3 => p_0_in(6),
      I4 => p_0_in(4),
      I5 => remote_ready_det_i_2_n_0,
      O => CB_detect0
    );
\Shift4Reset2FC[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA88A"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => remote_ready_det_i_2_n_0,
      I2 => p_0_in(6),
      I3 => p_0_in(4),
      I4 => RX_SYSTEM_RESET_reg,
      O => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => Shift4Reset2FC(0),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(9),
      Q => Shift4Reset2FC(10),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(10),
      Q => Shift4Reset2FC(11),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(11),
      Q => Shift4Reset2FC(12),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(12),
      Q => Shift4Reset2FC(13),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(13),
      Q => Shift4Reset2FC(14),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(14),
      Q => Shift4Reset2FC(15),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(0),
      Q => Shift4Reset2FC(1),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(1),
      Q => Shift4Reset2FC(2),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(2),
      Q => Shift4Reset2FC(3),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(3),
      Q => Shift4Reset2FC(4),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(4),
      Q => Shift4Reset2FC(5),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(5),
      Q => Shift4Reset2FC(6),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(6),
      Q => Shift4Reset2FC(7),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(7),
      Q => Shift4Reset2FC(8),
      R => Shift4Reset2FC0
    );
\Shift4Reset2FC_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => Shift4Reset2FC(8),
      Q => Shift4Reset2FC(9),
      R => Shift4Reset2FC0
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_3_n_0\,
      I1 => \rx_na_idles_cntr_reg__0\(2),
      I2 => \rx_na_idles_cntr_reg__0\(3),
      I3 => \rx_na_idles_cntr_reg__0\(4),
      I4 => \remote_rdy_cntr[0]_i_4_n_0\,
      I5 => lane_up_flop_i,
      O => \remote_rdy_cntr[0]_i_2_n_0\
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      I1 => \rx_na_idles_cntr_reg__0\(1),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EC6C"
    )
        port map (
      I0 => remote_ready_det,
      I1 => remote_rdy_cntr(1),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(0),
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5AA"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      I4 => \remote_rdy_cntr[0]_i_2_n_0\,
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \remote_rdy_cntr[0]_i_1_n_0\,
      Q => remote_rdy_cntr(0),
      R => '0'
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => '0'
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => '0'
    );
remote_ready_det_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ILLEGAL_BTF_i_3_n_0,
      I1 => p_0_in(4),
      I2 => p_0_in(6),
      I3 => remote_ready_det_i_2_n_0,
      O => remote_ready_det0
    );
remote_ready_det_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(7),
      I2 => p_0_in(5),
      O => remote_ready_det_i_2_n_0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => RX_SYSTEM_RESET_reg
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      O => remote_ready_i
    );
reset2fc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5C0D5CFD5C0D5C0"
    )
        port map (
      I0 => remote_ready_det_i_2_n_0,
      I1 => reset2fc_r_i_2_n_0,
      I2 => reset2fc_r_i_3_n_0,
      I3 => reset2fc_r_i_4_n_0,
      I4 => reset2fc_r_i_5_n_0,
      I5 => \^reset2fc_ii\,
      O => reset2fc_r_i_1_n_0
    );
reset2fc_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000014FFFFFFFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(5),
      I5 => RXDATAVALID_IN_REG,
      O => reset2fc_r_i_2_n_0
    );
reset2fc_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset2fc_r_i_6_n_0,
      I1 => Shift4Reset2FC(1),
      I2 => Shift4Reset2FC(0),
      I3 => Shift4Reset2FC(3),
      I4 => Shift4Reset2FC(2),
      I5 => reset2fc_r_i_7_n_0,
      O => reset2fc_r_i_3_n_0
    );
reset2fc_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(6),
      I2 => RXDATAVALID_IN_REG,
      I3 => sync_header_c(0),
      I4 => sync_header_c(1),
      O => reset2fc_r_i_4_n_0
    );
reset2fc_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F900"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(6),
      I2 => remote_ready_det_i_2_n_0,
      I3 => RXDATAVALID_IN_REG,
      O => reset2fc_r_i_5_n_0
    );
reset2fc_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Shift4Reset2FC(5),
      I1 => Shift4Reset2FC(4),
      I2 => Shift4Reset2FC(7),
      I3 => Shift4Reset2FC(6),
      O => reset2fc_r_i_6_n_0
    );
reset2fc_r_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Shift4Reset2FC(10),
      I1 => Shift4Reset2FC(11),
      I2 => Shift4Reset2FC(8),
      I3 => Shift4Reset2FC(9),
      I4 => reset2fc_r_i_8_n_0,
      O => reset2fc_r_i_7_n_0
    );
reset2fc_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Shift4Reset2FC(13),
      I1 => Shift4Reset2FC(12),
      I2 => Shift4Reset2FC(15),
      I3 => Shift4Reset2FC(14),
      O => reset2fc_r_i_8_n_0
    );
reset2fc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => reset2fc_r_i_1_n_0,
      Q => \^reset2fc_ii\,
      R => RX_SYSTEM_RESET_reg
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      I1 => \rx_na_idles_cntr_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(1),
      I1 => \rx_na_idles_cntr_reg__0\(0),
      I2 => \rx_na_idles_cntr_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(2),
      I1 => \rx_na_idles_cntr_reg__0\(0),
      I2 => \rx_na_idles_cntr_reg__0\(1),
      I3 => \rx_na_idles_cntr_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => lane_up_flop_i,
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rx_na_idles_cntr_reg__0\(0),
      I1 => \rx_na_idles_cntr_reg__0\(1),
      I2 => \rx_na_idles_cntr_reg__0\(2),
      I3 => \rx_na_idles_cntr_reg__0\(3),
      I4 => \rx_na_idles_cntr_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => got_na_idles_i,
      D => \p_0_in__0\(0),
      Q => \rx_na_idles_cntr_reg__0\(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => got_na_idles_i,
      D => \p_0_in__0\(1),
      Q => \rx_na_idles_cntr_reg__0\(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => got_na_idles_i,
      D => \p_0_in__0\(2),
      Q => \rx_na_idles_cntr_reg__0\(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => got_na_idles_i,
      D => \p_0_in__0\(3),
      Q => \rx_na_idles_cntr_reg__0\(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => got_na_idles_i,
      D => \p_0_in__0\(4),
      Q => \rx_na_idles_cntr_reg__0\(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_GEN is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    tx_header_1_c : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \txseq_counter_i_reg[0]\ : in STD_LOGIC;
    txdata_c : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TX_PE_DATA_V_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    GEN_NA_IDLES_reg : in STD_LOGIC;
    \TX_PE_DATA_reg[57]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[58]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[59]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[60]\ : in STD_LOGIC;
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_GEN : entity is "ZynqDesign_OPTOLINK_0_0_SYM_GEN";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_GEN;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_GEN is
  signal \^scrambled_data_out_reg[5]\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal tx_data_i : STD_LOGIC_VECTOR ( 58 to 63 );
begin
  \SCRAMBLED_DATA_OUT_reg[5]\(57 downto 0) <= \^scrambled_data_out_reg[5]\(57 downto 0);
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(48),
      Q => tx_data_i(63),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(42),
      Q => \^scrambled_data_out_reg[5]\(4),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(43),
      Q => \^scrambled_data_out_reg[5]\(5),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(44),
      Q => \^scrambled_data_out_reg[5]\(6),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(45),
      Q => \^scrambled_data_out_reg[5]\(7),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(46),
      Q => \^scrambled_data_out_reg[5]\(8),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(47),
      Q => \^scrambled_data_out_reg[5]\(9),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(32),
      Q => \^scrambled_data_out_reg[5]\(10),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(33),
      Q => \^scrambled_data_out_reg[5]\(11),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(34),
      Q => \^scrambled_data_out_reg[5]\(12),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(35),
      Q => \^scrambled_data_out_reg[5]\(13),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(49),
      Q => tx_data_i(62),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(36),
      Q => \^scrambled_data_out_reg[5]\(14),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(37),
      Q => \^scrambled_data_out_reg[5]\(15),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(38),
      Q => \^scrambled_data_out_reg[5]\(16),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(39),
      Q => \^scrambled_data_out_reg[5]\(17),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(24),
      Q => \^scrambled_data_out_reg[5]\(18),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(25),
      Q => \^scrambled_data_out_reg[5]\(19),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(26),
      Q => \^scrambled_data_out_reg[5]\(20),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(27),
      Q => \^scrambled_data_out_reg[5]\(21),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(28),
      Q => \^scrambled_data_out_reg[5]\(22),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(29),
      Q => \^scrambled_data_out_reg[5]\(23),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(50),
      Q => tx_data_i(61),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(30),
      Q => \^scrambled_data_out_reg[5]\(24),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(31),
      Q => \^scrambled_data_out_reg[5]\(25),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(16),
      Q => \^scrambled_data_out_reg[5]\(26),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(17),
      Q => \^scrambled_data_out_reg[5]\(27),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(18),
      Q => \^scrambled_data_out_reg[5]\(28),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(19),
      Q => \^scrambled_data_out_reg[5]\(29),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(20),
      Q => \^scrambled_data_out_reg[5]\(30),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(21),
      Q => \^scrambled_data_out_reg[5]\(31),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(22),
      Q => \^scrambled_data_out_reg[5]\(32),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(23),
      Q => \^scrambled_data_out_reg[5]\(33),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(51),
      Q => tx_data_i(60),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(8),
      Q => \^scrambled_data_out_reg[5]\(34),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(9),
      Q => \^scrambled_data_out_reg[5]\(35),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(10),
      Q => \^scrambled_data_out_reg[5]\(36),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(11),
      Q => \^scrambled_data_out_reg[5]\(37),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(12),
      Q => \^scrambled_data_out_reg[5]\(38),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(13),
      Q => \^scrambled_data_out_reg[5]\(39),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(14),
      Q => \^scrambled_data_out_reg[5]\(40),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(15),
      Q => \^scrambled_data_out_reg[5]\(41),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(4),
      Q => \^scrambled_data_out_reg[5]\(42),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(5),
      Q => \^scrambled_data_out_reg[5]\(43),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(52),
      Q => tx_data_i(59),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(6),
      Q => \^scrambled_data_out_reg[5]\(44),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(7),
      Q => \^scrambled_data_out_reg[5]\(45),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => txdata_c(0),
      Q => \^scrambled_data_out_reg[5]\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => txdata_c(1),
      Q => \^scrambled_data_out_reg[5]\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => txdata_c(2),
      Q => \^scrambled_data_out_reg[5]\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => txdata_c(3),
      Q => \^scrambled_data_out_reg[5]\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(0),
      Q => \^scrambled_data_out_reg[5]\(50),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(1),
      Q => \^scrambled_data_out_reg[5]\(51),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(2),
      Q => \^scrambled_data_out_reg[5]\(52),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => \TX_PE_DATA_reg[60]\,
      Q => \^scrambled_data_out_reg[5]\(53),
      S => GEN_NA_IDLES_reg
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(53),
      Q => tx_data_i(58),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => \TX_PE_DATA_reg[59]\,
      Q => \^scrambled_data_out_reg[5]\(54),
      S => GEN_NA_IDLES_reg
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => \TX_PE_DATA_reg[58]\,
      Q => \^scrambled_data_out_reg[5]\(55),
      S => GEN_NA_IDLES_reg
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => \TX_PE_DATA_reg[57]\,
      Q => \^scrambled_data_out_reg[5]\(56),
      S => GEN_NA_IDLES_reg
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(3),
      Q => \^scrambled_data_out_reg[5]\(57),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(54),
      Q => \^scrambled_data_out_reg[5]\(0),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(55),
      Q => \^scrambled_data_out_reg[5]\(1),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(40),
      Q => \^scrambled_data_out_reg[5]\(2),
      R => TX_PE_DATA_V_reg
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => Q(41),
      Q => \^scrambled_data_out_reg[5]\(3),
      R => TX_PE_DATA_V_reg
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \txseq_counter_i_reg[0]\,
      Q => D(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => txdatavalid_symgen_i,
      D => tx_header_1_c,
      Q => D(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(63),
      I1 => \^scrambled_data_out_reg[5]\(33),
      I2 => scrambler(0),
      I3 => \^scrambled_data_out_reg[5]\(52),
      I4 => scrambler(6),
      O => tempData(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(62),
      I1 => \^scrambled_data_out_reg[5]\(34),
      I2 => scrambler(1),
      I3 => \^scrambled_data_out_reg[5]\(53),
      I4 => scrambler(7),
      O => tempData(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(61),
      I1 => \^scrambled_data_out_reg[5]\(35),
      I2 => scrambler(2),
      I3 => \^scrambled_data_out_reg[5]\(54),
      I4 => scrambler(8),
      O => tempData(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(60),
      I1 => \^scrambled_data_out_reg[5]\(36),
      I2 => scrambler(3),
      I3 => \^scrambled_data_out_reg[5]\(55),
      I4 => scrambler(9),
      O => tempData(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(59),
      I1 => \^scrambled_data_out_reg[5]\(37),
      I2 => scrambler(4),
      I3 => \^scrambled_data_out_reg[5]\(56),
      I4 => scrambler(10),
      O => tempData(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => tx_data_i(58),
      I1 => \^scrambled_data_out_reg[5]\(38),
      I2 => scrambler(5),
      I3 => \^scrambled_data_out_reg[5]\(57),
      I4 => scrambler(11),
      O => tempData(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync is
  port (
    next_ready_c : out STD_LOGIC;
    next_polarity_c : out STD_LOGIC;
    HLD_POLARITY_OUT_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r_reg : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_flop_0_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= HLD_POLARITY_OUT_reg;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0D000F00000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => s_level_out_d2,
      I2 => reset_lanes_flop_0_i,
      I3 => rx_lossofsync_i,
      I4 => align_r,
      I5 => polarity_r_reg,
      O => next_polarity_c
    );
ready_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000040000C0040"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => begin_r_reg,
      I2 => ready_r,
      I3 => align_r,
      I4 => polarity_r_reg,
      I5 => ready_r_i_4_n_0,
      O => next_ready_c
    );
ready_r_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      O => ready_r_i_4_n_0
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_10 is
  port (
    \out\ : out STD_LOGIC;
    in_polarity_i : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_10 : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_10;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_10 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= in_polarity_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_4 is
  port (
    rx_polarity_r_reg : out STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    rx_polarity_r_reg_0 : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_4 : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_4;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_4 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= polarity_val_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => RX_SYSTEM_RESET_reg,
      I1 => rx_polarity_r_reg_0,
      I2 => prev_rx_polarity_r,
      I3 => s_level_out_d2,
      O => rx_polarity_r_reg
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_9 is
  port (
    check_polarity_r_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_9 : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_9;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_9 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= check_polarity_r_reg;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    mmcm_reset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= in0;
gt_pll_lock_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => mmcm_reset_i,
      O => gt_pll_lock
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29\ is
  port (
    reset_cbcc_comb_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    new_gtx_rx_pcsreset_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => new_gtx_rx_pcsreset_comb_reg(0),
      O => reset_cbcc_comb_reg
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37\ is
  port (
    CC_RXLOSSOFSYNC_OUT_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    stg5_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => stg5_reg,
      O => CC_RXLOSSOFSYNC_OUT_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38\ is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d5;
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= rx_polarity_r_reg;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    overflow_flag_c : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2\ is
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => overflow_flag_c,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39\ is
  port (
    wr_err_rd_clk_sync_reg : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    wr_err_c : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39\ : entity is "ZynqDesign_OPTOLINK_0_0_cdc_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39\ is
  signal s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => wr_err_c,
      Q => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
wr_err_rd_clk_sync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => cbcc_fifo_reset_rd_clk,
      O => wr_err_rd_clk_sync_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    do_rd_en_reg : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_logic_cbcc : entity is "ZynqDesign_OPTOLINK_0_0_common_logic_cbcc";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_logic_cbcc;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => cbcc_fifo_reset_wr_clk
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => cbcc_fifo_reset_wr_clk
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => cbcc_fifo_reset_wr_clk
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => do_rd_en_reg,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => cbcc_fifo_reset_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_gt_common_wrapper is
  port (
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    gt_refclk1_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_gt_common_wrapper : entity is "ZynqDesign_OPTOLINK_0_0_gt_common_wrapper";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_gt_common_wrapper;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_gt_common_wrapper is
  signal gtxe2_common_i_n_0 : STD_LOGIC;
  signal gtxe2_common_i_n_10 : STD_LOGIC;
  signal gtxe2_common_i_n_11 : STD_LOGIC;
  signal gtxe2_common_i_n_12 : STD_LOGIC;
  signal gtxe2_common_i_n_13 : STD_LOGIC;
  signal gtxe2_common_i_n_14 : STD_LOGIC;
  signal gtxe2_common_i_n_15 : STD_LOGIC;
  signal gtxe2_common_i_n_16 : STD_LOGIC;
  signal gtxe2_common_i_n_17 : STD_LOGIC;
  signal gtxe2_common_i_n_18 : STD_LOGIC;
  signal gtxe2_common_i_n_19 : STD_LOGIC;
  signal gtxe2_common_i_n_2 : STD_LOGIC;
  signal gtxe2_common_i_n_20 : STD_LOGIC;
  signal gtxe2_common_i_n_21 : STD_LOGIC;
  signal gtxe2_common_i_n_22 : STD_LOGIC;
  signal gtxe2_common_i_n_5 : STD_LOGIC;
  signal gtxe2_common_i_n_7 : STD_LOGIC;
  signal gtxe2_common_i_n_8 : STD_LOGIC;
  signal gtxe2_common_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_common_i : label is "PRIMITIVE";
begin
gtxe2_common_i: unisim.vcomponents.GTXE2_COMMON
    generic map(
      BIAS_CFG => X"0000040000001000",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_QPLLLOCKDETCLK_INVERTED => '0',
      QPLL_CFG => X"06801C1",
      QPLL_CLKOUT_CFG => B"0000",
      QPLL_COARSE_FREQ_OVRD => B"010000",
      QPLL_COARSE_FREQ_OVRD_EN => '0',
      QPLL_CP => B"0000011111",
      QPLL_CP_MONITOR_EN => '0',
      QPLL_DMONITOR_SEL => '0',
      QPLL_FBDIV => B"0000100000",
      QPLL_FBDIV_MONITOR_EN => '0',
      QPLL_FBDIV_RATIO => '1',
      QPLL_INIT_CFG => X"000006",
      QPLL_LOCK_CFG => X"21E8",
      QPLL_LPF => B"1111",
      QPLL_REFCLK_DIV => 1,
      SIM_QPLLREFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_VERSION => "4.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => drp_clk_in,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_common_i_n_7,
      DRPDO(14) => gtxe2_common_i_n_8,
      DRPDO(13) => gtxe2_common_i_n_9,
      DRPDO(12) => gtxe2_common_i_n_10,
      DRPDO(11) => gtxe2_common_i_n_11,
      DRPDO(10) => gtxe2_common_i_n_12,
      DRPDO(9) => gtxe2_common_i_n_13,
      DRPDO(8) => gtxe2_common_i_n_14,
      DRPDO(7) => gtxe2_common_i_n_15,
      DRPDO(6) => gtxe2_common_i_n_16,
      DRPDO(5) => gtxe2_common_i_n_17,
      DRPDO(4) => gtxe2_common_i_n_18,
      DRPDO(3) => gtxe2_common_i_n_19,
      DRPDO(2) => gtxe2_common_i_n_20,
      DRPDO(1) => gtxe2_common_i_n_21,
      DRPDO(0) => gtxe2_common_i_n_22,
      DRPEN => '0',
      DRPRDY => gtxe2_common_i_n_0,
      DRPWE => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gt_refclk1_out,
      GTREFCLK1 => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      PMARSVD(7 downto 0) => B"00000000",
      QPLLDMONITOR(7 downto 0) => NLW_gtxe2_common_i_QPLLDMONITOR_UNCONNECTED(7 downto 0),
      QPLLFBCLKLOST => NLW_gtxe2_common_i_QPLLFBCLKLOST_UNCONNECTED,
      QPLLLOCK => gtxe2_common_i_n_2,
      QPLLLOCKDETCLK => \out\,
      QPLLLOCKEN => '1',
      QPLLOUTCLK => gt_qpllclk_quad1_out,
      QPLLOUTREFCLK => gt_qpllrefclk_quad1_out,
      QPLLOUTRESET => '0',
      QPLLPD => '1',
      QPLLREFCLKLOST => gtxe2_common_i_n_5,
      QPLLREFCLKSEL(2 downto 0) => B"001",
      QPLLRESET => '0',
      QPLLRSVD1(15 downto 0) => B"0000000000000000",
      QPLLRSVD2(4 downto 0) => B"11111",
      RCALENB => '1',
      REFCLKOUTMONITOR => NLW_gtxe2_common_i_REFCLKOUTMONITOR_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => pma_init,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_reset_pb : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_0 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_0;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_0 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_reset_pb,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_reset_pb : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_1 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_1;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_1 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => tx_reset_pb,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_2 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_2 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_2;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_2 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_25 is
  port (
    rx_reset_r3 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_25 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_25;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_25 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => rx_reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_27 is
  port (
    FABRIC_PCS_RESET_reg : out STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    rx_reset_r3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_27 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_27;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_27 is
  signal reset_r3 : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
FABRIC_PCS_RESET_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_r3,
      I1 => rx_reset_r3,
      O => FABRIC_PCS_RESET_reg
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => RX_SYSTEM_RESET_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => reset_r3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_3 is
  port (
    counter2_r : out STD_LOGIC;
    TX_FSM_RESETDONE_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \counter2_r_reg[22]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_3 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_3;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_3 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  signal tx_resetdone_in_sync3 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\counter2_r[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \counter2_r_reg[22]\,
      I1 => tx_resetdone_in_sync3,
      O => counter2_r
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => TX_FSM_RESETDONE_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4,
      Q => tx_resetdone_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_5 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_5 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_5;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_5 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => link_reset_out,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_6 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_6 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_6;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_6 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => power_down,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_7 is
  port (
    rx_fsm_resetdone_sync : out STD_LOGIC;
    RX_FSM_RESETDONE_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_7 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_7;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_7 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => RX_FSM_RESETDONE_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => rx_fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_8 is
  port (
    tx_fsm_resetdone_sync : out STD_LOGIC;
    TX_FSM_RESETDONE_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_8 : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_8;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_8 is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => TX_FSM_RESETDONE_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4,
      Q => tx_fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0\ is
  port (
    \cdr_reset_fsm_r_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cdr_reset_fsm_r : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \cdr_reset_fsm_cntr_r_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\cdr_reset_fsm_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF5555FBFF0000"
    )
        port map (
      I0 => cdr_reset_fsm_r(1),
      I1 => Q(1),
      I2 => \cdr_reset_fsm_cntr_r_reg[4]\,
      I3 => Q(0),
      I4 => cdr_reset_fsm_r(0),
      I5 => stg5_reg_n_0,
      O => \cdr_reset_fsm_r_reg[0]\
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11\ is
  port (
    allow_block_sync_propagation_inrxclk : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12\ is
  port (
    fsm_resetdone_to_new_gtx_rx_comb : out STD_LOGIC;
    RX_FSM_RESETDONE_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => RX_FSM_RESETDONE_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SR(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14\ is
  port (
    \count_for_reset_r_reg[23]\ : out STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RX_FSM_RESETDONE_reg : in STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14\ is
  signal reset_initclk : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => reset_initclk,
      I2 => RX_FSM_RESETDONE_reg,
      I3 => \dly_gt_rst_r_reg[18]\,
      I4 => cdr_reset_fsm_lnkreset,
      I5 => valid_btf_detect_dlyd1,
      O => \count_for_reset_r_reg[23]\
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => RX_SYSTEM_RESET_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => reset_initclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15\ is
  port (
    in0 : out STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg5_reg_0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30\ is
  port (
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31\ is
  port (
    CC_RXLOSSOFSYNC_OUT_reg : out STD_LOGIC;
    new_gtx_rx_pcsreset_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => new_gtx_rx_pcsreset_comb_reg(0),
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => CC_RXLOSSOFSYNC_OUT_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32\ is
  port (
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    reset_cbcc_comb_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => reset_cbcc_comb_reg,
      O => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33\ is
  port (
    cbcc_fifo_reset_rd_clk_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2 ";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => MMCM_RESET_reg,
      D => stg3,
      Q => cbcc_fifo_reset_rd_clk_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35\ is
  port (
    cbcc_fifo_reset_wr_clk_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_wr_clk/stg5_reg_srl2 ";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => cbcc_fifo_reset_wr_clk_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36\ is
  port (
    rd_stg1_reg : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk_reg : out STD_LOGIC;
    reset_cbcc_comb_reg : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36\ is
  signal \^rd_stg1_reg\ : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  rd_stg1_reg <= \^rd_stg1_reg\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^rd_stg1_reg\,
      O => cbcc_reset_cbstg2_rd_clk_reg
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => reset_cbcc_comb_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^rd_stg1_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40\ is
  port (
    valid_btf_detect_dlyd1_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg5_reg_srl2 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_rst_sync_btf_sync/stg5_reg_srl2 ";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg5_reg_srl2: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0003"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => init_clk,
      D => stg3,
      Q => valid_btf_detect_dlyd1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1\ is
  port (
    reset_time_out_reg : out STD_LOGIC;
    \tx_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tx_state_reg[5]\ : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \tx_state_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_state_reg[0]_0\ : in STD_LOGIC;
    reset_time_out : in STD_LOGIC;
    \tx_state_reg[7]_0\ : in STD_LOGIC;
    \tx_state_reg[4]\ : in STD_LOGIC;
    init_wait_done : in STD_LOGIC;
    \wait_time_cnt_reg[15]\ : in STD_LOGIC;
    time_out_2ms : in STD_LOGIC;
    \tx_state_reg[2]\ : in STD_LOGIC;
    time_tlock_max_reg : in STD_LOGIC;
    \tx_state_reg[4]_0\ : in STD_LOGIC;
    \tx_state_reg[7]_1\ : in STD_LOGIC;
    \tx_state_reg[1]\ : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC;
    \tx_state_reg[7]_2\ : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    \tx_state_reg[7]_3\ : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \tx_state_reg[4]_1\ : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC;
    mmcm_lock_r2_reg : in STD_LOGIC;
    \tx_state_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1\ is
  signal reset_time_out_i_2_n_0 : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal \tx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_9_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE02000202"
    )
        port map (
      I0 => reset_time_out_i_2_n_0,
      I1 => \tx_state_reg[7]\(7),
      I2 => \tx_state_reg[7]\(6),
      I3 => reset_time_out_i_3_n_0,
      I4 => \tx_state_reg[0]_0\,
      I5 => reset_time_out,
      O => reset_time_out_reg
    );
reset_time_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500454500000000"
    )
        port map (
      I0 => \tx_state_reg[4]_1\,
      I1 => stg5,
      I2 => \tx_state_reg[7]\(1),
      I3 => stg5_reg_1,
      I4 => \tx_state_reg[7]\(3),
      I5 => mmcm_lock_r2_reg,
      O => reset_time_out_i_2_n_0
    );
reset_time_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050D00000000"
    )
        port map (
      I0 => \tx_state_reg[7]\(1),
      I1 => stg5,
      I2 => \tx_state_reg[7]\(5),
      I3 => \tx_state_reg[7]\(0),
      I4 => \tx_state_reg[7]\(4),
      I5 => \tx_state_reg[3]\,
      O => reset_time_out_i_3_n_0
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5,
      R => '0'
    );
\tx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAFFFFEAAAEAAA"
    )
        port map (
      I0 => \tx_state[0]_i_5_n_0\,
      I1 => \tx_state_reg[7]_0\,
      I2 => \tx_state_reg[4]\,
      I3 => init_wait_done,
      I4 => \wait_time_cnt_reg[15]\,
      I5 => \tx_state_reg[7]\(0),
      O => \tx_state_reg[0]\
    );
\tx_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA00"
    )
        port map (
      I0 => time_out_2ms,
      I1 => stg5,
      I2 => \tx_state_reg[7]\(0),
      I3 => \tx_state_reg[4]\,
      I4 => \tx_state_reg[2]\,
      O => \tx_state[0]_i_5_n_0\
    );
\tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \tx_state[2]_i_2_n_0\,
      I1 => \tx_state_reg[7]\(2),
      I2 => \tx_state_reg[4]\,
      I3 => time_tlock_max_reg,
      I4 => \tx_state_reg[4]_0\,
      I5 => \tx_state_reg[2]\,
      O => D(0)
    );
\tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFEFEAA00FEFE"
    )
        port map (
      I0 => \tx_state_reg[2]\,
      I1 => time_out_2ms,
      I2 => stg5,
      I3 => \wait_time_cnt_reg[15]\,
      I4 => \tx_state_reg[7]_2\,
      I5 => stg5_reg_0,
      O => \tx_state[2]_i_2_n_0\
    );
\tx_state[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0AC00AC00AC00A"
    )
        port map (
      I0 => \tx_state_reg[7]_1\,
      I1 => \tx_state[5]_i_9_n_0\,
      I2 => \tx_state_reg[1]\,
      I3 => \tx_state_reg[2]_0\,
      I4 => \tx_state_reg[4]\,
      I5 => init_wait_done,
      O => \tx_state_reg[5]\
    );
\tx_state[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => \tx_state_reg[7]\(7),
      I1 => \tx_state_reg[7]\(6),
      I2 => \tx_state_reg[7]\(0),
      I3 => \tx_state_reg[7]\(4),
      I4 => time_out_2ms,
      I5 => stg5,
      O => \tx_state[5]_i_9_n_0\
    );
\tx_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF8A"
    )
        port map (
      I0 => \tx_state_reg[4]\,
      I1 => stg5,
      I2 => \tx_state_reg[7]_3\,
      I3 => \tx_state_reg[7]\(6),
      I4 => time_out_2ms_reg,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16\ is
  port (
    \wait_bypass_count_reg[16]\ : out STD_LOGIC;
    clear : out STD_LOGIC;
    in0 : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^wait_bypass_count_reg[16]\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  \wait_bypass_count_reg[16]\ <= \^wait_bypass_count_reg[16]\;
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^wait_bypass_count_reg[16]\,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wait_bypass_count_reg[16]\,
      O => clear
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17\ is
  port (
    \tx_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_state_reg[4]\ : out STD_LOGIC;
    \tx_state_reg[6]\ : out STD_LOGIC;
    \tx_state_reg[2]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC;
    \tx_state_reg[4]_0\ : in STD_LOGIC;
    \tx_state_reg[7]\ : in STD_LOGIC;
    mmcm_lock_r2_reg : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wait_time_cnt_reg[15]\ : in STD_LOGIC;
    \tx_state_reg[1]\ : in STD_LOGIC;
    time_out_500us : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    \tx_state_reg[4]_1\ : in STD_LOGIC;
    time_out_2ms : in STD_LOGIC;
    mmcm_lock_r2_reg_0 : in STD_LOGIC;
    \tx_state_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \tx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \^tx_state_reg[0]\ : STD_LOGIC;
  signal \^tx_state_reg[4]\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
  \tx_state_reg[0]\ <= \^tx_state_reg[0]\;
  \tx_state_reg[4]\ <= \^tx_state_reg[4]\;
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^tx_state_reg[0]\,
      R => '0'
    );
\tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04550400"
    )
        port map (
      I0 => \tx_state_reg[2]_0\,
      I1 => \^tx_state_reg[0]\,
      I2 => \tx_state_reg[4]_0\,
      I3 => \tx_state_reg[7]\,
      I4 => mmcm_lock_r2_reg,
      I5 => init_wait_done_reg,
      O => D(0)
    );
\tx_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^tx_state_reg[0]\,
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(4),
      I4 => \out\(3),
      O => \tx_state_reg[2]\
    );
\tx_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020002000F0000"
    )
        port map (
      I0 => \out\(3),
      I1 => \wait_time_cnt_reg[15]\,
      I2 => \tx_state[4]_i_2_n_0\,
      I3 => \tx_state_reg[2]_0\,
      I4 => \tx_state_reg[1]\,
      I5 => \tx_state_reg[7]\,
      O => D(1)
    );
\tx_state[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888AAAAA"
    )
        port map (
      I0 => \^tx_state_reg[4]\,
      I1 => time_out_500us,
      I2 => stg5_reg_0,
      I3 => \out\(3),
      I4 => \tx_state_reg[4]_1\,
      O => \tx_state[4]_i_2_n_0\
    );
\tx_state[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455000054555455"
    )
        port map (
      I0 => \tx_state_reg[4]_0\,
      I1 => \out\(3),
      I2 => \out\(5),
      I3 => \tx_state_reg[3]\,
      I4 => \^tx_state_reg[0]\,
      I5 => \tx_state_reg[7]\,
      O => \^tx_state_reg[4]\
    );
\tx_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBF3C30BFBF"
    )
        port map (
      I0 => time_out_2ms,
      I1 => \tx_state_reg[1]\,
      I2 => \tx_state_reg[2]_0\,
      I3 => \^tx_state_reg[0]\,
      I4 => \tx_state_reg[7]\,
      I5 => \wait_time_cnt_reg[15]\,
      O => \tx_state_reg[6]\
    );
\tx_state[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \out\(3),
      I4 => \tx_state[7]_i_5_n_0\,
      O => D(2)
    );
\tx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACFFFFF8ACF8AFF"
    )
        port map (
      I0 => \wait_time_cnt_reg[15]\,
      I1 => \tx_state_reg[7]\,
      I2 => mmcm_lock_r2_reg_0,
      I3 => \out\(5),
      I4 => \tx_state_reg[4]_0\,
      I5 => \^tx_state_reg[0]\,
      O => \tx_state[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18\ is
  port (
    time_out_wait_bypass_reg : out STD_LOGIC;
    \wait_bypass_count_reg[0]\ : out STD_LOGIC;
    tx_fsm_reset_done_int_reg : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    in0 : in STD_LOGIC;
    \wait_bypass_count_reg[3]\ : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \time_out_wait_bypass_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \wait_bypass_count[0]_i_2\ : label is "soft_lutpair100";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => tx_fsm_reset_done_int_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
\time_out_wait_bypass_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => in0,
      I1 => \wait_bypass_count_reg[3]\,
      I2 => stg5_reg_n_0,
      I3 => stg5_reg_0,
      O => time_out_wait_bypass_reg
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wait_bypass_count_reg[3]\,
      I1 => stg5_reg_n_0,
      O => \wait_bypass_count_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19\ is
  port (
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => \out\,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20\ is
  port (
    \tx_state_reg[5]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_state_reg[2]\ : out STD_LOGIC;
    \tx_state_reg[0]\ : out STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    mmcm_lock_r2_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \wait_time_cnt_reg[15]\ : in STD_LOGIC;
    \tx_state_reg[7]\ : in STD_LOGIC;
    \tx_state_reg[7]_0\ : in STD_LOGIC;
    \tx_state_reg[4]\ : in STD_LOGIC;
    time_out_500us : in STD_LOGIC;
    \tx_state_reg[4]_0\ : in STD_LOGIC;
    init_wait_done_reg : in STD_LOGIC;
    \tx_state_reg[2]_0\ : in STD_LOGIC;
    \tx_state_reg[1]\ : in STD_LOGIC;
    time_tlock_max_reg : in STD_LOGIC;
    mmcm_lock_r2_reg_0 : in STD_LOGIC;
    \tx_state_reg[4]_1\ : in STD_LOGIC;
    \tx_state_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \tx_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \^tx_state_reg[5]\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tx_state[2]_i_7\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tx_state[5]_i_2\ : label is "soft_lutpair101";
begin
  \tx_state_reg[5]\ <= \^tx_state_reg[5]\;
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt0_txresetdone_out,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^tx_state_reg[5]\,
      R => '0'
    );
\tx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F505F5F4F404F40"
    )
        port map (
      I0 => mmcm_lock_r2_reg_0,
      I1 => time_tlock_max_reg,
      I2 => \tx_state_reg[4]_1\,
      I3 => time_out_500us,
      I4 => \^tx_state_reg[5]\,
      I5 => \out\(0),
      O => \tx_state_reg[0]\
    );
\tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0080"
    )
        port map (
      I0 => \tx_state[5]_i_2_n_0\,
      I1 => \tx_state_reg[7]_0\,
      I2 => \wait_time_cnt_reg[15]\,
      I3 => \tx_state_reg[4]\,
      I4 => \out\(1),
      O => D(0)
    );
\tx_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFECFFFF"
    )
        port map (
      I0 => \tx_state[2]_i_7_n_0\,
      I1 => \tx_state_reg[2]_0\,
      I2 => \tx_state_reg[1]\,
      I3 => time_tlock_max_reg,
      I4 => \out\(2),
      I5 => mmcm_lock_r2_reg_0,
      O => \tx_state_reg[2]\
    );
\tx_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^tx_state_reg[5]\,
      I1 => time_out_500us,
      O => \tx_state[2]_i_7_n_0\
    );
\tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F0F7F005F005F00"
    )
        port map (
      I0 => \tx_state[3]_i_2_n_0\,
      I1 => stg5_reg_0,
      I2 => mmcm_lock_r2_reg,
      I3 => \out\(3),
      I4 => \wait_time_cnt_reg[15]\,
      I5 => \tx_state_reg[7]\,
      O => D(1)
    );
\tx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(0),
      I2 => \out\(5),
      I3 => \out\(6),
      I4 => time_out_500us,
      I5 => \^tx_state_reg[5]\,
      O => \tx_state[3]_i_2_n_0\
    );
\tx_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \tx_state[5]_i_2_n_0\,
      I1 => \tx_state_reg[7]_1\,
      I2 => \wait_time_cnt_reg[15]\,
      I3 => \tx_state_reg[4]\,
      O => D(2)
    );
\tx_state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => \tx_state_reg[7]\,
      I1 => time_out_500us,
      I2 => \^tx_state_reg[5]\,
      I3 => \tx_state_reg[4]_0\,
      I4 => init_wait_done_reg,
      O => \tx_state[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21\ is
  port (
    \rx_state_reg[4]\ : out STD_LOGIC;
    \rx_state_reg[3]\ : out STD_LOGIC;
    reset_time_out_reg : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rx_state_reg[7]\ : in STD_LOGIC;
    time_tlock_max : in STD_LOGIC;
    \rx_state_reg[6]\ : in STD_LOGIC;
    time_out_1us_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21\ is
  signal n_0_0 : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
\reset_time_out_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \out\(1),
      I1 => stg5_reg_n_0,
      I2 => \out\(0),
      I3 => time_out_1us_reg,
      O => reset_time_out_reg
    );
\rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => \out\(0),
      I4 => time_tlock_max,
      I5 => \rx_state_reg[6]\,
      O => \rx_state_reg[3]\
    );
\rx_state[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0CAA00AA00AA00"
    )
        port map (
      I0 => \out\(3),
      I1 => \rx_state_reg[7]\,
      I2 => time_tlock_max,
      I3 => \out\(2),
      I4 => \out\(1),
      I5 => stg5_reg_n_0,
      O => \rx_state_reg[4]\
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => n_0_0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22\ is
  port (
    reset_time_out_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    \rx_state_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg_0 : in STD_LOGIC;
    \rx_state_reg[4]\ : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    rx_cdrlocked_reg_0 : in STD_LOGIC;
    rx_cdrlocked_reg_1 : in STD_LOGIC;
    \rx_state_reg[3]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22\ is
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088FFFF80880000"
    )
        port map (
      I0 => \reset_time_out_i_2__0_n_0\,
      I1 => stg5_reg_0,
      I2 => rx_cdrlocked_reg,
      I3 => \rx_state_reg[7]\(2),
      I4 => reset_time_out,
      I5 => reset_time_out_reg_0,
      O => reset_time_out_reg
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BB0000"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \rx_state_reg[7]\(1),
      I2 => \rx_state_reg[7]\(3),
      I3 => \rx_state_reg[7]\(4),
      I4 => \rx_state_reg[3]\,
      O => \reset_time_out_i_2__0_n_0\
    );
\rx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAAAFBAAFAAA"
    )
        port map (
      I0 => rx_cdrlocked_reg_0,
      I1 => rx_cdrlocked_reg_1,
      I2 => \rx_state[1]_i_4_n_0\,
      I3 => \rx_state_reg[4]\,
      I4 => \rx_state_reg[7]\(1),
      I5 => \rx_state_reg[7]\(4),
      O => D(0)
    );
\rx_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => time_out_2ms_reg,
      I1 => \rx_state_reg[7]\(0),
      I2 => \rx_state_reg[7]\(2),
      I3 => \rx_state_reg[7]\(1),
      I4 => stg5_reg_n_0,
      O => \rx_state[1]_i_4_n_0\
    );
\rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD500C000C000"
    )
        port map (
      I0 => rx_cdrlocked_reg,
      I1 => \rx_state[2]_i_2_n_0\,
      I2 => \rx_state_reg[7]\(1),
      I3 => \rx_state_reg[4]\,
      I4 => \rx_state_reg[7]\(4),
      I5 => \rx_state_reg[7]\(2),
      O => D(1)
    );
\rx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \rx_state_reg[7]\(2),
      I1 => stg5_reg_n_0,
      I2 => time_out_2ms_reg,
      I3 => \rx_state_reg[7]\(4),
      I4 => \rx_state_reg[7]\(0),
      O => \rx_state[2]_i_2_n_0\
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23\ is
  port (
    time_out_wait_bypass_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => time_out_wait_bypass_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24\ is
  port (
    \wait_bypass_count_reg[12]\ : out STD_LOGIC;
    time_out_wait_bypass_reg : out STD_LOGIC;
    time_out_wait_bypass_reg_0 : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    \wait_bypass_count_reg[1]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of time_out_wait_bypass_i_3 : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wait_bypass_count[0]_i_1__0\ : label is "soft_lutpair71";
begin
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => rx_fsm_reset_done_int_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      O => time_out_wait_bypass_reg
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \wait_bypass_count_reg[1]\,
      I1 => stg5_reg_n_0,
      I2 => \out\,
      O => time_out_wait_bypass_reg_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \wait_bypass_count_reg[1]\,
      O => \wait_bypass_count_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out_reg : out STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stg5_reg_0 : in STD_LOGIC;
    time_tlock_max_reg : in STD_LOGIC;
    \rx_state_reg[6]\ : in STD_LOGIC;
    time_out_2ms_reg : in STD_LOGIC;
    \rx_state_reg[7]\ : in STD_LOGIC;
    \rx_state_reg[7]_0\ : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26\ is
  signal \rx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[5]_i_2_n_0\ : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rx_state[4]_i_1\ : label is "soft_lutpair72";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stg5_reg_n_0,
      I1 => \out\(4),
      O => reset_time_out_reg
    );
\rx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => rx_cdrlocked_reg,
      I1 => \rx_state[0]_i_3_n_0\,
      I2 => \out\(0),
      I3 => \out\(7),
      I4 => stg5_reg_0,
      I5 => time_tlock_max_reg,
      O => D(0)
    );
\rx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888080808000800"
    )
        port map (
      I0 => \out\(0),
      I1 => \rx_state_reg[6]\,
      I2 => stg5_reg_n_0,
      I3 => \out\(4),
      I4 => time_out_2ms_reg,
      I5 => \out\(3),
      O => \rx_state[0]_i_3_n_0\
    );
\rx_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \rx_state_reg[7]_0\,
      I1 => \out\(7),
      I2 => \out\(3),
      I3 => \rx_state[3]_i_3_n_0\,
      I4 => stg5_reg_1,
      O => D(1)
    );
\rx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000800080000"
    )
        port map (
      I0 => \rx_state_reg[6]\,
      I1 => \out\(3),
      I2 => time_out_2ms_reg,
      I3 => stg5_reg_n_0,
      I4 => \out\(4),
      I5 => \out\(0),
      O => \rx_state[3]_i_3_n_0\
    );
\rx_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \rx_state_reg[6]\,
      I1 => \out\(4),
      I2 => stg5_reg_n_0,
      I3 => time_out_2ms_reg,
      I4 => \rx_state_reg[7]\,
      O => D(2)
    );
\rx_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00001F0F00000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(2),
      I2 => \out\(5),
      I3 => \out\(6),
      I4 => \out\(7),
      I5 => \rx_state[5]_i_2_n_0\,
      O => D(3)
    );
\rx_state[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(0),
      I2 => \out\(3),
      I3 => stg5_reg_n_0,
      I4 => time_out_2ms_reg,
      O => \rx_state[5]_i_2_n_0\
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt0_rxresetdone_out,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28\ is
  port (
    \rx_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \rx_state_reg[0]_0\ : in STD_LOGIC;
    \rx_state_reg[3]\ : in STD_LOGIC;
    \rx_state_reg[0]_1\ : in STD_LOGIC;
    \rx_state_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rx_state_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28\ is
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
  attribute shift_extract of stg4_reg : label is "{no}";
  attribute shift_extract of stg5_reg : label is "{no}";
begin
\rx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \rx_state_reg[0]_0\,
      I1 => \rx_state_reg[3]\,
      I2 => \rx_state_reg[0]_1\,
      I3 => stg5_reg_n_0,
      I4 => \rx_state_reg[7]\(1),
      I5 => \rx_state_reg[2]\,
      O => \rx_state_reg[0]\
    );
\rx_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000F002"
    )
        port map (
      I0 => \rx_state_reg[3]\,
      I1 => \rx_state_reg[7]\(0),
      I2 => \rx_state_reg[7]\(2),
      I3 => \rx_state_reg[7]\(1),
      I4 => stg5_reg_n_0,
      I5 => \rx_state_reg[2]\,
      O => D(0)
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \out\,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2\ is
  port (
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2\ is
  signal stg10_reg_srl7_n_0 : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg10_reg_srl7 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg10_reg_srl7 ";
  attribute shift_extract of stg11_reg : label is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
stg10_reg_srl7: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"007F"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg10_reg_srl7_n_0
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg10_reg_srl7_n_0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0,
      R => '0'
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => in0,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    cbc_rd_if_reset_reg : out STD_LOGIC;
    stg5_reg : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3\ is
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      I2 => in0,
      I3 => stg5_reg,
      O => cbc_rd_if_reset_reg
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg5_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => MMCM_RESET_reg,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34\ is
  port (
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbc_wr_if_reset_reg : out STD_LOGIC;
    stg11_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk_dlyd : in STD_LOGIC;
    in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34\ : entity is "ZynqDesign_OPTOLINK_0_0_rst_sync";
end \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34\;

architecture STRUCTURE of \ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34\ is
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to : signal is "{no}";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shift_extract of stg2 : signal is "{no}";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shift_extract of stg3 : signal is "{no}";
  signal stg30_reg_srl27_n_0 : STD_LOGIC;
  signal NLW_stg30_reg_srl27_Q31_UNCONNECTED : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "yes";
  attribute shift_extract of stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute shift_extract of stg2_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of stg30_reg_srl27 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg30_reg_srl27 ";
  attribute shift_extract of stg31_reg : label is "{no}";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute shift_extract of stg3_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      I2 => in0,
      I3 => stg11_reg,
      O => cbc_wr_if_reset_reg
    );
stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg11_reg,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg_srl27: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      A(4 downto 0) => B"11010",
      CE => '1',
      CLK => \out\,
      D => stg3,
      Q => stg30_reg_srl27_n_0,
      Q31 => NLW_stg30_reg_srl27_Q31_UNCONNECTED
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg30_reg_srl27_n_0,
      Q => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    do_rd_en_i : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxfsm_reset_i : out STD_LOGIC;
    LINK_RESET_OUT0 : out STD_LOGIC;
    CC_detect_dlyd1_reg_0 : out STD_LOGIC;
    RX_HARD_ERR_reg : out STD_LOGIC;
    RX_SOFT_ERR_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    master_do_rd_en_out_reg : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    cbcc_fifo_reset_wr_clk : in STD_LOGIC;
    CC_detect : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stg5_reg : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    all_start_cb_writes_out_reg : in STD_LOGIC;
    all_vld_btf_out_reg : in STD_LOGIC;
    cbcc_fifo_reset_to_fifo_wr_clk : in STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : in STD_LOGIC;
    cdr_reset_fsm_lnkreset : in STD_LOGIC;
    new_gtx_rx_pcsreset_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING : entity is "ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal \^do\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^dop\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT2_out : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_7_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_8_n_0\ : STD_LOGIC;
  signal RX_SOFT_ERR_i_2_n_0 : STD_LOGIC;
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal do_rd_en0 : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_1_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_3_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_4_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_5_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_i_6_n_0 : STD_LOGIC;
  signal flag_mask_CB_r_reg_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_fifo_din_i : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in9_in : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in8_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rd_err_pre_i_1_n_0 : STD_LOGIC;
  signal rd_err_q_i_1_n_0 : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_cdc_wr_err_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_c1 : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal valid_btf_detect_r : STD_LOGIC;
  signal valid_btf_detect_r_i_2_n_0 : STD_LOGIC;
  signal valid_btf_detect_r_i_3_n_0 : STD_LOGIC;
  signal valid_btf_detect_r_i_4_n_0 : STD_LOGIC;
  signal \wait_for_rd_en[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \wait_for_rd_en_reg_n_0_[0]\ : STD_LOGIC;
  signal wait_for_wr_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wait_for_wr_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal wdth_conv_count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \wdth_conv_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal \wr_monitor_flag_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_data_fifo_ALMOSTFULL_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_data_fifo_DOP_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_data_fifo_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_data_fifo_RDCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_data_fifo_WRCOUNT_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LINK_RESET[0]_i_4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \LINK_RESET[0]_i_7\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of RX_HARD_ERR_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of RX_SOFT_ERR_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of RX_SOFT_ERR_i_2 : label is "soft_lutpair16";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_r[1]_i_1\ : label is "soft_lutpair15";
  attribute BOX_TYPE of data_fifo : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of flag_mask_CB_r_i_3 : label is "soft_lutpair9";
  attribute shift_extract : string;
  attribute shift_extract of master_do_rd_en_q_reg : label is "{no}";
  attribute SOFT_HLUTNM of new_underflow_flag_c_i_1 : label is "soft_lutpair17";
  attribute shift_extract of \raw_data_r_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_r_reg[9]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[0]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[10]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[11]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[12]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[13]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[14]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[15]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[16]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[17]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[18]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[19]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[1]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[20]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[21]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[22]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[23]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[24]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[25]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[26]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[27]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[28]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[29]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[2]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[30]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[31]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[32]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[33]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[34]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[3]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[4]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[5]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[6]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[7]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[8]\ : label is "{no}";
  attribute shift_extract of \raw_data_r_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair15";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute SOFT_HLUTNM of underflow_flag_r1_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of valid_btf_detect_r_i_1 : label is "soft_lutpair11";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of valid_btf_detect_reg : label is "no";
  attribute shift_extract of valid_btf_detect_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wait_for_rd_en[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_for_rd_en[3]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair19";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute shift_extract of \wdth_conv_1stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_1stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_2stage_reg[9]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[0]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[10]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[11]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[12]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[13]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[14]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[15]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[16]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[17]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[18]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[19]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[1]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[20]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[21]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[22]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[23]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[24]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[25]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[26]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[27]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[28]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[29]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[2]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[30]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[31]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[32]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[33]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[34]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[35]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[36]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[37]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[38]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[39]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[3]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[4]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[5]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[6]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[7]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[8]\ : label is "{no}";
  attribute shift_extract of \wdth_conv_3stage_reg[9]\ : label is "{no}";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_2\ : label is "soft_lutpair8";
  attribute shift_extract of wr_err_rd_clk_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \wr_monitor_flag[4]_i_2\ : label is "soft_lutpair9";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  DO(63 downto 0) <= \^do\(63 downto 0);
  DOP(1 downto 0) <= \^dop\(1 downto 0);
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in9_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_flag\,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => cbcc_fifo_reset_wr_clk
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      R => '0'
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rxdatavalid_to_fifo_i,
      I1 => Q(1),
      I2 => Q(0),
      O => CC_detect_dlyd1_reg_0
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => CC_detect,
      Q => CC_detect_dlyd1,
      R => cbcc_fifo_reset_wr_clk
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => all_start_cb_writes_out_reg,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in9_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => cbcc_fifo_reset_wr_clk
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0303030303030332"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      I1 => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0,
      I2 => \wr_monitor_flag_reg__0\(4),
      I3 => \wr_monitor_flag_reg__0\(1),
      I4 => \wr_monitor_flag_reg__0\(2),
      I5 => \wr_monitor_flag_reg__0\(3),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABABAFABABAB"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk,
      I1 => \^bit_err_chan_bond_i\,
      I2 => FIRST_CB_BITERR_CB_RESET_OUT2_out,
      I3 => new_do_wr_en,
      I4 => flag_mask_CB_r_i_3_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_2_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(3),
      I1 => \wr_monitor_flag_reg__0\(2),
      I2 => \wr_monitor_flag_reg__0\(1),
      I3 => \wr_monitor_flag_reg__0\(4),
      I4 => flag_mask_CB_r_reg_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT2_out
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202222222"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => \LINK_RESET[0]_i_3_n_0\,
      I2 => count_for_reset_r_reg(5),
      I3 => count_for_reset_r_reg(6),
      I4 => count_for_reset_r_reg(3),
      I5 => \LINK_RESET[0]_i_4_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_5_n_0\,
      I1 => count_for_reset_r_reg(10),
      I2 => count_for_reset_r_reg(20),
      I3 => count_for_reset_r_reg(14),
      I4 => count_for_reset_r_reg(16),
      I5 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(5),
      I2 => count_for_reset_r_reg(0),
      I3 => count_for_reset_r_reg(4),
      I4 => \LINK_RESET[0]_i_7_n_0\,
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(1),
      I1 => count_for_reset_r_reg(2),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(8),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(9),
      I3 => count_for_reset_r_reg(19),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(21),
      I1 => count_for_reset_r_reg(13),
      I2 => count_for_reset_r_reg(22),
      I3 => count_for_reset_r_reg(15),
      I4 => \LINK_RESET[0]_i_8_n_0\,
      O => \LINK_RESET[0]_i_6_n_0\
    );
\LINK_RESET[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(1),
      I1 => count_for_reset_r_reg(2),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(6),
      O => \LINK_RESET[0]_i_7_n_0\
    );
\LINK_RESET[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => count_for_reset_r_reg(12),
      I1 => count_for_reset_r_reg(23),
      I2 => count_for_reset_r_reg(17),
      I3 => count_for_reset_r_reg(18),
      O => \LINK_RESET[0]_i_8_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => cdr_reset_fsm_lnkreset,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => master_do_rd_en_q,
      O => rxdatavalid_i
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => \RX_DATA_REG_reg[0]\
    );
RX_HARD_ERR_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => rxbuferr_out_i(0),
      I1 => rx_enable_err_detect_i,
      I2 => rxbuferr_out_i(1),
      O => RX_HARD_ERR_reg
    );
RX_SOFT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBF0000"
    )
        port map (
      I0 => illegal_btf_i,
      I1 => hold_reg,
      I2 => \^dop\(1),
      I3 => \^dop\(0),
      I4 => RX_SOFT_ERR_i_2_n_0,
      O => RX_SOFT_ERR_reg
    );
RX_SOFT_ERR_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_2_in,
      I2 => rx_enable_err_detect_i,
      O => RX_SOFT_ERR_i_2_n_0
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => cb_fifo_din_detect_q,
      I1 => all_vld_btf_out_reg,
      I2 => p_0_in9_in,
      I3 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => cbcc_fifo_reset_wr_clk
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(1),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I1 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[25]\,
      I1 => \raw_data_r_r_reg_n_0_[26]\,
      I2 => \raw_data_r_r_reg_n_0_[23]\,
      I3 => \raw_data_r_r_reg_n_0_[24]\,
      I4 => \raw_data_r_r_reg_n_0_[28]\,
      I5 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[17]\,
      I3 => \raw_data_r_r_reg_n_0_[18]\,
      I4 => \raw_data_r_r_reg_n_0_[21]\,
      I5 => \raw_data_r_r_reg_n_0_[22]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[29]\,
      I3 => \raw_data_r_r_reg_n_0_[30]\,
      I4 => p_0_in9_in,
      I5 => \raw_data_r_r_reg_n_0_[33]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => cbcc_fifo_reset_wr_clk
    );
\cdr_reset_fsm_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => \dly_gt_rst_r_reg[18]\,
      O => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_7\,
      Q => count_for_reset_r_reg(0),
      R => stg5_reg
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      S(3 downto 1) => count_for_reset_r_reg(3 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_5\,
      Q => count_for_reset_r_reg(10),
      R => stg5_reg
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_4\,
      Q => count_for_reset_r_reg(11),
      R => stg5_reg
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_7\,
      Q => count_for_reset_r_reg(12),
      R => stg5_reg
    );
\count_for_reset_r_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[12]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[12]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[12]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[12]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[12]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(15 downto 12)
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_6\,
      Q => count_for_reset_r_reg(13),
      R => stg5_reg
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_5\,
      Q => count_for_reset_r_reg(14),
      R => stg5_reg
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[12]_i_1_n_4\,
      Q => count_for_reset_r_reg(15),
      R => stg5_reg
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_7\,
      Q => count_for_reset_r_reg(16),
      R => stg5_reg
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[12]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(19 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_6\,
      Q => count_for_reset_r_reg(17),
      R => stg5_reg
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_5\,
      Q => count_for_reset_r_reg(18),
      R => stg5_reg
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_4\,
      Q => count_for_reset_r_reg(19),
      R => stg5_reg
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_6\,
      Q => count_for_reset_r_reg(1),
      R => stg5_reg
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_7\,
      Q => count_for_reset_r_reg(20),
      R => stg5_reg
    );
\count_for_reset_r_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[16]_i_1_n_0\,
      CO(3) => \NLW_count_for_reset_r_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_for_reset_r_reg[20]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[20]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[20]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[20]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[20]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(23 downto 20)
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_6\,
      Q => count_for_reset_r_reg(21),
      R => stg5_reg
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_5\,
      Q => count_for_reset_r_reg(22),
      R => stg5_reg
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[20]_i_1_n_4\,
      Q => count_for_reset_r_reg(23),
      R => stg5_reg
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_5\,
      Q => count_for_reset_r_reg(2),
      R => stg5_reg
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_4\,
      Q => count_for_reset_r_reg(3),
      R => stg5_reg
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_7\,
      Q => count_for_reset_r_reg(4),
      R => stg5_reg
    );
\count_for_reset_r_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(3) => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[4]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[4]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[4]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[4]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[4]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(7 downto 4)
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_6\,
      Q => count_for_reset_r_reg(5),
      R => stg5_reg
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_5\,
      Q => count_for_reset_r_reg(6),
      R => stg5_reg
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[4]_i_1_n_4\,
      Q => count_for_reset_r_reg(7),
      R => stg5_reg
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_7\,
      Q => count_for_reset_r_reg(8),
      R => stg5_reg
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_for_reset_r_reg[4]_i_1_n_0\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_for_reset_r_reg(11 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_6\,
      Q => count_for_reset_r_reg(9),
      R => stg5_reg
    );
data_fifo: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000E",
      ALMOST_FULL_OFFSET => X"01C2",
      DATA_WIDTH => 72,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36_72",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => buffer_too_empty_c,
      ALMOSTFULL => NLW_data_fifo_ALMOSTFULL_UNCONNECTED,
      DBITERR => NLW_data_fifo_DBITERR_UNCONNECTED,
      DI(63 downto 0) => new_fifo_din_i(63 downto 0),
      DIP(7 downto 0) => new_fifo_din_i(71 downto 64),
      DO(63 downto 0) => \^do\(63 downto 0),
      DOP(7 downto 5) => NLW_data_fifo_DOP_UNCONNECTED(7 downto 5),
      DOP(4) => p_2_in,
      DOP(3 downto 2) => NLW_data_fifo_DOP_UNCONNECTED(3 downto 2),
      DOP(1 downto 0) => \^dop\(1 downto 0),
      ECCPARITY(7 downto 0) => NLW_data_fifo_ECCPARITY_UNCONNECTED(7 downto 0),
      EMPTY => underflow_flag_c,
      FULL => overflow_flag_c,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => MMCM_RESET_reg,
      RDCOUNT(12 downto 0) => NLW_data_fifo_RDCOUNT_UNCONNECTED(12 downto 0),
      RDEN => master_do_rd_en_out_reg,
      RDERR => rd_err_c,
      REGCE => '1',
      RST => cbcc_fifo_reset_to_fifo_rd_clk,
      RSTREG => '0',
      SBITERR => NLW_data_fifo_SBITERR_UNCONNECTED,
      WRCLK => \out\,
      WRCOUNT(12 downto 0) => NLW_data_fifo_WRCOUNT_UNCONNECTED(12 downto 0),
      WREN => new_do_wr_en,
      WRERR => wr_err_c
    );
do_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111000"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => new_underflow_flag_c,
      I2 => \wait_for_rd_en_reg__0\(1),
      I3 => \wait_for_rd_en_reg__0\(2),
      I4 => \wait_for_rd_en_reg__0\(3),
      O => do_rd_en0
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => do_rd_en0,
      Q => \^do_rd_en_i\,
      R => '0'
    );
do_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => wait_for_wr_en_wr4(1),
      I1 => cbcc_fifo_reset_wr_clk,
      I2 => wait_for_wr_en_wr4(0),
      I3 => p_1_in8_in,
      I4 => overflow_flag_c,
      I5 => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I1 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[25]\,
      I1 => \raw_data_r_reg_n_0_[26]\,
      I2 => \raw_data_r_reg_n_0_[23]\,
      I3 => \raw_data_r_reg_n_0_[24]\,
      I4 => \raw_data_r_reg_n_0_[28]\,
      I5 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[17]\,
      I3 => \raw_data_r_reg_n_0_[18]\,
      I4 => \raw_data_r_reg_n_0_[21]\,
      I5 => \raw_data_r_reg_n_0_[22]\,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[29]\,
      I3 => \raw_data_r_reg_n_0_[30]\,
      I4 => p_1_in8_in,
      I5 => \raw_data_r_reg_n_0_[33]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => cbcc_fifo_reset_wr_clk
    );
flag_mask_CB_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => FIRST_CB_BITERR_CB_RESET_OUT0,
      I1 => wr_monitor_flag,
      I2 => flag_mask_CB_r_i_3_n_0,
      I3 => flag_mask_CB_r_reg_n_0,
      I4 => cbcc_fifo_reset_to_fifo_wr_clk,
      O => flag_mask_CB_r_i_1_n_0
    );
flag_mask_CB_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => flag_mask_CB_r_i_4_n_0,
      I1 => flag_mask_CB_r_i_5_n_0,
      I2 => flag_mask_CB_r_i_6_n_0,
      I3 => new_fifo_din_i(48),
      I4 => new_fifo_din_i(54),
      I5 => new_fifo_din_i(49),
      O => FIRST_CB_BITERR_CB_RESET_OUT0
    );
flag_mask_CB_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(4),
      I1 => \wr_monitor_flag_reg__0\(3),
      I2 => \wr_monitor_flag_reg__0\(2),
      I3 => \wr_monitor_flag_reg__0\(1),
      I4 => \wr_monitor_flag_reg__0\(0),
      O => flag_mask_CB_r_i_3_n_0
    );
flag_mask_CB_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => new_fifo_din_i(57),
      I1 => new_fifo_din_i(52),
      I2 => new_fifo_din_i(58),
      I3 => new_fifo_din_i(53),
      I4 => new_fifo_din_i(62),
      I5 => new_fifo_din_i(61),
      O => flag_mask_CB_r_i_4_n_0
    );
flag_mask_CB_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => new_fifo_din_i(50),
      I1 => new_fifo_din_i(55),
      I2 => new_fifo_din_i(60),
      I3 => new_fifo_din_i(51),
      O => flag_mask_CB_r_i_5_n_0
    );
flag_mask_CB_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => new_fifo_din_i(59),
      I1 => new_fifo_din_i(63),
      I2 => new_fifo_din_i(68),
      I3 => new_fifo_din_i(56),
      O => flag_mask_CB_r_i_6_n_0
    );
flag_mask_CB_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => flag_mask_CB_r_i_1_n_0,
      Q => flag_mask_CB_r_reg_n_0,
      R => '0'
    );
hold_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => hold_reg,
      I1 => \^do_rd_en_i\,
      I2 => stg5_reg_0,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => '0'
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => master_do_rd_en_out_reg,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => wdth_conv_count(1),
      I1 => wait_for_wr_en_wr4(0),
      I2 => cbcc_fifo_reset_wr_clk,
      I3 => wait_for_wr_en_wr4(1),
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => buffer_too_empty_c,
      I1 => underflow_flag_c,
      I2 => underflow_flag_r3,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg: unisim.vcomponents.FDSE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      S => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => p_1_in8_in,
      Q => p_0_in9_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in8_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => rd_err_c,
      I1 => \wait_for_rd_en_reg__0\(3),
      I2 => \wait_for_rd_en_reg__0\(2),
      I3 => \wait_for_rd_en_reg__0\(1),
      I4 => cbcc_fifo_reset_rd_clk,
      O => rd_err_pre_i_1_n_0
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => rd_err_pre_i_1_n_0,
      Q => rd_err_pre,
      R => '0'
    );
rd_err_q_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => rd_err_pre,
      I1 => \wait_for_rd_en_reg__0\(3),
      I2 => \wait_for_rd_en_reg__0\(2),
      I3 => \wait_for_rd_en_reg__0\(1),
      I4 => cbcc_fifo_reset_rd_clk,
      O => rd_err_q_i_1_n_0
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => rd_err_q_i_1_n_0,
      Q => rxbuferr_out_i(0),
      R => '0'
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dly_gt_rst_r_reg[18]\,
      I1 => cdr_reset_fsm_lnkreset,
      I2 => link_reset_0_c,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      overflow_flag_c => overflow_flag_c
    );
u_cdc_rxlossofsync_in: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37\
     port map (
      CC_RXLOSSOFSYNC_OUT_reg => u_cdc_rxlossofsync_in_n_0,
      MMCM_RESET_reg => MMCM_RESET_reg,
      in0 => in0,
      stg5_reg => stg5_reg_0
    );
u_cdc_valid_btf_detect: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38\
     port map (
      in0 => valid_btf_detect_r,
      \out\ => valid_btf_detect_c1,
      rx_cdrlocked_reg => \out\
    );
u_cdc_wr_err_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      Q(2 downto 0) => \wait_for_rd_en_reg__0\(3 downto 1),
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      wr_err_c => wr_err_c,
      wr_err_rd_clk_sync_reg => u_cdc_wr_err_rd_clk_n_0
    );
u_rst_sync_btf_sync: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      valid_btf_detect_dlyd1_reg => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(2),
      I1 => valid_btf_detect_extend_r(0),
      I2 => valid_btf_detect_extend_r(1),
      I3 => valid_btf_detect_extend_r(3),
      I4 => valid_btf_detect_extend_r(4),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
valid_btf_detect_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => valid_btf_detect_r_i_2_n_0,
      I1 => valid_btf_detect_r_i_3_n_0,
      I2 => p_2_in,
      I3 => master_do_rd_en_q,
      I4 => valid_btf_detect_r_i_4_n_0,
      O => valid_btf_detect_c
    );
valid_btf_detect_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^do\(56),
      I1 => \^do\(57),
      I2 => \^do\(55),
      I3 => \^do\(54),
      I4 => \^do\(58),
      I5 => \^do\(59),
      O => valid_btf_detect_r_i_2_n_0
    );
valid_btf_detect_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^do\(50),
      I1 => \^do\(51),
      I2 => \^do\(48),
      I3 => \^do\(49),
      I4 => \^do\(53),
      I5 => \^do\(52),
      O => valid_btf_detect_r_i_3_n_0
    );
valid_btf_detect_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^do\(62),
      I1 => \^do\(63),
      I2 => \^do\(60),
      I3 => \^do\(61),
      I4 => \^dop\(0),
      I5 => \^dop\(1),
      O => valid_btf_detect_r_i_4_n_0
    );
valid_btf_detect_r_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect_r,
      R => '0'
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => valid_btf_detect_c1,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wait_for_rd_en_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wait_for_rd_en_reg_n_0_[0]\,
      I1 => \wait_for_rd_en_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wait_for_rd_en_reg__0\(1),
      I1 => \wait_for_rd_en_reg_n_0_[0]\,
      I2 => \wait_for_rd_en_reg__0\(2),
      O => \p_0_in__1\(2)
    );
\wait_for_rd_en[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \wait_for_rd_en_reg__0\(1),
      I1 => \wait_for_rd_en_reg__0\(2),
      I2 => \wait_for_rd_en_reg__0\(3),
      O => \wait_for_rd_en[3]_i_1_n_0\
    );
\wait_for_rd_en[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wait_for_rd_en_reg__0\(1),
      I1 => \wait_for_rd_en_reg__0\(2),
      I2 => \wait_for_rd_en_reg_n_0_[0]\,
      O => \p_0_in__1\(3)
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => \wait_for_rd_en[3]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => \wait_for_rd_en_reg_n_0_[0]\,
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => \wait_for_rd_en[3]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => \wait_for_rd_en_reg__0\(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => \wait_for_rd_en[3]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => \wait_for_rd_en_reg__0\(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => \wait_for_rd_en[3]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => \wait_for_rd_en_reg__0\(3),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[0]_i_1_n_0\
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wait_for_wr_en(1),
      I1 => wait_for_wr_en(0),
      O => \wait_for_wr_en[1]_i_1_n_0\
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[0]_i_1_n_0\,
      Q => wait_for_wr_en(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en[1]_i_1_n_0\,
      Q => wait_for_wr_en(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => \out\,
      D => wait_for_wr_en(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => all_start_cb_writes_out_reg,
      I1 => p_1_in8_in,
      I2 => first_cb_to_write_to_fifo_dlyd,
      I3 => p_0_in9_in,
      I4 => cb_fifo_din_detect_q,
      I5 => do_wr_en,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => p_0_in9_in,
      Q => wdth_conv_1stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => new_fifo_din_i(0),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => new_fifo_din_i(10),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => new_fifo_din_i(11),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => new_fifo_din_i(12),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => new_fifo_din_i(13),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => new_fifo_din_i(14),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => new_fifo_din_i(15),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => new_fifo_din_i(16),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => new_fifo_din_i(17),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => new_fifo_din_i(18),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => new_fifo_din_i(19),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => new_fifo_din_i(1),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => new_fifo_din_i(20),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => new_fifo_din_i(21),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => new_fifo_din_i(22),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => new_fifo_din_i(23),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => new_fifo_din_i(24),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => new_fifo_din_i(25),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => new_fifo_din_i(26),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => new_fifo_din_i(27),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => new_fifo_din_i(28),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => new_fifo_din_i(29),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => new_fifo_din_i(2),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => new_fifo_din_i(30),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => new_fifo_din_i(31),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => new_fifo_din_i(3),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => new_fifo_din_i(4),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => new_fifo_din_i(5),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => new_fifo_din_i(6),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => new_fifo_din_i(7),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => new_fifo_din_i(8),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => new_fifo_din_i(9),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(0),
      Q => new_fifo_din_i(32),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(10),
      Q => new_fifo_din_i(42),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(11),
      Q => new_fifo_din_i(43),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(12),
      Q => new_fifo_din_i(44),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(13),
      Q => new_fifo_din_i(45),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(14),
      Q => new_fifo_din_i(46),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(15),
      Q => new_fifo_din_i(47),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(16),
      Q => new_fifo_din_i(48),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(17),
      Q => new_fifo_din_i(49),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(18),
      Q => new_fifo_din_i(50),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(19),
      Q => new_fifo_din_i(51),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(1),
      Q => new_fifo_din_i(33),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(20),
      Q => new_fifo_din_i(52),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(21),
      Q => new_fifo_din_i(53),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(22),
      Q => new_fifo_din_i(54),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(23),
      Q => new_fifo_din_i(55),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(24),
      Q => new_fifo_din_i(56),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(25),
      Q => new_fifo_din_i(57),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(26),
      Q => new_fifo_din_i(58),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(27),
      Q => new_fifo_din_i(59),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(28),
      Q => new_fifo_din_i(60),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(29),
      Q => new_fifo_din_i(61),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(2),
      Q => new_fifo_din_i(34),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(30),
      Q => new_fifo_din_i(62),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(31),
      Q => new_fifo_din_i(63),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => new_fifo_din_i(64),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => new_fifo_din_i(65),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => new_fifo_din_i(66),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => new_fifo_din_i(67),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => new_fifo_din_i(68),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => new_fifo_din_i(69),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => new_fifo_din_i(70),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => new_fifo_din_i(71),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(3),
      Q => new_fifo_din_i(35),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(4),
      Q => new_fifo_din_i(36),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(5),
      Q => new_fifo_din_i(37),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(6),
      Q => new_fifo_din_i(38),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(7),
      Q => new_fifo_din_i(39),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(8),
      Q => new_fifo_din_i(40),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => new_fifo_din_i(9),
      Q => new_fifo_din_i(41),
      R => cbcc_fifo_reset_wr_clk
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => do_wr_en,
      I1 => \wdth_conv_count[0]_i_2_n_0\,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => \wdth_conv_count[0]_i_1_n_0\
    );
\wdth_conv_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => cb_fifo_din_detect_q,
      I1 => p_0_in9_in,
      I2 => first_cb_to_write_to_fifo_dlyd,
      I3 => p_1_in8_in,
      I4 => all_start_cb_writes_out_reg,
      O => \wdth_conv_count[0]_i_2_n_0\
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => \wdth_conv_count_reg_n_0_[0]\,
      I1 => do_wr_en,
      I2 => all_start_cb_writes_out_reg,
      I3 => \wdth_conv_count[1]_i_2_n_0\,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in8_in,
      I1 => first_cb_to_write_to_fifo_dlyd,
      I2 => p_0_in9_in,
      I3 => cb_fifo_din_detect_q,
      O => \wdth_conv_count[1]_i_2_n_0\
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[0]_i_1_n_0\,
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \wdth_conv_count[1]_i_1_n_0\,
      Q => wdth_conv_count(1),
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_cdc_wr_err_rd_clk_n_0,
      Q => rxbuferr_out_i(1),
      R => '0'
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      O => \p_0_in__7\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(0),
      I1 => \wr_monitor_flag_reg__0\(1),
      O => \p_0_in__7\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(2),
      I1 => \wr_monitor_flag_reg__0\(1),
      I2 => \wr_monitor_flag_reg__0\(0),
      O => \p_0_in__7\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(3),
      I1 => \wr_monitor_flag_reg__0\(0),
      I2 => \wr_monitor_flag_reg__0\(1),
      I3 => \wr_monitor_flag_reg__0\(2),
      O => \p_0_in__7\(3)
    );
\wr_monitor_flag[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => \wr_monitor_flag_reg__0\(3),
      I2 => \wr_monitor_flag_reg__0\(2),
      I3 => \wr_monitor_flag_reg__0\(1),
      I4 => \wr_monitor_flag_reg__0\(4),
      O => wr_monitor_flag
    );
\wr_monitor_flag[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \wr_monitor_flag_reg__0\(4),
      I1 => \wr_monitor_flag_reg__0\(3),
      I2 => \wr_monitor_flag_reg__0\(2),
      I3 => \wr_monitor_flag_reg__0\(1),
      I4 => \wr_monitor_flag_reg__0\(0),
      O => \p_0_in__7\(4)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__7\(0),
      Q => \wr_monitor_flag_reg__0\(0),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__7\(1),
      Q => \wr_monitor_flag_reg__0\(1),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__7\(2),
      Q => \wr_monitor_flag_reg__0\(2),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__7\(3),
      Q => \wr_monitor_flag_reg__0\(3),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
\wr_monitor_flag_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => wr_monitor_flag,
      D => \p_0_in__7\(4),
      Q => \wr_monitor_flag_reg__0\(4),
      R => cbcc_fifo_reset_to_fifo_wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_MULTI_GT is
  port (
    in0 : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    pre_rxdatavalid_i : out STD_LOGIC;
    pre_rxheadervalid_i : out STD_LOGIC;
    rxrecclk_from_gtx_i : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RXHEADER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ack_flag : out STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_t : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    rxuserrdy_t : in STD_LOGIC;
    rx_cdrlocked_reg : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    txuserrdy_t : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    MMCM_RESET_reg_0 : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    SCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \txseq_counter_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    CPLL_RESET_reg : in STD_LOGIC;
    gt_cpllreset_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_MULTI_GT : entity is "ZynqDesign_OPTOLINK_0_0_MULTI_GT";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_MULTI_GT;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_MULTI_GT is
begin
ZynqDesign_OPTOLINK_0_0_gtx_inst: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_GTX
     port map (
      CPLL_RESET_reg => CPLL_RESET_reg,
      D(0) => D(0),
      MMCM_RESET_reg => MMCM_RESET_reg,
      MMCM_RESET_reg_0 => MMCM_RESET_reg_0,
      Q(1 downto 0) => Q(1 downto 0),
      RXDATA(31 downto 0) => RXDATA(31 downto 0),
      RXHEADER(1 downto 0) => RXHEADER(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => SCRAMBLED_DATA_OUT(63 downto 0),
      SR(0) => SR(0),
      ack_flag => ack_flag,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxdfeagchold_in => gt0_rxdfeagchold_in,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_in => gt0_rxdfelfhold_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfklovrden_in => gt0_rxlpmlfklovrden_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txmaincursor_in(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt_cpllreset_i => gt_cpllreset_i,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_n => gt_refclk1_n,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gttxreset_t => gttxreset_t,
      in0 => in0,
      init_clk => init_clk,
      \out\ => \out\,
      pre_rxdatavalid_i => pre_rxdatavalid_i,
      pre_rxheadervalid_i => pre_rxheadervalid_i,
      rx_cdrlocked_reg => rx_cdrlocked_reg,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_from_gtx_i => rxrecclk_from_gtx_i,
      rxuserrdy_t => rxuserrdy_t,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      \txseq_counter_i_reg[6]\(6 downto 0) => \txseq_counter_i_reg[6]\(6 downto 0),
      txuserrdy_t => txuserrdy_t
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RESET_LOGIC is
  port (
    tx_sys_reset_out : out STD_LOGIC;
    rx_sys_reset_out : out STD_LOGIC;
    \counter2_r_reg[0]\ : out STD_LOGIC;
    reset_count_r_reg : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC;
    TX_FSM_RESETDONE_reg : in STD_LOGIC;
    RX_FSM_RESETDONE_reg : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    tx_lane_up : in STD_LOGIC;
    rx_reset_i : in STD_LOGIC;
    lane_up_flop_i : in STD_LOGIC;
    tx_sysreset_from_support : in STD_LOGIC;
    rx_sysreset_from_support : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RESET_LOGIC : entity is "ZynqDesign_OPTOLINK_0_0_RESET_LOGIC";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RESET_LOGIC;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RESET_LOGIC is
  signal \RX_SYSTEM_RESET0__0\ : STD_LOGIC;
  signal \TX_SYSTEM_RESET0__0\ : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  signal rx_fsm_resetdone_sync : STD_LOGIC;
  signal \^rx_sys_reset_out\ : STD_LOGIC;
  signal tx_fsm_resetdone_sync : STD_LOGIC;
  signal \^tx_sys_reset_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of reset_count_r_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair118";
begin
  rx_sys_reset_out <= \^rx_sys_reset_out\;
  tx_sys_reset_out <= \^tx_sys_reset_out\;
RX_SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => rx_fsm_resetdone_sync,
      I1 => power_down_sync,
      I2 => rx_sysreset_from_support,
      I3 => link_reset_sync,
      O => \RX_SYSTEM_RESET0__0\
    );
RX_SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \RX_SYSTEM_RESET0__0\,
      Q => \^rx_sys_reset_out\,
      R => '0'
    );
TX_SYSTEM_RESET0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => tx_fsm_resetdone_sync,
      I1 => tx_sysreset_from_support,
      I2 => power_down_sync,
      O => \TX_SYSTEM_RESET0__0\
    );
TX_SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \TX_SYSTEM_RESET0__0\,
      Q => \^tx_sys_reset_out\,
      R => '0'
    );
\counter2_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tx_sys_reset_out\,
      I1 => tx_lane_up,
      O => \counter2_r_reg[0]\
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rx_sys_reset_out\,
      I1 => rx_reset_i,
      O => reset_count_r_reg
    );
u_link_rst_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_5
     port map (
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync,
      \out\ => \out\
    );
u_pd_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_6
     port map (
      \out\ => \out\,
      power_down => power_down,
      power_down_sync => power_down_sync
    );
u_rx_rst_done_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_7
     port map (
      RX_FSM_RESETDONE_reg => RX_FSM_RESETDONE_reg,
      \out\ => \out\,
      rx_fsm_resetdone_sync => rx_fsm_resetdone_sync
    );
u_tx_rst_done_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_8
     port map (
      TX_FSM_RESETDONE_reg => TX_FSM_RESETDONE_reg,
      \out\ => \out\,
      tx_fsm_resetdone_sync => tx_fsm_resetdone_sync
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rx_sys_reset_out\,
      I1 => lane_up_flop_i,
      O => wait_for_lane_up_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM is
  port (
    rx_fsm_resetdone_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_clk_locked_i : out STD_LOGIC;
    rxuserrdy_t : out STD_LOGIC;
    new_gtx_rx_pcsreset_comb_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC;
    in0 : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    rx_cdrlocked_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_resetdone_to_new_gtx_rx_comb : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM : entity is "ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM is
  signal RXUSERRDY : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__0_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__1_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__2_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__3_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__4_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_4\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__5_n_7\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_5\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_6\ : STD_LOGIC;
  signal \rx_cdrlock_counter0_carry__6_n_7\ : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_4 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_5 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_6 : STD_LOGIC;
  signal rx_cdrlock_counter0_carry_n_7 : STD_LOGIC;
  signal \rx_cdrlock_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal \^rx_clk_locked_i\ : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rx_fsm_reset_done_int : signal is "true";
  signal rx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_2_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  signal rx_reset_r3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of rx_state : signal is "true";
  signal \rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_6_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_7_n_0\ : STD_LOGIC;
  signal \rx_state[0]_i_8_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \rx_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \rx_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_5_n_0\ : STD_LOGIC;
  signal \rx_state[7]_i_6_n_0\ : STD_LOGIC;
  signal \rx_state__0\ : STD_LOGIC;
  signal \^rxuserrdy_t\ : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_i_6_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_8_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of time_out_wait_bypass : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of time_out_wait_bypass : signal is "{no}";
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal time_tlock_max_i_6_n_0 : STD_LOGIC;
  signal u_rst_sync_mmcm_lock_n_0 : STD_LOGIC;
  signal u_rst_sync_mmcm_lock_n_1 : STD_LOGIC;
  signal u_rst_sync_mmcm_lock_n_2 : STD_LOGIC;
  signal u_rst_sync_plllock_n_0 : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_plllock_n_2 : STD_LOGIC;
  signal u_rst_sync_run_phase_align_n_0 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_0 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_1 : STD_LOGIC;
  signal u_rst_sync_rx_fsm_reset_done_n_2 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_1 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_2 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_3 : STD_LOGIC;
  signal u_rst_sync_rxresetdone_n_4 : STD_LOGIC;
  signal u_rst_sync_system_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_1 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_3_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4__0\ : label is "soft_lutpair74";
  attribute KEEP : string;
  attribute KEEP of rx_fsm_reset_done_int_reg : label is "yes";
  attribute KEEP of \rx_state_reg[0]\ : label is "yes";
  attribute KEEP of \rx_state_reg[1]\ : label is "yes";
  attribute KEEP of \rx_state_reg[2]\ : label is "yes";
  attribute KEEP of \rx_state_reg[3]\ : label is "yes";
  attribute KEEP of \rx_state_reg[4]\ : label is "yes";
  attribute KEEP of \rx_state_reg[5]\ : label is "yes";
  attribute KEEP of \rx_state_reg[6]\ : label is "yes";
  attribute KEEP of \rx_state_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of time_out_1us_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of time_out_1us_i_4 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of time_out_1us_i_5 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_7\ : label is "soft_lutpair79";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of time_out_wait_bypass_reg : label is std.standard.true;
  attribute KEEP of time_out_wait_bypass_reg : label is "yes";
  attribute shift_extract of time_out_wait_bypass_reg : label is "{no}";
  attribute SOFT_HLUTNM of time_tlock_max_i_2 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of time_tlock_max_i_5 : label is "soft_lutpair73";
begin
  SR(0) <= \^sr\(0);
  rx_clk_locked_i <= \^rx_clk_locked_i\;
  rx_fsm_resetdone_i <= rx_fsm_reset_done_int;
  rxuserrdy_t <= \^rxuserrdy_t\;
FABRIC_PCS_RESET_reg: unisim.vcomponents.FDRE
     port map (
      C => rx_cdrlocked_reg_0,
      CE => '1',
      D => u_rst_sync_system_reset_n_0,
      Q => gtx_rx_pcsreset_comb,
      R => '0'
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => rx_state(4),
      I2 => RXUSERRDY,
      I3 => \^rxuserrdy_t\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010004040"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(0),
      I2 => \rx_state[4]_i_2_n_0\,
      I3 => time_out_1us_reg_n_0,
      I4 => rx_state(4),
      I5 => rx_state(3),
      O => RXUSERRDY
    );
RXUSERRDY_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => RXUSERRDY_i_1_n_0,
      Q => \^rxuserrdy_t\
    );
check_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00100000"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(0),
      I2 => rx_state(3),
      I3 => rx_state(7),
      I4 => \rx_state[4]_i_2_n_0\,
      I5 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00020000"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(7),
      I4 => \rx_state[7]_i_3_n_0\,
      I5 => \^sr\(0),
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_i_i_1_n_0,
      Q => \^sr\(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__5\(0)
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__5\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__5\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__5\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__5\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__5\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      I3 => \init_wait_count_reg__0\(5),
      O => \p_0_in__5\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(4),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count[7]_i_4__0_n_0\,
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      O => \p_0_in__5\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(7),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => AR(0),
      D => \p_0_in__5\(7),
      Q => \init_wait_count_reg__0\(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => \init_wait_count_reg__0\(6),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(5),
      I4 => \init_wait_count_reg__0\(4),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => gtx_rx_pcsreset_comb,
      I1 => fsm_resetdone_to_new_gtx_rx_comb,
      O => new_gtx_rx_pcsreset_comb_reg
    );
\reset_time_out_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \rx_state[7]_i_3_n_0\,
      I1 => rx_state(1),
      I2 => \^rx_clk_locked_i\,
      I3 => rx_state(7),
      I4 => rx_state(0),
      I5 => \rx_state[7]_i_4_n_0\,
      O => reset_time_out
    );
reset_time_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_plllock_n_0,
      PRE => AR(0),
      Q => reset_time_out_reg_n_0
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00020000"
    )
        port map (
      I0 => rx_fsm_reset_done_int_i_2_n_0,
      I1 => rx_state(6),
      I2 => rx_state(7),
      I3 => rx_state(0),
      I4 => rx_state(5),
      I5 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0
    );
rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rx_cdrlock_counter0_carry_n_0,
      CO(2) => rx_cdrlock_counter0_carry_n_1,
      CO(1) => rx_cdrlock_counter0_carry_n_2,
      CO(0) => rx_cdrlock_counter0_carry_n_3,
      CYINIT => rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => rx_cdrlock_counter0_carry_n_4,
      O(2) => rx_cdrlock_counter0_carry_n_5,
      O(1) => rx_cdrlock_counter0_carry_n_6,
      O(0) => rx_cdrlock_counter0_carry_n_7,
      S(3 downto 0) => rx_cdrlock_counter(4 downto 1)
    );
\rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rx_cdrlock_counter0_carry_n_0,
      CO(3) => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__0_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__0_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__0_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__0_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(8 downto 5)
    );
\rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__1_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__1_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__1_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__1_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(12 downto 9)
    );
\rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__2_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__2_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__2_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__2_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(16 downto 13)
    );
\rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__3_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__3_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__3_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__3_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(20 downto 17)
    );
\rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__4_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__4_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__4_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__4_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(24 downto 21)
    );
\rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rx_cdrlock_counter0_carry__5_n_4\,
      O(2) => \rx_cdrlock_counter0_carry__5_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__5_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__5_n_7\,
      S(3 downto 0) => rx_cdrlock_counter(28 downto 25)
    );
\rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2) => \rx_cdrlock_counter0_carry__6_n_5\,
      O(1) => \rx_cdrlock_counter0_carry__6_n_6\,
      O(0) => \rx_cdrlock_counter0_carry__6_n_7\,
      S(3) => '0',
      S(2 downto 0) => rx_cdrlock_counter(31 downto 29)
    );
\rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlock_counter(0),
      O => \rx_cdrlock_counter[0]_i_1_n_0\
    );
\rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__1_n_6\,
      O => rx_cdrlock_counter_0(10)
    );
\rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__1_n_5\,
      O => rx_cdrlock_counter_0(11)
    );
\rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__1_n_4\,
      O => rx_cdrlock_counter_0(12)
    );
\rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__2_n_7\,
      O => rx_cdrlock_counter_0(13)
    );
\rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__2_n_6\,
      O => rx_cdrlock_counter_0(14)
    );
\rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__2_n_5\,
      O => rx_cdrlock_counter_0(15)
    );
\rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__2_n_4\,
      O => rx_cdrlock_counter_0(16)
    );
\rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__3_n_7\,
      O => rx_cdrlock_counter_0(17)
    );
\rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__3_n_6\,
      O => rx_cdrlock_counter_0(18)
    );
\rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__3_n_5\,
      O => rx_cdrlock_counter_0(19)
    );
\rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlock_counter0_carry_n_7,
      O => rx_cdrlock_counter_0(1)
    );
\rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__3_n_4\,
      O => rx_cdrlock_counter_0(20)
    );
\rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__4_n_7\,
      O => rx_cdrlock_counter_0(21)
    );
\rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__4_n_6\,
      O => rx_cdrlock_counter_0(22)
    );
\rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__4_n_5\,
      O => rx_cdrlock_counter_0(23)
    );
\rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__4_n_4\,
      O => rx_cdrlock_counter_0(24)
    );
\rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__5_n_7\,
      O => rx_cdrlock_counter_0(25)
    );
\rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__5_n_6\,
      O => rx_cdrlock_counter_0(26)
    );
\rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__5_n_5\,
      O => rx_cdrlock_counter_0(27)
    );
\rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__5_n_4\,
      O => rx_cdrlock_counter_0(28)
    );
\rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__6_n_7\,
      O => rx_cdrlock_counter_0(29)
    );
\rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlock_counter0_carry_n_6,
      O => rx_cdrlock_counter_0(2)
    );
\rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__6_n_6\,
      O => rx_cdrlock_counter_0(30)
    );
\rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__6_n_5\,
      O => rx_cdrlock_counter_0(31)
    );
\rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => rx_cdrlock_counter(10),
      I1 => rx_cdrlock_counter(11),
      I2 => rx_cdrlock_counter(8),
      I3 => rx_cdrlock_counter(9),
      I4 => \rx_cdrlock_counter[31]_i_6_n_0\,
      O => \rx_cdrlock_counter[31]_i_2_n_0\
    );
\rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(2),
      I1 => rx_cdrlock_counter(3),
      I2 => rx_cdrlock_counter(0),
      I3 => rx_cdrlock_counter(1),
      I4 => \rx_cdrlock_counter[31]_i_7_n_0\,
      O => \rx_cdrlock_counter[31]_i_3_n_0\
    );
\rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(26),
      I1 => rx_cdrlock_counter(27),
      I2 => rx_cdrlock_counter(24),
      I3 => rx_cdrlock_counter(25),
      I4 => \rx_cdrlock_counter[31]_i_8_n_0\,
      O => \rx_cdrlock_counter[31]_i_4_n_0\
    );
\rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => rx_cdrlock_counter(18),
      I1 => rx_cdrlock_counter(19),
      I2 => rx_cdrlock_counter(16),
      I3 => rx_cdrlock_counter(17),
      I4 => \rx_cdrlock_counter[31]_i_9_n_0\,
      O => \rx_cdrlock_counter[31]_i_5_n_0\
    );
\rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => rx_cdrlock_counter(13),
      I1 => rx_cdrlock_counter(12),
      I2 => rx_cdrlock_counter(14),
      I3 => rx_cdrlock_counter(15),
      O => \rx_cdrlock_counter[31]_i_6_n_0\
    );
\rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rx_cdrlock_counter(5),
      I1 => rx_cdrlock_counter(4),
      I2 => rx_cdrlock_counter(7),
      I3 => rx_cdrlock_counter(6),
      O => \rx_cdrlock_counter[31]_i_7_n_0\
    );
\rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(29),
      I1 => rx_cdrlock_counter(28),
      I2 => rx_cdrlock_counter(31),
      I3 => rx_cdrlock_counter(30),
      O => \rx_cdrlock_counter[31]_i_8_n_0\
    );
\rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_cdrlock_counter(21),
      I1 => rx_cdrlock_counter(20),
      I2 => rx_cdrlock_counter(23),
      I3 => rx_cdrlock_counter(22),
      O => \rx_cdrlock_counter[31]_i_9_n_0\
    );
\rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlock_counter0_carry_n_5,
      O => rx_cdrlock_counter_0(3)
    );
\rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => rx_cdrlock_counter0_carry_n_4,
      O => rx_cdrlock_counter_0(4)
    );
\rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__0_n_7\,
      O => rx_cdrlock_counter_0(5)
    );
\rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__0_n_6\,
      O => rx_cdrlock_counter_0(6)
    );
\rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__0_n_5\,
      O => rx_cdrlock_counter_0(7)
    );
\rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__0_n_4\,
      O => rx_cdrlock_counter_0(8)
    );
\rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \rx_cdrlock_counter0_carry__1_n_7\,
      O => rx_cdrlock_counter_0(9)
    );
\rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \rx_cdrlock_counter[0]_i_1_n_0\,
      Q => rx_cdrlock_counter(0),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(10),
      Q => rx_cdrlock_counter(10),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(11),
      Q => rx_cdrlock_counter(11),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(12),
      Q => rx_cdrlock_counter(12),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(13),
      Q => rx_cdrlock_counter(13),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(14),
      Q => rx_cdrlock_counter(14),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(15),
      Q => rx_cdrlock_counter(15),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(16),
      Q => rx_cdrlock_counter(16),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(17),
      Q => rx_cdrlock_counter(17),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(18),
      Q => rx_cdrlock_counter(18),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(19),
      Q => rx_cdrlock_counter(19),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(1),
      Q => rx_cdrlock_counter(1),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(20),
      Q => rx_cdrlock_counter(20),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(21),
      Q => rx_cdrlock_counter(21),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(22),
      Q => rx_cdrlock_counter(22),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(23),
      Q => rx_cdrlock_counter(23),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(24),
      Q => rx_cdrlock_counter(24),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(25),
      Q => rx_cdrlock_counter(25),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(26),
      Q => rx_cdrlock_counter(26),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(27),
      Q => rx_cdrlock_counter(27),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(28),
      Q => rx_cdrlock_counter(28),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(29),
      Q => rx_cdrlock_counter(29),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(2),
      Q => rx_cdrlock_counter(2),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(30),
      Q => rx_cdrlock_counter(30),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(31),
      Q => rx_cdrlock_counter(31),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(3),
      Q => rx_cdrlock_counter(3),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(4),
      Q => rx_cdrlock_counter(4),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(5),
      Q => rx_cdrlock_counter(5),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(6),
      Q => rx_cdrlock_counter(6),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(7),
      Q => rx_cdrlock_counter(7),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(8),
      Q => rx_cdrlock_counter(8),
      R => \^sr\(0)
    );
\rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlock_counter_0(9),
      Q => rx_cdrlock_counter(9),
      R => \^sr\(0)
    );
rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \rx_cdrlock_counter[31]_i_2_n_0\,
      I1 => \rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \rx_cdrlock_counter[31]_i_4_n_0\,
      I3 => \rx_cdrlock_counter[31]_i_5_n_0\,
      I4 => \^rx_clk_locked_i\,
      O => rx_cdrlocked_i_1_n_0
    );
rx_cdrlocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => rx_cdrlocked_i_1_n_0,
      Q => \^rx_clk_locked_i\,
      R => \^sr\(0)
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFFFFFE0000000"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => rx_fsm_reset_done_int,
      I2 => rx_state(7),
      I3 => rx_fsm_reset_done_int_i_2_n_0,
      I4 => rx_fsm_reset_done_int_i_3_n_0,
      I5 => rx_fsm_reset_done_int,
      O => rx_fsm_reset_done_int_i_1_n_0
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(3),
      I2 => rx_state(2),
      I3 => rx_state(1),
      O => rx_fsm_reset_done_int_i_2_n_0
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(0),
      I2 => rx_state(7),
      I3 => rx_state(6),
      O => rx_fsm_reset_done_int_i_3_n_0
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => AR(0),
      D => rx_fsm_reset_done_int_i_1_n_0,
      Q => rx_fsm_reset_done_int
    );
\rx_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^rx_clk_locked_i\,
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => \rx_state[7]_i_3_n_0\,
      O => \rx_state[0]_i_2_n_0\
    );
\rx_state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0B000800"
    )
        port map (
      I0 => time_tlock_max,
      I1 => rx_state(3),
      I2 => rx_state(4),
      I3 => \rx_state[4]_i_4_n_0\,
      I4 => init_wait_done_reg_n_0,
      I5 => \rx_state[0]_i_8_n_0\,
      O => \rx_state[0]_i_5_n_0\
    );
\rx_state[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22220000F2220000"
    )
        port map (
      I0 => \rx_state[7]_i_3_n_0\,
      I1 => \rx_state[1]_i_3_n_0\,
      I2 => \rx_state[4]_i_2_n_0\,
      I3 => \rx_state[1]_i_7_n_0\,
      I4 => rx_state(0),
      I5 => time_out_1us_reg_n_0,
      O => \rx_state[0]_i_6_n_0\
    );
\rx_state[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(7),
      O => \rx_state[0]_i_7_n_0\
    );
\rx_state[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8000088880000"
    )
        port map (
      I0 => \rx_state[1]_i_6_n_0\,
      I1 => rx_state(4),
      I2 => \rx_state[1]_i_5_n_0\,
      I3 => rx_state(2),
      I4 => time_out_2ms_reg_n_0,
      I5 => \rx_state[0]_i_7_n_0\,
      O => \rx_state[0]_i_8_n_0\
    );
\rx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000022220000"
    )
        port map (
      I0 => \rx_state[1]_i_5_n_0\,
      I1 => \^rx_clk_locked_i\,
      I2 => \rx_state[1]_i_6_n_0\,
      I3 => time_out_1us_reg_n_0,
      I4 => rx_state(0),
      I5 => \rx_state[1]_i_7_n_0\,
      O => \rx_state[1]_i_2_n_0\
    );
\rx_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rx_clk_locked_i\,
      I1 => rx_state(2),
      O => \rx_state[1]_i_3_n_0\
    );
\rx_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(6),
      I2 => rx_state(3),
      I3 => rx_state(4),
      I4 => rx_state(1),
      O => \rx_state[1]_i_5_n_0\
    );
\rx_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(2),
      I2 => rx_state(5),
      I3 => rx_state(6),
      I4 => rx_state(7),
      O => \rx_state[1]_i_6_n_0\
    );
\rx_state[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(4),
      O => \rx_state[1]_i_7_n_0\
    );
\rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040004000"
    )
        port map (
      I0 => rx_state(7),
      I1 => \^rx_clk_locked_i\,
      I2 => \rx_state[7]_i_3_n_0\,
      I3 => rx_state(2),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \rx_state[3]_i_2_n_0\
    );
\rx_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(6),
      I1 => rx_state(5),
      I2 => rx_state(2),
      I3 => rx_state(1),
      O => \rx_state[4]_i_2_n_0\
    );
\rx_state[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rx_state(7),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => rx_state(5),
      I5 => rx_state(6),
      O => \rx_state[4]_i_4_n_0\
    );
\rx_state[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(5),
      O => \rx_state[6]_i_2_n_0\
    );
\rx_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(4),
      O => \rx_state[6]_i_3_n_0\
    );
\rx_state[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0002"
    )
        port map (
      I0 => \rx_state[7]_i_3_n_0\,
      I1 => rx_state(7),
      I2 => rx_state(0),
      I3 => rx_state(1),
      I4 => \rx_state[7]_i_4_n_0\,
      O => \rx_state__0\
    );
\rx_state[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rx_state[7]_i_5_n_0\,
      I1 => rx_state(7),
      I2 => rx_state(6),
      O => \rx_state[7]_i_2_n_0\
    );
\rx_state[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rx_state(4),
      I1 => rx_state(3),
      I2 => rx_state(6),
      I3 => rx_state(5),
      O => \rx_state[7]_i_3_n_0\
    );
\rx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203033F02020202"
    )
        port map (
      I0 => \rx_state[7]_i_6_n_0\,
      I1 => rx_state(7),
      I2 => rx_state(0),
      I3 => rx_state(4),
      I4 => rx_state(3),
      I5 => \rx_state[4]_i_2_n_0\,
      O => \rx_state[7]_i_4_n_0\
    );
\rx_state[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFAFAEA00"
    )
        port map (
      I0 => rx_state(5),
      I1 => rx_state(1),
      I2 => rx_state(3),
      I3 => rx_state(0),
      I4 => rx_state(2),
      I5 => rx_state(4),
      O => \rx_state[7]_i_5_n_0\
    );
\rx_state[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010003"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(2),
      I2 => rx_state(4),
      I3 => rx_state(3),
      I4 => rx_state(6),
      I5 => rx_state(5),
      O => \rx_state[7]_i_6_n_0\
    );
\rx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_rxresetdone_n_3,
      Q => rx_state(0)
    );
\rx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_plllock_n_2,
      Q => rx_state(1)
    );
\rx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_plllock_n_1,
      Q => rx_state(2)
    );
\rx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_rxresetdone_n_2,
      Q => rx_state(3)
    );
\rx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_rxresetdone_n_1,
      Q => rx_state(4)
    );
\rx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_rxresetdone_n_0,
      Q => rx_state(5)
    );
\rx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => u_rst_sync_time_out_wait_bypass_n_1,
      Q => rx_state(6)
    );
\rx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \rx_state__0\,
      CLR => AR(0),
      D => \rx_state[7]_i_2_n_0\,
      Q => rx_state(7)
    );
time_out_1us_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => time_out_1us_reg_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_1us_i_3_n_0,
      I3 => reset_time_out_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(4),
      I3 => time_out_counter_reg(3),
      I4 => time_out_1us_i_4_n_0,
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => time_out_1us_i_5_n_0,
      I1 => time_out_1us_i_6_n_0,
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(2),
      I5 => time_out_counter_reg(11),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(14),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(7),
      O => time_out_1us_i_6_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => '0'
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \time_out_counter[0]_i_5_n_0\,
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(18),
      I5 => \time_out_counter[0]_i_6_n_0\,
      O => time_out_2ms
    );
\time_out_counter[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(8),
      O => \time_out_counter[0]_i_5_n_0\
    );
\time_out_counter[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \time_out_counter[0]_i_7_n_0\,
      I1 => \time_out_counter[0]_i_8_n_0\,
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(12),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(14),
      O => \time_out_counter[0]_i_6_n_0\
    );
\time_out_counter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      O => \time_out_counter[0]_i_7_n_0\
    );
\time_out_counter[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(4),
      O => \time_out_counter[0]_i_8_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4__0_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => time_out_wait_bypass_i_5_n_0,
      I1 => time_out_wait_bypass_i_6_n_0,
      I2 => wait_bypass_count_reg(1),
      I3 => wait_bypass_count_reg(8),
      I4 => wait_bypass_count_reg(0),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => wait_bypass_count_reg(2),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(4),
      I3 => wait_bypass_count_reg(10),
      I4 => wait_bypass_count_reg(6),
      I5 => wait_bypass_count_reg(11),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(5),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(7),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_1,
      D => u_rst_sync_rx_fsm_reset_done_n_2,
      Q => time_out_wait_bypass,
      R => u_rst_sync_run_phase_align_n_0
    );
time_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAEE"
    )
        port map (
      I0 => time_tlock_max,
      I1 => check_tlock_max_reg_n_0,
      I2 => time_tlock_max_i_2_n_0,
      I3 => time_tlock_max_i_3_n_0,
      I4 => reset_time_out_reg_n_0,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(15),
      I4 => time_out_counter_reg(16),
      O => time_tlock_max_i_2_n_0
    );
time_tlock_max_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(9),
      I3 => time_tlock_max_i_4_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010FFFFFF"
    )
        port map (
      I0 => time_tlock_max_i_5_n_0,
      I1 => time_out_counter_reg(5),
      I2 => time_tlock_max_i_6_n_0,
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(8),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(3),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(4),
      O => time_tlock_max_i_6_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => '0'
    );
u_rst_sync_mmcm_lock: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21\
     port map (
      init_clk => init_clk,
      \out\(3) => rx_state(7),
      \out\(2 downto 1) => rx_state(4 downto 3),
      \out\(0) => rx_state(0),
      reset_time_out_reg => u_rst_sync_mmcm_lock_n_2,
      \rx_state_reg[3]\ => u_rst_sync_mmcm_lock_n_1,
      \rx_state_reg[4]\ => u_rst_sync_mmcm_lock_n_0,
      \rx_state_reg[6]\ => \rx_state[4]_i_2_n_0\,
      \rx_state_reg[7]\ => \rx_state[4]_i_4_n_0\,
      time_out_1us_reg => time_out_1us_reg_n_0,
      time_tlock_max => time_tlock_max
    );
u_rst_sync_plllock: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22\
     port map (
      D(1) => u_rst_sync_plllock_n_1,
      D(0) => u_rst_sync_plllock_n_2,
      init_clk => init_clk,
      \out\ => \out\,
      reset_time_out => reset_time_out,
      reset_time_out_reg => u_rst_sync_plllock_n_0,
      reset_time_out_reg_0 => reset_time_out_reg_n_0,
      rx_cdrlocked_reg => \^rx_clk_locked_i\,
      rx_cdrlocked_reg_0 => \rx_state[1]_i_2_n_0\,
      rx_cdrlocked_reg_1 => \rx_state[1]_i_3_n_0\,
      \rx_state_reg[3]\ => u_rst_sync_mmcm_lock_n_2,
      \rx_state_reg[4]\ => \rx_state[7]_i_3_n_0\,
      \rx_state_reg[7]\(4) => rx_state(7),
      \rx_state_reg[7]\(3) => rx_state(5),
      \rx_state_reg[7]\(2 downto 0) => rx_state(2 downto 0),
      stg5_reg_0 => u_rst_sync_rxresetdone_n_4,
      time_out_2ms_reg => time_out_2ms_reg_n_0
    );
u_rst_sync_run_phase_align: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23\
     port map (
      in0 => run_phase_alignment_int_reg_n_0,
      rx_cdrlocked_reg => rx_cdrlocked_reg_0,
      time_out_wait_bypass_reg => u_rst_sync_run_phase_align_n_0
    );
u_rst_sync_rx_fsm_reset_done: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24\
     port map (
      \out\ => time_out_wait_bypass,
      rx_cdrlocked_reg => rx_cdrlocked_reg_0,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int,
      time_out_wait_bypass_reg => u_rst_sync_rx_fsm_reset_done_n_1,
      time_out_wait_bypass_reg_0 => u_rst_sync_rx_fsm_reset_done_n_2,
      \wait_bypass_count_reg[12]\ => u_rst_sync_rx_fsm_reset_done_n_0,
      \wait_bypass_count_reg[1]\ => time_out_wait_bypass_i_4_n_0
    );
u_rst_sync_rx_reset: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_25
     port map (
      in0 => in0,
      rx_cdrlocked_reg => rx_cdrlocked_reg_0,
      rx_reset_r3 => rx_reset_r3
    );
u_rst_sync_rxresetdone: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26\
     port map (
      D(3) => u_rst_sync_rxresetdone_n_0,
      D(2) => u_rst_sync_rxresetdone_n_1,
      D(1) => u_rst_sync_rxresetdone_n_2,
      D(0) => u_rst_sync_rxresetdone_n_3,
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      init_clk => init_clk,
      \out\(7 downto 0) => rx_state(7 downto 0),
      reset_time_out_reg => u_rst_sync_rxresetdone_n_4,
      rx_cdrlocked_reg => \rx_state[0]_i_2_n_0\,
      \rx_state_reg[6]\ => \rx_state[4]_i_2_n_0\,
      \rx_state_reg[7]\ => u_rst_sync_mmcm_lock_n_0,
      \rx_state_reg[7]_0\ => \rx_state[3]_i_2_n_0\,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0,
      stg5_reg_1 => u_rst_sync_mmcm_lock_n_1,
      time_out_2ms_reg => time_out_2ms_reg_n_0,
      time_tlock_max_reg => \rx_state[0]_i_5_n_0\
    );
u_rst_sync_system_reset: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_27
     port map (
      FABRIC_PCS_RESET_reg => u_rst_sync_system_reset_n_0,
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      rx_cdrlocked_reg => rx_cdrlocked_reg_0,
      rx_reset_r3 => rx_reset_r3
    );
u_rst_sync_time_out_wait_bypass: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28\
     port map (
      D(0) => u_rst_sync_time_out_wait_bypass_n_1,
      init_clk => init_clk,
      \out\ => time_out_wait_bypass,
      \rx_state_reg[0]\ => u_rst_sync_time_out_wait_bypass_n_0,
      \rx_state_reg[0]_0\ => \rx_state[0]_i_6_n_0\,
      \rx_state_reg[0]_1\ => \rx_state[0]_i_7_n_0\,
      \rx_state_reg[2]\ => \rx_state[6]_i_3_n_0\,
      \rx_state_reg[3]\ => \rx_state[6]_i_2_n_0\,
      \rx_state_reg[7]\(2 downto 1) => rx_state(7 downto 6),
      \rx_state_reg[7]\(0) => rx_state(0)
    );
\wait_bypass_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[0]_i_2_n_7\,
      Q => wait_bypass_count_reg(0),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_2_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_2_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_2_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_2_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_2_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_3_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[0]_i_2_n_6\,
      Q => wait_bypass_count_reg(1),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[0]_i_2_n_5\,
      Q => wait_bypass_count_reg(2),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[0]_i_2_n_4\,
      Q => wait_bypass_count_reg(3),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_2_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => u_rst_sync_run_phase_align_n_0
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rx_cdrlocked_reg_0,
      CE => u_rst_sync_rx_fsm_reset_done_n_0,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => u_rst_sync_run_phase_align_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC is
  port (
    reset_lanes_rx : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    RX_SRC_RDY_N_reg_inv : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    align_r_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    RX_SYSTEM_RESET_reg_0 : in STD_LOGIC;
    rx_hard_err_i : in STD_LOGIC;
    lane_up_flop_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC is
begin
simplex_rx_channel_err_detect_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT
     port map (
      \out\ => \out\,
      rx_hard_err => rx_hard_err,
      rx_hard_err_i => rx_hard_err_i
    );
simplex_rx_channel_init_sm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      RX_SRC_RDY_N_reg_inv => RX_SRC_RDY_N_reg_inv,
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      RX_SYSTEM_RESET_reg_0 => RX_SYSTEM_RESET_reg_0,
      align_r_reg => align_r_reg,
      lane_up_flop_i => lane_up_flop_i,
      \out\ => \out\,
      remote_ready_i => remote_ready_i,
      reset_lanes_rx => reset_lanes_rx,
      rx_channel_up => rx_channel_up,
      rx_pe_data_v_i => rx_pe_data_v_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM is
  port (
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    \rx_lane_up[0]\ : out STD_LOGIC;
    rxreset_for_lanes_q_reg : out STD_LOGIC;
    rx_enable_err_detect_i : out STD_LOGIC;
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    HLD_POLARITY_OUT_reg : in STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    RX_SYSTEM_RESET_reg_0 : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_rx : in STD_LOGIC;
    reset_lanes_flop_0_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r_i_2_n_0 : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rxreset_for_lanes_q_reg\ : STD_LOGIC;
  signal \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\ : STD_LOGIC;
  signal \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_1\ : STD_LOGIC;
  signal u_cdc_rx_neg_r2_n_0 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of check_polarity_r_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair120";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute SOFT_HLUTNM of polarity_r_i_2 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of ready_r_i_3 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair121";
begin
  Q(0) <= \^q\(0);
  rxreset_for_lanes_q_reg <= \^rxreset_for_lanes_q_reg\;
  s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg <= \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\;
  s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 <= \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_0\;
  s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_1 <= \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_1\;
RX_ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => ready_r,
      Q => rx_enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => \out\,
      D => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000888800F0"
    )
        port map (
      I0 => polarity_r_i_2_n_0,
      I1 => rx_lossofsync_i,
      I2 => align_r_i_2_n_0,
      I3 => reset_lanes_flop_0_i,
      I4 => align_r,
      I5 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => begin_r,
      I1 => \^rxreset_for_lanes_q_reg\,
      I2 => ready_r,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAAAA9"
    )
        port map (
      I0 => ready_r,
      I1 => \^rxreset_for_lanes_q_reg\,
      I2 => begin_r,
      I3 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      I4 => align_r,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEEEFFFFEEEE10"
    )
        port map (
      I0 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      I1 => align_r,
      I2 => rx_lossofsync_i,
      I3 => begin_r,
      I4 => \^rxreset_for_lanes_q_reg\,
      I5 => reset_lanes_rx,
      O => begin_r_i_2_n_0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      I2 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_1\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_1\,
      R => RX_SYSTEM_RESET_reg
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      I3 => \^q\(0),
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_0_in(3),
      Q => \^q\(0),
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => ready_r,
      Q => \rx_lane_up[0]\,
      R => RX_SYSTEM_RESET_reg
    );
polarity_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => reset_lanes_rx,
      I1 => \^rxreset_for_lanes_q_reg\,
      I2 => begin_r,
      I3 => ready_r,
      O => polarity_r_i_2_n_0
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_polarity_c,
      Q => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_0\,
      I1 => rx_polarity_dlyd_i,
      I2 => \^rxreset_for_lanes_q_reg\,
      I3 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => RX_SYSTEM_RESET_reg
    );
ready_r_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => begin_r,
      I1 => \^rxreset_for_lanes_q_reg\,
      I2 => reset_lanes_rx,
      O => ready_r_i_3_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => RX_SYSTEM_RESET_reg_0,
      Q => reset_count_r,
      R => '0'
    );
rst_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000006060206"
    )
        port map (
      I0 => begin_r,
      I1 => \^rxreset_for_lanes_q_reg\,
      I2 => ready_r,
      I3 => \^q\(0),
      I4 => reset_lanes_rx,
      I5 => rst_r_i_2_n_0,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      I1 => align_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_rst_c,
      Q => \^rxreset_for_lanes_q_reg\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_cdc_rx_neg_r2_n_0,
      Q => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_0\,
      R => '0'
    );
u_cdc_hld_polarity: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync
     port map (
      HLD_POLARITY_OUT_reg => HLD_POLARITY_OUT_reg,
      align_r => align_r,
      begin_r_reg => ready_r_i_3_n_0,
      next_polarity_c => next_polarity_c,
      next_ready_c => next_ready_c,
      \out\ => \out\,
      polarity_r_reg => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg\,
      ready_r => ready_r,
      reset_lanes_flop_0_i => polarity_r_i_2_n_0,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i
    );
u_cdc_rx_neg_r2: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_4
     port map (
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      \out\ => \out\,
      polarity_val_i => polarity_val_i,
      prev_rx_polarity_r => prev_rx_polarity_r,
      rx_polarity_r_reg => u_cdc_rx_neg_r2_n_0,
      rx_polarity_r_reg_0 => \^s_level_out_d1_zynqdesign_optolink_0_0_cdc_to_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_CHANNEL_UP_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM is
begin
simplex_rx_stream_datapath_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH
     port map (
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      RX_CHANNEL_UP_reg => RX_CHANNEL_UP_reg,
      SR(0) => SR(0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC is
  port (
    gen_na_idles_i : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC;
    periodic_cb_to_ll : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    \TX_DATA_reg[63]\ : out STD_LOGIC;
    R0 : out STD_LOGIC;
    txdata_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_channel_up : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    cb_seq_progress_r20 : out STD_LOGIC;
    TX_SYSTEM_RESET_reg : in STD_LOGIC;
    lane_up_flop_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_ch_bond_int_reg : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    Q : in STD_LOGIC;
    \TX_PE_DATA_reg[48]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_cc_i : in STD_LOGIC;
    gen_periodic_cb_i : in STD_LOGIC;
    \count_13d_srl_r_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cb_seq_progress_r : in STD_LOGIC;
    TX_SYSTEM_RESET_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC is
  signal \^r0\ : STD_LOGIC;
  signal firstCC0 : STD_LOGIC;
  signal \^gen_ch_bond_i\ : STD_LOGIC;
begin
  R0 <= \^r0\;
  gen_ch_bond_i <= \^gen_ch_bond_i\;
simplex_tx_ch_bond_code_gen_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN
     port map (
      Q => Q,
      TX_SYSTEM_RESET_reg => TX_SYSTEM_RESET_reg,
      cb_seq_progress_r => cb_seq_progress_r,
      cb_seq_progress_r20 => cb_seq_progress_r20,
      \counter2_r_reg[6]\ => \^r0\,
      firstCC0 => firstCC0,
      gen_ch_bond_i => \^gen_ch_bond_i\,
      \out\ => \out\,
      periodic_cb_to_ll => periodic_cb_to_ll,
      reset2fg => reset2fg,
      txdatavalid_i => txdatavalid_i
    );
simplex_tx_channel_init_sm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM
     port map (
      DO_CC_reg => \^r0\,
      E(0) => E(0),
      \TX_DATA_reg[63]\ => \TX_DATA_reg[63]\,
      \TX_PE_DATA_reg[48]\(1 downto 0) => \TX_PE_DATA_reg[48]\(1 downto 0),
      TX_SYSTEM_RESET_reg => TX_SYSTEM_RESET_reg,
      TX_SYSTEM_RESET_reg_0 => TX_SYSTEM_RESET_reg_0,
      \count_13d_srl_r_reg[11]\(0) => \count_13d_srl_r_reg[11]\(0),
      firstCC0 => firstCC0,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => \^gen_ch_bond_i\,
      gen_ch_bond_int_reg => gen_ch_bond_int_reg,
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => gen_periodic_cb_i,
      lane_up_flop_i => lane_up_flop_i,
      \out\ => \out\,
      tx_channel_up => tx_channel_up,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdata_c(1 downto 0) => txdata_c(1 downto 0),
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM is
  port (
    tx_lane_up : out STD_LOGIC;
    GEN_NA_IDLES_reg : out STD_LOGIC;
    TX_FSM_RESETDONE_reg : in STD_LOGIC;
    TX_SYSTEM_RESET_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM is
  signal count_done_for_lane_ready : STD_LOGIC;
  signal counter2_r : STD_LOGIC;
  signal \counter2_r[11]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[11]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[11]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[11]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[15]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[19]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[19]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[19]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[19]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[23]_i_6_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[3]_i_5_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \counter2_r[7]_i_5_n_0\ : STD_LOGIC;
  signal counter2_r_reg : STD_LOGIC_VECTOR ( 0 to 23 );
  signal \counter2_r_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[23]_i_2_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \counter2_r_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal lane_up_flop_i_i_2_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_3_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_4_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_5_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_6_n_0 : STD_LOGIC;
  signal lane_up_flop_i_i_7_n_0 : STD_LOGIC;
  signal \^tx_lane_up\ : STD_LOGIC;
  signal \NLW_counter2_r_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
begin
  tx_lane_up <= \^tx_lane_up\;
GEN_NA_IDLES_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_lane_up\,
      O => GEN_NA_IDLES_reg
    );
\counter2_r[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(8),
      O => \counter2_r[11]_i_2_n_0\
    );
\counter2_r[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(9),
      O => \counter2_r[11]_i_3_n_0\
    );
\counter2_r[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(10),
      O => \counter2_r[11]_i_4_n_0\
    );
\counter2_r[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(11),
      O => \counter2_r[11]_i_5_n_0\
    );
\counter2_r[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(12),
      O => \counter2_r[15]_i_2_n_0\
    );
\counter2_r[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(13),
      O => \counter2_r[15]_i_3_n_0\
    );
\counter2_r[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(14),
      O => \counter2_r[15]_i_4_n_0\
    );
\counter2_r[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(15),
      O => \counter2_r[15]_i_5_n_0\
    );
\counter2_r[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(16),
      O => \counter2_r[19]_i_2_n_0\
    );
\counter2_r[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(17),
      O => \counter2_r[19]_i_3_n_0\
    );
\counter2_r[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(18),
      O => \counter2_r[19]_i_4_n_0\
    );
\counter2_r[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(19),
      O => \counter2_r[19]_i_5_n_0\
    );
\counter2_r[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(20),
      O => \counter2_r[23]_i_3_n_0\
    );
\counter2_r[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(21),
      O => \counter2_r[23]_i_4_n_0\
    );
\counter2_r[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(22),
      O => \counter2_r[23]_i_5_n_0\
    );
\counter2_r[23]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(23),
      O => \counter2_r[23]_i_6_n_0\
    );
\counter2_r[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(0),
      O => \counter2_r[3]_i_2_n_0\
    );
\counter2_r[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(1),
      O => \counter2_r[3]_i_3_n_0\
    );
\counter2_r[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(2),
      O => \counter2_r[3]_i_4_n_0\
    );
\counter2_r[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(3),
      O => \counter2_r[3]_i_5_n_0\
    );
\counter2_r[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(4),
      O => \counter2_r[7]_i_2_n_0\
    );
\counter2_r[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(5),
      O => \counter2_r[7]_i_3_n_0\
    );
\counter2_r[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(6),
      O => \counter2_r[7]_i_4_n_0\
    );
\counter2_r[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter2_r_reg(7),
      O => \counter2_r[7]_i_5_n_0\
    );
\counter2_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[3]_i_1_n_4\,
      Q => counter2_r_reg(0),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[11]_i_1_n_6\,
      Q => counter2_r_reg(10),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[11]_i_1_n_7\,
      Q => counter2_r_reg(11),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r_reg[15]_i_1_n_0\,
      CO(3) => \counter2_r_reg[11]_i_1_n_0\,
      CO(2) => \counter2_r_reg[11]_i_1_n_1\,
      CO(1) => \counter2_r_reg[11]_i_1_n_2\,
      CO(0) => \counter2_r_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \counter2_r_reg[11]_i_1_n_4\,
      O(2) => \counter2_r_reg[11]_i_1_n_5\,
      O(1) => \counter2_r_reg[11]_i_1_n_6\,
      O(0) => \counter2_r_reg[11]_i_1_n_7\,
      S(3) => \counter2_r[11]_i_2_n_0\,
      S(2) => \counter2_r[11]_i_3_n_0\,
      S(1) => \counter2_r[11]_i_4_n_0\,
      S(0) => \counter2_r[11]_i_5_n_0\
    );
\counter2_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_4\,
      Q => counter2_r_reg(12),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_5\,
      Q => counter2_r_reg(13),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_6\,
      Q => counter2_r_reg(14),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[15]_i_1_n_7\,
      Q => counter2_r_reg(15),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r_reg[19]_i_1_n_0\,
      CO(3) => \counter2_r_reg[15]_i_1_n_0\,
      CO(2) => \counter2_r_reg[15]_i_1_n_1\,
      CO(1) => \counter2_r_reg[15]_i_1_n_2\,
      CO(0) => \counter2_r_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \counter2_r_reg[15]_i_1_n_4\,
      O(2) => \counter2_r_reg[15]_i_1_n_5\,
      O(1) => \counter2_r_reg[15]_i_1_n_6\,
      O(0) => \counter2_r_reg[15]_i_1_n_7\,
      S(3) => \counter2_r[15]_i_2_n_0\,
      S(2) => \counter2_r[15]_i_3_n_0\,
      S(1) => \counter2_r[15]_i_4_n_0\,
      S(0) => \counter2_r[15]_i_5_n_0\
    );
\counter2_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[19]_i_1_n_4\,
      Q => counter2_r_reg(16),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[19]_i_1_n_5\,
      Q => counter2_r_reg(17),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[19]_i_1_n_6\,
      Q => counter2_r_reg(18),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[19]_i_1_n_7\,
      Q => counter2_r_reg(19),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r_reg[23]_i_2_n_0\,
      CO(3) => \counter2_r_reg[19]_i_1_n_0\,
      CO(2) => \counter2_r_reg[19]_i_1_n_1\,
      CO(1) => \counter2_r_reg[19]_i_1_n_2\,
      CO(0) => \counter2_r_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \counter2_r_reg[19]_i_1_n_4\,
      O(2) => \counter2_r_reg[19]_i_1_n_5\,
      O(1) => \counter2_r_reg[19]_i_1_n_6\,
      O(0) => \counter2_r_reg[19]_i_1_n_7\,
      S(3) => \counter2_r[19]_i_2_n_0\,
      S(2) => \counter2_r[19]_i_3_n_0\,
      S(1) => \counter2_r[19]_i_4_n_0\,
      S(0) => \counter2_r[19]_i_5_n_0\
    );
\counter2_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[3]_i_1_n_5\,
      Q => counter2_r_reg(1),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_4\,
      Q => counter2_r_reg(20),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_5\,
      Q => counter2_r_reg(21),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_6\,
      Q => counter2_r_reg(22),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[23]_i_2_n_7\,
      Q => counter2_r_reg(23),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter2_r_reg[23]_i_2_n_0\,
      CO(2) => \counter2_r_reg[23]_i_2_n_1\,
      CO(1) => \counter2_r_reg[23]_i_2_n_2\,
      CO(0) => \counter2_r_reg[23]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \counter2_r_reg[23]_i_2_n_4\,
      O(2) => \counter2_r_reg[23]_i_2_n_5\,
      O(1) => \counter2_r_reg[23]_i_2_n_6\,
      O(0) => \counter2_r_reg[23]_i_2_n_7\,
      S(3) => \counter2_r[23]_i_3_n_0\,
      S(2) => \counter2_r[23]_i_4_n_0\,
      S(1) => \counter2_r[23]_i_5_n_0\,
      S(0) => \counter2_r[23]_i_6_n_0\
    );
\counter2_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[3]_i_1_n_6\,
      Q => counter2_r_reg(2),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[3]_i_1_n_7\,
      Q => counter2_r_reg(3),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r_reg[7]_i_1_n_0\,
      CO(3) => \NLW_counter2_r_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter2_r_reg[3]_i_1_n_1\,
      CO(1) => \counter2_r_reg[3]_i_1_n_2\,
      CO(0) => \counter2_r_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \counter2_r_reg[3]_i_1_n_4\,
      O(2) => \counter2_r_reg[3]_i_1_n_5\,
      O(1) => \counter2_r_reg[3]_i_1_n_6\,
      O(0) => \counter2_r_reg[3]_i_1_n_7\,
      S(3) => \counter2_r[3]_i_2_n_0\,
      S(2) => \counter2_r[3]_i_3_n_0\,
      S(1) => \counter2_r[3]_i_4_n_0\,
      S(0) => \counter2_r[3]_i_5_n_0\
    );
\counter2_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_4\,
      Q => counter2_r_reg(4),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_5\,
      Q => counter2_r_reg(5),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_6\,
      Q => counter2_r_reg(6),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[7]_i_1_n_7\,
      Q => counter2_r_reg(7),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter2_r_reg[11]_i_1_n_0\,
      CO(3) => \counter2_r_reg[7]_i_1_n_0\,
      CO(2) => \counter2_r_reg[7]_i_1_n_1\,
      CO(1) => \counter2_r_reg[7]_i_1_n_2\,
      CO(0) => \counter2_r_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \counter2_r_reg[7]_i_1_n_4\,
      O(2) => \counter2_r_reg[7]_i_1_n_5\,
      O(1) => \counter2_r_reg[7]_i_1_n_6\,
      O(0) => \counter2_r_reg[7]_i_1_n_7\,
      S(3) => \counter2_r[7]_i_2_n_0\,
      S(2) => \counter2_r[7]_i_3_n_0\,
      S(1) => \counter2_r[7]_i_4_n_0\,
      S(0) => \counter2_r[7]_i_5_n_0\
    );
\counter2_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[11]_i_1_n_4\,
      Q => counter2_r_reg(8),
      S => TX_SYSTEM_RESET_reg
    );
\counter2_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => counter2_r,
      D => \counter2_r_reg[11]_i_1_n_5\,
      Q => counter2_r_reg(9),
      S => TX_SYSTEM_RESET_reg
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => count_done_for_lane_ready,
      Q => \^tx_lane_up\,
      R => TX_SYSTEM_RESET_reg
    );
lane_up_flop_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lane_up_flop_i_i_2_n_0,
      O => count_done_for_lane_ready
    );
lane_up_flop_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lane_up_flop_i_i_3_n_0,
      I1 => lane_up_flop_i_i_4_n_0,
      I2 => counter2_r_reg(22),
      I3 => counter2_r_reg(23),
      I4 => counter2_r_reg(20),
      I5 => counter2_r_reg(21),
      O => lane_up_flop_i_i_2_n_0
    );
lane_up_flop_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lane_up_flop_i_i_5_n_0,
      I1 => counter2_r_reg(14),
      I2 => counter2_r_reg(15),
      I3 => counter2_r_reg(12),
      I4 => counter2_r_reg(13),
      I5 => lane_up_flop_i_i_6_n_0,
      O => lane_up_flop_i_i_3_n_0
    );
lane_up_flop_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(18),
      I1 => counter2_r_reg(19),
      I2 => counter2_r_reg(16),
      I3 => counter2_r_reg(17),
      O => lane_up_flop_i_i_4_n_0
    );
lane_up_flop_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(10),
      I1 => counter2_r_reg(11),
      I2 => counter2_r_reg(8),
      I3 => counter2_r_reg(9),
      O => lane_up_flop_i_i_5_n_0
    );
lane_up_flop_i_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => counter2_r_reg(5),
      I1 => counter2_r_reg(4),
      I2 => counter2_r_reg(7),
      I3 => counter2_r_reg(6),
      I4 => lane_up_flop_i_i_7_n_0,
      O => lane_up_flop_i_i_6_n_0
    );
lane_up_flop_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter2_r_reg(2),
      I1 => counter2_r_reg(3),
      I2 => counter2_r_reg(0),
      I3 => counter2_r_reg(1),
      O => lane_up_flop_i_i_7_n_0
    );
u_rst_sync_tx_resetdone: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_3
     port map (
      TX_FSM_RESETDONE_reg => TX_FSM_RESETDONE_reg,
      counter2_r => counter2_r,
      \counter2_r_reg[22]\ => lane_up_flop_i_i_2_n_0,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC;
    gen_periodic_cb_i : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC;
    cb_seq_progress_r : out STD_LOGIC;
    extend_cb_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    txdata_c : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \TX_DATA_reg[53]\ : out STD_LOGIC;
    tx_header_1_c : out STD_LOGIC;
    \TX_DATA_reg[62]\ : out STD_LOGIC;
    \TX_DATA_reg[61]\ : out STD_LOGIC;
    \TX_DATA_reg[60]\ : out STD_LOGIC;
    \TX_DATA_reg[59]\ : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    \TX_DATA_reg[59]_0\ : out STD_LOGIC;
    R0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    txdatavalid_i : in STD_LOGIC;
    cb_seq_progress_r20 : in STD_LOGIC;
    extend_cb_r_reg : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    DO_CC_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM is
  signal \^tx_data_reg[53]\ : STD_LOGIC;
  signal ll_valid_c : STD_LOGIC;
  signal \^tx_pe_data_v_i\ : STD_LOGIC;
begin
  \TX_DATA_reg[53]\ <= \^tx_data_reg[53]\;
  tx_pe_data_v_i <= \^tx_pe_data_v_i\;
simplex_tx_stream_control_sm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM
     port map (
      DO_CC_reg => DO_CC_reg,
      R0 => R0,
      \TX_DATA_reg[53]\ => \^tx_data_reg[53]\,
      \TX_DATA_reg[59]\ => \TX_DATA_reg[59]_0\,
      TX_HEADER_1_reg => gen_cc_i,
      TX_HEADER_1_reg_0 => gen_periodic_cb_i,
      TX_PE_DATA_V_reg => \^tx_pe_data_v_i\,
      cb_seq_progress_r => cb_seq_progress_r,
      cb_seq_progress_r20 => cb_seq_progress_r20,
      extend_cb_r => extend_cb_r,
      extend_cb_r_reg_0 => extend_cb_r_reg,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      ll_valid_c => ll_valid_c,
      \out\ => \out\,
      periodic_cb_to_ll => periodic_cb_to_ll,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_header_1_c => tx_header_1_c,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_stream_datapath_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH
     port map (
      Q(57 downto 0) => Q(57 downto 0),
      R0 => R0,
      \TX_DATA_reg[53]\ => \^tx_pe_data_v_i\,
      \TX_DATA_reg[59]\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[60]\ => \TX_DATA_reg[60]\,
      \TX_DATA_reg[61]\ => \TX_DATA_reg[61]\,
      \TX_DATA_reg[62]\ => \TX_DATA_reg[62]\,
      gen_ch_bond_int_reg => \^tx_data_reg[53]\,
      gen_na_idles_i => gen_na_idles_i,
      ll_valid_c => ll_valid_c,
      \out\ => \out\,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      txdata_c(1 downto 0) => txdata_c(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC is
  port (
    tx_sysreset_from_support : out STD_LOGIC;
    rx_sysreset_from_support : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC : entity is "ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC is
  signal RX_SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal TX_SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of debounce_gt_rst_r : signal is "{no}";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal rx_reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal tx_reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[0]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[1]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[2]\ : label is "{no}";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute shift_extract of \debounce_gt_rst_r_reg[3]\ : label is "{no}";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
RX_SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_reset_debounce_r(2),
      I1 => rx_reset_debounce_r(3),
      I2 => rx_reset_debounce_r(1),
      I3 => rx_reset_debounce_r(0),
      O => RX_SYSTEM_RESET0_n_0
    );
RX_SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => RX_SYSTEM_RESET0_n_0,
      Q => rx_sysreset_from_support,
      R => '0'
    );
TX_SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => tx_reset_debounce_r(2),
      I1 => tx_reset_debounce_r(3),
      I2 => tx_reset_debounce_r(1),
      I3 => tx_reset_debounce_r(0),
      O => TX_SYSTEM_RESET0_n_0
    );
TX_SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => TX_SYSTEM_RESET0_n_0,
      Q => tx_sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => stg5_reg_0(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => \out\,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => gt_reset_out,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(1),
      I3 => debounce_gt_rst_r(0),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\rx_reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg5_reg(0),
      Q => rx_reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\rx_reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_reset_debounce_r(0),
      Q => rx_reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\rx_reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_reset_debounce_r(1),
      Q => rx_reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\rx_reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_reset_debounce_r(2),
      Q => rx_reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
\tx_reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => tx_reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\tx_reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => tx_reset_debounce_r(0),
      Q => tx_reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\tx_reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => tx_reset_debounce_r(1),
      Q => tx_reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\tx_reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => tx_reset_debounce_r(2),
      Q => tx_reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_2
     port map (
      CLK => CLK,
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM is
  port (
    tx_fsm_resetdone_i : out STD_LOGIC;
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    gttxreset_t : out STD_LOGIC;
    mmcm_reset_i : out STD_LOGIC;
    gt_cpllreset_i : out STD_LOGIC;
    txuserrdy_t : out STD_LOGIC;
    mmcm_lock_sync_reg_0 : out STD_LOGIC;
    flag2_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    gt0_txresetdone_out : in STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    MMCM_RESET_reg_0 : in STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : in STD_LOGIC;
    ack_flag : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM : entity is "ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM is
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal CPLL_RESET_i_2_n_0 : STD_LOGIC;
  signal GTTXRESET_i_1_n_0 : STD_LOGIC;
  signal GTTXRESET_i_2_n_0 : STD_LOGIC;
  signal GTTXRESET_i_3_n_0 : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^gt_cpllreset_i\ : STD_LOGIC;
  signal \^gttxreset_t\ : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \init_wait_count_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done : STD_LOGIC;
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_r2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of mmcm_lock_r2 : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of mmcm_lock_r2 : signal is "{no}";
  signal mmcm_lock_sync : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync : signal is "true";
  attribute shift_extract of mmcm_lock_sync : signal is "{no}";
  signal mmcm_lock_sync1 : STD_LOGIC;
  attribute async_reg of mmcm_lock_sync1 : signal is "true";
  attribute shift_extract of mmcm_lock_sync1 : signal is "{no}";
  signal \^mmcm_reset_i\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted : STD_LOGIC;
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_i_2_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_2_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_0 : STD_LOGIC;
  signal \time_out_2ms_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_500us : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_1__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of tx_fsm_reset_done_int : signal is "true";
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int : STD_LOGIC;
  attribute RTL_KEEP of tx_seq_scramb_reset_int : signal is "true";
  signal tx_seq_scramb_reset_int_i_1_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_2_n_0 : STD_LOGIC;
  signal tx_seq_scramb_reset_int_i_3_n_0 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of tx_state : signal is "true";
  signal \tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state[4]_i_5_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_10_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_6_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_7_n_0\ : STD_LOGIC;
  signal \tx_state[5]_i_8_n_0\ : STD_LOGIC;
  signal \tx_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_state[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_state__0\ : STD_LOGIC;
  signal \^txuserrdy_t\ : STD_LOGIC;
  signal u_rst_sync_plllock_n_0 : STD_LOGIC;
  signal u_rst_sync_plllock_n_1 : STD_LOGIC;
  signal u_rst_sync_plllock_n_2 : STD_LOGIC;
  signal u_rst_sync_plllock_n_3 : STD_LOGIC;
  signal u_rst_sync_plllock_n_4 : STD_LOGIC;
  signal u_rst_sync_run_phase_align_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_0 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_1 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_2 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_3 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_4 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_5 : STD_LOGIC;
  signal u_rst_sync_time_out_wait_bypass_n_6 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_0 : STD_LOGIC;
  signal u_rst_sync_tx_fsm_rst_done_n_1 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_1 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_2 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_3 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_4 : STD_LOGIC;
  signal u_rst_sync_txresetdone_n_5 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_8_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_4\ : label is "soft_lutpair102";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of mmcm_lock_r2_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of mmcm_lock_r2_reg : label is "yes";
  attribute shift_extract of mmcm_lock_r2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync1_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync1_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync1_reg : label is "{no}";
  attribute ASYNC_REG_boolean of mmcm_lock_sync_reg : label is std.standard.true;
  attribute KEEP of mmcm_lock_sync_reg : label is "yes";
  attribute shift_extract of mmcm_lock_sync_reg : label is "{no}";
  attribute SOFT_HLUTNM of time_out_500us_i_2 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of time_out_500us_i_3 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \time_tlock_max_i_4__0\ : label is "soft_lutpair106";
  attribute KEEP of tx_fsm_reset_done_int_reg : label is "yes";
  attribute KEEP of tx_seq_scramb_reset_int_reg : label is "yes";
  attribute KEEP of \tx_state_reg[0]\ : label is "yes";
  attribute KEEP of \tx_state_reg[1]\ : label is "yes";
  attribute KEEP of \tx_state_reg[2]\ : label is "yes";
  attribute KEEP of \tx_state_reg[3]\ : label is "yes";
  attribute KEEP of \tx_state_reg[4]\ : label is "yes";
  attribute KEEP of \tx_state_reg[5]\ : label is "yes";
  attribute KEEP of \tx_state_reg[6]\ : label is "yes";
  attribute KEEP of \tx_state_reg[7]\ : label is "yes";
begin
  gt_cpllreset_i <= \^gt_cpllreset_i\;
  gttxreset_t <= \^gttxreset_t\;
  mmcm_reset_i <= \^mmcm_reset_i\;
  tx_fsm_resetdone_i <= tx_fsm_reset_done_int;
  txuserrdy_t <= \^txuserrdy_t\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF07000000"
    )
        port map (
      I0 => tx_state(0),
      I1 => pll_reset_asserted,
      I2 => tx_state(1),
      I3 => CPLL_RESET_i_2_n_0,
      I4 => pll_reset_asserted_i_2_n_0,
      I5 => \^gt_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      O => CPLL_RESET_i_2_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt_cpllreset_i\
    );
GTTXRESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFF00000010"
    )
        port map (
      I0 => GTTXRESET_i_2_n_0,
      I1 => GTTXRESET_i_3_n_0,
      I2 => tx_state(0),
      I3 => tx_state(2),
      I4 => tx_state(6),
      I5 => \^gttxreset_t\,
      O => GTTXRESET_i_1_n_0
    );
GTTXRESET_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(1),
      O => GTTXRESET_i_2_n_0
    );
GTTXRESET_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(4),
      I2 => tx_state(5),
      O => GTTXRESET_i_3_n_0
    );
GTTXRESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => GTTXRESET_i_1_n_0,
      Q => \^gttxreset_t\
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000015"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(6),
      I2 => tx_state(0),
      I3 => GTTXRESET_i_3_n_0,
      I4 => GTTXRESET_i_2_n_0,
      I5 => \^mmcm_reset_i\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset_i\
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDD00000008"
    )
        port map (
      I0 => pll_reset_asserted_i_2_n_0,
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \^txuserrdy_t\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      PRE => \dly_gt_rst_r_reg[18]\,
      Q => \^txuserrdy_t\
    );
clk_not_locked_i_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mmcm_reset_i\,
      I1 => \out\,
      O => mmcm_lock_sync_reg_0
    );
flag2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gt_cpllreset_i\,
      I1 => ack_flag,
      O => flag2_reg
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      O => \p_0_in__4\(0)
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \init_wait_count_reg__0\(0),
      I1 => \init_wait_count_reg__0\(1),
      O => \p_0_in__4\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \init_wait_count_reg__0\(2),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(1),
      O => \p_0_in__4\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(3),
      O => \p_0_in__4\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(4),
      I1 => \init_wait_count_reg__0\(1),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(2),
      I4 => \init_wait_count_reg__0\(3),
      O => \p_0_in__4\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(5),
      I1 => \init_wait_count_reg__0\(3),
      I2 => \init_wait_count_reg__0\(2),
      I3 => \init_wait_count_reg__0\(0),
      I4 => \init_wait_count_reg__0\(1),
      I5 => \init_wait_count_reg__0\(4),
      O => \p_0_in__4\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(6),
      I1 => \init_wait_count_reg__0\(4),
      I2 => \init_wait_count[7]_i_4_n_0\,
      I3 => \init_wait_count_reg__0\(5),
      O => \p_0_in__4\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(4),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \init_wait_count_reg__0\(7),
      I1 => \init_wait_count_reg__0\(5),
      I2 => \init_wait_count[7]_i_4_n_0\,
      I3 => \init_wait_count_reg__0\(4),
      I4 => \init_wait_count_reg__0\(6),
      O => \p_0_in__4\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \init_wait_count_reg__0\(1),
      I1 => \init_wait_count_reg__0\(0),
      I2 => \init_wait_count_reg__0\(7),
      I3 => \init_wait_count_reg__0\(5),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \init_wait_count_reg__0\(3),
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(0),
      I3 => \init_wait_count_reg__0\(1),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(0),
      Q => \init_wait_count_reg__0\(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(1),
      Q => \init_wait_count_reg__0\(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(2),
      Q => \init_wait_count_reg__0\(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(3),
      Q => \init_wait_count_reg__0\(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(4),
      Q => \init_wait_count_reg__0\(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(5),
      Q => \init_wait_count_reg__0\(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(6),
      Q => \init_wait_count_reg__0\(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => init_wait_count,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => \p_0_in__4\(7),
      Q => \init_wait_count_reg__0\(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => \init_wait_count_reg__0\(2),
      I2 => \init_wait_count_reg__0\(3),
      I3 => \init_wait_count_reg__0\(6),
      I4 => \init_wait_count_reg__0\(4),
      I5 => init_wait_done,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done
    );
mmcm_lock_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync1,
      Q => mmcm_lock_r2,
      R => '0'
    );
mmcm_lock_sync1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => mmcm_lock_sync,
      Q => mmcm_lock_sync1,
      R => '0'
    );
mmcm_lock_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => mmcm_lock_sync,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00060000"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(0),
      I2 => tx_state(3),
      I3 => tx_state(2),
      I4 => pll_reset_asserted_i_2_n_0,
      I5 => pll_reset_asserted,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(5),
      I2 => tx_state(7),
      I3 => tx_state(6),
      O => pll_reset_asserted_i_2_n_0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted
    );
reset_time_out_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEEE"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => tx_state(2),
      I4 => tx_state(4),
      I5 => tx_state(5),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(0),
      O => reset_time_out_i_5_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mmcm_lock_r2,
      I1 => tx_state(2),
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_plllock_n_0,
      Q => reset_time_out
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000040"
    )
        port map (
      I0 => tx_state(5),
      I1 => run_phase_alignment_int_i_2_n_0,
      I2 => tx_state(4),
      I3 => tx_state(0),
      I4 => run_phase_alignment_int_i_3_n_0,
      I5 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(1),
      O => run_phase_alignment_int_i_2_n_0
    );
run_phase_alignment_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_state(6),
      I1 => tx_state(7),
      O => run_phase_alignment_int_i_3_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0
    );
\time_out_2ms_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms,
      I1 => time_out_2ms_0,
      I2 => reset_time_out,
      O => \time_out_2ms_i_1__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_out_2ms_i_1__0_n_0\,
      Q => time_out_2ms,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_out_500us,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => time_out_500us_i_2_n_0,
      I3 => time_out_500us_i_3_n_0,
      I4 => time_out_500us_i_4_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(5),
      I2 => time_out_counter_reg(9),
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(8),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(15),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms_0,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \time_out_counter[0]_i_5__0_n_0\,
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(13),
      I3 => time_out_counter_reg(14),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_counter[0]_i_6__0_n_0\,
      O => time_out_2ms_0
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(2),
      O => \time_out_counter[0]_i_5__0_n_0\
    );
\time_out_counter[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \time_out_counter[0]_i_7__0_n_0\,
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(16),
      I4 => \time_tlock_max_i_3__0_n_0\,
      O => \time_out_counter[0]_i_6__0_n_0\
    );
\time_out_counter[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(11),
      O => \time_out_counter[0]_i_7__0_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => u_rst_sync_tx_fsm_rst_done_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
\time_tlock_max_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => \time_tlock_max_i_2__0_n_0\,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => \time_tlock_max_i_1__0_n_0\
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(11),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(17),
      I5 => time_out_counter_reg(18),
      O => \time_tlock_max_i_2__0_n_0\
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(4),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(9),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(5),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(15),
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(13),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \time_tlock_max_i_1__0_n_0\,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020000"
    )
        port map (
      I0 => tx_state(5),
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => tx_state(2),
      I4 => \tx_state[6]_i_2_n_0\,
      I5 => tx_fsm_reset_done_int,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => \dly_gt_rst_r_reg[18]\,
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => tx_fsm_reset_done_int
    );
tx_seq_scramb_reset_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FF00000100"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(5),
      I2 => tx_state(3),
      I3 => tx_seq_scramb_reset_int_i_2_n_0,
      I4 => tx_seq_scramb_reset_int_i_3_n_0,
      I5 => tx_seq_scramb_reset_int,
      O => tx_seq_scramb_reset_int_i_1_n_0
    );
tx_seq_scramb_reset_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010116"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(4),
      I2 => tx_state(5),
      I3 => tx_state(3),
      I4 => tx_state(2),
      O => tx_seq_scramb_reset_int_i_2_n_0
    );
tx_seq_scramb_reset_int_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => tx_state(6),
      O => tx_seq_scramb_reset_int_i_3_n_0
    );
tx_seq_scramb_reset_int_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => tx_seq_scramb_reset_int_i_1_n_0,
      PRE => \dly_gt_rst_r_reg[18]\,
      Q => tx_seq_scramb_reset_int
    );
\tx_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(6),
      I2 => tx_state(3),
      I3 => tx_state(1),
      O => \tx_state[0]_i_2_n_0\
    );
\tx_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(0),
      I2 => tx_state(6),
      I3 => tx_state(7),
      I4 => \tx_state[5]_i_3_n_0\,
      O => \tx_state[2]_i_4_n_0\
    );
\tx_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEEFFEF"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(7),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => tx_state(6),
      I5 => tx_state(4),
      O => \tx_state[2]_i_5_n_0\
    );
\tx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => mmcm_lock_r2,
      I1 => time_tlock_max_reg_n_0,
      I2 => \tx_state[6]_i_2_n_0\,
      I3 => \tx_state[3]_i_4_n_0\,
      O => \tx_state[3]_i_3_n_0\
    );
\tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(2),
      I2 => tx_state(4),
      I3 => tx_state(6),
      I4 => tx_state(3),
      I5 => tx_state(1),
      O => \tx_state[3]_i_4_n_0\
    );
\tx_state[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(7),
      I3 => tx_state(4),
      O => \tx_state[4]_i_3_n_0\
    );
\tx_state[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(3),
      I2 => tx_state(6),
      I3 => tx_state(4),
      O => \tx_state[4]_i_4_n_0\
    );
\tx_state[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(6),
      I2 => tx_state(0),
      I3 => tx_state(4),
      O => \tx_state[4]_i_5_n_0\
    );
\tx_state[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(5),
      I2 => wait_time_cnt_reg(7),
      I3 => wait_time_cnt_reg(4),
      O => \tx_state[5]_i_10_n_0\
    );
\tx_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tx_state[5]_i_6_n_0\,
      I1 => wait_time_cnt_reg(15),
      I2 => wait_time_cnt_reg(13),
      I3 => wait_time_cnt_reg(14),
      I4 => wait_time_cnt_reg(12),
      I5 => \tx_state[5]_i_7_n_0\,
      O => \tx_state[5]_i_3_n_0\
    );
\tx_state[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      I1 => wait_time_cnt_reg(11),
      I2 => wait_time_cnt_reg(9),
      I3 => wait_time_cnt_reg(10),
      O => \tx_state[5]_i_6_n_0\
    );
\tx_state[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(3),
      I3 => wait_time_cnt_reg(0),
      I4 => \tx_state[5]_i_10_n_0\,
      O => \tx_state[5]_i_7_n_0\
    );
\tx_state[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(6),
      I2 => tx_state(0),
      I3 => tx_state(4),
      I4 => time_tlock_max_reg_n_0,
      I5 => mmcm_lock_r2,
      O => \tx_state[5]_i_8_n_0\
    );
\tx_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(0),
      I2 => tx_state(6),
      I3 => tx_state(7),
      O => \tx_state[6]_i_2_n_0\
    );
\tx_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000011001F"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => tx_state(6),
      I5 => tx_state(4),
      O => \tx_state[6]_i_3_n_0\
    );
\tx_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \tx_state[7]_i_3_n_0\,
      I1 => tx_state(0),
      I2 => \tx_state[7]_i_4_n_0\,
      I3 => tx_state(5),
      O => \tx_state__0\
    );
\tx_state[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010117"
    )
        port map (
      I0 => tx_state(4),
      I1 => tx_state(7),
      I2 => tx_state(6),
      I3 => tx_state(3),
      I4 => tx_state(1),
      I5 => tx_state(2),
      O => \tx_state[7]_i_3_n_0\
    );
\tx_state[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tx_state(7),
      I1 => tx_state(2),
      I2 => tx_state(4),
      I3 => tx_state(6),
      I4 => tx_state(3),
      I5 => tx_state(1),
      O => \tx_state[7]_i_4_n_0\
    );
\tx_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_time_out_wait_bypass_n_3,
      Q => tx_state(0)
    );
\tx_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_txresetdone_n_3,
      Q => tx_state(1)
    );
\tx_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_plllock_n_3,
      Q => tx_state(2)
    );
\tx_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_txresetdone_n_2,
      Q => tx_state(3)
    );
\tx_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_time_out_wait_bypass_n_2,
      Q => tx_state(4)
    );
\tx_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_txresetdone_n_1,
      Q => tx_state(5)
    );
\tx_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_plllock_n_2,
      Q => tx_state(6)
    );
\tx_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \tx_state__0\,
      CLR => \dly_gt_rst_r_reg[18]\,
      D => u_rst_sync_time_out_wait_bypass_n_1,
      Q => tx_state(7)
    );
u_rst_sync_plllock: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1\
     port map (
      D(1) => u_rst_sync_plllock_n_2,
      D(0) => u_rst_sync_plllock_n_3,
      init_clk => init_clk,
      init_wait_done => init_wait_done,
      mmcm_lock_r2_reg => reset_time_out_i_6_n_0,
      \out\ => \out\,
      reset_time_out => reset_time_out,
      reset_time_out_reg => u_rst_sync_plllock_n_0,
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_6,
      stg5_reg_1 => u_rst_sync_txresetdone_n_0,
      time_out_2ms => time_out_2ms,
      time_out_2ms_reg => u_rst_sync_time_out_wait_bypass_n_5,
      time_tlock_max_reg => u_rst_sync_txresetdone_n_4,
      \tx_state_reg[0]\ => u_rst_sync_plllock_n_1,
      \tx_state_reg[0]_0\ => reset_time_out_i_4_n_0,
      \tx_state_reg[1]\ => \tx_state[4]_i_4_n_0\,
      \tx_state_reg[2]\ => \tx_state[2]_i_5_n_0\,
      \tx_state_reg[2]_0\ => \tx_state[4]_i_3_n_0\,
      \tx_state_reg[3]\ => CPLL_RESET_i_2_n_0,
      \tx_state_reg[4]\ => \tx_state[6]_i_2_n_0\,
      \tx_state_reg[4]_0\ => \tx_state[2]_i_4_n_0\,
      \tx_state_reg[4]_1\ => reset_time_out_i_5_n_0,
      \tx_state_reg[5]\ => u_rst_sync_plllock_n_4,
      \tx_state_reg[7]\(7 downto 0) => tx_state(7 downto 0),
      \tx_state_reg[7]_0\ => \tx_state[7]_i_4_n_0\,
      \tx_state_reg[7]_1\ => \tx_state[5]_i_8_n_0\,
      \tx_state_reg[7]_2\ => \tx_state[4]_i_5_n_0\,
      \tx_state_reg[7]_3\ => \tx_state[6]_i_3_n_0\,
      \wait_time_cnt_reg[15]\ => \tx_state[5]_i_3_n_0\
    );
u_rst_sync_run_phase_align: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      clear => clear,
      in0 => run_phase_alignment_int_reg_n_0,
      \wait_bypass_count_reg[16]\ => u_rst_sync_run_phase_align_n_0
    );
u_rst_sync_time_out_wait_bypass: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17\
     port map (
      D(2) => u_rst_sync_time_out_wait_bypass_n_1,
      D(1) => u_rst_sync_time_out_wait_bypass_n_2,
      D(0) => u_rst_sync_time_out_wait_bypass_n_3,
      in0 => time_out_wait_bypass_reg_n_0,
      init_clk => init_clk,
      init_wait_done_reg => u_rst_sync_plllock_n_1,
      mmcm_lock_r2_reg => u_rst_sync_txresetdone_n_5,
      mmcm_lock_r2_reg_0 => mmcm_lock_r2,
      \out\(5 downto 4) => tx_state(7 downto 6),
      \out\(3 downto 0) => tx_state(4 downto 1),
      stg5_reg_0 => u_rst_sync_txresetdone_n_0,
      time_out_2ms => time_out_2ms,
      time_out_500us => time_out_500us,
      \tx_state_reg[0]\ => u_rst_sync_time_out_wait_bypass_n_0,
      \tx_state_reg[1]\ => \tx_state[4]_i_4_n_0\,
      \tx_state_reg[2]\ => u_rst_sync_time_out_wait_bypass_n_6,
      \tx_state_reg[2]_0\ => \tx_state[4]_i_3_n_0\,
      \tx_state_reg[3]\ => CPLL_RESET_i_2_n_0,
      \tx_state_reg[4]\ => u_rst_sync_time_out_wait_bypass_n_4,
      \tx_state_reg[4]_0\ => \tx_state[0]_i_2_n_0\,
      \tx_state_reg[4]_1\ => \tx_state[6]_i_2_n_0\,
      \tx_state_reg[6]\ => u_rst_sync_time_out_wait_bypass_n_5,
      \tx_state_reg[7]\ => \tx_state[4]_i_5_n_0\,
      \wait_time_cnt_reg[15]\ => \tx_state[5]_i_3_n_0\
    );
u_rst_sync_tx_fsm_rst_done: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      in0 => time_out_wait_bypass_reg_n_0,
      stg5_reg_0 => u_rst_sync_run_phase_align_n_0,
      time_out_wait_bypass_reg => u_rst_sync_tx_fsm_rst_done_n_0,
      tx_fsm_reset_done_int_reg => tx_fsm_reset_done_int,
      \wait_bypass_count_reg[0]\ => u_rst_sync_tx_fsm_rst_done_n_1,
      \wait_bypass_count_reg[3]\ => \wait_bypass_count[0]_i_4_n_0\
    );
u_rst_sync_tx_seq_scram_rst: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      \out\ => tx_seq_scramb_reset_int,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg
    );
u_rst_sync_txresetdone: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20\
     port map (
      D(2) => u_rst_sync_txresetdone_n_1,
      D(1) => u_rst_sync_txresetdone_n_2,
      D(0) => u_rst_sync_txresetdone_n_3,
      gt0_txresetdone_out => gt0_txresetdone_out,
      init_clk => init_clk,
      init_wait_done_reg => u_rst_sync_plllock_n_4,
      mmcm_lock_r2_reg => \tx_state[3]_i_3_n_0\,
      mmcm_lock_r2_reg_0 => mmcm_lock_r2,
      \out\(6 downto 5) => tx_state(7 downto 6),
      \out\(4 downto 0) => tx_state(4 downto 0),
      stg5_reg_0 => u_rst_sync_time_out_wait_bypass_n_0,
      time_out_500us => time_out_500us,
      time_tlock_max_reg => time_tlock_max_reg_n_0,
      \tx_state_reg[0]\ => u_rst_sync_txresetdone_n_5,
      \tx_state_reg[1]\ => \tx_state[4]_i_4_n_0\,
      \tx_state_reg[2]\ => u_rst_sync_txresetdone_n_4,
      \tx_state_reg[2]_0\ => \tx_state[4]_i_3_n_0\,
      \tx_state_reg[4]\ => \tx_state[6]_i_2_n_0\,
      \tx_state_reg[4]_0\ => u_rst_sync_time_out_wait_bypass_n_4,
      \tx_state_reg[4]_1\ => \tx_state[0]_i_2_n_0\,
      \tx_state_reg[5]\ => u_rst_sync_txresetdone_n_0,
      \tx_state_reg[7]\ => \tx_state[4]_i_5_n_0\,
      \tx_state_reg[7]_0\ => \tx_state[7]_i_4_n_0\,
      \tx_state_reg[7]_1\ => \tx_state[6]_i_3_n_0\,
      \wait_time_cnt_reg[15]\ => \tx_state[5]_i_3_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(3),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(5),
      I3 => wait_bypass_count_reg(6),
      I4 => \wait_bypass_count[0]_i_6_n_0\,
      I5 => \wait_bypass_count[0]_i_7_n_0\,
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => \wait_bypass_count[0]_i_6_n_0\
    );
\wait_bypass_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(10),
      I2 => wait_bypass_count_reg(7),
      I3 => wait_bypass_count_reg(8),
      I4 => \wait_bypass_count[0]_i_8_n_0\,
      O => \wait_bypass_count[0]_i_7_n_0\
    );
\wait_bypass_count[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(11),
      I1 => wait_bypass_count_reg(12),
      I2 => wait_bypass_count_reg(13),
      I3 => wait_bypass_count_reg(14),
      O => \wait_bypass_count[0]_i_8_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_5_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg_0,
      CE => u_rst_sync_tx_fsm_rst_done_n_1,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000017"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(3),
      I3 => \tx_state[4]_i_5_n_0\,
      I4 => tx_state(5),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_state[5]_i_3_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_4_n_0\,
      S(2) => \wait_time_cnt[0]_i_5_n_0\,
      S(1) => \wait_time_cnt[0]_i_6_n_0\,
      S(0) => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_reset_cbcc is
  port (
    cbcc_fifo_reset_to_fifo_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    CC_RXLOSSOFSYNC_OUT_reg : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    cbcc_fifo_reset_wr_clk : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    new_gtx_rx_pcsreset_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    MMCM_RESET_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_reset_cbcc : entity is "ZynqDesign_OPTOLINK_0_0_common_reset_cbcc";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_reset_cbcc;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_rd_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal \^cbcc_fifo_reset_to_fifo_wr_clk\ : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_rd_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_to_fifo_wr_clk_n_1 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair22";
  attribute shift_extract : string;
  attribute shift_extract of cbc_rd_if_reset_reg : label is "{no}";
  attribute shift_extract of cbc_wr_if_reset_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "{no}";
  attribute shift_extract of cbcc_reset_cbstg2_rd_clk_reg : label is "{no}";
  attribute shift_extract of rd_stg1_reg : label is "{no}";
  attribute shift_extract of reset_cbcc_comb_reg : label is "{no}";
begin
  cbcc_fifo_reset_to_fifo_rd_clk <= \^cbcc_fifo_reset_to_fifo_rd_clk\;
  cbcc_fifo_reset_to_fifo_wr_clk <= \^cbcc_fifo_reset_to_fifo_wr_clk\;
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => new_gtx_rx_pcsreset_comb_reg(0)
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => cbcc_fifo_reset_wr_clk,
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => MMCM_RESET_reg,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \out\,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      new_gtx_rx_pcsreset_comb_reg(0) => new_gtx_rx_pcsreset_comb_reg(0),
      \out\ => \out\,
      reset_cbcc_comb_reg => u_cdc_chan_bond_reset_n_0
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      in0 => fifo_reset_comb_user_clk,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => fifo_reset_comb_read_clk
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31\
     port map (
      CC_RXLOSSOFSYNC_OUT_reg => CC_RXLOSSOFSYNC_OUT_reg,
      MMCM_RESET_reg => MMCM_RESET_reg,
      new_gtx_rx_pcsreset_comb_reg(0) => new_gtx_rx_pcsreset_comb_reg(0)
    );
u_rst_sync_fifo_reset_user_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2\
     port map (
      in0 => fifo_reset_comb,
      \out\ => \out\,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32\
     port map (
      in0 => fifo_reset_rd,
      \out\ => \out\,
      reset_cbcc_comb_reg => reset_cbcc_comb,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      cbcc_fifo_reset_rd_clk_reg => u_rst_sync_reset_rd_clk_n_0,
      in0 => cbc_rd_if_reset
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      cbc_rd_if_reset_reg => u_rst_sync_reset_to_fifo_rd_clk_n_1,
      cbcc_fifo_reset_to_fifo_rd_clk => \^cbcc_fifo_reset_to_fifo_rd_clk\,
      cbcc_fifo_reset_to_fifo_rd_clk_dlyd => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      in0 => cbc_rd_if_reset,
      stg5_reg => fifo_reset_comb_read_clk
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34\
     port map (
      cbc_wr_if_reset_reg => u_rst_sync_reset_to_fifo_wr_clk_n_1,
      cbcc_fifo_reset_to_fifo_wr_clk => \^cbcc_fifo_reset_to_fifo_wr_clk\,
      cbcc_fifo_reset_to_fifo_wr_clk_dlyd => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      in0 => cbc_wr_if_reset,
      \out\ => \out\,
      stg11_reg => fifo_reset_comb_user_clk
    );
u_rst_sync_reset_wr_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35\
     port map (
      cbcc_fifo_reset_wr_clk_reg => u_rst_sync_reset_wr_clk_n_0,
      in0 => cbc_wr_if_reset,
      \out\ => \out\
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg,
      cbcc_reset_cbstg2_rd_clk_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_0,
      reset_cbcc_comb_reg => reset_cbcc_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE is
  port (
    in_polarity_i : out STD_LOGIC;
    \rx_lane_up[0]\ : out STD_LOGIC;
    rx_reset_i : out STD_LOGIC;
    rx_enable_err_detect_i : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    RESET2FC_ii : out STD_LOGIC;
    rx_hard_err_i : out STD_LOGIC;
    rx_soft_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    remote_ready_i : out STD_LOGIC;
    \RX_D_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    HLD_POLARITY_OUT_reg : in STD_LOGIC;
    polarity_val_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    RX_SYSTEM_RESET_reg_0 : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    ILLEGAL_BTF_reg : in STD_LOGIC;
    hold_reg_reg : in STD_LOGIC;
    DOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_err_q_reg : in STD_LOGIC;
    RX_CHANNEL_UP_reg : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_rx : in STD_LOGIC;
    reset_lanes_flop_0_i : in STD_LOGIC;
    DO : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE is
  signal ready_r_reg0 : STD_LOGIC;
  signal \^rx_lane_up[0]\ : STD_LOGIC;
begin
  \rx_lane_up[0]\ <= \^rx_lane_up[0]\;
simplex_rx_err_detect_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT
     port map (
      ILLEGAL_BTF_reg => ILLEGAL_BTF_reg,
      RX_CHANNEL_UP_reg => RX_CHANNEL_UP_reg,
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      \out\ => \out\,
      rd_err_q_reg => rd_err_q_reg,
      ready_r_reg0 => ready_r_reg0,
      rx_hard_err_i => rx_hard_err_i,
      rx_soft_err0 => rx_soft_err0
    );
simplex_rx_lane_init_sm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM
     port map (
      HLD_POLARITY_OUT_reg => HLD_POLARITY_OUT_reg,
      Q(0) => Q(0),
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      RX_SYSTEM_RESET_reg_0 => RX_SYSTEM_RESET_reg_0,
      \out\ => \out\,
      polarity_val_i => polarity_val_i,
      ready_r_reg0 => ready_r_reg0,
      reset_lanes_flop_0_i => reset_lanes_flop_0_i,
      reset_lanes_rx => reset_lanes_rx,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      \rx_lane_up[0]\ => \^rx_lane_up[0]\,
      rx_lossofsync_i => rx_lossofsync_i,
      rxreset_for_lanes_q_reg => rx_reset_i,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => in_polarity_i,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_1 => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0
    );
sym_dec_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_DEC
     port map (
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      RESET2FC_ii => RESET2FC_ii,
      \RX_D_reg[0]\(63 downto 0) => \RX_D_reg[0]\(63 downto 0),
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      hold_reg_reg => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      lane_up_flop_i => \^rx_lane_up[0]\,
      \out\ => \out\,
      remote_ready_i => remote_ready_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rxdatavalid_i => rxdatavalid_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE is
  port (
    tx_lane_up : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    GEN_NA_IDLES_reg : out STD_LOGIC;
    tempData : out STD_LOGIC_VECTOR ( 5 downto 0 );
    TX_FSM_RESETDONE_reg : in STD_LOGIC;
    TX_SYSTEM_RESET_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    tx_header_1_c : in STD_LOGIC;
    \txseq_counter_i_reg[0]\ : in STD_LOGIC;
    txdata_c : in STD_LOGIC_VECTOR ( 3 downto 0 );
    TX_PE_DATA_V_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 55 downto 0 );
    GEN_NA_IDLES_reg_0 : in STD_LOGIC;
    \TX_PE_DATA_reg[57]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[58]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[59]\ : in STD_LOGIC;
    \TX_PE_DATA_reg[60]\ : in STD_LOGIC;
    scrambler : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE : entity is "ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE is
begin
simplex_tx_lane_init_sm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM
     port map (
      GEN_NA_IDLES_reg => GEN_NA_IDLES_reg,
      TX_FSM_RESETDONE_reg => TX_FSM_RESETDONE_reg,
      TX_SYSTEM_RESET_reg => TX_SYSTEM_RESET_reg,
      \out\ => \out\,
      tx_lane_up => tx_lane_up
    );
sym_gen_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SYM_GEN
     port map (
      D(1 downto 0) => D(1 downto 0),
      GEN_NA_IDLES_reg => GEN_NA_IDLES_reg_0,
      Q(55 downto 0) => Q(55 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]\(57 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(57 downto 0),
      TX_PE_DATA_V_reg => TX_PE_DATA_V_reg,
      \TX_PE_DATA_reg[57]\ => \TX_PE_DATA_reg[57]\,
      \TX_PE_DATA_reg[58]\ => \TX_PE_DATA_reg[58]\,
      \TX_PE_DATA_reg[59]\ => \TX_PE_DATA_reg[59]\,
      \TX_PE_DATA_reg[60]\ => \TX_PE_DATA_reg[60]\,
      \out\ => \out\,
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      tx_header_1_c => tx_header_1_c,
      txdata_c(3 downto 0) => txdata_c(3 downto 0),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      \txseq_counter_i_reg[0]\ => \txseq_counter_i_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_WRAPPER is
  port (
    \out\ : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : out STD_LOGIC;
    DO : out STD_LOGIC_VECTOR ( 63 downto 0 );
    DOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg : out STD_LOGIC;
    stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    polarity_val_i : out STD_LOGIC;
    mmcm_lock_sync_reg : out STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    TX_HEADER_0_reg : out STD_LOGIC;
    extend_cb_r_reg : out STD_LOGIC;
    txdatavalid_i : out STD_LOGIC;
    extend_cc_r_reg : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    RX_HARD_ERR_reg : out STD_LOGIC;
    RX_SOFT_ERR_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    RX_SYSTEM_RESET_reg : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    MMCM_RESET_reg_0 : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    check_polarity_r_reg : in STD_LOGIC;
    rx_polarity_r_reg : in STD_LOGIC;
    in_polarity_i : in STD_LOGIC;
    rx_reset_i : in STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : in STD_LOGIC;
    tx_header_1_c : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    extend_cb_r : in STD_LOGIC;
    periodic_cb_to_ll : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    Q : in STD_LOGIC;
    tx_data_i : in STD_LOGIC_VECTOR ( 57 downto 0 );
    rx_enable_err_detect_i : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_WRAPPER : entity is "ZynqDesign_OPTOLINK_0_0_WRAPPER";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_WRAPPER;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CC_detect : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal TX_HEADER_1_i_3_n_0 : STD_LOGIC;
  signal \ZynqDesign_OPTOLINK_0_0_gtx_inst/ack_flag\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation_i_1_n_0 : STD_LOGIC;
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal block_sync_sm_gtx0_i_n_2 : STD_LOGIC;
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_gtx0_i_n_79 : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r_reg_n_0_[7]\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cdr_reset_fsm_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_r[1]_i_3_n_0\ : STD_LOGIC;
  signal common_reset_cbcc_i_n_2 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_1 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_4 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_41 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_42 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_43 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_44 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_45 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_46 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_47 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_48 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_49 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_5 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_6 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal gt_cplllock_ii : STD_LOGIC;
  signal gt_cpllreset_i : STD_LOGIC;
  signal gtrxreset_t : STD_LOGIC;
  signal gttxreset_t : STD_LOGIC;
  signal gtx_reset_comb : STD_LOGIC;
  signal in_polarity_i_0 : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal mmcm_reset_i : STD_LOGIC;
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pol_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal polarity_check_i_n_12 : STD_LOGIC;
  signal polarity_check_i_n_13 : STD_LOGIC;
  signal polarity_check_i_n_14 : STD_LOGIC;
  signal polarity_check_i_n_2 : STD_LOGIC;
  signal polarity_check_i_n_4 : STD_LOGIC;
  signal polarity_check_i_n_8 : STD_LOGIC;
  signal polarity_check_i_n_9 : STD_LOGIC;
  signal \^polarity_val_i\ : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \pos_rxheader_from_gtx_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \pos_rxheader_from_gtx_i[1]_i_1_n_0\ : STD_LOGIC;
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r3_rxdatavalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal pre_r3_rxheadervalid_i_reg_srl3_n_0 : STD_LOGIC;
  signal pre_r4_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r4_rxdatavalid_i : STD_LOGIC;
  signal pre_r4_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r4_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal prv_RXHEADER_IN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rx_clk_locked_i : STD_LOGIC;
  attribute RTL_KEEP of rx_clk_locked_i : signal is "true";
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i_1 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxrecclk_from_gtx_i : STD_LOGIC;
  signal rxrecclk_to_fabric_i : STD_LOGIC;
  attribute RTL_KEEP of rxrecclk_to_fabric_i : signal is "true";
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal rxresetfsm_i_n_4 : STD_LOGIC;
  signal rxuserrdy_t : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal \^stg1_zynqdesign_optolink_0_0_cdc_to_reg\ : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txdatavalid_i\ : STD_LOGIC;
  signal txresetfsm_i_n_7 : STD_LOGIC;
  signal txseq_counter_i : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \txseq_counter_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \txseq_counter_i_reg_n_0_[6]\ : STD_LOGIC;
  signal txuserrdy_t : STD_LOGIC;
  signal txusrclk_gtx_reset_comb : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_initclk_n_0 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_HEADER_0_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_1 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of TX_HEADER_1_i_3 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of allow_block_sync_propagation_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of cdr_reset_fsm_lnkreset_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of extend_cb_r_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of extend_cc_r_i_1 : label is "soft_lutpair116";
  attribute shift_extract : string;
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \pos_rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of pos_rxdatavalid_i_reg : label is "{no}";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_i[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \pos_rxheader_from_gtx_i[1]_i_1\ : label is "soft_lutpair117";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pos_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pos_rxheadervalid_i_reg : label is "{no}";
  attribute srl_name : string;
  attribute srl_name of pre_r3_rxdatavalid_i_reg_srl3 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxdatavalid_i_reg_srl3 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[0]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[0]_srl3 ";
  attribute srl_bus_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg ";
  attribute srl_name of \pre_r3_rxheader_from_gtx_i_reg[1]_srl3\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxheader_from_gtx_i_reg[1]_srl3 ";
  attribute srl_name of pre_r3_rxheadervalid_i_reg_srl3 : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r3_rxheadervalid_i_reg_srl3 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[0]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[0]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[10]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[11]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[12]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[13]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[14]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[15]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[16]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[16]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[17]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[17]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[18]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[18]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[19]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[19]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[1]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[1]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[20]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[20]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[21]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[21]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[22]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[22]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[23]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[23]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[24]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[24]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[25]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[25]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[26]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[26]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[27]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[27]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[28]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[28]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[29]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[29]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[2]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[2]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[30]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[30]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[31]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[3]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[3]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[4]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[4]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[5]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[5]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[6]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[6]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[7]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[7]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[8]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[8]_srl4 ";
  attribute srl_bus_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg ";
  attribute srl_name of \pre_r4_rxdata_from_gtx_i_reg[9]_srl4\ : label is "inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[9]_srl4 ";
  attribute shift_extract of pre_r4_rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \pre_r4_rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of pre_r4_rxheadervalid_i_reg : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[10]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[11]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[12]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[13]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[14]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[15]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[16]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[17]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[18]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[19]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[20]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[21]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[22]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[23]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[24]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[25]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[26]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[27]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[28]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[29]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[2]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[30]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[31]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[3]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[4]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[5]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[6]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[7]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[8]\ : label is "{no}";
  attribute shift_extract of \rxdata_from_gtx_i_reg[9]\ : label is "{no}";
  attribute shift_extract of rxdatavalid_i_reg : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[0]\ : label is "{no}";
  attribute shift_extract of \rxheader_from_gtx_i_reg[1]\ : label is "{no}";
  attribute shift_extract of rxheadervalid_i_reg : label is "{no}";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rxrecclk_bufg_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of rxrecclk_bufg_i : label is "BUFGCE";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of rxrecclk_bufg_i : label is "CE:CE0 I:I0";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txseq_counter_i[0]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txseq_counter_i[6]_i_2\ : label is "soft_lutpair113";
begin
  CLK <= rxrecclk_to_fabric_i;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  \out\ <= \^out\;
  polarity_val_i <= \^polarity_val_i\;
  stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg <= \^stg1_zynqdesign_optolink_0_0_cdc_to_reg\;
  txdatavalid_i <= \^txdatavalid_i\;
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
RX_FSM_RESETDONE_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => rx_fsm_resetdone_i,
      Q => \^stg1_zynqdesign_optolink_0_0_cdc_to_reg\,
      R => '0'
    );
TX_FSM_RESETDONE_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => tx_fsm_resetdone_i,
      Q => stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0,
      R => '0'
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57555455"
    )
        port map (
      I0 => tx_header_1_c,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => TX_HEADER_1_i_3_n_0,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => D(0),
      O => TX_HEADER_0_reg
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[1]\,
      I1 => TX_HEADER_1_i_3_n_0,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      O => txdatavalid_symgen_i
    );
TX_HEADER_1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[5]\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[6]\,
      O => TX_HEADER_1_i_3_n_0
    );
ZynqDesign_OPTOLINK_0_0_multi_gt_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_MULTI_GT
     port map (
      CPLL_RESET_reg => txresetfsm_i_n_7,
      D(0) => rxgearboxslip_i,
      MMCM_RESET_reg => MMCM_RESET_reg,
      MMCM_RESET_reg_0 => MMCM_RESET_reg_0,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      RXDATA(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      RXHEADER(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      SCRAMBLED_DATA_OUT(63 downto 0) => scrambled_data_i(63 downto 0),
      SR(0) => gtrxreset_t,
      ack_flag => \ZynqDesign_OPTOLINK_0_0_gtx_inst/ack_flag\,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxdfeagchold_in => gt0_rxdfeagchold_in,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_in => gt0_rxdfelfhold_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfklovrden_in => gt0_rxlpmlfklovrden_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txmaincursor_in(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt_cpllreset_i => gt_cpllreset_i,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_n => gt_refclk1_n,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gttxreset_t => gttxreset_t,
      in0 => gt_cplllock_ii,
      init_clk => init_clk,
      \out\ => sync_rx_polarity_r,
      pre_rxdatavalid_i => pre_rxdatavalid_i,
      pre_rxheadervalid_i => pre_rxheadervalid_i,
      rx_cdrlocked_reg => rxrecclk_to_fabric_i,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_from_gtx_i => rxrecclk_from_gtx_i,
      rxuserrdy_t => rxuserrdy_t,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp,
      \txseq_counter_i_reg[6]\(6) => \txseq_counter_i_reg_n_0_[6]\,
      \txseq_counter_i_reg[6]\(5) => \txseq_counter_i_reg_n_0_[5]\,
      \txseq_counter_i_reg[6]\(4) => \txseq_counter_i_reg_n_0_[4]\,
      \txseq_counter_i_reg[6]\(3) => \txseq_counter_i_reg_n_0_[3]\,
      \txseq_counter_i_reg[6]\(2) => \txseq_counter_i_reg_n_0_[2]\,
      \txseq_counter_i_reg[6]\(1) => \txseq_counter_i_reg_n_0_[1]\,
      \txseq_counter_i_reg[6]\(0) => \txseq_counter_i_reg_n_0_[0]\,
      txuserrdy_t => txuserrdy_t
    );
allow_block_sync_propagation_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => cdr_reset_fsm_r(0),
      I1 => cdr_reset_fsm_r(1),
      I2 => allow_block_sync_propagation_reg_n_0,
      O => allow_block_sync_propagation_i_1_n_0
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => allow_block_sync_propagation_i_1_n_0,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in
    );
block_sync_sm_gtx0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      allow_block_sync_propagation_inrxclk => allow_block_sync_propagation_inrxclk,
      blocksync_out_i => blocksync_out_i,
      \out\ => rxrecclk_to_fabric_i,
      reset_r_reg => block_sync_sm_gtx0_i_n_2,
      rxheadervalid_i => rxheadervalid_i,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      CC_detect_dlyd1_reg_0 => cbcc_gtx0_i_n_79,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      DO(63 downto 0) => DO(63 downto 0),
      DOP(1 downto 0) => DOP(1 downto 0),
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      \RX_DATA_REG_reg[0]\ => \RX_DATA_REG_reg[0]\,
      RX_HARD_ERR_reg => RX_HARD_ERR_reg,
      RX_SOFT_ERR_reg => RX_SOFT_ERR_reg,
      SR(0) => p_2_in,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      all_start_cb_writes_out_reg => all_start_cb_writes_i,
      all_vld_btf_out_reg => all_vld_btf_flag_i,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      \dly_gt_rst_r_reg[18]\ => \dly_gt_rst_r_reg[18]\,
      do_rd_en_i => do_rd_en_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      master_do_rd_en_out_reg => master_do_rd_en_i,
      new_gtx_rx_pcsreset_comb_reg(0) => new_gtx_rx_pcsreset_comb,
      \out\ => rxrecclk_to_fabric_i,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      stg5_reg => u_rst_sync_reset_initclk_n_0,
      stg5_reg_0 => common_reset_cbcc_i_n_2,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_r(0),
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I1 => cdr_reset_fsm_r(0),
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      I2 => cdr_reset_fsm_r(0),
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      I3 => cdr_reset_fsm_r(0),
      I4 => \cdr_reset_fsm_cntr_r_reg_n_0_[3]\,
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[3]\,
      I4 => cdr_reset_fsm_r(0),
      I5 => \cdr_reset_fsm_cntr_r_reg_n_0_[4]\,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[5]_i_2_n_0\,
      I1 => cdr_reset_fsm_r(0),
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[5]\,
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[3]\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      I4 => \cdr_reset_fsm_cntr_r_reg_n_0_[4]\,
      O => \cdr_reset_fsm_cntr_r[5]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \cdr_reset_fsm_r[1]_i_3_n_0\,
      I1 => cdr_reset_fsm_r(0),
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5155FFFF"
    )
        port map (
      I0 => cdr_reset_fsm_r(1),
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      I2 => \cdr_reset_fsm_r[1]_i_3_n_0\,
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[7]\,
      I4 => cdr_reset_fsm_r(0),
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \cdr_reset_fsm_r[1]_i_3_n_0\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      I2 => cdr_reset_fsm_r(0),
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[7]\,
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[3]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[4]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[5]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      R => p_2_in
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => \cdr_reset_fsm_cntr_r_reg_n_0_[7]\,
      R => p_2_in
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => cdr_reset_fsm_r(0),
      I1 => cdr_reset_fsm_r(1),
      I2 => cdr_reset_fsm_lnkreset,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => cdr_reset_fsm_lnkreset_i_1_n_0,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in
    );
\cdr_reset_fsm_r[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_r(1),
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[7]\,
      I2 => \cdr_reset_fsm_r[1]_i_3_n_0\,
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      I4 => cdr_reset_fsm_r(0),
      O => \cdr_reset_fsm_r[1]_i_2_n_0\
    );
\cdr_reset_fsm_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r_reg_n_0_[4]\,
      I1 => \cdr_reset_fsm_cntr_r_reg_n_0_[2]\,
      I2 => \cdr_reset_fsm_cntr_r_reg_n_0_[0]\,
      I3 => \cdr_reset_fsm_cntr_r_reg_n_0_[1]\,
      I4 => \cdr_reset_fsm_cntr_r_reg_n_0_[3]\,
      I5 => \cdr_reset_fsm_cntr_r_reg_n_0_[5]\,
      O => \cdr_reset_fsm_r[1]_i_3_n_0\
    );
\cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_blocksyncall_initclk_sync_n_0,
      Q => cdr_reset_fsm_r(0),
      R => p_2_in
    );
\cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \cdr_reset_fsm_r[1]_i_2_n_0\,
      Q => cdr_reset_fsm_r(1),
      R => p_2_in
    );
common_logic_cbcc_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      do_rd_en_reg => do_rd_en_i,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      \out\ => bit_err_chan_bond_i,
      rx_cdrlocked_reg => rxrecclk_to_fabric_i
    );
common_reset_cbcc_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_common_reset_cbcc
     port map (
      CC_RXLOSSOFSYNC_OUT_reg => common_reset_cbcc_i_n_2,
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      cbcc_fifo_reset_to_fifo_wr_clk => cbcc_fifo_reset_to_fifo_wr_clk,
      cbcc_fifo_reset_wr_clk => cbcc_fifo_reset_wr_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      new_gtx_rx_pcsreset_comb_reg(0) => new_gtx_rx_pcsreset_comb,
      \out\ => rxrecclk_to_fabric_i
    );
data_v_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[5]\,
      I1 => \txseq_counter_i[6]_i_3_n_0\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => \txseq_counter_i_reg_n_0_[6]\,
      O => \^txdatavalid_i\
    );
descrambler_64b66b_gtx0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_detect => CC_detect,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      cur_polarity_reg => \^polarity_val_i\,
      \idl_count_reg[4]\ => descrambler_64b66b_gtx0_i_n_42,
      \idl_count_reg[4]_0\ => descrambler_64b66b_gtx0_i_n_43,
      in0 => rxlossofsync_out_q,
      \inv_idl_count_reg[4]\ => descrambler_64b66b_gtx0_i_n_47,
      \out\ => rxrecclk_to_fabric_i,
      \pol_count_reg[7]\ => polarity_check_i_n_2,
      \pol_state_reg[0]\ => descrambler_64b66b_gtx0_i_n_46,
      \pol_state_reg[1]\ => descrambler_64b66b_gtx0_i_n_0,
      \pol_state_reg[1]_0\ => descrambler_64b66b_gtx0_i_n_4,
      \pol_state_reg[1]_1\ => descrambler_64b66b_gtx0_i_n_5,
      \pol_state_reg[1]_2\(0) => pol_state(1),
      \pol_state_reg[2]\ => descrambler_64b66b_gtx0_i_n_6,
      \pol_state_reg[2]_0\ => descrambler_64b66b_gtx0_i_n_41,
      \pol_state_reg[2]_1\ => descrambler_64b66b_gtx0_i_n_44,
      \pol_state_reg[2]_2\ => descrambler_64b66b_gtx0_i_n_48,
      \pol_state_reg[3]\ => descrambler_64b66b_gtx0_i_n_1,
      \pol_state_reg[3]_0\ => descrambler_64b66b_gtx0_i_n_45,
      \prv_RXDATA_IN_reg[19]\ => polarity_check_i_n_12,
      \prv_RXDATA_IN_reg[21]\(2) => p_3_in(5),
      \prv_RXDATA_IN_reg[21]\(1 downto 0) => p_3_in(1 downto 0),
      \prv_RXDATA_IN_reg[22]\ => polarity_check_i_n_14,
      \prv_RXDATA_IN_reg[22]_0\ => polarity_check_i_n_4,
      \prv_RXDATA_IN_reg[31]\(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \prv_RXDATA_IN_reg[31]_0\ => polarity_check_i_n_13,
      \prv_RXDATA_IN_reg[9]\ => polarity_check_i_n_9,
      \prv_RXHEADER_IN_reg[1]\(1 downto 0) => prv_RXHEADER_IN(1 downto 0),
      \rxdata_from_gtx_i_reg[13]\(0) => unscrambled_data_i052_out,
      \rxdata_from_gtx_i_reg[31]\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxdatavalid_to_fifo_i_reg => cbcc_gtx0_i_n_79,
      \unscrambled_data_i_reg[13]_0\(1) => descrambler_64b66b_gtx0_i_n_49,
      \unscrambled_data_i_reg[13]_0\(0) => poly(52),
      \unscrambled_data_i_reg[25]_0\ => polarity_check_i_n_8
    );
extend_cb_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^txdatavalid_i\,
      I1 => extend_cb_r,
      I2 => periodic_cb_to_ll,
      O => extend_cb_r_reg
    );
extend_cc_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^txdatavalid_i\,
      I1 => extend_cc_r,
      I2 => Q,
      O => extend_cc_r_reg
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxresetfsm_i_n_4,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
polarity_check_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK
     port map (
      BLOCKSYNC_OUT_reg => block_sync_sm_gtx0_i_n_2,
      D(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      E(0) => rxdatavalid_to_fifo_i,
      Q(0) => pol_state(1),
      cur_polarity_reg_0 => descrambler_64b66b_gtx0_i_n_0,
      cur_polarity_reg_1 => descrambler_64b66b_gtx0_i_n_1,
      \out\ => rxrecclk_to_fabric_i,
      \pol_count_r_reg[0]_0\ => polarity_check_i_n_2,
      \pol_state_reg[0]_0\ => polarity_check_i_n_4,
      \pol_state_reg[1]_0\ => descrambler_64b66b_gtx0_i_n_4,
      \pol_state_reg[2]_0\ => polarity_check_i_n_8,
      \pol_state_reg[2]_1\ => polarity_check_i_n_9,
      \pol_state_reg[2]_2\(1 downto 0) => prv_RXHEADER_IN(1 downto 0),
      \pol_state_reg[2]_3\ => polarity_check_i_n_13,
      \pol_state_reg[3]_0\(2) => p_3_in(5),
      \pol_state_reg[3]_0\(1 downto 0) => p_3_in(1 downto 0),
      \pol_state_reg[3]_1\ => polarity_check_i_n_12,
      \pol_state_reg[3]_2\ => polarity_check_i_n_14,
      polarity_val_i => \^polarity_val_i\,
      \prv_RXDATA_IN_reg[21]_0\ => descrambler_64b66b_gtx0_i_n_45,
      \rxheader_to_fifo_i_reg[1]\ => descrambler_64b66b_gtx0_i_n_6,
      \rxheader_to_fifo_i_reg[1]_0\(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg,
      s_level_out_d2_reg => in_polarity_i_0,
      \unscrambled_data_i_reg[16]\ => descrambler_64b66b_gtx0_i_n_43,
      \unscrambled_data_i_reg[21]\ => descrambler_64b66b_gtx0_i_n_41,
      \unscrambled_data_i_reg[25]\ => descrambler_64b66b_gtx0_i_n_44,
      \unscrambled_data_i_reg[27]\ => descrambler_64b66b_gtx0_i_n_42,
      \unscrambled_data_i_reg[27]_0\ => descrambler_64b66b_gtx0_i_n_46,
      \unscrambled_data_i_reg[28]\ => descrambler_64b66b_gtx0_i_n_5,
      \unscrambled_data_i_reg[28]_0\ => descrambler_64b66b_gtx0_i_n_48,
      \unscrambled_data_i_reg[31]\ => descrambler_64b66b_gtx0_i_n_47
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => pre_r4_rxdatavalid_i,
      D => pre_r4_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(0),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(0),
      O => \pos_rxheader_from_gtx_i[0]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pre_r4_rxheader_from_gtx_i(1),
      I1 => pre_r4_rxheadervalid_i,
      I2 => pos_rxheader_from_gtx_i(1),
      O => \pos_rxheader_from_gtx_i[1]_i_1_n_0\
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[0]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pos_rxheader_from_gtx_i[1]_i_1_n_0\,
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r4_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
pre_r3_rxdatavalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdatavalid_i,
      Q => pre_r3_rxdatavalid_i_reg_srl3_n_0
    );
\pre_r3_rxheader_from_gtx_i_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(0),
      Q => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\
    );
\pre_r3_rxheader_from_gtx_i_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheader_from_gtx_i(1),
      Q => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\
    );
pre_r3_rxheadervalid_i_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxheadervalid_i,
      Q => pre_r3_rxheadervalid_i_reg_srl3_n_0
    );
\pre_r4_rxdata_from_gtx_i_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r4_rxdata_from_gtx_i(0)
    );
\pre_r4_rxdata_from_gtx_i_reg[10]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r4_rxdata_from_gtx_i(10)
    );
\pre_r4_rxdata_from_gtx_i_reg[11]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r4_rxdata_from_gtx_i(11)
    );
\pre_r4_rxdata_from_gtx_i_reg[12]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r4_rxdata_from_gtx_i(12)
    );
\pre_r4_rxdata_from_gtx_i_reg[13]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r4_rxdata_from_gtx_i(13)
    );
\pre_r4_rxdata_from_gtx_i_reg[14]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r4_rxdata_from_gtx_i(14)
    );
\pre_r4_rxdata_from_gtx_i_reg[15]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r4_rxdata_from_gtx_i(15)
    );
\pre_r4_rxdata_from_gtx_i_reg[16]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r4_rxdata_from_gtx_i(16)
    );
\pre_r4_rxdata_from_gtx_i_reg[17]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r4_rxdata_from_gtx_i(17)
    );
\pre_r4_rxdata_from_gtx_i_reg[18]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r4_rxdata_from_gtx_i(18)
    );
\pre_r4_rxdata_from_gtx_i_reg[19]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r4_rxdata_from_gtx_i(19)
    );
\pre_r4_rxdata_from_gtx_i_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r4_rxdata_from_gtx_i(1)
    );
\pre_r4_rxdata_from_gtx_i_reg[20]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r4_rxdata_from_gtx_i(20)
    );
\pre_r4_rxdata_from_gtx_i_reg[21]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r4_rxdata_from_gtx_i(21)
    );
\pre_r4_rxdata_from_gtx_i_reg[22]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r4_rxdata_from_gtx_i(22)
    );
\pre_r4_rxdata_from_gtx_i_reg[23]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r4_rxdata_from_gtx_i(23)
    );
\pre_r4_rxdata_from_gtx_i_reg[24]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r4_rxdata_from_gtx_i(24)
    );
\pre_r4_rxdata_from_gtx_i_reg[25]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r4_rxdata_from_gtx_i(25)
    );
\pre_r4_rxdata_from_gtx_i_reg[26]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r4_rxdata_from_gtx_i(26)
    );
\pre_r4_rxdata_from_gtx_i_reg[27]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r4_rxdata_from_gtx_i(27)
    );
\pre_r4_rxdata_from_gtx_i_reg[28]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r4_rxdata_from_gtx_i(28)
    );
\pre_r4_rxdata_from_gtx_i_reg[29]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r4_rxdata_from_gtx_i(29)
    );
\pre_r4_rxdata_from_gtx_i_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r4_rxdata_from_gtx_i(2)
    );
\pre_r4_rxdata_from_gtx_i_reg[30]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r4_rxdata_from_gtx_i(30)
    );
\pre_r4_rxdata_from_gtx_i_reg[31]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r4_rxdata_from_gtx_i(31)
    );
\pre_r4_rxdata_from_gtx_i_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r4_rxdata_from_gtx_i(3)
    );
\pre_r4_rxdata_from_gtx_i_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r4_rxdata_from_gtx_i(4)
    );
\pre_r4_rxdata_from_gtx_i_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r4_rxdata_from_gtx_i(5)
    );
\pre_r4_rxdata_from_gtx_i_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r4_rxdata_from_gtx_i(6)
    );
\pre_r4_rxdata_from_gtx_i_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r4_rxdata_from_gtx_i(7)
    );
\pre_r4_rxdata_from_gtx_i_reg[8]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r4_rxdata_from_gtx_i(8)
    );
\pre_r4_rxdata_from_gtx_i_reg[9]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => rxrecclk_to_fabric_i,
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r4_rxdata_from_gtx_i(9)
    );
pre_r4_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxdatavalid_i_reg_srl3_n_0,
      Q => pre_r4_rxdatavalid_i,
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[0]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r4_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => \pre_r3_rxheader_from_gtx_i_reg[1]_srl3_n_0\,
      Q => pre_r4_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r4_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pre_r3_rxheadervalid_i_reg_srl3_n_0,
      Q => pre_r4_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_1,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxdatavalid_i_1,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rxrecclk_to_fabric_i,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxrecclk_bufg_i: unisim.vcomponents.BUFGCTRL
    generic map(
      INIT_OUT => 0,
      PRESELECT_I0 => true,
      PRESELECT_I1 => false
    )
        port map (
      CE0 => rx_clk_locked_i,
      CE1 => '0',
      I0 => rxrecclk_from_gtx_i,
      I1 => '1',
      IGNORE0 => '0',
      IGNORE1 => '1',
      O => rxrecclk_to_fabric_i,
      S0 => '1',
      S1 => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => rx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
rxresetfsm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM
     port map (
      AR(0) => rxfsm_reset_i,
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      SR(0) => gtrxreset_t,
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      in0 => rxreset_for_lanes_q,
      init_clk => init_clk,
      new_gtx_rx_pcsreset_comb_reg => rxresetfsm_i_n_4,
      \out\ => \^out\,
      rx_cdrlocked_reg_0 => rxrecclk_to_fabric_i,
      rx_clk_locked_i => rx_clk_locked_i,
      rx_fsm_resetdone_i => rx_fsm_resetdone_i,
      rxuserrdy_t => rxuserrdy_t
    );
scrambler_64b66b_gtx0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      Q(6) => \txseq_counter_i_reg_n_0_[6]\,
      Q(5) => \txseq_counter_i_reg_n_0_[5]\,
      Q(4) => \txseq_counter_i_reg_n_0_[4]\,
      Q(3) => \txseq_counter_i_reg_n_0_[3]\,
      Q(2) => \txseq_counter_i_reg_n_0_[2]\,
      Q(1) => \txseq_counter_i_reg_n_0_[1]\,
      Q(0) => \txseq_counter_i_reg_n_0_[0]\,
      \SCRAMBLED_DATA_OUT_reg[0]_0\ => scrambler_64b66b_gtx0_i_n_0,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg(63 downto 0) => scrambled_data_i(63 downto 0),
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      tx_data_i(57 downto 0) => tx_data_i(57 downto 0)
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
txresetfsm_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM
     port map (
      MMCM_RESET_reg_0 => MMCM_RESET_reg,
      ack_flag => \ZynqDesign_OPTOLINK_0_0_gtx_inst/ack_flag\,
      \dly_gt_rst_r_reg[18]\ => \dly_gt_rst_r_reg[18]\,
      flag2_reg => txresetfsm_i_n_7,
      gt0_txresetdone_out => \^gt0_txresetdone_out\,
      gt_cpllreset_i => gt_cpllreset_i,
      gttxreset_t => gttxreset_t,
      in0 => in0,
      init_clk => init_clk,
      mmcm_lock_sync_reg_0 => mmcm_lock_sync_reg,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => \^out\,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => txusrclk_gtx_reset_comb,
      tx_fsm_resetdone_i => tx_fsm_resetdone_i,
      txuserrdy_t => txuserrdy_t
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => \txseq_counter_i[0]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[6]\,
      O => txseq_counter_i(0)
    );
\txseq_counter_i[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[5]\,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      O => \txseq_counter_i[0]_i_2_n_0\
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[1]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(1)
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      O => txseq_counter_i(2)
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[3]\,
      I2 => \txseq_counter_i_reg_n_0_[2]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => \txseq_counter_i_reg_n_0_[0]\,
      O => txseq_counter_i(3)
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[4]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[0]\,
      I4 => \txseq_counter_i_reg_n_0_[3]\,
      I5 => \txseq_counter_i_reg_n_0_[2]\,
      O => txseq_counter_i(4)
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288888888888888"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[5]\,
      I2 => scrambler_64b66b_gtx0_i_n_0,
      I3 => \txseq_counter_i_reg_n_0_[4]\,
      I4 => \txseq_counter_i_reg_n_0_[2]\,
      I5 => \txseq_counter_i_reg_n_0_[3]\,
      O => txseq_counter_i(5)
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \txseq_counter_i[6]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[6]\,
      I2 => \txseq_counter_i_reg_n_0_[0]\,
      I3 => \txseq_counter_i_reg_n_0_[1]\,
      I4 => \txseq_counter_i_reg_n_0_[5]\,
      I5 => \txseq_counter_i[6]_i_3_n_0\,
      O => txseq_counter_i(6)
    );
\txseq_counter_i[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txseq_counter_i[0]_i_2_n_0\,
      I1 => \txseq_counter_i_reg_n_0_[0]\,
      I2 => \txseq_counter_i_reg_n_0_[1]\,
      I3 => \txseq_counter_i_reg_n_0_[6]\,
      O => \txseq_counter_i[6]_i_2_n_0\
    );
\txseq_counter_i[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txseq_counter_i_reg_n_0_[3]\,
      I1 => \txseq_counter_i_reg_n_0_[2]\,
      I2 => \txseq_counter_i_reg_n_0_[4]\,
      O => \txseq_counter_i[6]_i_3_n_0\
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(0),
      Q => \txseq_counter_i_reg_n_0_[0]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(1),
      Q => \txseq_counter_i_reg_n_0_[1]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(2),
      Q => \txseq_counter_i_reg_n_0_[2]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(3),
      Q => \txseq_counter_i_reg_n_0_[3]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(4),
      Q => \txseq_counter_i_reg_n_0_[4]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(5),
      Q => \txseq_counter_i_reg_n_0_[5]\,
      R => gtx_reset_comb
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => MMCM_RESET_reg_0,
      CE => '1',
      D => txseq_counter_i(6),
      Q => \txseq_counter_i_reg_n_0_[6]\,
      R => gtx_reset_comb
    );
\u_cdc__check_polarity\: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_9
     port map (
      check_polarity_r_reg => check_polarity_r_reg,
      \out\ => rxrecclk_to_fabric_i
    );
\u_cdc__in_polarity\: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync_10
     port map (
      in_polarity_i => in_polarity_i,
      \out\ => in_polarity_i_0,
      rx_cdrlocked_reg => rxrecclk_to_fabric_i
    );
u_cdc_gt_cplllock_i: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0\
     port map (
      gt_pll_lock => gt_pll_lock,
      in0 => gt_cplllock_ii,
      init_clk => init_clk,
      mmcm_reset_i => mmcm_reset_i,
      \out\ => \^out\
    );
\u_cdc_rxpolarity_\: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1\
     port map (
      \out\ => sync_rx_polarity_r,
      rx_cdrlocked_reg => rxrecclk_to_fabric_i,
      rx_polarity_r_reg => rx_polarity_r_reg
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0\
     port map (
      Q(1) => \cdr_reset_fsm_cntr_r_reg_n_0_[7]\,
      Q(0) => \cdr_reset_fsm_cntr_r_reg_n_0_[6]\,
      \cdr_reset_fsm_cntr_r_reg[4]\ => \cdr_reset_fsm_r[1]_i_3_n_0\,
      cdr_reset_fsm_r(1 downto 0) => cdr_reset_fsm_r(1 downto 0),
      \cdr_reset_fsm_r_reg[0]\ => u_rst_sync_blocksyncall_initclk_sync_n_0,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11\
     port map (
      allow_block_sync_propagation_inrxclk => allow_block_sync_propagation_inrxclk,
      in0 => allow_block_sync_propagation_reg_n_0,
      \out\ => rxrecclk_to_fabric_i
    );
u_rst_sync_fsm_resetdone: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12\
     port map (
      RX_FSM_RESETDONE_reg => \^stg1_zynqdesign_optolink_0_0_cdc_to_reg\,
      fsm_resetdone_to_new_gtx_rx_comb => fsm_resetdone_to_new_gtx_rx_comb,
      \out\ => rxrecclk_to_fabric_i
    );
u_rst_sync_gtx_reset_comb: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13\
     port map (
      MMCM_RESET_reg => MMCM_RESET_reg_0,
      SR(0) => gtx_reset_comb,
      in0 => stableclk_gtx_reset_comb
    );
u_rst_sync_reset_initclk: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14\
     port map (
      RX_FSM_RESETDONE_reg => \^stg1_zynqdesign_optolink_0_0_cdc_to_reg\,
      RX_SYSTEM_RESET_reg => RX_SYSTEM_RESET_reg,
      cdr_reset_fsm_lnkreset => cdr_reset_fsm_lnkreset,
      \count_for_reset_r_reg[23]\ => u_rst_sync_reset_initclk_n_0,
      \dly_gt_rst_r_reg[18]\ => \dly_gt_rst_r_reg[18]\,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15\
     port map (
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk,
      stg5_reg_0 => txusrclk_gtx_reset_comb
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rxdata_from_gtx_i(13),
      I1 => poly(52),
      I2 => descrambler_64b66b_gtx0_i_n_49,
      O => unscrambled_data_i052_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_core is
  port (
    link_reset_out : out STD_LOGIC;
    tx_lane_up : out STD_LOGIC;
    tx_sys_reset_out : out STD_LOGIC;
    \rx_lane_up[0]\ : out STD_LOGIC;
    rx_sys_reset_out : out STD_LOGIC;
    gt0_cplllock_out : out STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    drprdy_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxusrclk_out : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    mmcm_lock_sync_reg : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    tx_channel_up : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    power_down : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt_qpllclk_quad1_out : in STD_LOGIC;
    gt_qpllrefclk_quad1_out : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    MMCM_RESET_reg : in STD_LOGIC;
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dly_gt_rst_r_reg[18]\ : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    tx_sysreset_from_support : in STD_LOGIC;
    rx_sysreset_from_support : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_core : entity is "ZynqDesign_OPTOLINK_0_0_core";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_core;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_core is
  signal RESET2FC_ii : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_119 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_121 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_122 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_124 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_126 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_127 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_128 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_129 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_130 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_131 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_138 : STD_LOGIC;
  signal ZynqDesign_OPTOLINK_0_0_wrapper_i_n_139 : STD_LOGIC;
  signal \cbcc_gtx0_i/fifo_dout_i_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \cbcc_gtx0_i/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal check_polarity_i : STD_LOGIC;
  signal core_reset_logic_i_n_2 : STD_LOGIC;
  signal core_reset_logic_i_n_3 : STD_LOGIC;
  signal core_reset_logic_i_n_4 : STD_LOGIC;
  signal count_16d_srl_r0 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ch_bond_i : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal gen_periodic_cb_i : STD_LOGIC;
  signal hld_polarity_i : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal in_polarity_i : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal periodic_cb_to_ll : STD_LOGIC;
  signal polarity_val_i : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset_lanes_rx : STD_LOGIC;
  signal \^rx_channel_up\ : STD_LOGIC;
  signal rx_enable_err_detect_i : STD_LOGIC;
  signal rx_fsm_resetdone : STD_LOGIC;
  signal rx_hard_err_i : STD_LOGIC;
  signal \^rx_lane_up[0]\ : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 63 );
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_polarity_i : STD_LOGIC;
  signal rx_reset_i : STD_LOGIC;
  signal rx_soft_err0 : STD_LOGIC;
  signal \^rx_sys_reset_out\ : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal simplex_rx_global_logic_i_n_3 : STD_LOGIC;
  signal simplex_rx_global_logic_i_n_5 : STD_LOGIC;
  signal \simplex_rx_lane_init_sm_i/count_8d_done_r\ : STD_LOGIC;
  signal \simplex_rx_stream_datapath_i/RX_D0\ : STD_LOGIC;
  signal simplex_tx_aurora_lane_0_i_n_61 : STD_LOGIC;
  signal simplex_tx_global_logic_i_n_4 : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/cb_seq_progress_r\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/cb_seq_progress_r20\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/extend_cb_r\ : STD_LOGIC;
  signal \simplex_tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal simplex_tx_stream_i_n_66 : STD_LOGIC;
  signal simplex_tx_stream_i_n_68 : STD_LOGIC;
  signal simplex_tx_stream_i_n_69 : STD_LOGIC;
  signal simplex_tx_stream_i_n_70 : STD_LOGIC;
  signal simplex_tx_stream_i_n_71 : STD_LOGIC;
  signal simplex_tx_stream_i_n_73 : STD_LOGIC;
  signal standard_cc_module_i_n_0 : STD_LOGIC;
  signal \sym_gen_i/tx_header_1_c\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 0 to 57 );
  signal tx_fsm_resetdone : STD_LOGIC;
  signal tx_header_0_i : STD_LOGIC;
  signal tx_header_1_i : STD_LOGIC;
  signal \^tx_lane_up\ : STD_LOGIC;
  signal tx_pe_data_i : STD_LOGIC_VECTOR ( 0 to 63 );
  signal tx_pe_data_v_i : STD_LOGIC;
  signal \^tx_sys_reset_out\ : STD_LOGIC;
  signal txdata_c : STD_LOGIC_VECTOR ( 55 downto 52 );
  signal txdatavalid_i : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
begin
  link_reset_out <= \^link_reset_out\;
  rx_channel_up <= \^rx_channel_up\;
  \rx_lane_up[0]\ <= \^rx_lane_up[0]\;
  rx_sys_reset_out <= \^rx_sys_reset_out\;
  tx_lane_up <= \^tx_lane_up\;
  tx_sys_reset_out <= \^tx_sys_reset_out\;
RESET2FC_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => RESET2FC_ii,
      Q => reset2fc,
      R => '0'
    );
ZynqDesign_OPTOLINK_0_0_wrapper_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_WRAPPER
     port map (
      CLK => gt_rxusrclk_out,
      D(1) => tx_header_1_i,
      D(0) => tx_header_0_i,
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      MMCM_RESET_reg => MMCM_RESET_reg,
      MMCM_RESET_reg_0 => \out\,
      Q => do_cc_i,
      \RX_DATA_REG_reg[0]\ => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_119,
      RX_HARD_ERR_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_138,
      RX_SOFT_ERR_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_139,
      RX_SYSTEM_RESET_reg => \^rx_sys_reset_out\,
      TX_HEADER_0_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_121,
      check_polarity_r_reg => check_polarity_i,
      \dly_gt_rst_r_reg[18]\ => \dly_gt_rst_r_reg[18]\,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      extend_cb_r => \simplex_tx_stream_control_sm_i/extend_cb_r\,
      extend_cb_r_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_122,
      extend_cc_r => \simplex_tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_124,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxdfeagchold_in => gt0_rxdfeagchold_in,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_in => gt0_rxdfelfhold_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfklovrden_in => gt0_rxlpmlfklovrden_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txmaincursor_in(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_n => gt_refclk1_n,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      illegal_btf_i => illegal_btf_i,
      in0 => in0,
      in_polarity_i => in_polarity_i,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      mmcm_lock_sync_reg => mmcm_lock_sync_reg,
      \out\ => gt0_cplllock_out,
      periodic_cb_to_ll => periodic_cb_to_ll,
      polarity_val_i => polarity_val_i,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg => rx_polarity_i,
      rx_reset_i => rx_reset_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => hld_polarity_i,
      scrambler(11) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_126,
      scrambler(10) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_127,
      scrambler(9) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_128,
      scrambler(8) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_129,
      scrambler(7) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_130,
      scrambler(6) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_131,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => rx_fsm_resetdone,
      stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => tx_fsm_resetdone,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_data_i(57) => tx_data_i(0),
      tx_data_i(56) => tx_data_i(1),
      tx_data_i(55) => tx_data_i(2),
      tx_data_i(54) => tx_data_i(3),
      tx_data_i(53) => tx_data_i(4),
      tx_data_i(52) => tx_data_i(5),
      tx_data_i(51) => tx_data_i(6),
      tx_data_i(50) => tx_data_i(7),
      tx_data_i(49) => tx_data_i(8),
      tx_data_i(48) => tx_data_i(9),
      tx_data_i(47) => tx_data_i(10),
      tx_data_i(46) => tx_data_i(11),
      tx_data_i(45) => tx_data_i(12),
      tx_data_i(44) => tx_data_i(13),
      tx_data_i(43) => tx_data_i(14),
      tx_data_i(42) => tx_data_i(15),
      tx_data_i(41) => tx_data_i(16),
      tx_data_i(40) => tx_data_i(17),
      tx_data_i(39) => tx_data_i(18),
      tx_data_i(38) => tx_data_i(19),
      tx_data_i(37) => tx_data_i(20),
      tx_data_i(36) => tx_data_i(21),
      tx_data_i(35) => tx_data_i(22),
      tx_data_i(34) => tx_data_i(23),
      tx_data_i(33) => tx_data_i(24),
      tx_data_i(32) => tx_data_i(25),
      tx_data_i(31) => tx_data_i(26),
      tx_data_i(30) => tx_data_i(27),
      tx_data_i(29) => tx_data_i(28),
      tx_data_i(28) => tx_data_i(29),
      tx_data_i(27) => tx_data_i(30),
      tx_data_i(26) => tx_data_i(31),
      tx_data_i(25) => tx_data_i(32),
      tx_data_i(24) => tx_data_i(33),
      tx_data_i(23) => tx_data_i(34),
      tx_data_i(22) => tx_data_i(35),
      tx_data_i(21) => tx_data_i(36),
      tx_data_i(20) => tx_data_i(37),
      tx_data_i(19) => tx_data_i(38),
      tx_data_i(18) => tx_data_i(39),
      tx_data_i(17) => tx_data_i(40),
      tx_data_i(16) => tx_data_i(41),
      tx_data_i(15) => tx_data_i(42),
      tx_data_i(14) => tx_data_i(43),
      tx_data_i(13) => tx_data_i(44),
      tx_data_i(12) => tx_data_i(45),
      tx_data_i(11) => tx_data_i(46),
      tx_data_i(10) => tx_data_i(47),
      tx_data_i(9) => tx_data_i(48),
      tx_data_i(8) => tx_data_i(49),
      tx_data_i(7) => tx_data_i(50),
      tx_data_i(6) => tx_data_i(51),
      tx_data_i(5) => tx_data_i(52),
      tx_data_i(4) => tx_data_i(53),
      tx_data_i(3) => tx_data_i(54),
      tx_data_i(2) => tx_data_i(55),
      tx_data_i(1) => tx_data_i(56),
      tx_data_i(0) => tx_data_i(57),
      tx_header_1_c => \sym_gen_i/tx_header_1_c\,
      tx_out_clk => tx_out_clk,
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn => txn,
      txp => txp
    );
core_reset_logic_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_RESET_LOGIC
     port map (
      RX_FSM_RESETDONE_reg => rx_fsm_resetdone,
      TX_FSM_RESETDONE_reg => tx_fsm_resetdone,
      \counter2_r_reg[0]\ => core_reset_logic_i_n_2,
      lane_up_flop_i => \^rx_lane_up[0]\,
      link_reset_out => \^link_reset_out\,
      \out\ => \out\,
      power_down => power_down,
      reset_count_r_reg => core_reset_logic_i_n_3,
      rx_reset_i => rx_reset_i,
      rx_sys_reset_out => \^rx_sys_reset_out\,
      rx_sysreset_from_support => rx_sysreset_from_support,
      tx_lane_up => \^tx_lane_up\,
      tx_sys_reset_out => \^tx_sys_reset_out\,
      tx_sysreset_from_support => tx_sysreset_from_support,
      wait_for_lane_up_r_reg => core_reset_logic_i_n_4
    );
rx_soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => rx_soft_err0,
      Q => rx_soft_err,
      R => \^rx_sys_reset_out\
    );
simplex_rx_aurora_lane_0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE
     port map (
      DO(63 downto 0) => \cbcc_gtx0_i/fifo_dout_i_0\(63 downto 0),
      DOP(1 downto 0) => \cbcc_gtx0_i/p_0_in\(1 downto 0),
      HLD_POLARITY_OUT_reg => hld_polarity_i,
      ILLEGAL_BTF_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_139,
      Q(0) => \simplex_rx_lane_init_sm_i/count_8d_done_r\,
      RESET2FC_ii => RESET2FC_ii,
      RX_CHANNEL_UP_reg => \^rx_channel_up\,
      \RX_D_reg[0]\(63) => rx_pe_data_i(0),
      \RX_D_reg[0]\(62) => rx_pe_data_i(1),
      \RX_D_reg[0]\(61) => rx_pe_data_i(2),
      \RX_D_reg[0]\(60) => rx_pe_data_i(3),
      \RX_D_reg[0]\(59) => rx_pe_data_i(4),
      \RX_D_reg[0]\(58) => rx_pe_data_i(5),
      \RX_D_reg[0]\(57) => rx_pe_data_i(6),
      \RX_D_reg[0]\(56) => rx_pe_data_i(7),
      \RX_D_reg[0]\(55) => rx_pe_data_i(8),
      \RX_D_reg[0]\(54) => rx_pe_data_i(9),
      \RX_D_reg[0]\(53) => rx_pe_data_i(10),
      \RX_D_reg[0]\(52) => rx_pe_data_i(11),
      \RX_D_reg[0]\(51) => rx_pe_data_i(12),
      \RX_D_reg[0]\(50) => rx_pe_data_i(13),
      \RX_D_reg[0]\(49) => rx_pe_data_i(14),
      \RX_D_reg[0]\(48) => rx_pe_data_i(15),
      \RX_D_reg[0]\(47) => rx_pe_data_i(16),
      \RX_D_reg[0]\(46) => rx_pe_data_i(17),
      \RX_D_reg[0]\(45) => rx_pe_data_i(18),
      \RX_D_reg[0]\(44) => rx_pe_data_i(19),
      \RX_D_reg[0]\(43) => rx_pe_data_i(20),
      \RX_D_reg[0]\(42) => rx_pe_data_i(21),
      \RX_D_reg[0]\(41) => rx_pe_data_i(22),
      \RX_D_reg[0]\(40) => rx_pe_data_i(23),
      \RX_D_reg[0]\(39) => rx_pe_data_i(24),
      \RX_D_reg[0]\(38) => rx_pe_data_i(25),
      \RX_D_reg[0]\(37) => rx_pe_data_i(26),
      \RX_D_reg[0]\(36) => rx_pe_data_i(27),
      \RX_D_reg[0]\(35) => rx_pe_data_i(28),
      \RX_D_reg[0]\(34) => rx_pe_data_i(29),
      \RX_D_reg[0]\(33) => rx_pe_data_i(30),
      \RX_D_reg[0]\(32) => rx_pe_data_i(31),
      \RX_D_reg[0]\(31) => rx_pe_data_i(32),
      \RX_D_reg[0]\(30) => rx_pe_data_i(33),
      \RX_D_reg[0]\(29) => rx_pe_data_i(34),
      \RX_D_reg[0]\(28) => rx_pe_data_i(35),
      \RX_D_reg[0]\(27) => rx_pe_data_i(36),
      \RX_D_reg[0]\(26) => rx_pe_data_i(37),
      \RX_D_reg[0]\(25) => rx_pe_data_i(38),
      \RX_D_reg[0]\(24) => rx_pe_data_i(39),
      \RX_D_reg[0]\(23) => rx_pe_data_i(40),
      \RX_D_reg[0]\(22) => rx_pe_data_i(41),
      \RX_D_reg[0]\(21) => rx_pe_data_i(42),
      \RX_D_reg[0]\(20) => rx_pe_data_i(43),
      \RX_D_reg[0]\(19) => rx_pe_data_i(44),
      \RX_D_reg[0]\(18) => rx_pe_data_i(45),
      \RX_D_reg[0]\(17) => rx_pe_data_i(46),
      \RX_D_reg[0]\(16) => rx_pe_data_i(47),
      \RX_D_reg[0]\(15) => rx_pe_data_i(48),
      \RX_D_reg[0]\(14) => rx_pe_data_i(49),
      \RX_D_reg[0]\(13) => rx_pe_data_i(50),
      \RX_D_reg[0]\(12) => rx_pe_data_i(51),
      \RX_D_reg[0]\(11) => rx_pe_data_i(52),
      \RX_D_reg[0]\(10) => rx_pe_data_i(53),
      \RX_D_reg[0]\(9) => rx_pe_data_i(54),
      \RX_D_reg[0]\(8) => rx_pe_data_i(55),
      \RX_D_reg[0]\(7) => rx_pe_data_i(56),
      \RX_D_reg[0]\(6) => rx_pe_data_i(57),
      \RX_D_reg[0]\(5) => rx_pe_data_i(58),
      \RX_D_reg[0]\(4) => rx_pe_data_i(59),
      \RX_D_reg[0]\(3) => rx_pe_data_i(60),
      \RX_D_reg[0]\(2) => rx_pe_data_i(61),
      \RX_D_reg[0]\(1) => rx_pe_data_i(62),
      \RX_D_reg[0]\(0) => rx_pe_data_i(63),
      RX_SYSTEM_RESET_reg => \^rx_sys_reset_out\,
      RX_SYSTEM_RESET_reg_0 => core_reset_logic_i_n_3,
      hold_reg_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_119,
      illegal_btf_i => illegal_btf_i,
      in_polarity_i => in_polarity_i,
      \out\ => \out\,
      polarity_val_i => polarity_val_i,
      rd_err_q_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_138,
      remote_ready_i => remote_ready_i,
      reset_lanes_flop_0_i => simplex_rx_global_logic_i_n_5,
      reset_lanes_rx => reset_lanes_rx,
      rx_enable_err_detect_i => rx_enable_err_detect_i,
      rx_hard_err_i => rx_hard_err_i,
      \rx_lane_up[0]\ => \^rx_lane_up[0]\,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rx_reset_i => rx_reset_i,
      rx_soft_err0 => rx_soft_err0,
      rxdatavalid_i => rxdatavalid_i,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg => rx_polarity_i,
      s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg_0 => check_polarity_i
    );
simplex_rx_global_logic_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC
     port map (
      E(0) => \simplex_rx_stream_datapath_i/RX_D0\,
      Q(0) => \simplex_rx_lane_init_sm_i/count_8d_done_r\,
      RX_SRC_RDY_N_reg_inv => simplex_rx_global_logic_i_n_3,
      RX_SYSTEM_RESET_reg => core_reset_logic_i_n_4,
      RX_SYSTEM_RESET_reg_0 => \^rx_sys_reset_out\,
      align_r_reg => simplex_rx_global_logic_i_n_5,
      lane_up_flop_i => \^rx_lane_up[0]\,
      \out\ => \out\,
      remote_ready_i => remote_ready_i,
      reset_lanes_rx => reset_lanes_rx,
      rx_channel_up => \^rx_channel_up\,
      rx_hard_err => rx_hard_err,
      rx_hard_err_i => rx_hard_err_i,
      rx_pe_data_v_i => rx_pe_data_v_i
    );
simplex_rx_stream_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM
     port map (
      D(63) => rx_pe_data_i(0),
      D(62) => rx_pe_data_i(1),
      D(61) => rx_pe_data_i(2),
      D(60) => rx_pe_data_i(3),
      D(59) => rx_pe_data_i(4),
      D(58) => rx_pe_data_i(5),
      D(57) => rx_pe_data_i(6),
      D(56) => rx_pe_data_i(7),
      D(55) => rx_pe_data_i(8),
      D(54) => rx_pe_data_i(9),
      D(53) => rx_pe_data_i(10),
      D(52) => rx_pe_data_i(11),
      D(51) => rx_pe_data_i(12),
      D(50) => rx_pe_data_i(13),
      D(49) => rx_pe_data_i(14),
      D(48) => rx_pe_data_i(15),
      D(47) => rx_pe_data_i(16),
      D(46) => rx_pe_data_i(17),
      D(45) => rx_pe_data_i(18),
      D(44) => rx_pe_data_i(19),
      D(43) => rx_pe_data_i(20),
      D(42) => rx_pe_data_i(21),
      D(41) => rx_pe_data_i(22),
      D(40) => rx_pe_data_i(23),
      D(39) => rx_pe_data_i(24),
      D(38) => rx_pe_data_i(25),
      D(37) => rx_pe_data_i(26),
      D(36) => rx_pe_data_i(27),
      D(35) => rx_pe_data_i(28),
      D(34) => rx_pe_data_i(29),
      D(33) => rx_pe_data_i(30),
      D(32) => rx_pe_data_i(31),
      D(31) => rx_pe_data_i(32),
      D(30) => rx_pe_data_i(33),
      D(29) => rx_pe_data_i(34),
      D(28) => rx_pe_data_i(35),
      D(27) => rx_pe_data_i(36),
      D(26) => rx_pe_data_i(37),
      D(25) => rx_pe_data_i(38),
      D(24) => rx_pe_data_i(39),
      D(23) => rx_pe_data_i(40),
      D(22) => rx_pe_data_i(41),
      D(21) => rx_pe_data_i(42),
      D(20) => rx_pe_data_i(43),
      D(19) => rx_pe_data_i(44),
      D(18) => rx_pe_data_i(45),
      D(17) => rx_pe_data_i(46),
      D(16) => rx_pe_data_i(47),
      D(15) => rx_pe_data_i(48),
      D(14) => rx_pe_data_i(49),
      D(13) => rx_pe_data_i(50),
      D(12) => rx_pe_data_i(51),
      D(11) => rx_pe_data_i(52),
      D(10) => rx_pe_data_i(53),
      D(9) => rx_pe_data_i(54),
      D(8) => rx_pe_data_i(55),
      D(7) => rx_pe_data_i(56),
      D(6) => rx_pe_data_i(57),
      D(5) => rx_pe_data_i(58),
      D(4) => rx_pe_data_i(59),
      D(3) => rx_pe_data_i(60),
      D(2) => rx_pe_data_i(61),
      D(1) => rx_pe_data_i(62),
      D(0) => rx_pe_data_i(63),
      E(0) => \simplex_rx_stream_datapath_i/RX_D0\,
      RX_CHANNEL_UP_reg => simplex_rx_global_logic_i_n_3,
      SR(0) => reset_lanes_rx,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      \out\ => \out\
    );
simplex_tx_aurora_lane_0_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE
     port map (
      D(1) => tx_header_1_i,
      D(0) => tx_header_0_i,
      GEN_NA_IDLES_reg => simplex_tx_aurora_lane_0_i_n_61,
      GEN_NA_IDLES_reg_0 => simplex_tx_stream_i_n_73,
      Q(55) => tx_pe_data_i(0),
      Q(54) => tx_pe_data_i(1),
      Q(53) => tx_pe_data_i(2),
      Q(52) => tx_pe_data_i(3),
      Q(51) => tx_pe_data_i(4),
      Q(50) => tx_pe_data_i(5),
      Q(49) => tx_pe_data_i(6),
      Q(48) => tx_pe_data_i(7),
      Q(47) => tx_pe_data_i(8),
      Q(46) => tx_pe_data_i(9),
      Q(45) => tx_pe_data_i(10),
      Q(44) => tx_pe_data_i(11),
      Q(43) => tx_pe_data_i(12),
      Q(42) => tx_pe_data_i(13),
      Q(41) => tx_pe_data_i(14),
      Q(40) => tx_pe_data_i(15),
      Q(39) => tx_pe_data_i(16),
      Q(38) => tx_pe_data_i(17),
      Q(37) => tx_pe_data_i(18),
      Q(36) => tx_pe_data_i(19),
      Q(35) => tx_pe_data_i(20),
      Q(34) => tx_pe_data_i(21),
      Q(33) => tx_pe_data_i(22),
      Q(32) => tx_pe_data_i(23),
      Q(31) => tx_pe_data_i(24),
      Q(30) => tx_pe_data_i(25),
      Q(29) => tx_pe_data_i(26),
      Q(28) => tx_pe_data_i(27),
      Q(27) => tx_pe_data_i(28),
      Q(26) => tx_pe_data_i(29),
      Q(25) => tx_pe_data_i(30),
      Q(24) => tx_pe_data_i(31),
      Q(23) => tx_pe_data_i(32),
      Q(22) => tx_pe_data_i(33),
      Q(21) => tx_pe_data_i(34),
      Q(20) => tx_pe_data_i(35),
      Q(19) => tx_pe_data_i(36),
      Q(18) => tx_pe_data_i(37),
      Q(17) => tx_pe_data_i(38),
      Q(16) => tx_pe_data_i(39),
      Q(15) => tx_pe_data_i(40),
      Q(14) => tx_pe_data_i(41),
      Q(13) => tx_pe_data_i(42),
      Q(12) => tx_pe_data_i(43),
      Q(11) => tx_pe_data_i(44),
      Q(10) => tx_pe_data_i(45),
      Q(9) => tx_pe_data_i(46),
      Q(8) => tx_pe_data_i(47),
      Q(7) => tx_pe_data_i(52),
      Q(6) => tx_pe_data_i(53),
      Q(5) => tx_pe_data_i(54),
      Q(4) => tx_pe_data_i(55),
      Q(3) => tx_pe_data_i(56),
      Q(2) => tx_pe_data_i(61),
      Q(1) => tx_pe_data_i(62),
      Q(0) => tx_pe_data_i(63),
      \SCRAMBLED_DATA_OUT_reg[5]\(57) => tx_data_i(0),
      \SCRAMBLED_DATA_OUT_reg[5]\(56) => tx_data_i(1),
      \SCRAMBLED_DATA_OUT_reg[5]\(55) => tx_data_i(2),
      \SCRAMBLED_DATA_OUT_reg[5]\(54) => tx_data_i(3),
      \SCRAMBLED_DATA_OUT_reg[5]\(53) => tx_data_i(4),
      \SCRAMBLED_DATA_OUT_reg[5]\(52) => tx_data_i(5),
      \SCRAMBLED_DATA_OUT_reg[5]\(51) => tx_data_i(6),
      \SCRAMBLED_DATA_OUT_reg[5]\(50) => tx_data_i(7),
      \SCRAMBLED_DATA_OUT_reg[5]\(49) => tx_data_i(8),
      \SCRAMBLED_DATA_OUT_reg[5]\(48) => tx_data_i(9),
      \SCRAMBLED_DATA_OUT_reg[5]\(47) => tx_data_i(10),
      \SCRAMBLED_DATA_OUT_reg[5]\(46) => tx_data_i(11),
      \SCRAMBLED_DATA_OUT_reg[5]\(45) => tx_data_i(12),
      \SCRAMBLED_DATA_OUT_reg[5]\(44) => tx_data_i(13),
      \SCRAMBLED_DATA_OUT_reg[5]\(43) => tx_data_i(14),
      \SCRAMBLED_DATA_OUT_reg[5]\(42) => tx_data_i(15),
      \SCRAMBLED_DATA_OUT_reg[5]\(41) => tx_data_i(16),
      \SCRAMBLED_DATA_OUT_reg[5]\(40) => tx_data_i(17),
      \SCRAMBLED_DATA_OUT_reg[5]\(39) => tx_data_i(18),
      \SCRAMBLED_DATA_OUT_reg[5]\(38) => tx_data_i(19),
      \SCRAMBLED_DATA_OUT_reg[5]\(37) => tx_data_i(20),
      \SCRAMBLED_DATA_OUT_reg[5]\(36) => tx_data_i(21),
      \SCRAMBLED_DATA_OUT_reg[5]\(35) => tx_data_i(22),
      \SCRAMBLED_DATA_OUT_reg[5]\(34) => tx_data_i(23),
      \SCRAMBLED_DATA_OUT_reg[5]\(33) => tx_data_i(24),
      \SCRAMBLED_DATA_OUT_reg[5]\(32) => tx_data_i(25),
      \SCRAMBLED_DATA_OUT_reg[5]\(31) => tx_data_i(26),
      \SCRAMBLED_DATA_OUT_reg[5]\(30) => tx_data_i(27),
      \SCRAMBLED_DATA_OUT_reg[5]\(29) => tx_data_i(28),
      \SCRAMBLED_DATA_OUT_reg[5]\(28) => tx_data_i(29),
      \SCRAMBLED_DATA_OUT_reg[5]\(27) => tx_data_i(30),
      \SCRAMBLED_DATA_OUT_reg[5]\(26) => tx_data_i(31),
      \SCRAMBLED_DATA_OUT_reg[5]\(25) => tx_data_i(32),
      \SCRAMBLED_DATA_OUT_reg[5]\(24) => tx_data_i(33),
      \SCRAMBLED_DATA_OUT_reg[5]\(23) => tx_data_i(34),
      \SCRAMBLED_DATA_OUT_reg[5]\(22) => tx_data_i(35),
      \SCRAMBLED_DATA_OUT_reg[5]\(21) => tx_data_i(36),
      \SCRAMBLED_DATA_OUT_reg[5]\(20) => tx_data_i(37),
      \SCRAMBLED_DATA_OUT_reg[5]\(19) => tx_data_i(38),
      \SCRAMBLED_DATA_OUT_reg[5]\(18) => tx_data_i(39),
      \SCRAMBLED_DATA_OUT_reg[5]\(17) => tx_data_i(40),
      \SCRAMBLED_DATA_OUT_reg[5]\(16) => tx_data_i(41),
      \SCRAMBLED_DATA_OUT_reg[5]\(15) => tx_data_i(42),
      \SCRAMBLED_DATA_OUT_reg[5]\(14) => tx_data_i(43),
      \SCRAMBLED_DATA_OUT_reg[5]\(13) => tx_data_i(44),
      \SCRAMBLED_DATA_OUT_reg[5]\(12) => tx_data_i(45),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => tx_data_i(46),
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => tx_data_i(47),
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => tx_data_i(48),
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => tx_data_i(49),
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => tx_data_i(50),
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => tx_data_i(51),
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => tx_data_i(52),
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => tx_data_i(53),
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => tx_data_i(54),
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => tx_data_i(55),
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => tx_data_i(56),
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => tx_data_i(57),
      TX_FSM_RESETDONE_reg => tx_fsm_resetdone,
      TX_PE_DATA_V_reg => simplex_tx_global_logic_i_n_4,
      \TX_PE_DATA_reg[57]\ => simplex_tx_stream_i_n_68,
      \TX_PE_DATA_reg[58]\ => simplex_tx_stream_i_n_69,
      \TX_PE_DATA_reg[59]\ => simplex_tx_stream_i_n_70,
      \TX_PE_DATA_reg[60]\ => simplex_tx_stream_i_n_71,
      TX_SYSTEM_RESET_reg => \^tx_sys_reset_out\,
      \out\ => \out\,
      scrambler(11) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_126,
      scrambler(10) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_127,
      scrambler(9) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_128,
      scrambler(8) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_129,
      scrambler(7) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_130,
      scrambler(6) => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_131,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_header_1_c => \sym_gen_i/tx_header_1_c\,
      tx_lane_up => \^tx_lane_up\,
      txdata_c(3 downto 0) => txdata_c(55 downto 52),
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      \txseq_counter_i_reg[0]\ => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_121
    );
simplex_tx_global_logic_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC
     port map (
      E(0) => count_16d_srl_r0,
      Q => do_cc_i,
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[63]\ => simplex_tx_global_logic_i_n_4,
      \TX_PE_DATA_reg[48]\(1) => tx_pe_data_i(48),
      \TX_PE_DATA_reg[48]\(0) => tx_pe_data_i(49),
      TX_SYSTEM_RESET_reg => \^tx_sys_reset_out\,
      TX_SYSTEM_RESET_reg_0 => core_reset_logic_i_n_2,
      cb_seq_progress_r => \simplex_tx_stream_control_sm_i/cb_seq_progress_r\,
      cb_seq_progress_r20 => \simplex_tx_stream_control_sm_i/cb_seq_progress_r20\,
      \count_13d_srl_r_reg[11]\(0) => standard_cc_module_i_n_0,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_ch_bond_int_reg => simplex_tx_stream_i_n_66,
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => gen_periodic_cb_i,
      lane_up_flop_i => simplex_tx_aurora_lane_0_i_n_61,
      \out\ => \out\,
      periodic_cb_to_ll => periodic_cb_to_ll,
      reset2fg => reset2fg,
      tx_channel_up => tx_channel_up,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdata_c(1 downto 0) => txdata_c(55 downto 54),
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
simplex_tx_stream_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM
     port map (
      DO_CC_reg => do_cc_i,
      Q(57) => tx_pe_data_i(0),
      Q(56) => tx_pe_data_i(1),
      Q(55) => tx_pe_data_i(2),
      Q(54) => tx_pe_data_i(3),
      Q(53) => tx_pe_data_i(4),
      Q(52) => tx_pe_data_i(5),
      Q(51) => tx_pe_data_i(6),
      Q(50) => tx_pe_data_i(7),
      Q(49) => tx_pe_data_i(8),
      Q(48) => tx_pe_data_i(9),
      Q(47) => tx_pe_data_i(10),
      Q(46) => tx_pe_data_i(11),
      Q(45) => tx_pe_data_i(12),
      Q(44) => tx_pe_data_i(13),
      Q(43) => tx_pe_data_i(14),
      Q(42) => tx_pe_data_i(15),
      Q(41) => tx_pe_data_i(16),
      Q(40) => tx_pe_data_i(17),
      Q(39) => tx_pe_data_i(18),
      Q(38) => tx_pe_data_i(19),
      Q(37) => tx_pe_data_i(20),
      Q(36) => tx_pe_data_i(21),
      Q(35) => tx_pe_data_i(22),
      Q(34) => tx_pe_data_i(23),
      Q(33) => tx_pe_data_i(24),
      Q(32) => tx_pe_data_i(25),
      Q(31) => tx_pe_data_i(26),
      Q(30) => tx_pe_data_i(27),
      Q(29) => tx_pe_data_i(28),
      Q(28) => tx_pe_data_i(29),
      Q(27) => tx_pe_data_i(30),
      Q(26) => tx_pe_data_i(31),
      Q(25) => tx_pe_data_i(32),
      Q(24) => tx_pe_data_i(33),
      Q(23) => tx_pe_data_i(34),
      Q(22) => tx_pe_data_i(35),
      Q(21) => tx_pe_data_i(36),
      Q(20) => tx_pe_data_i(37),
      Q(19) => tx_pe_data_i(38),
      Q(18) => tx_pe_data_i(39),
      Q(17) => tx_pe_data_i(40),
      Q(16) => tx_pe_data_i(41),
      Q(15) => tx_pe_data_i(42),
      Q(14) => tx_pe_data_i(43),
      Q(13) => tx_pe_data_i(44),
      Q(12) => tx_pe_data_i(45),
      Q(11) => tx_pe_data_i(46),
      Q(10) => tx_pe_data_i(47),
      Q(9) => tx_pe_data_i(48),
      Q(8) => tx_pe_data_i(49),
      Q(7) => tx_pe_data_i(52),
      Q(6) => tx_pe_data_i(53),
      Q(5) => tx_pe_data_i(54),
      Q(4) => tx_pe_data_i(55),
      Q(3) => tx_pe_data_i(56),
      Q(2) => tx_pe_data_i(61),
      Q(1) => tx_pe_data_i(62),
      Q(0) => tx_pe_data_i(63),
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      \TX_DATA_reg[53]\ => simplex_tx_stream_i_n_66,
      \TX_DATA_reg[59]\ => simplex_tx_stream_i_n_71,
      \TX_DATA_reg[59]_0\ => simplex_tx_stream_i_n_73,
      \TX_DATA_reg[60]\ => simplex_tx_stream_i_n_70,
      \TX_DATA_reg[61]\ => simplex_tx_stream_i_n_69,
      \TX_DATA_reg[62]\ => simplex_tx_stream_i_n_68,
      cb_seq_progress_r => \simplex_tx_stream_control_sm_i/cb_seq_progress_r\,
      cb_seq_progress_r20 => \simplex_tx_stream_control_sm_i/cb_seq_progress_r20\,
      extend_cb_r => \simplex_tx_stream_control_sm_i/extend_cb_r\,
      extend_cb_r_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_122,
      extend_cc_r => \simplex_tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => ZynqDesign_OPTOLINK_0_0_wrapper_i_n_124,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      gen_periodic_cb_i => gen_periodic_cb_i,
      \out\ => \out\,
      periodic_cb_to_ll => periodic_cb_to_ll,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_header_1_c => \sym_gen_i/tx_header_1_c\,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdata_c(1 downto 0) => txdata_c(53 downto 52),
      txdatavalid_i => txdatavalid_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
standard_cc_module_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE
     port map (
      DO_CC => do_cc_i,
      E(0) => count_16d_srl_r0,
      R0 => \simplex_tx_stream_control_sm_i/R0\,
      count_13d_srl_r(0) => standard_cc_module_i_n_0,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    tx_hard_err : out STD_LOGIC;
    tx_soft_err : out STD_LOGIC;
    tx_channel_up : out STD_LOGIC;
    tx_lane_up : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    rx_channel_up : out STD_LOGIC;
    rx_lane_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    tx_reset_pb : in STD_LOGIC;
    rx_reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC;
    drpaddr_in : in STD_LOGIC_VECTOR ( 8 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC;
    drpwe_in : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    tx_sys_reset_out : out STD_LOGIC;
    rx_sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_cplllock_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support : entity is "ZynqDesign_OPTOLINK_0_0_support";
end ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal GTXQ0_left_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of GTXQ0_left_i : signal is "true";
  signal INIT_CLK_i : STD_LOGIC;
  attribute RTL_KEEP of INIT_CLK_i : signal is "true";
  attribute syn_keep : string;
  attribute syn_keep of INIT_CLK_i : signal is "true";
  signal ZynqDesign_OPTOLINK_0_0_core_i_n_57 : STD_LOGIC;
  signal \^gt_qpllclk_quad1_out\ : STD_LOGIC;
  signal \^gt_qpllrefclk_quad1_out\ : STD_LOGIC;
  signal \^gt_refclk1_out\ : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal locked_i : STD_LOGIC;
  signal rx_reset_pb_sync_n_0 : STD_LOGIC;
  signal rx_sysreset_from_support : STD_LOGIC;
  signal stg5 : STD_LOGIC;
  signal sync_clk_i : STD_LOGIC;
  attribute RTL_KEEP of sync_clk_i : signal is "true";
  signal \^tx_out_clk\ : STD_LOGIC;
  signal tx_sysreset_from_support : STD_LOGIC;
  signal user_clk_i : STD_LOGIC;
  attribute RTL_KEEP of user_clk_i : signal is "true";
  signal NLW_IBUFDS_GTXE2_CLK1_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of IBUFDS_GTXE2_CLK1 : label is "PRIMITIVE";
begin
  gt_qpllclk_quad1_out <= \^gt_qpllclk_quad1_out\;
  gt_qplllock <= \<const0>\;
  gt_qpllrefclk_quad1_out <= \^gt_qpllrefclk_quad1_out\;
  gt_refclk1_out <= \^gt_refclk1_out\;
  gt_reset_out <= \^gt_reset_out\;
  sync_clk_out <= sync_clk_i;
  tx_hard_err <= \<const0>\;
  tx_out_clk <= \^tx_out_clk\;
  tx_soft_err <= \<const0>\;
  user_clk_out <= user_clk_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
IBUFDS_GTXE2_CLK1: unisim.vcomponents.IBUFDS_GTE2
    generic map(
      CLKCM_CFG => true,
      CLKRCV_TRST => true,
      CLKSWING_CFG => B"11"
    )
        port map (
      CEB => '0',
      I => gt_refclk1_p,
      IB => gt_refclk1_n,
      O => \^gt_refclk1_out\,
      ODIV2 => NLW_IBUFDS_GTXE2_CLK1_ODIV2_UNCONNECTED
    );
ZynqDesign_OPTOLINK_0_0_core_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_core
     port map (
      MMCM_RESET_reg => sync_clk_i,
      \dly_gt_rst_r_reg[18]\ => \^gt_reset_out\,
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => drpaddr_in(8 downto 0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in => drpen_in,
      drprdy_out => drprdy_out,
      drpwe_in => drpwe_in,
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxdfeagchold_in => gt0_rxdfeagchold_in,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_in => gt0_rxdfelfhold_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfklovrden_in => gt0_rxlpmlfklovrden_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txmaincursor_in(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_refclk1_n => \^gt_refclk1_out\,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxusrclk_out => gt_rxusrclk_out,
      in0 => locked_i,
      init_clk => INIT_CLK_i,
      link_reset_out => link_reset_out,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_lock_sync_reg => ZynqDesign_OPTOLINK_0_0_core_i_n_57,
      \out\ => user_clk_i,
      power_down => power_down,
      reset2fc => reset2fc,
      reset2fg => reset2fg,
      rx_channel_up => rx_channel_up,
      rx_hard_err => rx_hard_err,
      \rx_lane_up[0]\ => rx_lane_up,
      rx_soft_err => rx_soft_err,
      rx_sys_reset_out => rx_sys_reset_out,
      rx_sysreset_from_support => rx_sysreset_from_support,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_channel_up => tx_channel_up,
      tx_lane_up => tx_lane_up,
      tx_out_clk => \^tx_out_clk\,
      tx_sys_reset_out => tx_sys_reset_out,
      tx_sysreset_from_support => tx_sysreset_from_support,
      txn => txn,
      txp => txp
    );
clock_module_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE
     port map (
      INIT_CLK_i => INIT_CLK_i,
      MMCM_RESET_reg => ZynqDesign_OPTOLINK_0_0_core_i_n_57,
      in0 => locked_i,
      init_clk => init_clk,
      mmcm_not_locked_out => mmcm_not_locked_out,
      sync_clk_i_0 => sync_clk_i,
      tx_out_clk => \^tx_out_clk\,
      user_clk_i_0 => user_clk_i
    );
gt_common_support: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_gt_common_wrapper
     port map (
      drp_clk_in => drp_clk_in,
      gt_qpllclk_quad1_out => \^gt_qpllclk_quad1_out\,
      gt_qpllrefclk_quad1_out => \^gt_qpllrefclk_quad1_out\,
      gt_refclk1_out => \^gt_refclk1_out\,
      \out\ => INIT_CLK_i
    );
gt_reset_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      \out\ => INIT_CLK_i,
      pma_init => pma_init
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => GTXQ0_left_i
    );
rx_reset_pb_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_0
     port map (
      CLK => user_clk_i,
      D(0) => rx_reset_pb_sync_n_0,
      rx_reset_pb => rx_reset_pb
    );
support_reset_logic_i: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC
     port map (
      CLK => user_clk_i,
      D(0) => stg5,
      gt_reset_out => \^gt_reset_out\,
      \out\ => INIT_CLK_i,
      rx_sysreset_from_support => rx_sysreset_from_support,
      stg5_reg(0) => rx_reset_pb_sync_n_0,
      stg5_reg_0(0) => gt_reset_sync_n_0,
      tx_sysreset_from_support => tx_sysreset_from_support
    );
tx_reset_pb_sync: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_rst_sync_1
     port map (
      D(0) => stg5,
      \out\ => user_clk_i,
      tx_reset_pb => tx_reset_pb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ZynqDesign_OPTOLINK_0_0 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_refclk1_p : in STD_LOGIC;
    gt_refclk1_n : in STD_LOGIC;
    gt_refclk1_out : out STD_LOGIC;
    tx_hard_err : out STD_LOGIC;
    tx_soft_err : out STD_LOGIC;
    rx_hard_err : out STD_LOGIC;
    rx_soft_err : out STD_LOGIC;
    tx_channel_up : out STD_LOGIC;
    tx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_channel_up : out STD_LOGIC;
    rx_lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    reset2fc : out STD_LOGIC;
    reset2fg : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    tx_reset_pb : in STD_LOGIC;
    rx_reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    drp_clk_in : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxdfeagchold_in : in STD_LOGIC;
    gt0_rxdfeagcovrden_in : in STD_LOGIC;
    gt0_rxdfelfhold_in : in STD_LOGIC;
    gt0_rxdfelpmreset_in : in STD_LOGIC;
    gt0_rxlpmlfklovrden_in : in STD_LOGIC;
    gt0_rxmonitorout_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxlpmen_in : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxbufreset_in : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_cplllock_out : out STD_LOGIC;
    gt_qplllock : out STD_LOGIC;
    gt_qpllclk_quad1_out : out STD_LOGIC;
    gt_qpllrefclk_quad1_out : out STD_LOGIC;
    tx_sys_reset_out : out STD_LOGIC;
    rx_sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ZynqDesign_OPTOLINK_0_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ZynqDesign_OPTOLINK_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ZynqDesign_OPTOLINK_0_0 : entity is "aurora_64b66b_v11_2_3, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double6.25Gbps, Reference Clock is double156.25MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end ZynqDesign_OPTOLINK_0_0;

architecture STRUCTURE of ZynqDesign_OPTOLINK_0_0 is
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.ZynqDesign_OPTOLINK_0_0_ZynqDesign_OPTOLINK_0_0_support
     port map (
      drp_clk_in => drp_clk_in,
      drpaddr_in(8 downto 0) => B"000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in => '0',
      drprdy_out => NLW_inst_drprdy_out_UNCONNECTED,
      drpwe_in => '0',
      gt0_cplllock_out => gt0_cplllock_out,
      gt0_dmonitorout_out(7 downto 0) => gt0_dmonitorout_out(7 downto 0),
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_rxbufreset_in => gt0_rxbufreset_in,
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxdfeagchold_in => gt0_rxdfeagchold_in,
      gt0_rxdfeagcovrden_in => gt0_rxdfeagcovrden_in,
      gt0_rxdfelfhold_in => gt0_rxdfelfhold_in,
      gt0_rxdfelpmreset_in => gt0_rxdfelpmreset_in,
      gt0_rxlpmen_in => gt0_rxlpmen_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfklovrden_in => gt0_rxlpmlfklovrden_in,
      gt0_rxmonitorout_out(6 downto 0) => gt0_rxmonitorout_out(6 downto 0),
      gt0_rxmonitorsel_in(1 downto 0) => gt0_rxmonitorsel_in(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txbufstatus_out(1 downto 0) => gt0_txbufstatus_out(1 downto 0),
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txmaincursor_in(6 downto 0) => gt0_txmaincursor_in(6 downto 0),
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt_pll_lock => gt_pll_lock,
      gt_qpllclk_quad1_out => gt_qpllclk_quad1_out,
      gt_qplllock => gt_qplllock,
      gt_qpllrefclk_quad1_out => gt_qpllrefclk_quad1_out,
      gt_refclk1_n => gt_refclk1_n,
      gt_refclk1_out => gt_refclk1_out,
      gt_refclk1_p => gt_refclk1_p,
      gt_reset_out => gt_reset_out,
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxusrclk_out => gt_rxusrclk_out,
      init_clk => init_clk,
      link_reset_out => link_reset_out,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      reset2fc => reset2fc,
      reset2fg => reset2fg,
      rx_channel_up => rx_channel_up,
      rx_hard_err => rx_hard_err,
      rx_lane_up => rx_lane_up(0),
      rx_reset_pb => rx_reset_pb,
      rx_soft_err => rx_soft_err,
      rx_sys_reset_out => rx_sys_reset_out,
      rxn => rxn(0),
      rxp => rxp(0),
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      sync_clk_out => sync_clk_out,
      tx_channel_up => tx_channel_up,
      tx_hard_err => tx_hard_err,
      tx_lane_up => tx_lane_up(0),
      tx_out_clk => tx_out_clk,
      tx_reset_pb => tx_reset_pb,
      tx_soft_err => tx_soft_err,
      tx_sys_reset_out => tx_sys_reset_out,
      txn => txn(0),
      txp => txp(0),
      user_clk_out => user_clk_out
    );
end STRUCTURE;
