// Seed: 321578333
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
    , id_3
);
  logic id_4;
  logic id_5;
  assign id_3 = 1;
  assign id_3 = id_3;
endmodule
