{
  "Top": "find_smallest_channel",
  "RtlTop": "find_smallest_channel",
  "RtlPrefix": "",
  "RtlSubPrefix": "find_smallest_channel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<28>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_in_address0",
          "name": "data_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_in_ce0",
          "name": "data_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_in_q0",
          "name": "data_in_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "channel_idx_in": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<4>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "channel_idx_in_address0",
          "name": "channel_idx_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "channel_idx_in_ce0",
          "name": "channel_idx_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "channel_idx_in_q0",
          "name": "channel_idx_in_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "min_data_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_int<28>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "min_data_out",
          "name": "min_data_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "min_data_out_ap_vld",
          "name": "min_data_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "min_index_out": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_int<4>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "min_index_out",
          "name": "min_index_out",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "min_index_out_ap_vld",
          "name": "min_index_out_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top find_smallest_channel -name find_smallest_channel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "find_smallest_channel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "32 ~ 41",
    "Latency": "31"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "find_smallest_channel",
    "Version": "1.0",
    "DisplayName": "Find_smallest_channel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_find_smallest_channel_1_0.zip"
  },
  "Files": {
    "CSource": ["find_smallest_channel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/find_smallest_channel_channel_idx_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/find_smallest_channel_data_V_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_PAIRS.vhd",
      "impl\/vhdl\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_PARIS.vhd",
      "impl\/vhdl\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_POPULATE.vhd",
      "impl\/vhdl\/find_smallest_channel_find_smallest_channel_Pipeline_VITIS_LOOP_51_1.vhd",
      "impl\/vhdl\/find_smallest_channel_find_smallest_channel_Pipeline_VITIS_LOOP_69_3.vhd",
      "impl\/vhdl\/find_smallest_channel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/find_smallest_channel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/find_smallest_channel_channel_idx_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/find_smallest_channel_data_V_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_PAIRS.v",
      "impl\/verilog\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_PARIS.v",
      "impl\/verilog\/find_smallest_channel_find_smallest_channel_Pipeline_LOOP_POPULATE.v",
      "impl\/verilog\/find_smallest_channel_find_smallest_channel_Pipeline_VITIS_LOOP_51_1.v",
      "impl\/verilog\/find_smallest_channel_find_smallest_channel_Pipeline_VITIS_LOOP_69_3.v",
      "impl\/verilog\/find_smallest_channel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/find_smallest_channel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/find_smallest_channel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "data_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"data_in_address0": "DATA"},
      "ports": ["data_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "data_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "28",
      "portMap": {"data_in_q0": "DATA"},
      "ports": ["data_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "data_in"
        }]
    },
    "channel_idx_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "3",
      "portMap": {"channel_idx_in_address0": "DATA"},
      "ports": ["channel_idx_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "channel_idx_in"
        }]
    },
    "channel_idx_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "4",
      "portMap": {"channel_idx_in_q0": "DATA"},
      "ports": ["channel_idx_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "channel_idx_in"
        }]
    },
    "min_data_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "28",
      "portMap": {"min_data_out": "DATA"},
      "ports": ["min_data_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "min_data_out"
        }]
    },
    "min_index_out": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"min_index_out": "DATA"},
      "ports": ["min_index_out"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "min_index_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_in_address0": {
      "dir": "out",
      "width": "3"
    },
    "data_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_in_q0": {
      "dir": "in",
      "width": "28"
    },
    "channel_idx_in_address0": {
      "dir": "out",
      "width": "3"
    },
    "channel_idx_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "channel_idx_in_q0": {
      "dir": "in",
      "width": "4"
    },
    "min_data_out": {
      "dir": "out",
      "width": "28"
    },
    "min_data_out_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "min_index_out": {
      "dir": "out",
      "width": "4"
    },
    "min_index_out_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "find_smallest_channel",
      "Instances": [
        {
          "ModuleName": "find_smallest_channel_Pipeline_LOOP_POPULATE",
          "InstanceName": "grp_find_smallest_channel_Pipeline_LOOP_POPULATE_fu_116"
        },
        {
          "ModuleName": "find_smallest_channel_Pipeline_LOOP_PAIRS",
          "InstanceName": "grp_find_smallest_channel_Pipeline_LOOP_PAIRS_fu_128"
        }
      ]
    },
    "Info": {
      "find_smallest_channel_Pipeline_LOOP_POPULATE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "find_smallest_channel_Pipeline_LOOP_PAIRS": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "find_smallest_channel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "find_smallest_channel_Pipeline_LOOP_POPULATE": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.460"
        },
        "Loops": [{
            "Name": "LOOP_POPULATE",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "59",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "find_smallest_channel_Pipeline_LOOP_PAIRS": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "",
          "LatencyWorst": "7",
          "PipelineIIMin": "4",
          "PipelineIIMax": "7",
          "PipelineII": "4 ~ 7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.294"
        },
        "Loops": [{
            "Name": "LOOP_PAIRS",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "5",
            "Latency": "2 ~ 5",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "188",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "325",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "find_smallest_channel": {
        "Latency": {
          "LatencyBest": "31",
          "LatencyAvg": "",
          "LatencyWorst": "40",
          "PipelineIIMin": "32",
          "PipelineIIMax": "41",
          "PipelineII": "32 ~ 41",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.294"
        },
        "Loops": [{
            "Name": "LOOP_STAGES",
            "TripCount": "3",
            "LatencyMin": "18",
            "LatencyMax": "27",
            "Latency": "18 ~ 27",
            "PipelineII": "",
            "PipelineDepthMin": "6",
            "PipelineDepthMax": "9",
            "PipelineDepth": "6 ~ 9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "FF": "703",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "663",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-03 19:10:57 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
