// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_47 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_90_p2;
wire   [0:0] comparison_38_fu_96_p2;
wire   [0:0] xor_ln195_fu_132_p2;
wire   [0:0] comparison_39_fu_102_p2;
wire   [0:0] activation_46_fu_126_p2;
wire   [0:0] comparison_40_fu_108_p2;
wire   [0:0] and_ln193_fu_156_p2;
wire   [0:0] comparison_41_fu_114_p2;
wire   [0:0] activation_fu_144_p2;
wire   [0:0] comparison_42_fu_120_p2;
wire   [0:0] and_ln193_37_fu_174_p2;
wire   [0:0] xor_ln195_15_fu_150_p2;
wire   [0:0] activation_51_fu_138_p2;
wire   [0:0] activation_52_fu_162_p2;
wire   [0:0] or_ln208_25_fu_192_p2;
wire   [0:0] or_ln208_fu_186_p2;
wire   [1:0] zext_ln208_fu_198_p1;
wire   [0:0] activation_53_fu_168_p2;
wire   [1:0] select_ln208_fu_202_p3;
wire   [1:0] select_ln208_30_fu_216_p3;
wire   [0:0] or_ln208_26_fu_210_p2;
wire   [2:0] zext_ln208_8_fu_224_p1;
wire   [0:0] or_ln208_27_fu_228_p2;
wire   [0:0] activation_54_fu_180_p2;
wire   [2:0] select_ln208_31_fu_234_p3;
wire   [0:0] or_ln208_28_fu_242_p2;
wire   [2:0] select_ln208_32_fu_248_p3;
wire   [2:0] agg_result_fu_264_p8;
wire   [31:0] agg_result_fu_264_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U87(
    .din0(32'd88747),
    .din1(32'd20694),
    .din2(32'd72859),
    .din3(32'd4294949179),
    .din4(32'd39840),
    .din5(32'd5453),
    .din6(32'd62904),
    .din7(agg_result_fu_264_p8),
    .dout(agg_result_fu_264_p9)
);

assign activation_46_fu_126_p2 = (comparison_fu_90_p2 ^ 1'd1);

assign activation_51_fu_138_p2 = (xor_ln195_fu_132_p2 & comparison_fu_90_p2);

assign activation_52_fu_162_p2 = (comparison_38_fu_96_p2 & and_ln193_fu_156_p2);

assign activation_53_fu_168_p2 = (comparison_41_fu_114_p2 & activation_fu_144_p2);

assign activation_54_fu_180_p2 = (xor_ln195_15_fu_150_p2 & and_ln193_37_fu_174_p2);

assign activation_fu_144_p2 = (comparison_39_fu_102_p2 & activation_46_fu_126_p2);

assign agg_result_fu_264_p8 = ((or_ln208_28_fu_242_p2[0:0] == 1'b1) ? select_ln208_32_fu_248_p3 : 3'd6);

assign and_ln193_37_fu_174_p2 = (comparison_42_fu_120_p2 & activation_46_fu_126_p2);

assign and_ln193_fu_156_p2 = (comparison_fu_90_p2 & comparison_40_fu_108_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_264_p9;

assign comparison_38_fu_96_p2 = (($signed(p_read5) < $signed(32'd81732)) ? 1'b1 : 1'b0);

assign comparison_39_fu_102_p2 = (($signed(p_read1) < $signed(32'd45935)) ? 1'b1 : 1'b0);

assign comparison_40_fu_108_p2 = (($signed(p_read2) < $signed(32'd57531)) ? 1'b1 : 1'b0);

assign comparison_41_fu_114_p2 = (($signed(p_read4) < $signed(32'd96085)) ? 1'b1 : 1'b0);

assign comparison_42_fu_120_p2 = (($signed(p_read3) < $signed(32'd42301)) ? 1'b1 : 1'b0);

assign comparison_fu_90_p2 = (($signed(p_read1) < $signed(32'd4294901072)) ? 1'b1 : 1'b0);

assign or_ln208_25_fu_192_p2 = (comparison_38_fu_96_p2 | activation_46_fu_126_p2);

assign or_ln208_26_fu_210_p2 = (comparison_fu_90_p2 | activation_53_fu_168_p2);

assign or_ln208_27_fu_228_p2 = (comparison_fu_90_p2 | activation_fu_144_p2);

assign or_ln208_28_fu_242_p2 = (or_ln208_27_fu_228_p2 | activation_54_fu_180_p2);

assign or_ln208_fu_186_p2 = (activation_52_fu_162_p2 | activation_51_fu_138_p2);

assign select_ln208_30_fu_216_p3 = ((comparison_fu_90_p2[0:0] == 1'b1) ? select_ln208_fu_202_p3 : 2'd3);

assign select_ln208_31_fu_234_p3 = ((or_ln208_26_fu_210_p2[0:0] == 1'b1) ? zext_ln208_8_fu_224_p1 : 3'd4);

assign select_ln208_32_fu_248_p3 = ((or_ln208_27_fu_228_p2[0:0] == 1'b1) ? select_ln208_31_fu_234_p3 : 3'd5);

assign select_ln208_fu_202_p3 = ((or_ln208_fu_186_p2[0:0] == 1'b1) ? zext_ln208_fu_198_p1 : 2'd2);

assign xor_ln195_15_fu_150_p2 = (comparison_39_fu_102_p2 ^ 1'd1);

assign xor_ln195_fu_132_p2 = (comparison_38_fu_96_p2 ^ 1'd1);

assign zext_ln208_8_fu_224_p1 = select_ln208_30_fu_216_p3;

assign zext_ln208_fu_198_p1 = or_ln208_25_fu_192_p2;

endmodule //myproject_axi_decision_function_47
