Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Nov 28 19:03:44 2016
| Host         : JayDragon running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_wrapper_control_sets_placed.rpt
| Design       : basys3_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           21 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |             112 |           47 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|              Clock Signal             |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|                                       |                                          | processor_31L/counter/regwe1_out   |                1 |              1 |
|  processor_31L/ctrl/memsel_reg/G0     |                                          |                                    |                1 |              1 |
|  clk_divide_reg[17]                   |                                          | btnR_IBUF                          |                1 |              2 |
|  processor_31L/counter/E[0]           |                                          | processor_31L/counter/AS[0]        |                1 |              4 |
|  processor_31L/counter/rd_reg[0]_0[0] |                                          | processor_31L/counter/rd_reg[0][5] |                1 |              4 |
|  processor_clk_BUFG                   |                                          | btnR_IBUF                          |                2 |              6 |
|  processor_clk_BUFG                   |                                          |                                    |               12 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[1][0]_0[0] |                                    |                7 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[2][0][0]   |                                    |                5 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[3][0][0]   |                                    |                4 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[6][0][0]   |                                    |               10 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[4][0][0]   |                                    |                3 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[5][0][0]   |                                    |                7 |             16 |
|  processor_clk_BUFG                   | processor_31L/counter/mem_reg[7][0][0]   |                                    |               11 |             16 |
|  clk_IBUF_BUFG                        |                                          |                                    |                8 |             29 |
+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+


