<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › mv643xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>mv643xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * mv643xx.h - MV-643XX Internal registers definition file.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2002 Momentum Computer, Inc.</span>
<span class="cm"> * 	Author: Matthew Dharm &lt;mdharm@momenco.com&gt;</span>
<span class="cm"> * Copyright 2002 GALILEO TECHNOLOGY, LTD. </span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MV643XX_H</span>
<span class="cp">#define __ASM_MV643XX_H</span>

<span class="cp">#include &lt;asm/types.h&gt;</span>
<span class="cp">#include &lt;linux/mv643xx_eth.h&gt;</span>
<span class="cp">#include &lt;linux/mv643xx_i2c.h&gt;</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Processor Address Space              */</span>
<span class="cm">/****************************************/</span>

<span class="cm">/* DDR SDRAM BAR and size registers */</span>

<span class="cp">#define MV64340_CS_0_BASE_ADDR                                      0x008</span>
<span class="cp">#define MV64340_CS_0_SIZE                                           0x010</span>
<span class="cp">#define MV64340_CS_1_BASE_ADDR                                      0x208</span>
<span class="cp">#define MV64340_CS_1_SIZE                                           0x210</span>
<span class="cp">#define MV64340_CS_2_BASE_ADDR                                      0x018</span>
<span class="cp">#define MV64340_CS_2_SIZE                                           0x020</span>
<span class="cp">#define MV64340_CS_3_BASE_ADDR                                      0x218</span>
<span class="cp">#define MV64340_CS_3_SIZE                                           0x220</span>

<span class="cm">/* Devices BAR and size registers */</span>

<span class="cp">#define MV64340_DEV_CS0_BASE_ADDR                                   0x028</span>
<span class="cp">#define MV64340_DEV_CS0_SIZE                                        0x030</span>
<span class="cp">#define MV64340_DEV_CS1_BASE_ADDR                                   0x228</span>
<span class="cp">#define MV64340_DEV_CS1_SIZE                                        0x230</span>
<span class="cp">#define MV64340_DEV_CS2_BASE_ADDR                                   0x248</span>
<span class="cp">#define MV64340_DEV_CS2_SIZE                                        0x250</span>
<span class="cp">#define MV64340_DEV_CS3_BASE_ADDR                                   0x038</span>
<span class="cp">#define MV64340_DEV_CS3_SIZE                                        0x040</span>
<span class="cp">#define MV64340_BOOTCS_BASE_ADDR                                    0x238</span>
<span class="cp">#define MV64340_BOOTCS_SIZE                                         0x240</span>

<span class="cm">/* PCI 0 BAR and size registers */</span>

<span class="cp">#define MV64340_PCI_0_IO_BASE_ADDR                                  0x048</span>
<span class="cp">#define MV64340_PCI_0_IO_SIZE                                       0x050</span>
<span class="cp">#define MV64340_PCI_0_MEMORY0_BASE_ADDR                             0x058</span>
<span class="cp">#define MV64340_PCI_0_MEMORY0_SIZE                                  0x060</span>
<span class="cp">#define MV64340_PCI_0_MEMORY1_BASE_ADDR                             0x080</span>
<span class="cp">#define MV64340_PCI_0_MEMORY1_SIZE                                  0x088</span>
<span class="cp">#define MV64340_PCI_0_MEMORY2_BASE_ADDR                             0x258</span>
<span class="cp">#define MV64340_PCI_0_MEMORY2_SIZE                                  0x260</span>
<span class="cp">#define MV64340_PCI_0_MEMORY3_BASE_ADDR                             0x280</span>
<span class="cp">#define MV64340_PCI_0_MEMORY3_SIZE                                  0x288</span>

<span class="cm">/* PCI 1 BAR and size registers */</span>
<span class="cp">#define MV64340_PCI_1_IO_BASE_ADDR                                  0x090</span>
<span class="cp">#define MV64340_PCI_1_IO_SIZE                                       0x098</span>
<span class="cp">#define MV64340_PCI_1_MEMORY0_BASE_ADDR                             0x0a0</span>
<span class="cp">#define MV64340_PCI_1_MEMORY0_SIZE                                  0x0a8</span>
<span class="cp">#define MV64340_PCI_1_MEMORY1_BASE_ADDR                             0x0b0</span>
<span class="cp">#define MV64340_PCI_1_MEMORY1_SIZE                                  0x0b8</span>
<span class="cp">#define MV64340_PCI_1_MEMORY2_BASE_ADDR                             0x2a0</span>
<span class="cp">#define MV64340_PCI_1_MEMORY2_SIZE                                  0x2a8</span>
<span class="cp">#define MV64340_PCI_1_MEMORY3_BASE_ADDR                             0x2b0</span>
<span class="cp">#define MV64340_PCI_1_MEMORY3_SIZE                                  0x2b8</span>

<span class="cm">/* SRAM base address */</span>
<span class="cp">#define MV64340_INTEGRATED_SRAM_BASE_ADDR                           0x268</span>

<span class="cm">/* internal registers space base address */</span>
<span class="cp">#define MV64340_INTERNAL_SPACE_BASE_ADDR                            0x068</span>

<span class="cm">/* Enables the CS , DEV_CS , PCI 0 and PCI 1 </span>
<span class="cm">   windows above */</span>
<span class="cp">#define MV64340_BASE_ADDR_ENABLE                                    0x278</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* PCI remap registers                  */</span>
<span class="cm">/****************************************/</span>
      <span class="cm">/* PCI 0 */</span>
<span class="cp">#define MV64340_PCI_0_IO_ADDR_REMAP                                 0x0f0</span>
<span class="cp">#define MV64340_PCI_0_MEMORY0_LOW_ADDR_REMAP                        0x0f8</span>
<span class="cp">#define MV64340_PCI_0_MEMORY0_HIGH_ADDR_REMAP                       0x320</span>
<span class="cp">#define MV64340_PCI_0_MEMORY1_LOW_ADDR_REMAP                        0x100</span>
<span class="cp">#define MV64340_PCI_0_MEMORY1_HIGH_ADDR_REMAP                       0x328</span>
<span class="cp">#define MV64340_PCI_0_MEMORY2_LOW_ADDR_REMAP                        0x2f8</span>
<span class="cp">#define MV64340_PCI_0_MEMORY2_HIGH_ADDR_REMAP                       0x330</span>
<span class="cp">#define MV64340_PCI_0_MEMORY3_LOW_ADDR_REMAP                        0x300</span>
<span class="cp">#define MV64340_PCI_0_MEMORY3_HIGH_ADDR_REMAP                       0x338</span>
      <span class="cm">/* PCI 1 */</span>
<span class="cp">#define MV64340_PCI_1_IO_ADDR_REMAP                                 0x108</span>
<span class="cp">#define MV64340_PCI_1_MEMORY0_LOW_ADDR_REMAP                        0x110</span>
<span class="cp">#define MV64340_PCI_1_MEMORY0_HIGH_ADDR_REMAP                       0x340</span>
<span class="cp">#define MV64340_PCI_1_MEMORY1_LOW_ADDR_REMAP                        0x118</span>
<span class="cp">#define MV64340_PCI_1_MEMORY1_HIGH_ADDR_REMAP                       0x348</span>
<span class="cp">#define MV64340_PCI_1_MEMORY2_LOW_ADDR_REMAP                        0x310</span>
<span class="cp">#define MV64340_PCI_1_MEMORY2_HIGH_ADDR_REMAP                       0x350</span>
<span class="cp">#define MV64340_PCI_1_MEMORY3_LOW_ADDR_REMAP                        0x318</span>
<span class="cp">#define MV64340_PCI_1_MEMORY3_HIGH_ADDR_REMAP                       0x358</span>
 
<span class="cp">#define MV64340_CPU_PCI_0_HEADERS_RETARGET_CONTROL                  0x3b0</span>
<span class="cp">#define MV64340_CPU_PCI_0_HEADERS_RETARGET_BASE                     0x3b8</span>
<span class="cp">#define MV64340_CPU_PCI_1_HEADERS_RETARGET_CONTROL                  0x3c0</span>
<span class="cp">#define MV64340_CPU_PCI_1_HEADERS_RETARGET_BASE                     0x3c8</span>
<span class="cp">#define MV64340_CPU_GE_HEADERS_RETARGET_CONTROL                     0x3d0</span>
<span class="cp">#define MV64340_CPU_GE_HEADERS_RETARGET_BASE                        0x3d8</span>
<span class="cp">#define MV64340_CPU_IDMA_HEADERS_RETARGET_CONTROL                   0x3e0</span>
<span class="cp">#define MV64340_CPU_IDMA_HEADERS_RETARGET_BASE                      0x3e8</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*         CPU Control Registers        */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_CPU_CONFIG                                          0x000</span>
<span class="cp">#define MV64340_CPU_MODE                                            0x120</span>
<span class="cp">#define MV64340_CPU_MASTER_CONTROL                                  0x160</span>
<span class="cp">#define MV64340_CPU_CROSS_BAR_CONTROL_LOW                           0x150</span>
<span class="cp">#define MV64340_CPU_CROSS_BAR_CONTROL_HIGH                          0x158</span>
<span class="cp">#define MV64340_CPU_CROSS_BAR_TIMEOUT                               0x168</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* SMP RegisterS                        */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_SMP_WHO_AM_I                                        0x200</span>
<span class="cp">#define MV64340_SMP_CPU0_DOORBELL                                   0x214</span>
<span class="cp">#define MV64340_SMP_CPU0_DOORBELL_CLEAR                             0x21C</span>
<span class="cp">#define MV64340_SMP_CPU1_DOORBELL                                   0x224</span>
<span class="cp">#define MV64340_SMP_CPU1_DOORBELL_CLEAR                             0x22C</span>
<span class="cp">#define MV64340_SMP_CPU0_DOORBELL_MASK                              0x234</span>
<span class="cp">#define MV64340_SMP_CPU1_DOORBELL_MASK                              0x23C</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR0                                       0x244</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR1                                       0x24c</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR2                                       0x254</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR3                                       0x25c</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR4                                       0x264</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR5                                       0x26c</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR6                                       0x274</span>
<span class="cp">#define MV64340_SMP_SEMAPHOR7                                       0x27c</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*  CPU Sync Barrier Register           */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_CPU_0_SYNC_BARRIER_TRIGGER                          0x0c0</span>
<span class="cp">#define MV64340_CPU_0_SYNC_BARRIER_VIRTUAL                          0x0c8</span>
<span class="cp">#define MV64340_CPU_1_SYNC_BARRIER_TRIGGER                          0x0d0</span>
<span class="cp">#define MV64340_CPU_1_SYNC_BARRIER_VIRTUAL                          0x0d8</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* CPU Access Protect                   */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_0_BASE_ADDR                      0x180</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_0_SIZE                           0x188</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_1_BASE_ADDR                      0x190</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_1_SIZE                           0x198</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_2_BASE_ADDR                      0x1a0</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_2_SIZE                           0x1a8</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_3_BASE_ADDR                      0x1b0</span>
<span class="cp">#define MV64340_CPU_PROTECT_WINDOW_3_SIZE                           0x1b8</span>


<span class="cm">/****************************************/</span>
<span class="cm">/*          CPU Error Report            */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_CPU_ERROR_ADDR_LOW                                  0x070</span>
<span class="cp">#define MV64340_CPU_ERROR_ADDR_HIGH                                 0x078</span>
<span class="cp">#define MV64340_CPU_ERROR_DATA_LOW                                  0x128</span>
<span class="cp">#define MV64340_CPU_ERROR_DATA_HIGH                                 0x130</span>
<span class="cp">#define MV64340_CPU_ERROR_PARITY                                    0x138</span>
<span class="cp">#define MV64340_CPU_ERROR_CAUSE                                     0x140</span>
<span class="cp">#define MV64340_CPU_ERROR_MASK                                      0x148</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*      CPU Interface Debug Registers 	*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_PUNIT_SLAVE_DEBUG_LOW                               0x360</span>
<span class="cp">#define MV64340_PUNIT_SLAVE_DEBUG_HIGH                              0x368</span>
<span class="cp">#define MV64340_PUNIT_MASTER_DEBUG_LOW                              0x370</span>
<span class="cp">#define MV64340_PUNIT_MASTER_DEBUG_HIGH                             0x378</span>
<span class="cp">#define MV64340_PUNIT_MMASK                                         0x3e4</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*  Integrated SRAM Registers           */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_SRAM_CONFIG                                         0x380</span>
<span class="cp">#define MV64340_SRAM_TEST_MODE                                      0X3F4</span>
<span class="cp">#define MV64340_SRAM_ERROR_CAUSE                                    0x388</span>
<span class="cp">#define MV64340_SRAM_ERROR_ADDR                                     0x390</span>
<span class="cp">#define MV64340_SRAM_ERROR_ADDR_HIGH                                0X3F8</span>
<span class="cp">#define MV64340_SRAM_ERROR_DATA_LOW                                 0x398</span>
<span class="cp">#define MV64340_SRAM_ERROR_DATA_HIGH                                0x3a0</span>
<span class="cp">#define MV64340_SRAM_ERROR_DATA_PARITY                              0x3a8</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* SDRAM Configuration                  */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_SDRAM_CONFIG                                        0x1400</span>
<span class="cp">#define MV64340_D_UNIT_CONTROL_LOW                                  0x1404</span>
<span class="cp">#define MV64340_D_UNIT_CONTROL_HIGH                                 0x1424</span>
<span class="cp">#define MV64340_SDRAM_TIMING_CONTROL_LOW                            0x1408</span>
<span class="cp">#define MV64340_SDRAM_TIMING_CONTROL_HIGH                           0x140c</span>
<span class="cp">#define MV64340_SDRAM_ADDR_CONTROL                                  0x1410</span>
<span class="cp">#define MV64340_SDRAM_OPEN_PAGES_CONTROL                            0x1414</span>
<span class="cp">#define MV64340_SDRAM_OPERATION                                     0x1418</span>
<span class="cp">#define MV64340_SDRAM_MODE                                          0x141c</span>
<span class="cp">#define MV64340_EXTENDED_DRAM_MODE                                  0x1420</span>
<span class="cp">#define MV64340_SDRAM_CROSS_BAR_CONTROL_LOW                         0x1430</span>
<span class="cp">#define MV64340_SDRAM_CROSS_BAR_CONTROL_HIGH                        0x1434</span>
<span class="cp">#define MV64340_SDRAM_CROSS_BAR_TIMEOUT                             0x1438</span>
<span class="cp">#define MV64340_SDRAM_ADDR_CTRL_PADS_CALIBRATION                    0x14c0</span>
<span class="cp">#define MV64340_SDRAM_DATA_PADS_CALIBRATION                         0x14c4</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* SDRAM Error Report                   */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_SDRAM_ERROR_DATA_LOW                                0x1444</span>
<span class="cp">#define MV64340_SDRAM_ERROR_DATA_HIGH                               0x1440</span>
<span class="cp">#define MV64340_SDRAM_ERROR_ADDR                                    0x1450</span>
<span class="cp">#define MV64340_SDRAM_RECEIVED_ECC                                  0x1448</span>
<span class="cp">#define MV64340_SDRAM_CALCULATED_ECC                                0x144c</span>
<span class="cp">#define MV64340_SDRAM_ECC_CONTROL                                   0x1454</span>
<span class="cp">#define MV64340_SDRAM_ECC_ERROR_COUNTER                             0x1458</span>

<span class="cm">/******************************************/</span>
<span class="cm">/*  Controlled Delay Line (CDL) Registers */</span>
<span class="cm">/******************************************/</span>

<span class="cp">#define MV64340_DFCDL_CONFIG0                                       0x1480</span>
<span class="cp">#define MV64340_DFCDL_CONFIG1                                       0x1484</span>
<span class="cp">#define MV64340_DLL_WRITE                                           0x1488</span>
<span class="cp">#define MV64340_DLL_READ                                            0x148c</span>
<span class="cp">#define MV64340_SRAM_ADDR                                           0x1490</span>
<span class="cp">#define MV64340_SRAM_DATA0                                          0x1494</span>
<span class="cp">#define MV64340_SRAM_DATA1                                          0x1498</span>
<span class="cp">#define MV64340_SRAM_DATA2                                          0x149c</span>
<span class="cp">#define MV64340_DFCL_PROBE                                          0x14a0</span>

<span class="cm">/******************************************/</span>
<span class="cm">/*   Debug Registers                      */</span>
<span class="cm">/******************************************/</span>

<span class="cp">#define MV64340_DUNIT_DEBUG_LOW                                     0x1460</span>
<span class="cp">#define MV64340_DUNIT_DEBUG_HIGH                                    0x1464</span>
<span class="cp">#define MV64340_DUNIT_MMASK                                         0X1b40</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Device Parameters			*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_DEVICE_BANK0_PARAMETERS				    0x45c</span>
<span class="cp">#define MV64340_DEVICE_BANK1_PARAMETERS				    0x460</span>
<span class="cp">#define MV64340_DEVICE_BANK2_PARAMETERS				    0x464</span>
<span class="cp">#define MV64340_DEVICE_BANK3_PARAMETERS				    0x468</span>
<span class="cp">#define MV64340_DEVICE_BOOT_BANK_PARAMETERS			    0x46c</span>
<span class="cp">#define MV64340_DEVICE_INTERFACE_CONTROL                            0x4c0</span>
<span class="cp">#define MV64340_DEVICE_INTERFACE_CROSS_BAR_CONTROL_LOW              0x4c8</span>
<span class="cp">#define MV64340_DEVICE_INTERFACE_CROSS_BAR_CONTROL_HIGH             0x4cc</span>
<span class="cp">#define MV64340_DEVICE_INTERFACE_CROSS_BAR_TIMEOUT                  0x4c4</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Device interrupt registers		*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_DEVICE_INTERRUPT_CAUSE				    0x4d0</span>
<span class="cp">#define MV64340_DEVICE_INTERRUPT_MASK				    0x4d4</span>
<span class="cp">#define MV64340_DEVICE_ERROR_ADDR				    0x4d8</span>
<span class="cp">#define MV64340_DEVICE_ERROR_DATA   				    0x4dc</span>
<span class="cp">#define MV64340_DEVICE_ERROR_PARITY     			    0x4e0</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Device debug registers   		*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_DEVICE_DEBUG_LOW     				    0x4e4</span>
<span class="cp">#define MV64340_DEVICE_DEBUG_HIGH     				    0x4e8</span>
<span class="cp">#define MV64340_RUNIT_MMASK                                         0x4f0</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* PCI Slave Address Decoding registers */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_PCI_0_CS_0_BANK_SIZE                                0xc08</span>
<span class="cp">#define MV64340_PCI_1_CS_0_BANK_SIZE                                0xc88</span>
<span class="cp">#define MV64340_PCI_0_CS_1_BANK_SIZE                                0xd08</span>
<span class="cp">#define MV64340_PCI_1_CS_1_BANK_SIZE                                0xd88</span>
<span class="cp">#define MV64340_PCI_0_CS_2_BANK_SIZE                                0xc0c</span>
<span class="cp">#define MV64340_PCI_1_CS_2_BANK_SIZE                                0xc8c</span>
<span class="cp">#define MV64340_PCI_0_CS_3_BANK_SIZE                                0xd0c</span>
<span class="cp">#define MV64340_PCI_1_CS_3_BANK_SIZE                                0xd8c</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_0_BANK_SIZE                             0xc10</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_0_BANK_SIZE                             0xc90</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_1_BANK_SIZE                             0xd10</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_1_BANK_SIZE                             0xd90</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_2_BANK_SIZE                             0xd18</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_2_BANK_SIZE                             0xd98</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_3_BANK_SIZE                             0xc14</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_3_BANK_SIZE                             0xc94</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_BOOT_BANK_SIZE                          0xd14</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_BOOT_BANK_SIZE                          0xd94</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM0_BAR_SIZE                             0xd1c</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM0_BAR_SIZE                             0xd9c</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM1_BAR_SIZE                             0xd20</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM1_BAR_SIZE                             0xda0</span>
<span class="cp">#define MV64340_PCI_0_P2P_I_O_BAR_SIZE                              0xd24</span>
<span class="cp">#define MV64340_PCI_1_P2P_I_O_BAR_SIZE                              0xda4</span>
<span class="cp">#define MV64340_PCI_0_CPU_BAR_SIZE                                  0xd28</span>
<span class="cp">#define MV64340_PCI_1_CPU_BAR_SIZE                                  0xda8</span>
<span class="cp">#define MV64340_PCI_0_INTERNAL_SRAM_BAR_SIZE                        0xe00</span>
<span class="cp">#define MV64340_PCI_1_INTERNAL_SRAM_BAR_SIZE                        0xe80</span>
<span class="cp">#define MV64340_PCI_0_EXPANSION_ROM_BAR_SIZE                        0xd2c</span>
<span class="cp">#define MV64340_PCI_1_EXPANSION_ROM_BAR_SIZE                        0xd9c</span>
<span class="cp">#define MV64340_PCI_0_BASE_ADDR_REG_ENABLE                          0xc3c</span>
<span class="cp">#define MV64340_PCI_1_BASE_ADDR_REG_ENABLE                          0xcbc</span>
<span class="cp">#define MV64340_PCI_0_CS_0_BASE_ADDR_REMAP			    0xc48</span>
<span class="cp">#define MV64340_PCI_1_CS_0_BASE_ADDR_REMAP			    0xcc8</span>
<span class="cp">#define MV64340_PCI_0_CS_1_BASE_ADDR_REMAP			    0xd48</span>
<span class="cp">#define MV64340_PCI_1_CS_1_BASE_ADDR_REMAP			    0xdc8</span>
<span class="cp">#define MV64340_PCI_0_CS_2_BASE_ADDR_REMAP			    0xc4c</span>
<span class="cp">#define MV64340_PCI_1_CS_2_BASE_ADDR_REMAP			    0xccc</span>
<span class="cp">#define MV64340_PCI_0_CS_3_BASE_ADDR_REMAP			    0xd4c</span>
<span class="cp">#define MV64340_PCI_1_CS_3_BASE_ADDR_REMAP			    0xdcc</span>
<span class="cp">#define MV64340_PCI_0_CS_0_BASE_HIGH_ADDR_REMAP			    0xF04</span>
<span class="cp">#define MV64340_PCI_1_CS_0_BASE_HIGH_ADDR_REMAP			    0xF84</span>
<span class="cp">#define MV64340_PCI_0_CS_1_BASE_HIGH_ADDR_REMAP			    0xF08</span>
<span class="cp">#define MV64340_PCI_1_CS_1_BASE_HIGH_ADDR_REMAP			    0xF88</span>
<span class="cp">#define MV64340_PCI_0_CS_2_BASE_HIGH_ADDR_REMAP			    0xF0C</span>
<span class="cp">#define MV64340_PCI_1_CS_2_BASE_HIGH_ADDR_REMAP			    0xF8C</span>
<span class="cp">#define MV64340_PCI_0_CS_3_BASE_HIGH_ADDR_REMAP			    0xF10</span>
<span class="cp">#define MV64340_PCI_1_CS_3_BASE_HIGH_ADDR_REMAP			    0xF90</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_0_BASE_ADDR_REMAP			    0xc50</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_0_BASE_ADDR_REMAP			    0xcd0</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_1_BASE_ADDR_REMAP			    0xd50</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_1_BASE_ADDR_REMAP			    0xdd0</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_2_BASE_ADDR_REMAP			    0xd58</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_2_BASE_ADDR_REMAP			    0xdd8</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_3_BASE_ADDR_REMAP           	    0xc54</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_3_BASE_ADDR_REMAP           	    0xcd4</span>
<span class="cp">#define MV64340_PCI_0_DEVCS_BOOTCS_BASE_ADDR_REMAP      	    0xd54</span>
<span class="cp">#define MV64340_PCI_1_DEVCS_BOOTCS_BASE_ADDR_REMAP      	    0xdd4</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM0_BASE_ADDR_REMAP_LOW                  0xd5c</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM0_BASE_ADDR_REMAP_LOW                  0xddc</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM0_BASE_ADDR_REMAP_HIGH                 0xd60</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM0_BASE_ADDR_REMAP_HIGH                 0xde0</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM1_BASE_ADDR_REMAP_LOW                  0xd64</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM1_BASE_ADDR_REMAP_LOW                  0xde4</span>
<span class="cp">#define MV64340_PCI_0_P2P_MEM1_BASE_ADDR_REMAP_HIGH                 0xd68</span>
<span class="cp">#define MV64340_PCI_1_P2P_MEM1_BASE_ADDR_REMAP_HIGH                 0xde8</span>
<span class="cp">#define MV64340_PCI_0_P2P_I_O_BASE_ADDR_REMAP                       0xd6c</span>
<span class="cp">#define MV64340_PCI_1_P2P_I_O_BASE_ADDR_REMAP                       0xdec </span>
<span class="cp">#define MV64340_PCI_0_CPU_BASE_ADDR_REMAP_LOW                       0xd70</span>
<span class="cp">#define MV64340_PCI_1_CPU_BASE_ADDR_REMAP_LOW                       0xdf0</span>
<span class="cp">#define MV64340_PCI_0_CPU_BASE_ADDR_REMAP_HIGH                      0xd74</span>
<span class="cp">#define MV64340_PCI_1_CPU_BASE_ADDR_REMAP_HIGH                      0xdf4</span>
<span class="cp">#define MV64340_PCI_0_INTEGRATED_SRAM_BASE_ADDR_REMAP               0xf00</span>
<span class="cp">#define MV64340_PCI_1_INTEGRATED_SRAM_BASE_ADDR_REMAP               0xf80</span>
<span class="cp">#define MV64340_PCI_0_EXPANSION_ROM_BASE_ADDR_REMAP                 0xf38</span>
<span class="cp">#define MV64340_PCI_1_EXPANSION_ROM_BASE_ADDR_REMAP                 0xfb8</span>
<span class="cp">#define MV64340_PCI_0_ADDR_DECODE_CONTROL                           0xd3c</span>
<span class="cp">#define MV64340_PCI_1_ADDR_DECODE_CONTROL                           0xdbc</span>
<span class="cp">#define MV64340_PCI_0_HEADERS_RETARGET_CONTROL                      0xF40</span>
<span class="cp">#define MV64340_PCI_1_HEADERS_RETARGET_CONTROL                      0xFc0</span>
<span class="cp">#define MV64340_PCI_0_HEADERS_RETARGET_BASE                         0xF44</span>
<span class="cp">#define MV64340_PCI_1_HEADERS_RETARGET_BASE                         0xFc4</span>
<span class="cp">#define MV64340_PCI_0_HEADERS_RETARGET_HIGH                         0xF48</span>
<span class="cp">#define MV64340_PCI_1_HEADERS_RETARGET_HIGH                         0xFc8</span>

<span class="cm">/***********************************/</span>
<span class="cm">/*   PCI Control Register Map      */</span>
<span class="cm">/***********************************/</span>

<span class="cp">#define MV64340_PCI_0_DLL_STATUS_AND_COMMAND                        0x1d20</span>
<span class="cp">#define MV64340_PCI_1_DLL_STATUS_AND_COMMAND                        0x1da0</span>
<span class="cp">#define MV64340_PCI_0_MPP_PADS_DRIVE_CONTROL                        0x1d1C</span>
<span class="cp">#define MV64340_PCI_1_MPP_PADS_DRIVE_CONTROL                        0x1d9C</span>
<span class="cp">#define MV64340_PCI_0_COMMAND			         	    0xc00</span>
<span class="cp">#define MV64340_PCI_1_COMMAND					    0xc80</span>
<span class="cp">#define MV64340_PCI_0_MODE                                          0xd00</span>
<span class="cp">#define MV64340_PCI_1_MODE                                          0xd80</span>
<span class="cp">#define MV64340_PCI_0_RETRY	        	 		    0xc04</span>
<span class="cp">#define MV64340_PCI_1_RETRY				            0xc84</span>
<span class="cp">#define MV64340_PCI_0_READ_BUFFER_DISCARD_TIMER                     0xd04</span>
<span class="cp">#define MV64340_PCI_1_READ_BUFFER_DISCARD_TIMER                     0xd84</span>
<span class="cp">#define MV64340_PCI_0_MSI_TRIGGER_TIMER                             0xc38</span>
<span class="cp">#define MV64340_PCI_1_MSI_TRIGGER_TIMER                             0xcb8</span>
<span class="cp">#define MV64340_PCI_0_ARBITER_CONTROL                               0x1d00</span>
<span class="cp">#define MV64340_PCI_1_ARBITER_CONTROL                               0x1d80</span>
<span class="cp">#define MV64340_PCI_0_CROSS_BAR_CONTROL_LOW                         0x1d08</span>
<span class="cp">#define MV64340_PCI_1_CROSS_BAR_CONTROL_LOW                         0x1d88</span>
<span class="cp">#define MV64340_PCI_0_CROSS_BAR_CONTROL_HIGH                        0x1d0c</span>
<span class="cp">#define MV64340_PCI_1_CROSS_BAR_CONTROL_HIGH                        0x1d8c</span>
<span class="cp">#define MV64340_PCI_0_CROSS_BAR_TIMEOUT                             0x1d04</span>
<span class="cp">#define MV64340_PCI_1_CROSS_BAR_TIMEOUT                             0x1d84</span>
<span class="cp">#define MV64340_PCI_0_SYNC_BARRIER_TRIGGER_REG                      0x1D18</span>
<span class="cp">#define MV64340_PCI_1_SYNC_BARRIER_TRIGGER_REG                      0x1D98</span>
<span class="cp">#define MV64340_PCI_0_SYNC_BARRIER_VIRTUAL_REG                      0x1d10</span>
<span class="cp">#define MV64340_PCI_1_SYNC_BARRIER_VIRTUAL_REG                      0x1d90</span>
<span class="cp">#define MV64340_PCI_0_P2P_CONFIG                                    0x1d14</span>
<span class="cp">#define MV64340_PCI_1_P2P_CONFIG                                    0x1d94</span>

<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_0_LOW                     0x1e00</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_0_HIGH                    0x1e04</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_0                         0x1e08</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_1_LOW                     0x1e10</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_1_HIGH                    0x1e14</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_1                         0x1e18</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_2_LOW                     0x1e20</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_2_HIGH                    0x1e24</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_2                         0x1e28</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_3_LOW                     0x1e30</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_3_HIGH                    0x1e34</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_3                         0x1e38</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_4_LOW                     0x1e40</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_4_HIGH                    0x1e44</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_4                         0x1e48</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_5_LOW                     0x1e50</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_BASE_5_HIGH                    0x1e54</span>
<span class="cp">#define MV64340_PCI_0_ACCESS_CONTROL_SIZE_5                         0x1e58</span>

<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_0_LOW                     0x1e80</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_0_HIGH                    0x1e84</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_0                         0x1e88</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_1_LOW                     0x1e90</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_1_HIGH                    0x1e94</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_1                         0x1e98</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_2_LOW                     0x1ea0</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_2_HIGH                    0x1ea4</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_2                         0x1ea8</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_3_LOW                     0x1eb0</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_3_HIGH                    0x1eb4</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_3                         0x1eb8</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_4_LOW                     0x1ec0</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_4_HIGH                    0x1ec4</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_4                         0x1ec8</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_5_LOW                     0x1ed0</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_BASE_5_HIGH                    0x1ed4</span>
<span class="cp">#define MV64340_PCI_1_ACCESS_CONTROL_SIZE_5                         0x1ed8</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*   PCI Configuration Access Registers */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_PCI_0_CONFIG_ADDR 				    0xcf8</span>
<span class="cp">#define MV64340_PCI_0_CONFIG_DATA_VIRTUAL_REG                       0xcfc</span>
<span class="cp">#define MV64340_PCI_1_CONFIG_ADDR 				    0xc78</span>
<span class="cp">#define MV64340_PCI_1_CONFIG_DATA_VIRTUAL_REG                       0xc7c</span>
<span class="cp">#define MV64340_PCI_0_INTERRUPT_ACKNOWLEDGE_VIRTUAL_REG	            0xc34</span>
<span class="cp">#define MV64340_PCI_1_INTERRUPT_ACKNOWLEDGE_VIRTUAL_REG	            0xcb4</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*   PCI Error Report Registers         */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_PCI_0_SERR_MASK					    0xc28</span>
<span class="cp">#define MV64340_PCI_1_SERR_MASK					    0xca8</span>
<span class="cp">#define MV64340_PCI_0_ERROR_ADDR_LOW                                0x1d40</span>
<span class="cp">#define MV64340_PCI_1_ERROR_ADDR_LOW                                0x1dc0</span>
<span class="cp">#define MV64340_PCI_0_ERROR_ADDR_HIGH                               0x1d44</span>
<span class="cp">#define MV64340_PCI_1_ERROR_ADDR_HIGH                               0x1dc4</span>
<span class="cp">#define MV64340_PCI_0_ERROR_ATTRIBUTE                               0x1d48</span>
<span class="cp">#define MV64340_PCI_1_ERROR_ATTRIBUTE                               0x1dc8</span>
<span class="cp">#define MV64340_PCI_0_ERROR_COMMAND                                 0x1d50</span>
<span class="cp">#define MV64340_PCI_1_ERROR_COMMAND                                 0x1dd0</span>
<span class="cp">#define MV64340_PCI_0_ERROR_CAUSE                                   0x1d58</span>
<span class="cp">#define MV64340_PCI_1_ERROR_CAUSE                                   0x1dd8</span>
<span class="cp">#define MV64340_PCI_0_ERROR_MASK                                    0x1d5c</span>
<span class="cp">#define MV64340_PCI_1_ERROR_MASK                                    0x1ddc</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*   PCI Debug Registers                */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_PCI_0_MMASK                                         0X1D24</span>
<span class="cp">#define MV64340_PCI_1_MMASK                                         0X1DA4</span>

<span class="cm">/*********************************************/</span>
<span class="cm">/* PCI Configuration, Function 0, Registers  */</span>
<span class="cm">/*********************************************/</span>

<span class="cp">#define MV64340_PCI_DEVICE_AND_VENDOR_ID 			    0x000</span>
<span class="cp">#define MV64340_PCI_STATUS_AND_COMMAND				    0x004</span>
<span class="cp">#define MV64340_PCI_CLASS_CODE_AND_REVISION_ID			    0x008</span>
<span class="cp">#define MV64340_PCI_BIST_HEADER_TYPE_LATENCY_TIMER_CACHE_LINE 	    0x00C</span>

<span class="cp">#define MV64340_PCI_SCS_0_BASE_ADDR_LOW   	      		    0x010</span>
<span class="cp">#define MV64340_PCI_SCS_0_BASE_ADDR_HIGH   		            0x014</span>
<span class="cp">#define MV64340_PCI_SCS_1_BASE_ADDR_LOW  	     	            0x018</span>
<span class="cp">#define MV64340_PCI_SCS_1_BASE_ADDR_HIGH 		            0x01C</span>
<span class="cp">#define MV64340_PCI_INTERNAL_REG_MEM_MAPPED_BASE_ADDR_LOW      	    0x020</span>
<span class="cp">#define MV64340_PCI_INTERNAL_REG_MEM_MAPPED_BASE_ADDR_HIGH     	    0x024</span>
<span class="cp">#define MV64340_PCI_SUBSYSTEM_ID_AND_SUBSYSTEM_VENDOR_ID	    0x02c</span>
<span class="cp">#define MV64340_PCI_EXPANSION_ROM_BASE_ADDR_REG	                    0x030</span>
<span class="cp">#define MV64340_PCI_CAPABILTY_LIST_POINTER                          0x034</span>
<span class="cp">#define MV64340_PCI_INTERRUPT_PIN_AND_LINE 			    0x03C</span>
       <span class="cm">/* capability list */</span>
<span class="cp">#define MV64340_PCI_POWER_MANAGEMENT_CAPABILITY                     0x040</span>
<span class="cp">#define MV64340_PCI_POWER_MANAGEMENT_STATUS_AND_CONTROL             0x044</span>
<span class="cp">#define MV64340_PCI_VPD_ADDR                                        0x048</span>
<span class="cp">#define MV64340_PCI_VPD_DATA                                        0x04c</span>
<span class="cp">#define MV64340_PCI_MSI_MESSAGE_CONTROL                             0x050</span>
<span class="cp">#define MV64340_PCI_MSI_MESSAGE_ADDR                                0x054</span>
<span class="cp">#define MV64340_PCI_MSI_MESSAGE_UPPER_ADDR                          0x058</span>
<span class="cp">#define MV64340_PCI_MSI_MESSAGE_DATA                                0x05c</span>
<span class="cp">#define MV64340_PCI_X_COMMAND                                       0x060</span>
<span class="cp">#define MV64340_PCI_X_STATUS                                        0x064</span>
<span class="cp">#define MV64340_PCI_COMPACT_PCI_HOT_SWAP                            0x068</span>

<span class="cm">/***********************************************/</span>
<span class="cm">/*   PCI Configuration, Function 1, Registers  */</span>
<span class="cm">/***********************************************/</span>

<span class="cp">#define MV64340_PCI_SCS_2_BASE_ADDR_LOW   			    0x110</span>
<span class="cp">#define MV64340_PCI_SCS_2_BASE_ADDR_HIGH			    0x114</span>
<span class="cp">#define MV64340_PCI_SCS_3_BASE_ADDR_LOW 			    0x118</span>
<span class="cp">#define MV64340_PCI_SCS_3_BASE_ADDR_HIGH			    0x11c</span>
<span class="cp">#define MV64340_PCI_INTERNAL_SRAM_BASE_ADDR_LOW          	    0x120</span>
<span class="cp">#define MV64340_PCI_INTERNAL_SRAM_BASE_ADDR_HIGH         	    0x124</span>

<span class="cm">/***********************************************/</span>
<span class="cm">/*  PCI Configuration, Function 2, Registers   */</span>
<span class="cm">/***********************************************/</span>

<span class="cp">#define MV64340_PCI_DEVCS_0_BASE_ADDR_LOW	    		    0x210</span>
<span class="cp">#define MV64340_PCI_DEVCS_0_BASE_ADDR_HIGH 			    0x214</span>
<span class="cp">#define MV64340_PCI_DEVCS_1_BASE_ADDR_LOW 			    0x218</span>
<span class="cp">#define MV64340_PCI_DEVCS_1_BASE_ADDR_HIGH      		    0x21c</span>
<span class="cp">#define MV64340_PCI_DEVCS_2_BASE_ADDR_LOW 			    0x220</span>
<span class="cp">#define MV64340_PCI_DEVCS_2_BASE_ADDR_HIGH      		    0x224</span>

<span class="cm">/***********************************************/</span>
<span class="cm">/*  PCI Configuration, Function 3, Registers   */</span>
<span class="cm">/***********************************************/</span>

<span class="cp">#define MV64340_PCI_DEVCS_3_BASE_ADDR_LOW	    		    0x310</span>
<span class="cp">#define MV64340_PCI_DEVCS_3_BASE_ADDR_HIGH 			    0x314</span>
<span class="cp">#define MV64340_PCI_BOOT_CS_BASE_ADDR_LOW			    0x318</span>
<span class="cp">#define MV64340_PCI_BOOT_CS_BASE_ADDR_HIGH      		    0x31c</span>
<span class="cp">#define MV64340_PCI_CPU_BASE_ADDR_LOW 				    0x220</span>
<span class="cp">#define MV64340_PCI_CPU_BASE_ADDR_HIGH      			    0x224</span>

<span class="cm">/***********************************************/</span>
<span class="cm">/*  PCI Configuration, Function 4, Registers   */</span>
<span class="cm">/***********************************************/</span>

<span class="cp">#define MV64340_PCI_P2P_MEM0_BASE_ADDR_LOW  			    0x410</span>
<span class="cp">#define MV64340_PCI_P2P_MEM0_BASE_ADDR_HIGH 			    0x414</span>
<span class="cp">#define MV64340_PCI_P2P_MEM1_BASE_ADDR_LOW   			    0x418</span>
<span class="cp">#define MV64340_PCI_P2P_MEM1_BASE_ADDR_HIGH 			    0x41c</span>
<span class="cp">#define MV64340_PCI_P2P_I_O_BASE_ADDR                 	            0x420</span>
<span class="cp">#define MV64340_PCI_INTERNAL_REGS_I_O_MAPPED_BASE_ADDR              0x424</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Messaging Unit Registers (I20)   	*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG0_PCI_0_SIDE		    0x010</span>
<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG1_PCI_0_SIDE  		    0x014</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_PCI_0_SIDE 		    0x018</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_PCI_0_SIDE  		    0x01C</span>
<span class="cp">#define MV64340_I2O_INBOUND_DOORBELL_REG_PCI_0_SIDE  		    0x020</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE          0x024</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE	    0x028</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_DOORBELL_REG_PCI_0_SIDE 		    0x02C</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_0_SIDE         0x030</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_0_SIDE          0x034</span>
<span class="cp">#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE       0x040</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_0_SIDE      0x044</span>
<span class="cp">#define MV64340_I2O_QUEUE_CONTROL_REG_PCI_0_SIDE 		    0x050</span>
<span class="cp">#define MV64340_I2O_QUEUE_BASE_ADDR_REG_PCI_0_SIDE 		    0x054</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE        0x060</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE        0x064</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE        0x068</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE        0x06C</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_0_SIDE       0x070</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_0_SIDE       0x074</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_0_SIDE       0x0F8</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_0_SIDE       0x0FC</span>

<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG0_PCI_1_SIDE		    0x090</span>
<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG1_PCI_1_SIDE  		    0x094</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_PCI_1_SIDE 		    0x098</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_PCI_1_SIDE  		    0x09C</span>
<span class="cp">#define MV64340_I2O_INBOUND_DOORBELL_REG_PCI_1_SIDE  		    0x0A0</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE          0x0A4</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE	    0x0A8</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_DOORBELL_REG_PCI_1_SIDE 		    0x0AC</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_PCI_1_SIDE         0x0B0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_PCI_1_SIDE          0x0B4</span>
<span class="cp">#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE       0x0C0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_PCI_1_SIDE      0x0C4</span>
<span class="cp">#define MV64340_I2O_QUEUE_CONTROL_REG_PCI_1_SIDE 		    0x0D0</span>
<span class="cp">#define MV64340_I2O_QUEUE_BASE_ADDR_REG_PCI_1_SIDE 		    0x0D4</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE        0x0E0</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE        0x0E4</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE        0x0E8</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE        0x0EC</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_PCI_1_SIDE       0x0F0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_PCI_1_SIDE       0x0F4</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_PCI_1_SIDE       0x078</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_PCI_1_SIDE       0x07C</span>

<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG0_CPU0_SIDE		    0x1C10</span>
<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG1_CPU0_SIDE  		    0x1C14</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_CPU0_SIDE 		    0x1C18</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_CPU0_SIDE  		    0x1C1C</span>
<span class="cp">#define MV64340_I2O_INBOUND_DOORBELL_REG_CPU0_SIDE  		    0x1C20</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE  	    0x1C24</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_CPU0_SIDE	    0x1C28</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_DOORBELL_REG_CPU0_SIDE 		    0x1C2C</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU0_SIDE          0x1C30</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU0_SIDE           0x1C34</span>
<span class="cp">#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE        0x1C40</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU0_SIDE       0x1C44</span>
<span class="cp">#define MV64340_I2O_QUEUE_CONTROL_REG_CPU0_SIDE 		    0x1C50</span>
<span class="cp">#define MV64340_I2O_QUEUE_BASE_ADDR_REG_CPU0_SIDE 		    0x1C54</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE         0x1C60</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE         0x1C64</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE         0x1C68</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE         0x1C6C</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU0_SIDE        0x1C70</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU0_SIDE        0x1C74</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU0_SIDE        0x1CF8</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU0_SIDE        0x1CFC</span>
<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG0_CPU1_SIDE		    0x1C90</span>
<span class="cp">#define MV64340_I2O_INBOUND_MESSAGE_REG1_CPU1_SIDE  		    0x1C94</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG0_CPU1_SIDE 		    0x1C98</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_MESSAGE_REG1_CPU1_SIDE  		    0x1C9C</span>
<span class="cp">#define MV64340_I2O_INBOUND_DOORBELL_REG_CPU1_SIDE  		    0x1CA0</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE  	    0x1CA4</span>
<span class="cp">#define MV64340_I2O_INBOUND_INTERRUPT_MASK_REG_CPU1_SIDE	    0x1CA8</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_DOORBELL_REG_CPU1_SIDE 		    0x1CAC</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_CAUSE_REG_CPU1_SIDE          0x1CB0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_INTERRUPT_MASK_REG_CPU1_SIDE           0x1CB4</span>
<span class="cp">#define MV64340_I2O_INBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE        0x1CC0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_QUEUE_PORT_VIRTUAL_REG_CPU1_SIDE       0x1CC4</span>
<span class="cp">#define MV64340_I2O_QUEUE_CONTROL_REG_CPU1_SIDE 		    0x1CD0</span>
<span class="cp">#define MV64340_I2O_QUEUE_BASE_ADDR_REG_CPU1_SIDE 		    0x1CD4</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE         0x1CE0</span>
<span class="cp">#define MV64340_I2O_INBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE         0x1CE4</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE         0x1CE8</span>
<span class="cp">#define MV64340_I2O_INBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE         0x1CEC</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_HEAD_POINTER_REG_CPU1_SIDE        0x1CF0</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_FREE_TAIL_POINTER_REG_CPU1_SIDE        0x1CF4</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_HEAD_POINTER_REG_CPU1_SIDE        0x1C78</span>
<span class="cp">#define MV64340_I2O_OUTBOUND_POST_TAIL_POINTER_REG_CPU1_SIDE        0x1C7C</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*        Ethernet Unit Registers  		*/</span>
<span class="cm">/****************************************/</span>

<span class="cm">/*******************************************/</span>
<span class="cm">/*          CUNIT  Registers               */</span>
<span class="cm">/*******************************************/</span>

         <span class="cm">/* Address Decoding Register Map */</span>
           
<span class="cp">#define MV64340_CUNIT_BASE_ADDR_REG0                                0xf200</span>
<span class="cp">#define MV64340_CUNIT_BASE_ADDR_REG1                                0xf208</span>
<span class="cp">#define MV64340_CUNIT_BASE_ADDR_REG2                                0xf210</span>
<span class="cp">#define MV64340_CUNIT_BASE_ADDR_REG3                                0xf218</span>
<span class="cp">#define MV64340_CUNIT_SIZE0                                         0xf204</span>
<span class="cp">#define MV64340_CUNIT_SIZE1                                         0xf20c</span>
<span class="cp">#define MV64340_CUNIT_SIZE2                                         0xf214</span>
<span class="cp">#define MV64340_CUNIT_SIZE3                                         0xf21c</span>
<span class="cp">#define MV64340_CUNIT_HIGH_ADDR_REMAP_REG0                          0xf240</span>
<span class="cp">#define MV64340_CUNIT_HIGH_ADDR_REMAP_REG1                          0xf244</span>
<span class="cp">#define MV64340_CUNIT_BASE_ADDR_ENABLE_REG                          0xf250</span>
<span class="cp">#define MV64340_MPSC0_ACCESS_PROTECTION_REG                         0xf254</span>
<span class="cp">#define MV64340_MPSC1_ACCESS_PROTECTION_REG                         0xf258</span>
<span class="cp">#define MV64340_CUNIT_INTERNAL_SPACE_BASE_ADDR_REG                  0xf25C</span>

        <span class="cm">/*  Error Report Registers  */</span>

<span class="cp">#define MV64340_CUNIT_INTERRUPT_CAUSE_REG                           0xf310</span>
<span class="cp">#define MV64340_CUNIT_INTERRUPT_MASK_REG                            0xf314</span>
<span class="cp">#define MV64340_CUNIT_ERROR_ADDR                                    0xf318</span>

        <span class="cm">/*  Cunit Control Registers */</span>

<span class="cp">#define MV64340_CUNIT_ARBITER_CONTROL_REG                           0xf300</span>
<span class="cp">#define MV64340_CUNIT_CONFIG_REG                                    0xb40c</span>
<span class="cp">#define MV64340_CUNIT_CRROSBAR_TIMEOUT_REG                          0xf304</span>

        <span class="cm">/*  Cunit Debug Registers   */</span>

<span class="cp">#define MV64340_CUNIT_DEBUG_LOW                                     0xf340</span>
<span class="cp">#define MV64340_CUNIT_DEBUG_HIGH                                    0xf344</span>
<span class="cp">#define MV64340_CUNIT_MMASK                                         0xf380</span>

        <span class="cm">/*  MPSCs Clocks Routing Registers  */</span>

<span class="cp">#define MV64340_MPSC_ROUTING_REG                                    0xb400</span>
<span class="cp">#define MV64340_MPSC_RX_CLOCK_ROUTING_REG                           0xb404</span>
<span class="cp">#define MV64340_MPSC_TX_CLOCK_ROUTING_REG                           0xb408</span>

        <span class="cm">/*  MPSCs Interrupts Registers    */</span>

<span class="cp">#define MV64340_MPSC_CAUSE_REG(port)                               (0xb804 + (port&lt;&lt;3))</span>
<span class="cp">#define MV64340_MPSC_MASK_REG(port)                                (0xb884 + (port&lt;&lt;3))</span>
 
<span class="cp">#define MV64340_MPSC_MAIN_CONFIG_LOW(port)                         (0x8000 + (port&lt;&lt;12))</span>
<span class="cp">#define MV64340_MPSC_MAIN_CONFIG_HIGH(port)                        (0x8004 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_PROTOCOL_CONFIG(port)                         (0x8008 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG1(port)                            (0x800c + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG2(port)                            (0x8010 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG3(port)                            (0x8014 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG4(port)                            (0x8018 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG5(port)                            (0x801c + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG6(port)                            (0x8020 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG7(port)                            (0x8024 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG8(port)                            (0x8028 + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG9(port)                            (0x802c + (port&lt;&lt;12))    </span>
<span class="cp">#define MV64340_MPSC_CHANNEL_REG10(port)                           (0x8030 + (port&lt;&lt;12))    </span>
        
        <span class="cm">/*  MPSC0 Registers      */</span>


<span class="cm">/***************************************/</span>
<span class="cm">/*          SDMA Registers             */</span>
<span class="cm">/***************************************/</span>

<span class="cp">#define MV64340_SDMA_CONFIG_REG(channel)                        (0x4000 + (channel&lt;&lt;13))        </span>
<span class="cp">#define MV64340_SDMA_COMMAND_REG(channel)                       (0x4008 + (channel&lt;&lt;13))        </span>
<span class="cp">#define MV64340_SDMA_CURRENT_RX_DESCRIPTOR_POINTER(channel)     (0x4810 + (channel&lt;&lt;13))        </span>
<span class="cp">#define MV64340_SDMA_CURRENT_TX_DESCRIPTOR_POINTER(channel)     (0x4c10 + (channel&lt;&lt;13))        </span>
<span class="cp">#define MV64340_SDMA_FIRST_TX_DESCRIPTOR_POINTER(channel)       (0x4c14 + (channel&lt;&lt;13)) </span>

<span class="cp">#define MV64340_SDMA_CAUSE_REG                                      0xb800</span>
<span class="cp">#define MV64340_SDMA_MASK_REG                                       0xb880</span>
         
<span class="cm">/* BRG Interrupts */</span>

<span class="cp">#define MV64340_BRG_CONFIG_REG(brg)                              (0xb200 + (brg&lt;&lt;3))</span>
<span class="cp">#define MV64340_BRG_BAUDE_TUNING_REG(brg)                        (0xb208 + (brg&lt;&lt;3))</span>
<span class="cp">#define MV64340_BRG_CAUSE_REG                                       0xb834</span>
<span class="cp">#define MV64340_BRG_MASK_REG                                        0xb8b4</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* DMA Channel Control			*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_DMA_CHANNEL0_CONTROL 				    0x840</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_CONTROL_HIGH			    0x880</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_CONTROL 				    0x844</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_CONTROL_HIGH			    0x884</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_CONTROL 				    0x848</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_CONTROL_HIGH			    0x888</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_CONTROL 				    0x84C</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_CONTROL_HIGH			    0x88C</span>


<span class="cm">/****************************************/</span>
<span class="cm">/*           IDMA Registers             */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_DMA_CHANNEL0_BYTE_COUNT                             0x800</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_BYTE_COUNT                             0x804</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_BYTE_COUNT                             0x808</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_BYTE_COUNT                             0x80C</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_SOURCE_ADDR                            0x810</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_SOURCE_ADDR                            0x814</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_SOURCE_ADDR                            0x818</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_SOURCE_ADDR                            0x81c</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_DESTINATION_ADDR                       0x820</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_DESTINATION_ADDR                       0x824</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_DESTINATION_ADDR                       0x828</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_DESTINATION_ADDR                       0x82C</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_NEXT_DESCRIPTOR_POINTER                0x830</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_NEXT_DESCRIPTOR_POINTER                0x834</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_NEXT_DESCRIPTOR_POINTER                0x838</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_NEXT_DESCRIPTOR_POINTER                0x83C</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_CURRENT_DESCRIPTOR_POINTER             0x870</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_CURRENT_DESCRIPTOR_POINTER             0x874</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_CURRENT_DESCRIPTOR_POINTER             0x878</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_CURRENT_DESCRIPTOR_POINTER             0x87C</span>

 <span class="cm">/*  IDMA Address Decoding Base Address Registers  */</span>
 
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG0                                  0xa00</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG1                                  0xa08</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG2                                  0xa10</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG3                                  0xa18</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG4                                  0xa20</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG5                                  0xa28</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG6                                  0xa30</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_REG7                                  0xa38</span>
 
 <span class="cm">/*  IDMA Address Decoding Size Address Register   */</span>
 
<span class="cp">#define MV64340_DMA_SIZE_REG0                                       0xa04</span>
<span class="cp">#define MV64340_DMA_SIZE_REG1                                       0xa0c</span>
<span class="cp">#define MV64340_DMA_SIZE_REG2                                       0xa14</span>
<span class="cp">#define MV64340_DMA_SIZE_REG3                                       0xa1c</span>
<span class="cp">#define MV64340_DMA_SIZE_REG4                                       0xa24</span>
<span class="cp">#define MV64340_DMA_SIZE_REG5                                       0xa2c</span>
<span class="cp">#define MV64340_DMA_SIZE_REG6                                       0xa34</span>
<span class="cp">#define MV64340_DMA_SIZE_REG7                                       0xa3C</span>

 <span class="cm">/* IDMA Address Decoding High Address Remap and Access </span>
<span class="cm">                  Protection Registers                    */</span>
                  
<span class="cp">#define MV64340_DMA_HIGH_ADDR_REMAP_REG0                            0xa60</span>
<span class="cp">#define MV64340_DMA_HIGH_ADDR_REMAP_REG1                            0xa64</span>
<span class="cp">#define MV64340_DMA_HIGH_ADDR_REMAP_REG2                            0xa68</span>
<span class="cp">#define MV64340_DMA_HIGH_ADDR_REMAP_REG3                            0xa6C</span>
<span class="cp">#define MV64340_DMA_BASE_ADDR_ENABLE_REG                            0xa80</span>
<span class="cp">#define MV64340_DMA_CHANNEL0_ACCESS_PROTECTION_REG                  0xa70</span>
<span class="cp">#define MV64340_DMA_CHANNEL1_ACCESS_PROTECTION_REG                  0xa74</span>
<span class="cp">#define MV64340_DMA_CHANNEL2_ACCESS_PROTECTION_REG                  0xa78</span>
<span class="cp">#define MV64340_DMA_CHANNEL3_ACCESS_PROTECTION_REG                  0xa7c</span>
<span class="cp">#define MV64340_DMA_ARBITER_CONTROL                                 0x860</span>
<span class="cp">#define MV64340_DMA_CROSS_BAR_TIMEOUT                               0x8d0</span>

 <span class="cm">/*  IDMA Headers Retarget Registers   */</span>

<span class="cp">#define MV64340_DMA_HEADERS_RETARGET_CONTROL                        0xa84</span>
<span class="cp">#define MV64340_DMA_HEADERS_RETARGET_BASE                           0xa88</span>

 <span class="cm">/*  IDMA Interrupt Register  */</span>

<span class="cp">#define MV64340_DMA_INTERRUPT_CAUSE_REG                             0x8c0</span>
<span class="cp">#define MV64340_DMA_INTERRUPT_CAUSE_MASK                            0x8c4</span>
<span class="cp">#define MV64340_DMA_ERROR_ADDR                                      0x8c8</span>
<span class="cp">#define MV64340_DMA_ERROR_SELECT                                    0x8cc</span>

 <span class="cm">/*  IDMA Debug Register ( for internal use )    */</span>

<span class="cp">#define MV64340_DMA_DEBUG_LOW                                       0x8e0</span>
<span class="cp">#define MV64340_DMA_DEBUG_HIGH                                      0x8e4</span>
<span class="cp">#define MV64340_DMA_SPARE                                           0xA8C</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Timer_Counter 			*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_TIMER_COUNTER0					    0x850</span>
<span class="cp">#define MV64340_TIMER_COUNTER1					    0x854</span>
<span class="cp">#define MV64340_TIMER_COUNTER2					    0x858</span>
<span class="cp">#define MV64340_TIMER_COUNTER3					    0x85C</span>
<span class="cp">#define MV64340_TIMER_COUNTER_0_3_CONTROL			    0x864</span>
<span class="cp">#define MV64340_TIMER_COUNTER_0_3_INTERRUPT_CAUSE		    0x868</span>
<span class="cp">#define MV64340_TIMER_COUNTER_0_3_INTERRUPT_MASK      		    0x86c</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*         Watchdog registers  	        */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_WATCHDOG_CONFIG_REG                                 0xb410</span>
<span class="cp">#define MV64340_WATCHDOG_VALUE_REG                                  0xb414</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* I2C Registers                        */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64XXX_I2C_OFFSET                                          0xc000</span>
<span class="cp">#define MV64XXX_I2C_REG_BLOCK_SIZE                                  0x0020</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* GPP Interface Registers              */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_GPP_IO_CONTROL                                      0xf100</span>
<span class="cp">#define MV64340_GPP_LEVEL_CONTROL                                   0xf110</span>
<span class="cp">#define MV64340_GPP_VALUE                                           0xf104</span>
<span class="cp">#define MV64340_GPP_INTERRUPT_CAUSE                                 0xf108</span>
<span class="cp">#define MV64340_GPP_INTERRUPT_MASK0                                 0xf10c</span>
<span class="cp">#define MV64340_GPP_INTERRUPT_MASK1                                 0xf114</span>
<span class="cp">#define MV64340_GPP_VALUE_SET                                       0xf118</span>
<span class="cp">#define MV64340_GPP_VALUE_CLEAR                                     0xf11c</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Interrupt Controller Registers       */</span>
<span class="cm">/****************************************/</span>

<span class="cm">/****************************************/</span>
<span class="cm">/* Interrupts	  			*/</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_MAIN_INTERRUPT_CAUSE_LOW                            0x004</span>
<span class="cp">#define MV64340_MAIN_INTERRUPT_CAUSE_HIGH                           0x00c</span>
<span class="cp">#define MV64340_CPU_INTERRUPT0_MASK_LOW                             0x014</span>
<span class="cp">#define MV64340_CPU_INTERRUPT0_MASK_HIGH                            0x01c</span>
<span class="cp">#define MV64340_CPU_INTERRUPT0_SELECT_CAUSE                         0x024</span>
<span class="cp">#define MV64340_CPU_INTERRUPT1_MASK_LOW                             0x034</span>
<span class="cp">#define MV64340_CPU_INTERRUPT1_MASK_HIGH                            0x03c</span>
<span class="cp">#define MV64340_CPU_INTERRUPT1_SELECT_CAUSE                         0x044</span>
<span class="cp">#define MV64340_INTERRUPT0_MASK_0_LOW                               0x054</span>
<span class="cp">#define MV64340_INTERRUPT0_MASK_0_HIGH                              0x05c</span>
<span class="cp">#define MV64340_INTERRUPT0_SELECT_CAUSE                             0x064</span>
<span class="cp">#define MV64340_INTERRUPT1_MASK_0_LOW                               0x074</span>
<span class="cp">#define MV64340_INTERRUPT1_MASK_0_HIGH                              0x07c</span>
<span class="cp">#define MV64340_INTERRUPT1_SELECT_CAUSE                             0x084</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*      MPP Interface Registers         */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_MPP_CONTROL0                                        0xf000</span>
<span class="cp">#define MV64340_MPP_CONTROL1                                        0xf004</span>
<span class="cp">#define MV64340_MPP_CONTROL2                                        0xf008</span>
<span class="cp">#define MV64340_MPP_CONTROL3                                        0xf00c</span>

<span class="cm">/****************************************/</span>
<span class="cm">/*    Serial Initialization registers   */</span>
<span class="cm">/****************************************/</span>

<span class="cp">#define MV64340_SERIAL_INIT_LAST_DATA                               0xf324</span>
<span class="cp">#define MV64340_SERIAL_INIT_CONTROL                                 0xf328</span>
<span class="cp">#define MV64340_SERIAL_INIT_STATUS                                  0xf32c</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">mv64340_irq_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">base</span><span class="p">);</span>

<span class="cm">/* MPSC Platform Device, Driver Data (Shared register regions) */</span>
<span class="cp">#define	MPSC_SHARED_NAME		&quot;mpsc_shared&quot;</span>

<span class="cp">#define	MPSC_ROUTING_BASE_ORDER		0</span>
<span class="cp">#define	MPSC_SDMA_INTR_BASE_ORDER	1</span>

<span class="cp">#define MPSC_ROUTING_REG_BLOCK_SIZE	0x000c</span>
<span class="cp">#define MPSC_SDMA_INTR_REG_BLOCK_SIZE	0x0084</span>

<span class="k">struct</span> <span class="n">mpsc_shared_pdata</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">mrr_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">rcrr_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">tcrr_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">intr_cause_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">intr_mask_val</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* MPSC Platform Device, Driver Data */</span>
<span class="cp">#define	MPSC_CTLR_NAME			&quot;mpsc&quot;</span>

<span class="cp">#define	MPSC_BASE_ORDER			0</span>
<span class="cp">#define	MPSC_SDMA_BASE_ORDER		1</span>
<span class="cp">#define	MPSC_BRG_BASE_ORDER		2</span>

<span class="cp">#define MPSC_REG_BLOCK_SIZE		0x0038</span>
<span class="cp">#define MPSC_SDMA_REG_BLOCK_SIZE	0x0c18</span>
<span class="cp">#define MPSC_BRG_REG_BLOCK_SIZE		0x0008</span>

<span class="k">struct</span> <span class="n">mpsc_pdata</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">mirror_regs</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cache_mgmt</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">max_idle</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">default_baud</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">default_bits</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">default_parity</span><span class="p">;</span>
	<span class="kt">int</span>	<span class="n">default_flow</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">chr_1_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">chr_2_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">chr_10_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">mpcr_val</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">bcr_val</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">brg_can_tune</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">brg_clk_src</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">brg_clk_freq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Watchdog Platform Device, Driver Data */</span>
<span class="cp">#define	MV64x60_WDT_NAME			&quot;mv64x60_wdt&quot;</span>

<span class="k">struct</span> <span class="n">mv64x60_wdt_pdata</span> <span class="p">{</span>
	<span class="kt">int</span>	<span class="n">timeout</span><span class="p">;</span>	<span class="cm">/* watchdog expiry in seconds, default 10 */</span>
	<span class="kt">int</span>	<span class="n">bus_clk</span><span class="p">;</span>	<span class="cm">/* bus clock in MHz, default 133 */</span>
<span class="p">};</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MV643XX_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
