# wig: verilog test cases
# date: 20061115: read in verilog include and get defines

MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf

# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
# MIXCFG output.delta remove

# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

MIXCFG conn.xls CONN_VINC
MIXCFG import.vinc vinc_def.i

# Testcase error check: expect some errors:
MIXCFG log.limit.test.__E_VINCLUDE_REDEF 1
MIXCFG log.limit.test.__E_ADD_PORTSIG_BRANCH 2
MIXCFG log.limit.test.__E_UNSPLICE_PORT 1
MIXCFG log.limit.test.__E_ 3

#!End
