{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1470193713707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1470193713713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 03 00:08:33 2016 " "Processing started: Wed Aug 03 00:08:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1470193713713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193713713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193713713 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1470193714301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-rtl " "Found design unit 1: lab1-rtl" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470193729389 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470193729389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193729389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1470193729457 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0 lab1.vhd(29) " "VHDL Signal Declaration warning at lab1.vhd(29): used implicit default value for signal \"GPIO_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1470193729457 "|lab1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PROGRAMA lab1.vhd(258) " "VHDL Process Statement warning at lab1.vhd(258): inferring latch(es) for signal or variable \"PROGRAMA\", which holds its previous value in one or more paths through the process" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 258 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1470193729461 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESTADO_R1C lab1.vhd(311) " "VHDL Process Statement warning at lab1.vhd(311): signal \"ESTADO_R1C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1470193729461 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESTADO_R1C lab1.vhd(312) " "VHDL Process Statement warning at lab1.vhd(312): signal \"ESTADO_R1C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1470193729461 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESTADO_R1C lab1.vhd(325) " "VHDL Process Statement warning at lab1.vhd(325): signal \"ESTADO_R1C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1470193729466 "|lab1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESTADO_R1C lab1.vhd(326) " "VHDL Process Statement warning at lab1.vhd(326): signal \"ESTADO_R1C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1470193729466 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROGRAMA\[0\] lab1.vhd(258) " "Inferred latch for \"PROGRAMA\[0\]\" at lab1.vhd(258)" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193729561 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROGRAMA\[1\] lab1.vhd(258) " "Inferred latch for \"PROGRAMA\[1\]\" at lab1.vhd(258)" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193729561 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROGRAMA\[2\] lab1.vhd(258) " "Inferred latch for \"PROGRAMA\[2\]\" at lab1.vhd(258)" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193729561 "|lab1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PROGRAMA\[3\] lab1.vhd(258) " "Inferred latch for \"PROGRAMA\[3\]\" at lab1.vhd(258)" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 258 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193729561 "|lab1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[0\] GND " "Pin \"LEDM_C\[0\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[1\] VCC " "Pin \"LEDM_C\[1\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[2\] VCC " "Pin \"LEDM_C\[2\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[3\] VCC " "Pin \"LEDM_C\[3\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_C\[4\] VCC " "Pin \"LEDM_C\[4\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_C[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[6\] VCC " "Pin \"LEDM_R\[6\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDM_R\[7\] VCC " "Pin \"LEDM_R\[7\]\" is stuck at VCC" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|LEDM_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1470193738881 "|lab1|GPIO_0[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1470193738881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1470193739005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1470193741021 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470193741021 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[6\] " "No output dependent on input pin \"KEY\[6\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[7\] " "No output dependent on input pin \"KEY\[7\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[8\] " "No output dependent on input pin \"KEY\[8\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[9\] " "No output dependent on input pin \"KEY\[9\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[10\] " "No output dependent on input pin \"KEY\[10\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[11\] " "No output dependent on input pin \"KEY\[11\]\"" {  } { { "lab1.vhd" "" { Text "C:/Users/PedroHenrique/Desktop/Projeto/vhdl01/lab1.vhd" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1470193741129 "|lab1|KEY[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1470193741129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1150 " "Implemented 1150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1470193741129 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1470193741129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1087 " "Implemented 1087 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1470193741129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1470193741129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "864 " "Peak virtual memory: 864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1470193741149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 03 00:09:01 2016 " "Processing ended: Wed Aug 03 00:09:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1470193741149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1470193741149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1470193741149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1470193741149 ""}
