
<html><head><title>Contents</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />

  <style>/*<![CDATA[*/
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
  dd {
   display: block;
   }
/*]]>*/</style>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-06-17" />
<meta name="CreateTime" content="1687031934" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use VHDL OSS Toolbox to generate netlist views" />
<meta name="DocTitle" content="Virtuoso VHDL Toolbox User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Table of Contents" />
<meta name="FileType" content="TOC" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vhdlossuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-17" />
<meta name="ModifiedTime" content="1687031934" />
<meta name="NextFile" content="vhdloss_chap1.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="titlecopy.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso VHDL Toolbox User Guide -- Contents" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vhdlossuserIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlossuserTOC.html">Contents</a></li><li><a class="prev" href="titlecopy.html" title="Titlecopy">Titlecopy</a></li><li style="float: right;"><a class="viewPrint" href="vhdlossuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vhdloss_chap1.html" title="About the VHDL Integration Environment">About the VHDL Integration Env ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso VHDL Toolbox User Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>
 <h1><hr />Contents<hr /></h1>
<h2> <a href="vhdloss_chap1.html#pgfId-1022004">1</a></h2>
<h2> <a id="pgfId-84349"></a><a href="vhdloss_chap1.html#pgfId-1022005">About the VHDL Integration Environment</a></h2>
<p> <a id="pgfId-84351"></a><a href="vhdloss_chap1.html#pgfId-1027520">Licensing Requirements</a></p>
<p> <a id="pgfId-84353"></a><a href="vhdloss_chap1.html#pgfId-1018956">Schematic Design Process Flow</a></p>
<dd> <a id="pgfId-84355"></a><a href="vhdloss_chap1.html#pgfId-1014337">Updating a Design</a></dd>
<dd> <a id="pgfId-84357"></a><a href="vhdloss_chap1.html#pgfId-1014343">Netlisting the Design</a></dd>
<dd> <a id="pgfId-84359"></a><a href="vhdloss_chap1.html#pgfId-1022984">Specifying a Testbench</a></dd>
<dd> <a id="pgfId-84361"></a><a href="vhdloss_chap1.html#pgfId-1014347">Simulating the Design</a></dd>
<p> <a id="pgfId-84363"></a><a href="vhdloss_chap1.html#pgfId-1014356">VHDL Integration Environment Tools</a></p>
<dd> <a id="pgfId-84365"></a><a href="vhdloss_chap1.html#pgfId-1023812">VHDL Toolbox Window</a></dd>
<dd> <a id="pgfId-84367"></a><a href="vhdloss_chap1.html#pgfId-1023255">Simulation Window</a></dd>
<dd> <a id="pgfId-84369"></a><a href="vhdloss_chap1.html#pgfId-1023601">SimCompare Tool</a></dd>
<p> <a id="pgfId-84371"></a><a href="vhdloss_chap1.html#pgfId-1023479">Managing the Run Directory</a></p>
<p> <a id="pgfId-84373"></a><a href="vhdloss_chap1.html#pgfId-1023844">How Data is Organized</a></p>
<dd> <a id="pgfId-84375"></a><a href="vhdloss_chap1.html#pgfId-1018050">Design Library Storage</a></dd>
<dd> <a id="pgfId-84377"></a><a href="vhdloss_chap1.html#pgfId-1018089">VHDL Design Units</a></dd>
<dd> <a id="pgfId-84379"></a><a href="vhdloss_chap1.html#pgfId-1025612">Design Views</a></dd>
<dd> <a id="pgfId-84381"></a><a href="vhdloss_chap1.html#pgfId-1025683">VHDL Name Mapping</a></dd>
<dd> <a id="pgfId-84383"></a><a href="vhdloss_chap1.html#pgfId-1018371">VHDL Text View Database</a></dd>
<p> <a id="pgfId-84385"></a><a href="vhdloss_chap1.html#pgfId-1019339">Netlist and Simulate a VHDL Design</a></p>
<dd> <a id="pgfId-84387"></a><a href="vhdloss_chap1.html#pgfId-1019342">Using the Command-Line Interface</a></dd>
<dd> <a id="pgfId-84389"></a><a href="vhdloss_chap1.html#pgfId-1020375">Using the Graphical User Interface</a></dd>
<h2> <a href="vhdloss_chap2.html#pgfId-1022004">2</a></h2>
<h2> <a id="pgfId-84393"></a><a href="vhdloss_chap2.html#pgfId-1022005">Introducing the VHDL Toolbox</a></h2>
<p> <a id="pgfId-84395"></a><a href="vhdloss_chap2.html#pgfId-1022359">VHDL Toolbox Features</a></p>
<p> <a id="pgfId-84397"></a><a href="vhdloss_chap2.html#pgfId-1022126">Opening the VHDL Toolbox GUI</a></p>
<p> <a id="pgfId-84399"></a><a href="vhdloss_chap2.html#pgfId-1022146">VHDL Toolbox GUI</a></p>
<dd> <a id="pgfId-84401"></a><a href="vhdloss_chap2.html#pgfId-1023002">Run Directory Group Box</a></dd>
<dd> <a id="pgfId-84403"></a><a href="vhdloss_chap2.html#pgfId-1023058">Top Level Design Group Box</a></dd>
<dd> <a id="pgfId-84405"></a><a href="vhdloss_chap2.html#pgfId-1022192">Menu Bar</a></dd>
<dd> <a id="pgfId-84407"></a><a href="vhdloss_chap2.html#pgfId-1022237">Status Line</a></dd>
<dd> <a id="pgfId-84409"></a><a href="vhdloss_chap2.html#pgfId-1022240">Fixed Menu</a></dd>
<dd> <a id="pgfId-84411"></a><a href="vhdloss_chap2.html#pgfId-1022861">Command Buttons</a></dd>
<p> <a id="pgfId-84413"></a><a href="vhdloss_chap2.html#pgfId-1022284">Exiting the VHDL Toolbox</a></p>
<h2> <a href="vhdloss_chap3.html#pgfId-1014262">3</a></h2>
<h2> <a id="pgfId-84417"></a><a href="vhdloss_chap3.html#pgfId-1014264">Netlisting a VHDL Design</a></h2>
<p> <a id="pgfId-84419"></a><a href="vhdloss_chap3.html#pgfId-1020604">Initializing the Run Directory</a></p>
<p> <a id="pgfId-84421"></a><a href="vhdloss_chap3.html#pgfId-1020574">Configuring the VHDL Netlister</a></p>
<dd> <a id="pgfId-84423"></a><a href="vhdloss_chap3.html#pgfId-1020508">Customizing Pre- and Post-Processing Functions</a></dd>
<dd> <a id="pgfId-84425"></a><a href="vhdloss_chap3.html#pgfId-1022895">Setting up Hierarchical Specifications</a></dd>
<dd> <a id="pgfId-84427"></a><a href="vhdloss_chap3.html#pgfId-1027685">Setting up the VHDL Netlister for Inherited Connections</a></dd>
<dd> <a id="pgfId-84429"></a><a href="vhdloss_chap3.html#pgfId-1028297">Additional Features of the Netlister</a></dd>
<p> <a id="pgfId-84431"></a><a href="vhdloss_chap3.html#pgfId-1027283">Generating the Netlist</a></p>
<p> <a id="pgfId-84433"></a><a href="vhdloss_chap3.html#pgfId-1020782">Viewing Netlist Results</a></p>
<dd> <a id="pgfId-84435"></a><a href="vhdloss_chap3.html#pgfId-1022622">Analyzing the Netlist</a></dd>
<h2> <a href="vhdloss_chap4.html#pgfId-1014262">4</a></h2>
<h2> <a id="pgfId-84439"></a><a href="vhdloss_chap4.html#pgfId-1017962">Creating a Testbench</a></h2>
<p> <a id="pgfId-84441"></a><a href="vhdloss_chap4.html#pgfId-1019576">VHDL Create Test Bench Form</a></p>
<p> <a id="pgfId-84443"></a><a href="vhdloss_chap4.html#pgfId-1019593">Methods to Create a Testbench</a></p>
<dd> <a id="pgfId-84445"></a><a href="vhdloss_chap4.html#pgfId-1019597">Automatic Generation of Testbench</a></dd>
<dd> <a id="pgfId-84447"></a><a href="vhdloss_chap4.html#pgfId-1019632">Providing an Existing Testbench</a></dd>
<dd> <a id="pgfId-84449"></a><a href="vhdloss_chap4.html#pgfId-1019693">SKILL Variables to Configure Testbench Creation</a></dd>
<h2> <a href="vhdloss_chap5.html#pgfId-1014262">5</a></h2>
<h2> <a id="pgfId-84453"></a><a href="vhdloss_chap5.html#pgfId-1017962">Simulating a Netlisted VHDL Design</a></h2>
<p> <a id="pgfId-84455"></a><a href="vhdloss_chap5.html#pgfId-1019531">Simulating a Design Using the VHDL Toolbox</a></p>
<dd> <a id="pgfId-84457"></a><a href="vhdloss_chap5.html#pgfId-1017934">VHDL Setup - Simulation Form</a></dd>
<dd> <a id="pgfId-84459"></a><a href="vhdloss_chap5.html#pgfId-1018821">Simulating the VHDL Design</a></dd>
<p> <a id="pgfId-84461"></a><a href="vhdloss_chap5.html#pgfId-1014377">Debugging Your VHDL Design</a></p>
<dd> <a id="pgfId-84463"></a><a href="vhdloss_chap5.html#pgfId-1014384">Editing from the XM-VHDL Simulator</a></dd>
<dd> <a id="pgfId-84465"></a><a href="vhdloss_chap5.html#pgfId-1014393">Using Cross Selection</a></dd>
<p> <a id="pgfId-84467"></a><a href="vhdloss_chap5.html#pgfId-1018457">Comparing Simulations</a></p>
<dd> <a id="pgfId-84469"></a><a href="vhdloss_chap5.html#pgfId-1018554">VHDL Setup - Sim Comparison Form</a></dd>
<dd> <a id="pgfId-84471"></a><a href="vhdloss_chap5.html#pgfId-1014599">Comparing VHDL Simulations</a></dd>
<p> <a id="pgfId-84473"></a><a href="vhdloss_chap5.html#pgfId-1014605">Simulating a VHDL Design Using Non-Cadence VHDL Tools</a></p>
<dd> <a id="pgfId-84475"></a><a href="vhdloss_chap5.html#pgfId-1014619">Parser CallBack</a></dd>
<dd> <a id="pgfId-84477"></a><a href="vhdloss_chap5.html#pgfId-1014624">Analyzer CallBack</a></dd>
<dd> <a id="pgfId-84479"></a><a href="vhdloss_chap5.html#pgfId-1014634">Analyzed File String</a></dd>
<dd> <a id="pgfId-84481"></a><a href="vhdloss_chap5.html#pgfId-1014638">Elaborator CallBack</a></dd>
<dd> <a id="pgfId-84483"></a><a href="vhdloss_chap5.html#pgfId-1014643">Simulator CallBack</a></dd>
<dd> <a id="pgfId-84485"></a><a href="vhdloss_chap5.html#pgfId-1014652">Data Directory CallBack</a></dd>
<dd> <a id="pgfId-84487"></a><a href="vhdloss_chap5.html#pgfId-1014657">Data File CallBack</a></dd>
<dd> <a id="pgfId-84489"></a><a href="vhdloss_chap5.html#pgfId-1014662">Work Library CallBack</a></dd>
<h2> <a href="vhdloss_chap6.html#pgfId-1014262">6</a></h2>
<h2> <a id="pgfId-84493"></a><a href="vhdloss_chap6.html#pgfId-1014264">Modeling Schematics as VHDL</a></h2>
<p> <a id="pgfId-84495"></a><a href="vhdloss_chap6.html#pgfId-1014294">Mapping Case Sensitivity</a></p>
<dd> <a id="pgfId-84497"></a><a href="vhdloss_chap6.html#pgfId-1014297">Mapping Library, Cell, and Cellview Names to VHDL</a></dd>
<dd> <a id="pgfId-84499"></a><a href="vhdloss_chap6.html#pgfId-1014311">Mapping Identifier Names to VHDL</a></dd>
<dd> <a id="pgfId-84501"></a><a href="vhdloss_chap6.html#pgfId-1014333">Matching Compliant and Noncompliant Data</a></dd>
<p> <a id="pgfId-84503"></a><a href="vhdloss_chap6.html#pgfId-1014387">Assigning VHDL Data Types</a></p>
<p> <a id="pgfId-84505"></a><a href="vhdloss_chap6.html#pgfId-1018291">Modeling Schematic Pins as VHDL Ports</a></p>
<dd> <a id="pgfId-84507"></a><a href="vhdloss_chap6.html#pgfId-1014425">Supporting Port Bundles</a></dd>
<dd> <a id="pgfId-84509"></a><a href="vhdloss_chap6.html#pgfId-1014442">Discontinuous Ports</a></dd>
<p> <a id="pgfId-84511"></a><a href="vhdloss_chap6.html#pgfId-1014457">Modeling Schematic Nets as VHDL Signals</a></p>
<dd> <a id="pgfId-84513"></a><a href="vhdloss_chap6.html#pgfId-1014463">Supporting Global Signals</a></dd>
<dd> <a id="pgfId-84515"></a><a href="vhdloss_chap6.html#pgfId-1014472">Aliasing Ports and Signals</a></dd>
<dd> <a id="pgfId-84517"></a><a href="vhdloss_chap6.html#pgfId-1014479">Modeling Feedback Signals</a></dd>
<dd> <a id="pgfId-84519"></a><a href="vhdloss_chap6.html#pgfId-1014510">Signal/Port Name Collisions</a></dd>
<p> <a id="pgfId-84521"></a><a href="vhdloss_chap6.html#pgfId-1014555">Modeling Schematic Instances as VHDL Instances</a></p>
<dd> <a id="pgfId-84523"></a><a href="vhdloss_chap6.html#pgfId-1014559">Ignoring Instances</a></dd>
<dd> <a id="pgfId-84525"></a><a href="vhdloss_chap6.html#pgfId-1018459">Modeling Iterated Instances</a></dd>
<dd> <a id="pgfId-84527"></a><a href="vhdloss_chap6.html#pgfId-1014615">Modeling Instance Properties as Generics</a></dd>
<dd> <a id="pgfId-84529"></a><a href="vhdloss_chap6.html#pgfId-1014653">Specifying Explicit Component Binding</a></dd>
<dd> <a id="pgfId-84531"></a><a href="vhdloss_chap6.html#pgfId-1014712">Specifying Components Declared in External Packages</a></dd>
<p> <a id="pgfId-84533"></a><a href="vhdloss_chap6.html#pgfId-1014763">Modeling Multisheet Schematics</a></p>
<h2> <a href="appB.html#pgfId-1014262">7</a></h2>
<h2> <a id="pgfId-84537"></a><a href="appB.html#pgfId-1014264">Customizing Your Environment</a></h2>
<p> <a id="pgfId-84539"></a><a href="appB.html#pgfId-1018737">Setting VHDL HNL Variables</a></p>
<p> <a id="pgfId-84541"></a><a href="appB.html#pgfId-1022839">Setting VHDL CDSENV Variables</a></p>
<p> <a id="pgfId-84543"></a><a href="appB.html#pgfId-1023229">Setting xrun Variables</a></p>
<h2> <a href="appC.html#pgfId-1032570">8</a></h2>
<h2> <a id="pgfId-84547"></a><a href="appC.html#pgfId-1032571">VHDL Netlister Properties</a></h2>
<h2> <a href="appD.html#pgfId-1036155">9</a></h2>
<h2> <a id="pgfId-84551"></a><a href="appD.html#pgfId-1036168">Running Simulations with Xcelium</a></h2>
<h2> <a id="pgfId-84553"></a><a href="glossary.html#pgfId-1032656">Glossary</a></h2>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="#pagetop" id="prev" title="Toc">^ </a></em></b><b><em><a href="vhdloss_chap1.html" id="nex" title="About the VHDL Integration Environment">About the VHDL Integration Env ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>