<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="db/d21/ip__cmult__rtl__tb_8vhd" kind="file" language="VHDL">
    <compoundname>ip_cmult_rtl_tb.vhd</compoundname>
    <innerclass refid="df/dbf/classip__cmult__rtl__tb" prot="public">ip_cmult_rtl_tb</innerclass>
    <innerclass refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior" prot="private">ip_cmult_rtl_tb::behavior</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1" refid="df/dbf/classip__cmult__rtl__tb_1a7efdde7c2a31e6ef391de6d557b96b5d" refkind="member"><highlight class="vhdlkeyword">LIBRARY<sp/></highlight><highlight class="keywordflow">ieee,<sp/>vunit_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="2" refid="df/dbf/classip__cmult__rtl__tb_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">ieee.std_logic_1164.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="3" refid="df/dbf/classip__cmult__rtl__tb_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">USE<sp/></highlight><highlight class="normal">ieee.numeric_std.</highlight><highlight class="keywordflow">ALL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="4"><highlight class="keywordflow">context</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">vunit_lib</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">vunit_context</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="5"></codeline>
<codeline lineno="6" refid="df/dbf/classip__cmult__rtl__tb" refkind="compound"><highlight class="keywordflow">ENTITY<sp/></highlight><highlight class="normal"><ref refid="df/dbf/classip__cmult__rtl__tb" kindref="compound">ip_cmult_rtl_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="8" refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="9" refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">positive</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="10"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">string</highlight></codeline>
<codeline lineno="11" refid="df/dbf/classip__cmult__rtl__tb_1a5aedd21f81a3d972d8a0a2086defd815" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="12"><highlight class="keywordflow">END</highlight><highlight class="normal"><sp/><ref refid="df/dbf/classip__cmult__rtl__tb" kindref="compound">ip_cmult_rtl_tb</ref>;</highlight></codeline>
<codeline lineno="13"></codeline>
<codeline lineno="14" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior" refkind="compound"><highlight class="keywordflow">ARCHITECTURE</highlight><highlight class="normal"><sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior" kindref="compound">behavior</ref><sp/></highlight><highlight class="keywordflow">OF</highlight><highlight class="normal"><sp/><ref refid="df/dbf/classip__cmult__rtl__tb" kindref="compound">ip_cmult_rtl_tb</ref><sp/></highlight><highlight class="keywordflow">IS</highlight></codeline>
<codeline lineno="15"></codeline>
<codeline lineno="16"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Component<sp/>Declaration<sp/>for<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="17"></codeline>
<codeline lineno="18" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1ae4cc80c38163a065ef1a64ea1aa9d1ed" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/><ref refid="d8/d0f/classip__cmult__rtl" kindref="compound">ip_cmult_rtl</ref></highlight></codeline>
<codeline lineno="19"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="20"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aef21bbeb3b38ac551c8daf72e38a3880" kindref="member">g_in_a_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">POSITIVE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="21"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aaf7dc9dc4f5587172cb80cd6637c0926" kindref="member">g_in_b_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">POSITIVE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="22"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a3977768668d5d753349116c872730187" kindref="member">g_out_p_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">POSITIVE</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1ab6b7195537a7b779f9c66204c388e1cd" kindref="member">g_conjugate_b</ref><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">BOOLEAN</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="24"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aeedce5145ef791da95da50e0072fb90c" kindref="member">g_pipeline_input</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5f19ed5eb4cbe3cfa435dcea08744573" kindref="member">g_pipeline_product</ref><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a9e5641ebc8f0e54e31801f2ec62df112" kindref="member">g_pipeline_adder</ref><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="27"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">NATURAL</highlight></codeline>
<codeline lineno="28"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="29"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="30"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="31"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aa87d04bfc4c8cec8e81d45ef187d4408" kindref="member">in_ar</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1aef21bbeb3b38ac551c8daf72e38a3880" kindref="member">g_in_a_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="34"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a646939d0b7458986bacf3b31e7e27999" kindref="member">in_ai</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1aef21bbeb3b38ac551c8daf72e38a3880" kindref="member">g_in_a_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="35"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1afd4a0f4748b4aacc0af6d09af5cef739" kindref="member">in_br</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1aaf7dc9dc4f5587172cb80cd6637c0926" kindref="member">g_in_b_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="36"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a82e0ffa646600cf309dad04456182549" kindref="member">in_bi</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">IN</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1aaf7dc9dc4f5587172cb80cd6637c0926" kindref="member">g_in_b_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="37"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1afdf2b2aeea9bdc35062174b145514b5f" kindref="member">result_re</ref><sp/>:<sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1a3977768668d5d753349116c872730187" kindref="member">g_out_p_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="38"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5f40b29a504ce496fa8f3c764958c6b2" kindref="member">result_im</ref><sp/>:<sp/></highlight><highlight class="keywordflow">OUT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">STD_LOGIC_VECTOR</highlight><highlight class="normal">(<ref refid="d8/d0f/classip__cmult__rtl_1a3977768668d5d753349116c872730187" kindref="member">g_out_p_w</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">DOWNTO</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="39"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="40"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1ae4cc80c38163a065ef1a64ea1aa9d1ed" kindref="member">ip_cmult_rtl</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41"></codeline>
<codeline lineno="42"><highlight class="comment"><sp/><sp/><sp/><sp/>--Inputs</highlight></codeline>
<codeline lineno="43" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="46" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af92135301f5386a317264d58315eddba" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="47" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"></codeline>
<codeline lineno="49"><highlight class="comment"><sp/><sp/><sp/><sp/>--Outputs</highlight></codeline>
<codeline lineno="50" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" kindref="member">pr</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1abb453cf8792bf095cdfe5f4a20611b3e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1abb453cf8792bf095cdfe5f4a20611b3e" kindref="member">pi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">+</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52"></codeline>
<codeline lineno="53"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>period<sp/>definitions</highlight></codeline>
<codeline lineno="54" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">time</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="55" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="56" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="57"></codeline>
<codeline lineno="58"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="59"></codeline>
<codeline lineno="60"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Instantiate<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a1619316ad715601eb5d3559db829ac05" kindref="member">uut</ref><sp/>:<sp/><ref refid="d8/d0f/classip__cmult__rtl" kindref="compound">ip_cmult_rtl</ref></highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aef21bbeb3b38ac551c8daf72e38a3880" kindref="member">g_in_a_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref>,</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aaf7dc9dc4f5587172cb80cd6637c0926" kindref="member">g_in_b_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref>,</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a3977768668d5d753349116c872730187" kindref="member">g_out_p_w</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>a_wd<sp/>+<sp/>b_wd<sp/><sp/>,</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1ab6b7195537a7b779f9c66204c388e1cd" kindref="member">g_conjugate_b</ref><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/>FALSE,</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aeedce5145ef791da95da50e0072fb90c" kindref="member">g_pipeline_input</ref><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5f19ed5eb4cbe3cfa435dcea08744573" kindref="member">g_pipeline_product</ref><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a9e5641ebc8f0e54e31801f2ec62df112" kindref="member">g_pipeline_adder</ref><sp/><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal">,</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5981b29e1ee07dc9d940751e3a422a80" kindref="member">g_pipeline_output</ref><sp/><sp/>=&gt;<sp/></highlight><highlight class="vhdllogic">1</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1ae9b5070dc93368d71f49ae554bc2de22" kindref="member">rst</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref>,</highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a70120f1e8cec2d88609e7ce3c4d8f941" kindref="member">clk</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref>,</highlight></codeline>
<codeline lineno="75"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1acea3987784765b87fe360c8ece3c7587" kindref="member">clken</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref>,</highlight></codeline>
<codeline lineno="76"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1aa87d04bfc4c8cec8e81d45ef187d4408" kindref="member">in_ar</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref>,</highlight></codeline>
<codeline lineno="77"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a646939d0b7458986bacf3b31e7e27999" kindref="member">in_ai</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref>,</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1afd4a0f4748b4aacc0af6d09af5cef739" kindref="member">in_br</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref>,</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a82e0ffa646600cf309dad04456182549" kindref="member">in_bi</ref><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref>,</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1afdf2b2aeea9bdc35062174b145514b5f" kindref="member">result_re</ref><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" kindref="member">pr</ref>,</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="d8/d0f/classip__cmult__rtl_1a5f40b29a504ce496fa8f3c764958c6b2" kindref="member">result_im</ref><sp/>=&gt;<sp/><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1abb453cf8792bf095cdfe5f4a20611b3e" kindref="member">pi</ref></highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"></codeline>
<codeline lineno="84"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>process<sp/>definitions</highlight></codeline>
<codeline lineno="85" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1ac5bb218131b813f7908ec89476b31fca" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>clk_process<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1add48c7e11a3d68ab6fb987cb6416711c" kindref="member">clk</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Stimulus<sp/>process</highlight></codeline>
<codeline lineno="94" refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1ad2efa6785cff833c341e27596b21aeb5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>stim_proc<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_setup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>hold<sp/>reset<sp/>state<sp/>for<sp/>100<sp/>ns.</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">100</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="99"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a03fad116e4d4836c144b441e0f2e1ab5" kindref="member">clken</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="102"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1aac01186e2389216cea573acfd4f95a48" kindref="member">rst</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"></codeline>
<codeline lineno="105"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>insert<sp/>stimulus<sp/>here<sp/></highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a9c9d38aa83b523fb6a5ae36a8a1eb2c8" kindref="member">ar</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">13</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a13a3d14dae6c8103e96632b4233d2556" kindref="member">ai</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">-</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1a19a2aa2d653610278a54d705d77c0f15" kindref="member">a_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af92135301f5386a317264d58315eddba" kindref="member">br</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">13</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af285555a6a0f9c9baeda56bc2ded9013" kindref="member">bi</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="df/dbf/classip__cmult__rtl__tb_1aee80af05773dcfb7f45c87502d963773" kindref="member">b_wd</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1a6a2fac0e1ccafee4c18c27106989629e" kindref="member">clk_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">6</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="112"></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">185</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;Real<sp/>multiplication<sp/>incorrectly<sp/>performed.<sp/>Expected<sp/>185<sp/>but<sp/>got<sp/>&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">to_integer</highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordtype">signed</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1abb453cf8792bf095cdfe5f4a20611b3e" kindref="member">pi</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;Imaginary<sp/>multiplication<sp/>incorrectly<sp/>performed.<sp/>Exepected<sp/>0<sp/>but<sp/>got<sp/>&quot;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d6/dc0/classip__cmult__rtl__tb_1_1behavior_1af7e3566b96d989a4b8a8fbfdffdde897" kindref="member">pr</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_cleanup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"></codeline>
<codeline lineno="119"><highlight class="keywordflow">END</highlight><highlight class="normal">;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_mult/ip_cmult_rtl_tb.vhd"/>
  </compounddef>
</doxygen>
