
LAB1_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f40  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800a140  0800a140  0000b140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a590  0800a590  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a590  0800a590  0000b590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a598  0800a598  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a598  0800a598  0000b598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a59c  0800a59c  0000b59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a5a0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000744  200001d4  0800a774  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000918  0800a774  0000c918  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000163bc  00000000  00000000  0000c202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a89  00000000  00000000  000225be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  00025048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000102f  00000000  00000000  000264d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a578  00000000  00000000  00027507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019e0a  00000000  00000000  00051a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010722a  00000000  00000000  0006b889  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00172ab3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006844  00000000  00000000  00172af8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0017933c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a128 	.word	0x0800a128

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	0800a128 	.word	0x0800a128

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_uldivmod>:
 8000658:	b953      	cbnz	r3, 8000670 <__aeabi_uldivmod+0x18>
 800065a:	b94a      	cbnz	r2, 8000670 <__aeabi_uldivmod+0x18>
 800065c:	2900      	cmp	r1, #0
 800065e:	bf08      	it	eq
 8000660:	2800      	cmpeq	r0, #0
 8000662:	bf1c      	itt	ne
 8000664:	f04f 31ff 	movne.w	r1, #4294967295
 8000668:	f04f 30ff 	movne.w	r0, #4294967295
 800066c:	f000 b9a2 	b.w	80009b4 <__aeabi_idiv0>
 8000670:	f1ad 0c08 	sub.w	ip, sp, #8
 8000674:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000678:	f000 f83e 	bl	80006f8 <__udivmoddi4>
 800067c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000684:	b004      	add	sp, #16
 8000686:	4770      	bx	lr

08000688 <__aeabi_d2lz>:
 8000688:	b508      	push	{r3, lr}
 800068a:	4602      	mov	r2, r0
 800068c:	460b      	mov	r3, r1
 800068e:	ec43 2b17 	vmov	d7, r2, r3
 8000692:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000696:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800069a:	d403      	bmi.n	80006a4 <__aeabi_d2lz+0x1c>
 800069c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006a0:	f000 b80a 	b.w	80006b8 <__aeabi_d2ulz>
 80006a4:	eeb1 7b47 	vneg.f64	d7, d7
 80006a8:	ec51 0b17 	vmov	r0, r1, d7
 80006ac:	f000 f804 	bl	80006b8 <__aeabi_d2ulz>
 80006b0:	4240      	negs	r0, r0
 80006b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006b6:	bd08      	pop	{r3, pc}

080006b8 <__aeabi_d2ulz>:
 80006b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80006e8 <__aeabi_d2ulz+0x30>
 80006bc:	ec41 0b17 	vmov	d7, r0, r1
 80006c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80006f0 <__aeabi_d2ulz+0x38>
 80006c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006d8:	ee16 1a10 	vmov	r1, s12
 80006dc:	ee17 0a90 	vmov	r0, s15
 80006e0:	4770      	bx	lr
 80006e2:	bf00      	nop
 80006e4:	f3af 8000 	nop.w
 80006e8:	00000000 	.word	0x00000000
 80006ec:	3df00000 	.word	0x3df00000
 80006f0:	00000000 	.word	0x00000000
 80006f4:	41f00000 	.word	0x41f00000

080006f8 <__udivmoddi4>:
 80006f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006fc:	9d08      	ldr	r5, [sp, #32]
 80006fe:	460c      	mov	r4, r1
 8000700:	2b00      	cmp	r3, #0
 8000702:	d14e      	bne.n	80007a2 <__udivmoddi4+0xaa>
 8000704:	4694      	mov	ip, r2
 8000706:	458c      	cmp	ip, r1
 8000708:	4686      	mov	lr, r0
 800070a:	fab2 f282 	clz	r2, r2
 800070e:	d962      	bls.n	80007d6 <__udivmoddi4+0xde>
 8000710:	b14a      	cbz	r2, 8000726 <__udivmoddi4+0x2e>
 8000712:	f1c2 0320 	rsb	r3, r2, #32
 8000716:	4091      	lsls	r1, r2
 8000718:	fa20 f303 	lsr.w	r3, r0, r3
 800071c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000720:	4319      	orrs	r1, r3
 8000722:	fa00 fe02 	lsl.w	lr, r0, r2
 8000726:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800072a:	fa1f f68c 	uxth.w	r6, ip
 800072e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000732:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000736:	fb07 1114 	mls	r1, r7, r4, r1
 800073a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800073e:	fb04 f106 	mul.w	r1, r4, r6
 8000742:	4299      	cmp	r1, r3
 8000744:	d90a      	bls.n	800075c <__udivmoddi4+0x64>
 8000746:	eb1c 0303 	adds.w	r3, ip, r3
 800074a:	f104 30ff 	add.w	r0, r4, #4294967295
 800074e:	f080 8112 	bcs.w	8000976 <__udivmoddi4+0x27e>
 8000752:	4299      	cmp	r1, r3
 8000754:	f240 810f 	bls.w	8000976 <__udivmoddi4+0x27e>
 8000758:	3c02      	subs	r4, #2
 800075a:	4463      	add	r3, ip
 800075c:	1a59      	subs	r1, r3, r1
 800075e:	fa1f f38e 	uxth.w	r3, lr
 8000762:	fbb1 f0f7 	udiv	r0, r1, r7
 8000766:	fb07 1110 	mls	r1, r7, r0, r1
 800076a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800076e:	fb00 f606 	mul.w	r6, r0, r6
 8000772:	429e      	cmp	r6, r3
 8000774:	d90a      	bls.n	800078c <__udivmoddi4+0x94>
 8000776:	eb1c 0303 	adds.w	r3, ip, r3
 800077a:	f100 31ff 	add.w	r1, r0, #4294967295
 800077e:	f080 80fc 	bcs.w	800097a <__udivmoddi4+0x282>
 8000782:	429e      	cmp	r6, r3
 8000784:	f240 80f9 	bls.w	800097a <__udivmoddi4+0x282>
 8000788:	4463      	add	r3, ip
 800078a:	3802      	subs	r0, #2
 800078c:	1b9b      	subs	r3, r3, r6
 800078e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000792:	2100      	movs	r1, #0
 8000794:	b11d      	cbz	r5, 800079e <__udivmoddi4+0xa6>
 8000796:	40d3      	lsrs	r3, r2
 8000798:	2200      	movs	r2, #0
 800079a:	e9c5 3200 	strd	r3, r2, [r5]
 800079e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007a2:	428b      	cmp	r3, r1
 80007a4:	d905      	bls.n	80007b2 <__udivmoddi4+0xba>
 80007a6:	b10d      	cbz	r5, 80007ac <__udivmoddi4+0xb4>
 80007a8:	e9c5 0100 	strd	r0, r1, [r5]
 80007ac:	2100      	movs	r1, #0
 80007ae:	4608      	mov	r0, r1
 80007b0:	e7f5      	b.n	800079e <__udivmoddi4+0xa6>
 80007b2:	fab3 f183 	clz	r1, r3
 80007b6:	2900      	cmp	r1, #0
 80007b8:	d146      	bne.n	8000848 <__udivmoddi4+0x150>
 80007ba:	42a3      	cmp	r3, r4
 80007bc:	d302      	bcc.n	80007c4 <__udivmoddi4+0xcc>
 80007be:	4290      	cmp	r0, r2
 80007c0:	f0c0 80f0 	bcc.w	80009a4 <__udivmoddi4+0x2ac>
 80007c4:	1a86      	subs	r6, r0, r2
 80007c6:	eb64 0303 	sbc.w	r3, r4, r3
 80007ca:	2001      	movs	r0, #1
 80007cc:	2d00      	cmp	r5, #0
 80007ce:	d0e6      	beq.n	800079e <__udivmoddi4+0xa6>
 80007d0:	e9c5 6300 	strd	r6, r3, [r5]
 80007d4:	e7e3      	b.n	800079e <__udivmoddi4+0xa6>
 80007d6:	2a00      	cmp	r2, #0
 80007d8:	f040 8090 	bne.w	80008fc <__udivmoddi4+0x204>
 80007dc:	eba1 040c 	sub.w	r4, r1, ip
 80007e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80007e4:	fa1f f78c 	uxth.w	r7, ip
 80007e8:	2101      	movs	r1, #1
 80007ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80007ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80007f2:	fb08 4416 	mls	r4, r8, r6, r4
 80007f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80007fa:	fb07 f006 	mul.w	r0, r7, r6
 80007fe:	4298      	cmp	r0, r3
 8000800:	d908      	bls.n	8000814 <__udivmoddi4+0x11c>
 8000802:	eb1c 0303 	adds.w	r3, ip, r3
 8000806:	f106 34ff 	add.w	r4, r6, #4294967295
 800080a:	d202      	bcs.n	8000812 <__udivmoddi4+0x11a>
 800080c:	4298      	cmp	r0, r3
 800080e:	f200 80cd 	bhi.w	80009ac <__udivmoddi4+0x2b4>
 8000812:	4626      	mov	r6, r4
 8000814:	1a1c      	subs	r4, r3, r0
 8000816:	fa1f f38e 	uxth.w	r3, lr
 800081a:	fbb4 f0f8 	udiv	r0, r4, r8
 800081e:	fb08 4410 	mls	r4, r8, r0, r4
 8000822:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000826:	fb00 f707 	mul.w	r7, r0, r7
 800082a:	429f      	cmp	r7, r3
 800082c:	d908      	bls.n	8000840 <__udivmoddi4+0x148>
 800082e:	eb1c 0303 	adds.w	r3, ip, r3
 8000832:	f100 34ff 	add.w	r4, r0, #4294967295
 8000836:	d202      	bcs.n	800083e <__udivmoddi4+0x146>
 8000838:	429f      	cmp	r7, r3
 800083a:	f200 80b0 	bhi.w	800099e <__udivmoddi4+0x2a6>
 800083e:	4620      	mov	r0, r4
 8000840:	1bdb      	subs	r3, r3, r7
 8000842:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000846:	e7a5      	b.n	8000794 <__udivmoddi4+0x9c>
 8000848:	f1c1 0620 	rsb	r6, r1, #32
 800084c:	408b      	lsls	r3, r1
 800084e:	fa22 f706 	lsr.w	r7, r2, r6
 8000852:	431f      	orrs	r7, r3
 8000854:	fa20 fc06 	lsr.w	ip, r0, r6
 8000858:	fa04 f301 	lsl.w	r3, r4, r1
 800085c:	ea43 030c 	orr.w	r3, r3, ip
 8000860:	40f4      	lsrs	r4, r6
 8000862:	fa00 f801 	lsl.w	r8, r0, r1
 8000866:	0c38      	lsrs	r0, r7, #16
 8000868:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800086c:	fbb4 fef0 	udiv	lr, r4, r0
 8000870:	fa1f fc87 	uxth.w	ip, r7
 8000874:	fb00 441e 	mls	r4, r0, lr, r4
 8000878:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800087c:	fb0e f90c 	mul.w	r9, lr, ip
 8000880:	45a1      	cmp	r9, r4
 8000882:	fa02 f201 	lsl.w	r2, r2, r1
 8000886:	d90a      	bls.n	800089e <__udivmoddi4+0x1a6>
 8000888:	193c      	adds	r4, r7, r4
 800088a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800088e:	f080 8084 	bcs.w	800099a <__udivmoddi4+0x2a2>
 8000892:	45a1      	cmp	r9, r4
 8000894:	f240 8081 	bls.w	800099a <__udivmoddi4+0x2a2>
 8000898:	f1ae 0e02 	sub.w	lr, lr, #2
 800089c:	443c      	add	r4, r7
 800089e:	eba4 0409 	sub.w	r4, r4, r9
 80008a2:	fa1f f983 	uxth.w	r9, r3
 80008a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80008aa:	fb00 4413 	mls	r4, r0, r3, r4
 80008ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80008b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80008b6:	45a4      	cmp	ip, r4
 80008b8:	d907      	bls.n	80008ca <__udivmoddi4+0x1d2>
 80008ba:	193c      	adds	r4, r7, r4
 80008bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80008c0:	d267      	bcs.n	8000992 <__udivmoddi4+0x29a>
 80008c2:	45a4      	cmp	ip, r4
 80008c4:	d965      	bls.n	8000992 <__udivmoddi4+0x29a>
 80008c6:	3b02      	subs	r3, #2
 80008c8:	443c      	add	r4, r7
 80008ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80008ce:	fba0 9302 	umull	r9, r3, r0, r2
 80008d2:	eba4 040c 	sub.w	r4, r4, ip
 80008d6:	429c      	cmp	r4, r3
 80008d8:	46ce      	mov	lr, r9
 80008da:	469c      	mov	ip, r3
 80008dc:	d351      	bcc.n	8000982 <__udivmoddi4+0x28a>
 80008de:	d04e      	beq.n	800097e <__udivmoddi4+0x286>
 80008e0:	b155      	cbz	r5, 80008f8 <__udivmoddi4+0x200>
 80008e2:	ebb8 030e 	subs.w	r3, r8, lr
 80008e6:	eb64 040c 	sbc.w	r4, r4, ip
 80008ea:	fa04 f606 	lsl.w	r6, r4, r6
 80008ee:	40cb      	lsrs	r3, r1
 80008f0:	431e      	orrs	r6, r3
 80008f2:	40cc      	lsrs	r4, r1
 80008f4:	e9c5 6400 	strd	r6, r4, [r5]
 80008f8:	2100      	movs	r1, #0
 80008fa:	e750      	b.n	800079e <__udivmoddi4+0xa6>
 80008fc:	f1c2 0320 	rsb	r3, r2, #32
 8000900:	fa20 f103 	lsr.w	r1, r0, r3
 8000904:	fa0c fc02 	lsl.w	ip, ip, r2
 8000908:	fa24 f303 	lsr.w	r3, r4, r3
 800090c:	4094      	lsls	r4, r2
 800090e:	430c      	orrs	r4, r1
 8000910:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000914:	fa00 fe02 	lsl.w	lr, r0, r2
 8000918:	fa1f f78c 	uxth.w	r7, ip
 800091c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000920:	fb08 3110 	mls	r1, r8, r0, r3
 8000924:	0c23      	lsrs	r3, r4, #16
 8000926:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800092a:	fb00 f107 	mul.w	r1, r0, r7
 800092e:	4299      	cmp	r1, r3
 8000930:	d908      	bls.n	8000944 <__udivmoddi4+0x24c>
 8000932:	eb1c 0303 	adds.w	r3, ip, r3
 8000936:	f100 36ff 	add.w	r6, r0, #4294967295
 800093a:	d22c      	bcs.n	8000996 <__udivmoddi4+0x29e>
 800093c:	4299      	cmp	r1, r3
 800093e:	d92a      	bls.n	8000996 <__udivmoddi4+0x29e>
 8000940:	3802      	subs	r0, #2
 8000942:	4463      	add	r3, ip
 8000944:	1a5b      	subs	r3, r3, r1
 8000946:	b2a4      	uxth	r4, r4
 8000948:	fbb3 f1f8 	udiv	r1, r3, r8
 800094c:	fb08 3311 	mls	r3, r8, r1, r3
 8000950:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000954:	fb01 f307 	mul.w	r3, r1, r7
 8000958:	42a3      	cmp	r3, r4
 800095a:	d908      	bls.n	800096e <__udivmoddi4+0x276>
 800095c:	eb1c 0404 	adds.w	r4, ip, r4
 8000960:	f101 36ff 	add.w	r6, r1, #4294967295
 8000964:	d213      	bcs.n	800098e <__udivmoddi4+0x296>
 8000966:	42a3      	cmp	r3, r4
 8000968:	d911      	bls.n	800098e <__udivmoddi4+0x296>
 800096a:	3902      	subs	r1, #2
 800096c:	4464      	add	r4, ip
 800096e:	1ae4      	subs	r4, r4, r3
 8000970:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000974:	e739      	b.n	80007ea <__udivmoddi4+0xf2>
 8000976:	4604      	mov	r4, r0
 8000978:	e6f0      	b.n	800075c <__udivmoddi4+0x64>
 800097a:	4608      	mov	r0, r1
 800097c:	e706      	b.n	800078c <__udivmoddi4+0x94>
 800097e:	45c8      	cmp	r8, r9
 8000980:	d2ae      	bcs.n	80008e0 <__udivmoddi4+0x1e8>
 8000982:	ebb9 0e02 	subs.w	lr, r9, r2
 8000986:	eb63 0c07 	sbc.w	ip, r3, r7
 800098a:	3801      	subs	r0, #1
 800098c:	e7a8      	b.n	80008e0 <__udivmoddi4+0x1e8>
 800098e:	4631      	mov	r1, r6
 8000990:	e7ed      	b.n	800096e <__udivmoddi4+0x276>
 8000992:	4603      	mov	r3, r0
 8000994:	e799      	b.n	80008ca <__udivmoddi4+0x1d2>
 8000996:	4630      	mov	r0, r6
 8000998:	e7d4      	b.n	8000944 <__udivmoddi4+0x24c>
 800099a:	46d6      	mov	lr, sl
 800099c:	e77f      	b.n	800089e <__udivmoddi4+0x1a6>
 800099e:	4463      	add	r3, ip
 80009a0:	3802      	subs	r0, #2
 80009a2:	e74d      	b.n	8000840 <__udivmoddi4+0x148>
 80009a4:	4606      	mov	r6, r0
 80009a6:	4623      	mov	r3, r4
 80009a8:	4608      	mov	r0, r1
 80009aa:	e70f      	b.n	80007cc <__udivmoddi4+0xd4>
 80009ac:	3e02      	subs	r6, #2
 80009ae:	4463      	add	r3, ip
 80009b0:	e730      	b.n	8000814 <__udivmoddi4+0x11c>
 80009b2:	bf00      	nop

080009b4 <__aeabi_idiv0>:
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009c0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009c4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80009c8:	f003 0301 	and.w	r3, r3, #1
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d013      	beq.n	80009f8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80009d0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009d4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80009d8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d00b      	beq.n	80009f8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80009e0:	e000      	b.n	80009e4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80009e2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80009e4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d0f9      	beq.n	80009e2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80009ee:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80009f2:	687a      	ldr	r2, [r7, #4]
 80009f4:	b2d2      	uxtb	r2, r2
 80009f6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80009f8:	687b      	ldr	r3, [r7, #4]
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	b086      	sub	sp, #24
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	60f8      	str	r0, [r7, #12]
 8000a0e:	60b9      	str	r1, [r7, #8]
 8000a10:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
 8000a16:	e009      	b.n	8000a2c <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	1c5a      	adds	r2, r3, #1
 8000a1c:	60ba      	str	r2, [r7, #8]
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	4618      	mov	r0, r3
 8000a22:	f7ff ffc9 	bl	80009b8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	3301      	adds	r3, #1
 8000a2a:	617b      	str	r3, [r7, #20]
 8000a2c:	697a      	ldr	r2, [r7, #20]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	429a      	cmp	r2, r3
 8000a32:	dbf1      	blt.n	8000a18 <_write+0x12>
	}
	return len;
 8000a34:	687b      	ldr	r3, [r7, #4]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3718      	adds	r7, #24
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
	...

08000a40 <get_keypad_key>:
//    }
//    return -1; // No key pressed
//}


char get_keypad_key(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af04      	add	r7, sp, #16
	uint8_t col = 0xFF, row = 0xFF;
 8000a46:	23ff      	movs	r3, #255	@ 0xff
 8000a48:	71fb      	strb	r3, [r7, #7]
 8000a4a:	23ff      	movs	r3, #255	@ 0xff
 8000a4c:	71bb      	strb	r3, [r7, #6]

	// Read column and row register from SX1509
	HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_1, 1, &col, 1,
 8000a4e:	2364      	movs	r3, #100	@ 0x64
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2301      	movs	r3, #1
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	9300      	str	r3, [sp, #0]
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	2227      	movs	r2, #39	@ 0x27
 8000a5e:	217e      	movs	r1, #126	@ 0x7e
 8000a60:	4824      	ldr	r0, [pc, #144]	@ (8000af4 <get_keypad_key+0xb4>)
 8000a62:	f002 ffef 	bl	8003a44 <HAL_I2C_Mem_Read>
			100);
	HAL_I2C_Mem_Read(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_DATA_2, 1, &row, 1,
 8000a66:	2364      	movs	r3, #100	@ 0x64
 8000a68:	9302      	str	r3, [sp, #8]
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	9301      	str	r3, [sp, #4]
 8000a6e:	1dbb      	adds	r3, r7, #6
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	2301      	movs	r3, #1
 8000a74:	2228      	movs	r2, #40	@ 0x28
 8000a76:	217e      	movs	r1, #126	@ 0x7e
 8000a78:	481e      	ldr	r0, [pc, #120]	@ (8000af4 <get_keypad_key+0xb4>)
 8000a7a:	f002 ffe3 	bl	8003a44 <HAL_I2C_Mem_Read>
			100);

	// Nothing pressed (all bits HIGH)
	if (col == 0xFF || row == 0xFF)
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	2bff      	cmp	r3, #255	@ 0xff
 8000a82:	d002      	beq.n	8000a8a <get_keypad_key+0x4a>
 8000a84:	79bb      	ldrb	r3, [r7, #6]
 8000a86:	2bff      	cmp	r3, #255	@ 0xff
 8000a88:	d101      	bne.n	8000a8e <get_keypad_key+0x4e>
		return '\0';
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e02e      	b.n	8000aec <get_keypad_key+0xac>

	// Find the LOW bit (indicating which row and column were pressed)
	// Tried to do both row and column at the same time
	for (int r = 0; r < 4; r++) {
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	e027      	b.n	8000ae4 <get_keypad_key+0xa4>
		if (!(row & (1 << r))) {
 8000a94:	79bb      	ldrb	r3, [r7, #6]
 8000a96:	461a      	mov	r2, r3
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	fa42 f303 	asr.w	r3, r2, r3
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d11b      	bne.n	8000ade <get_keypad_key+0x9e>
			for (int c = 0; c < 4; c++) {
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	e015      	b.n	8000ad8 <get_keypad_key+0x98>
				if (!(col & (1 << c))) {
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	fa42 f303 	asr.w	r3, r2, r3
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d109      	bne.n	8000ad2 <get_keypad_key+0x92>
					return keypad_map[3-r][c];
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	f1c3 0303 	rsb	r3, r3, #3
 8000ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8000af8 <get_keypad_key+0xb8>)
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	441a      	add	r2, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	4413      	add	r3, r2
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	e00c      	b.n	8000aec <get_keypad_key+0xac>
			for (int c = 0; c < 4; c++) {
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	3301      	adds	r3, #1
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	2b03      	cmp	r3, #3
 8000adc:	dde6      	ble.n	8000aac <get_keypad_key+0x6c>
	for (int r = 0; r < 4; r++) {
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	60fb      	str	r3, [r7, #12]
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2b03      	cmp	r3, #3
 8000ae8:	ddd4      	ble.n	8000a94 <get_keypad_key+0x54>
				}
			}
		}
	}

	return '\0';
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3710      	adds	r7, #16
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	2000023c 	.word	0x2000023c
 8000af8:	0800a1b0 	.word	0x0800a1b0

08000afc <handle_keypad_input>:

// Set frequency with keypad
char input_buffer[6] = { 0 };  // To store up to 5 digits
int input_index = 0;

void handle_keypad_input() {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
	char key = get_keypad_key();
 8000b02:	f7ff ff9d 	bl	8000a40 <get_keypad_key>
 8000b06:	4603      	mov	r3, r0
 8000b08:	71fb      	strb	r3, [r7, #7]
	// Print the pressed button - safety check
	if (key != '\0') {
 8000b0a:	79fb      	ldrb	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d004      	beq.n	8000b1a <handle_keypad_input+0x1e>
		printf("Key pressed: %c\n", key);
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	4619      	mov	r1, r3
 8000b14:	482d      	ldr	r0, [pc, #180]	@ (8000bcc <handle_keypad_input+0xd0>)
 8000b16:	f007 fb73 	bl	8008200 <iprintf>
	}

	if (key >= '0' && key <= '9') {
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b1e:	d914      	bls.n	8000b4a <handle_keypad_input+0x4e>
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	2b39      	cmp	r3, #57	@ 0x39
 8000b24:	d811      	bhi.n	8000b4a <handle_keypad_input+0x4e>
		if (input_index < sizeof(input_buffer) - 1) {
 8000b26:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	2b04      	cmp	r3, #4
 8000b2c:	d84a      	bhi.n	8000bc4 <handle_keypad_input+0xc8>
			input_buffer[input_index++] = key;
 8000b2e:	4b28      	ldr	r3, [pc, #160]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	1c5a      	adds	r2, r3, #1
 8000b34:	4926      	ldr	r1, [pc, #152]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b36:	600a      	str	r2, [r1, #0]
 8000b38:	4926      	ldr	r1, [pc, #152]	@ (8000bd4 <handle_keypad_input+0xd8>)
 8000b3a:	79fa      	ldrb	r2, [r7, #7]
 8000b3c:	54ca      	strb	r2, [r1, r3]
			input_buffer[input_index] = '\0';
 8000b3e:	4b24      	ldr	r3, [pc, #144]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a24      	ldr	r2, [pc, #144]	@ (8000bd4 <handle_keypad_input+0xd8>)
 8000b44:	2100      	movs	r1, #0
 8000b46:	54d1      	strb	r1, [r2, r3]
		if (input_index < sizeof(input_buffer) - 1) {
 8000b48:	e03c      	b.n	8000bc4 <handle_keypad_input+0xc8>
		}
	} else if (key == '#') {
 8000b4a:	79fb      	ldrb	r3, [r7, #7]
 8000b4c:	2b23      	cmp	r3, #35	@ 0x23
 8000b4e:	d128      	bne.n	8000ba2 <handle_keypad_input+0xa6>
		if (input_index > 0) {
 8000b50:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	dd1d      	ble.n	8000b94 <handle_keypad_input+0x98>
			float new_ref = atof(input_buffer);  // ASCII to Float
 8000b58:	481e      	ldr	r0, [pc, #120]	@ (8000bd4 <handle_keypad_input+0xd8>)
 8000b5a:	f006 fcce 	bl	80074fa <atof>
 8000b5e:	ee07 0a90 	vmov	s15, r0
 8000b62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b66:	edc7 7a00 	vstr	s15, [r7]
			// TODO check speed bound on reference
			blinkertimer = 1000/new_ref;
 8000b6a:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8000bd8 <handle_keypad_input+0xdc>
 8000b6e:	ed97 7a00 	vldr	s14, [r7]
 8000b72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b7a:	ee17 2a90 	vmov	r2, s15
 8000b7e:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <handle_keypad_input+0xe0>)
 8000b80:	601a      	str	r2, [r3, #0]

			// Workaround the impossibility to print float
			//int sp_int = (int) (blinkertimer * 100);
			printf("Reference speed = %d.%02d\n RPM", (int) new_ref);
 8000b82:	edd7 7a00 	vldr	s15, [r7]
 8000b86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b8a:	ee17 1a90 	vmov	r1, s15
 8000b8e:	4814      	ldr	r0, [pc, #80]	@ (8000be0 <handle_keypad_input+0xe4>)
 8000b90:	f007 fb36 	bl	8008200 <iprintf>
		}
		input_index = 0;
 8000b94:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
		input_buffer[0] = '\0';
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd4 <handle_keypad_input+0xd8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
		blinkertimer = 1000;
		input_index = 0;
		input_buffer[0] = '\0';
		printf("Input set to 1Hz\n");
	}
}
 8000ba0:	e010      	b.n	8000bc4 <handle_keypad_input+0xc8>
	} else if (key == '*') {
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
 8000ba4:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ba6:	d10d      	bne.n	8000bc4 <handle_keypad_input+0xc8>
		blinkertimer = 1000;
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <handle_keypad_input+0xe0>)
 8000baa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000bae:	601a      	str	r2, [r3, #0]
		input_index = 0;
 8000bb0:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <handle_keypad_input+0xd4>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	601a      	str	r2, [r3, #0]
		input_buffer[0] = '\0';
 8000bb6:	4b07      	ldr	r3, [pc, #28]	@ (8000bd4 <handle_keypad_input+0xd8>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	701a      	strb	r2, [r3, #0]
		printf("Input set to 1Hz\n");
 8000bbc:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <handle_keypad_input+0xe8>)
 8000bbe:	f007 fb87 	bl	80082d0 <puts>
}
 8000bc2:	e7ff      	b.n	8000bc4 <handle_keypad_input+0xc8>
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	0800a140 	.word	0x0800a140
 8000bd0:	200007c0 	.word	0x200007c0
 8000bd4:	200007b8 	.word	0x200007b8
 8000bd8:	447a0000 	.word	0x447a0000
 8000bdc:	200001f0 	.word	0x200001f0
 8000be0:	0800a154 	.word	0x0800a154
 8000be4:	0800a174 	.word	0x0800a174

08000be8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	80fb      	strh	r3, [r7, #6]
//     uint8_t digit = (uint8_t)(keypadLayout[col][row] - '0');
//     if (digit > 0 && digit <= 9)
//    	 blinkertimer = 1000/digit;

     // hard way for led blinking
     handle_keypad_input();
 8000bf2:	f7ff ff83 	bl	8000afc <handle_keypad_input>

}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c06:	f001 ff36 	bl	8002a76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c0a:	f000 fa1d 	bl	8001048 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c0e:	f000 ffed 	bl	8001bec <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c12:	f000 ffbb 	bl	8001b8c <MX_USART3_UART_Init>
  MX_ADC1_Init();
 8000c16:	f000 fa89 	bl	800112c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000c1a:	f000 fad9 	bl	80011d0 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000c1e:	f000 fb17 	bl	8001250 <MX_I2C2_Init>
  MX_SPI1_Init();
 8000c22:	f000 fb55 	bl	80012d0 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000c26:	f000 fb91 	bl	800134c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c2a:	f000 fc5f 	bl	80014ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c2e:	f000 fcf7 	bl	8001620 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000c32:	f000 fd4b 	bl	80016cc <MX_TIM4_Init>
  MX_TIM5_Init();
 8000c36:	f000 fd9f 	bl	8001778 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000c3a:	f000 fe15 	bl	8001868 <MX_TIM8_Init>
  MX_UART4_Init();
 8000c3e:	f000 fee5 	bl	8001a0c <MX_UART4_Init>
  MX_UART5_Init();
 8000c42:	f000 ff13 	bl	8001a6c <MX_UART5_Init>
  MX_USART1_UART_Init();
 8000c46:	f000 ff41 	bl	8001acc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000c4a:	f000 ff6f 	bl	8001b2c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Disable LCD SPI SS */
  HAL_GPIO_WritePin(GPIO_OUT_SPI_CS_LCD_GPIO_Port, GPIO_OUT_SPI_CS_LCD_Pin, GPIO_PIN_SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	2110      	movs	r1, #16
 8000c52:	48bc      	ldr	r0, [pc, #752]	@ (8000f44 <main+0x344>)
 8000c54:	f002 fd14 	bl	8003680 <HAL_GPIO_WritePin>

  /* Disable EXTI4_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000c58:	200a      	movs	r0, #10
 8000c5a:	f002 fb4a 	bl	80032f2 <HAL_NVIC_DisableIRQ>

  ITM_SendChar('h');
 8000c5e:	2068      	movs	r0, #104	@ 0x68
 8000c60:	f7ff feaa 	bl	80009b8 <ITM_SendChar>

  /* Software reset */
  data = 0x12;
 8000c64:	2312      	movs	r3, #18
 8000c66:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000c68:	23c8      	movs	r3, #200	@ 0xc8
 8000c6a:	9302      	str	r3, [sp, #8]
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	9301      	str	r3, [sp, #4]
 8000c70:	1d7b      	adds	r3, r7, #5
 8000c72:	9300      	str	r3, [sp, #0]
 8000c74:	2301      	movs	r3, #1
 8000c76:	227d      	movs	r2, #125	@ 0x7d
 8000c78:	217e      	movs	r1, #126	@ 0x7e
 8000c7a:	48b3      	ldr	r0, [pc, #716]	@ (8000f48 <main+0x348>)
 8000c7c:	f002 fdce 	bl	800381c <HAL_I2C_Mem_Write>
 8000c80:	4603      	mov	r3, r0
 8000c82:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d004      	beq.n	8000c94 <main+0x94>
    printf("I2C communication error (%X).\n", status);
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	48af      	ldr	r0, [pc, #700]	@ (8000f4c <main+0x34c>)
 8000c90:	f007 fab6 	bl	8008200 <iprintf>

  data = 0x34;
 8000c94:	2334      	movs	r3, #52	@ 0x34
 8000c96:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000c98:	23c8      	movs	r3, #200	@ 0xc8
 8000c9a:	9302      	str	r3, [sp, #8]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	9301      	str	r3, [sp, #4]
 8000ca0:	1d7b      	adds	r3, r7, #5
 8000ca2:	9300      	str	r3, [sp, #0]
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	227d      	movs	r2, #125	@ 0x7d
 8000ca8:	217e      	movs	r1, #126	@ 0x7e
 8000caa:	48a7      	ldr	r0, [pc, #668]	@ (8000f48 <main+0x348>)
 8000cac:	f002 fdb6 	bl	800381c <HAL_I2C_Mem_Write>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d004      	beq.n	8000cc4 <main+0xc4>
    printf("I2C communication error (%X).\n", status);
 8000cba:	79fb      	ldrb	r3, [r7, #7]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	48a3      	ldr	r0, [pc, #652]	@ (8000f4c <main+0x34c>)
 8000cc0:	f007 fa9e 	bl	8008200 <iprintf>

  HAL_Delay(100);
 8000cc4:	2064      	movs	r0, #100	@ 0x64
 8000cc6:	f001 ff33 	bl	8002b30 <HAL_Delay>

  /* Set KeyPad scanning engine */

  /* Set RegClock to 0x40 (enable internal oscillator; 2MHz freq) */
  data = 0x40;
 8000cca:	2340      	movs	r3, #64	@ 0x40
 8000ccc:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_CLOCK, 1, &data, 1, I2C_TIMEOUT);
 8000cce:	23c8      	movs	r3, #200	@ 0xc8
 8000cd0:	9302      	str	r3, [sp, #8]
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	9301      	str	r3, [sp, #4]
 8000cd6:	1d7b      	adds	r3, r7, #5
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	2301      	movs	r3, #1
 8000cdc:	221e      	movs	r2, #30
 8000cde:	217e      	movs	r1, #126	@ 0x7e
 8000ce0:	4899      	ldr	r0, [pc, #612]	@ (8000f48 <main+0x348>)
 8000ce2:	f002 fd9b 	bl	800381c <HAL_I2C_Mem_Write>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d004      	beq.n	8000cfa <main+0xfa>
    printf("I2C communication error (%X).\n", status);
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	4895      	ldr	r0, [pc, #596]	@ (8000f4c <main+0x34c>)
 8000cf6:	f007 fa83 	bl	8008200 <iprintf>

  /* Set Bank A RegDir to 0xF0 (IO[0:3] as out) */
  data = 0xF0;
 8000cfa:	23f0      	movs	r3, #240	@ 0xf0
 8000cfc:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000cfe:	23c8      	movs	r3, #200	@ 0xc8
 8000d00:	9302      	str	r3, [sp, #8]
 8000d02:	2301      	movs	r3, #1
 8000d04:	9301      	str	r3, [sp, #4]
 8000d06:	1d7b      	adds	r3, r7, #5
 8000d08:	9300      	str	r3, [sp, #0]
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	220f      	movs	r2, #15
 8000d0e:	217e      	movs	r1, #126	@ 0x7e
 8000d10:	488d      	ldr	r0, [pc, #564]	@ (8000f48 <main+0x348>)
 8000d12:	f002 fd83 	bl	800381c <HAL_I2C_Mem_Write>
 8000d16:	4603      	mov	r3, r0
 8000d18:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000d1a:	79fb      	ldrb	r3, [r7, #7]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d004      	beq.n	8000d2a <main+0x12a>
    printf("I2C communication error (%X).\n", status);
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	4619      	mov	r1, r3
 8000d24:	4889      	ldr	r0, [pc, #548]	@ (8000f4c <main+0x34c>)
 8000d26:	f007 fa6b 	bl	8008200 <iprintf>

  /* Set Bank B RegDir to 0x0F (IO[8:11] as in) */
  data = 0x0F;
 8000d2a:	230f      	movs	r3, #15
 8000d2c:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000d2e:	23c8      	movs	r3, #200	@ 0xc8
 8000d30:	9302      	str	r3, [sp, #8]
 8000d32:	2301      	movs	r3, #1
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	1d7b      	adds	r3, r7, #5
 8000d38:	9300      	str	r3, [sp, #0]
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	220e      	movs	r2, #14
 8000d3e:	217e      	movs	r1, #126	@ 0x7e
 8000d40:	4881      	ldr	r0, [pc, #516]	@ (8000f48 <main+0x348>)
 8000d42:	f002 fd6b 	bl	800381c <HAL_I2C_Mem_Write>
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d004      	beq.n	8000d5a <main+0x15a>
    printf("I2C communication error (%X).\n", status);
 8000d50:	79fb      	ldrb	r3, [r7, #7]
 8000d52:	4619      	mov	r1, r3
 8000d54:	487d      	ldr	r0, [pc, #500]	@ (8000f4c <main+0x34c>)
 8000d56:	f007 fa53 	bl	8008200 <iprintf>

  /* Set Bank A RegOpenDrain to 0x0F (IO[0:3] as open-drain outputs) */
  data = 0x0F;
 8000d5a:	230f      	movs	r3, #15
 8000d5c:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_OPEN_DRAIN_A, 1, &data, 1, I2C_TIMEOUT);
 8000d5e:	23c8      	movs	r3, #200	@ 0xc8
 8000d60:	9302      	str	r3, [sp, #8]
 8000d62:	2301      	movs	r3, #1
 8000d64:	9301      	str	r3, [sp, #4]
 8000d66:	1d7b      	adds	r3, r7, #5
 8000d68:	9300      	str	r3, [sp, #0]
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	220b      	movs	r2, #11
 8000d6e:	217e      	movs	r1, #126	@ 0x7e
 8000d70:	4875      	ldr	r0, [pc, #468]	@ (8000f48 <main+0x348>)
 8000d72:	f002 fd53 	bl	800381c <HAL_I2C_Mem_Write>
 8000d76:	4603      	mov	r3, r0
 8000d78:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d004      	beq.n	8000d8a <main+0x18a>
    printf("I2C communication error (%X).\n", status);
 8000d80:	79fb      	ldrb	r3, [r7, #7]
 8000d82:	4619      	mov	r1, r3
 8000d84:	4871      	ldr	r0, [pc, #452]	@ (8000f4c <main+0x34c>)
 8000d86:	f007 fa3b 	bl	8008200 <iprintf>

  /* Set Bank B RegPullup to 0x0F (pull-ups enabled on inputs IO[8:11]) */
  data = 0x0F;
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_PULL_UP_B, 1, &data, 1, I2C_TIMEOUT);
 8000d8e:	23c8      	movs	r3, #200	@ 0xc8
 8000d90:	9302      	str	r3, [sp, #8]
 8000d92:	2301      	movs	r3, #1
 8000d94:	9301      	str	r3, [sp, #4]
 8000d96:	1d7b      	adds	r3, r7, #5
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	2206      	movs	r2, #6
 8000d9e:	217e      	movs	r1, #126	@ 0x7e
 8000da0:	4869      	ldr	r0, [pc, #420]	@ (8000f48 <main+0x348>)
 8000da2:	f002 fd3b 	bl	800381c <HAL_I2C_Mem_Write>
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d004      	beq.n	8000dba <main+0x1ba>
    printf("I2C communication error (%X).\n", status);
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	4619      	mov	r1, r3
 8000db4:	4865      	ldr	r0, [pc, #404]	@ (8000f4c <main+0x34c>)
 8000db6:	f007 fa23 	bl	8008200 <iprintf>

  /* Set Bank B RegDebounceEnable to 0x0F (enable debouncing on IO[8:11]) */
  data = 0x0F;
 8000dba:	230f      	movs	r3, #15
 8000dbc:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_ENABLE_B, 1, &data, 1, I2C_TIMEOUT);
 8000dbe:	23c8      	movs	r3, #200	@ 0xc8
 8000dc0:	9302      	str	r3, [sp, #8]
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	9301      	str	r3, [sp, #4]
 8000dc6:	1d7b      	adds	r3, r7, #5
 8000dc8:	9300      	str	r3, [sp, #0]
 8000dca:	2301      	movs	r3, #1
 8000dcc:	2223      	movs	r2, #35	@ 0x23
 8000dce:	217e      	movs	r1, #126	@ 0x7e
 8000dd0:	485d      	ldr	r0, [pc, #372]	@ (8000f48 <main+0x348>)
 8000dd2:	f002 fd23 	bl	800381c <HAL_I2C_Mem_Write>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d004      	beq.n	8000dea <main+0x1ea>
    printf("I2C communication error (%X).\n", status);
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	4619      	mov	r1, r3
 8000de4:	4859      	ldr	r0, [pc, #356]	@ (8000f4c <main+0x34c>)
 8000de6:	f007 fa0b 	bl	8008200 <iprintf>

  /* Set RegDebounceConfig to 0x05 (16ms debounce time) */
  data = 0x05;
 8000dea:	2305      	movs	r3, #5
 8000dec:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_DEBOUNCE_CONFIG, 1, &data, 1, I2C_TIMEOUT);
 8000dee:	23c8      	movs	r3, #200	@ 0xc8
 8000df0:	9302      	str	r3, [sp, #8]
 8000df2:	2301      	movs	r3, #1
 8000df4:	9301      	str	r3, [sp, #4]
 8000df6:	1d7b      	adds	r3, r7, #5
 8000df8:	9300      	str	r3, [sp, #0]
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	2222      	movs	r2, #34	@ 0x22
 8000dfe:	217e      	movs	r1, #126	@ 0x7e
 8000e00:	4851      	ldr	r0, [pc, #324]	@ (8000f48 <main+0x348>)
 8000e02:	f002 fd0b 	bl	800381c <HAL_I2C_Mem_Write>
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d004      	beq.n	8000e1a <main+0x21a>
    printf("I2C communication error (%X).\n", status);
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	4619      	mov	r1, r3
 8000e14:	484d      	ldr	r0, [pc, #308]	@ (8000f4c <main+0x34c>)
 8000e16:	f007 f9f3 	bl	8008200 <iprintf>

  /* Set RegKeyConfig1 to 0x7D (8s auto-sleep; 32ms scan time per row) */
  data = 0x7D;
 8000e1a:	237d      	movs	r3, #125	@ 0x7d
 8000e1c:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_1, 1, &data, 1, I2C_TIMEOUT);
 8000e1e:	23c8      	movs	r3, #200	@ 0xc8
 8000e20:	9302      	str	r3, [sp, #8]
 8000e22:	2301      	movs	r3, #1
 8000e24:	9301      	str	r3, [sp, #4]
 8000e26:	1d7b      	adds	r3, r7, #5
 8000e28:	9300      	str	r3, [sp, #0]
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	2225      	movs	r2, #37	@ 0x25
 8000e2e:	217e      	movs	r1, #126	@ 0x7e
 8000e30:	4845      	ldr	r0, [pc, #276]	@ (8000f48 <main+0x348>)
 8000e32:	f002 fcf3 	bl	800381c <HAL_I2C_Mem_Write>
 8000e36:	4603      	mov	r3, r0
 8000e38:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d004      	beq.n	8000e4a <main+0x24a>
    printf("I2C communication error (%X).\n", status);
 8000e40:	79fb      	ldrb	r3, [r7, #7]
 8000e42:	4619      	mov	r1, r3
 8000e44:	4841      	ldr	r0, [pc, #260]	@ (8000f4c <main+0x34c>)
 8000e46:	f007 f9db 	bl	8008200 <iprintf>

  /* Set RegKeyConfig2 to 0x1B (4 rows; 4 columns) */
  data = 0x1B;
 8000e4a:	231b      	movs	r3, #27
 8000e4c:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR2 << 1, REG_KEY_CONFIG_2, 1, &data, 1, I2C_TIMEOUT);
 8000e4e:	23c8      	movs	r3, #200	@ 0xc8
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	2301      	movs	r3, #1
 8000e54:	9301      	str	r3, [sp, #4]
 8000e56:	1d7b      	adds	r3, r7, #5
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	2226      	movs	r2, #38	@ 0x26
 8000e5e:	217e      	movs	r1, #126	@ 0x7e
 8000e60:	4839      	ldr	r0, [pc, #228]	@ (8000f48 <main+0x348>)
 8000e62:	f002 fcdb 	bl	800381c <HAL_I2C_Mem_Write>
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d004      	beq.n	8000e7a <main+0x27a>
    printf("I2C communication error (%X).\n", status);
 8000e70:	79fb      	ldrb	r3, [r7, #7]
 8000e72:	4619      	mov	r1, r3
 8000e74:	4835      	ldr	r0, [pc, #212]	@ (8000f4c <main+0x34c>)
 8000e76:	f007 f9c3 	bl	8008200 <iprintf>

  /* Enable EXTI4_IRQ after SX1509 initialization */
  HAL_Delay(100);
 8000e7a:	2064      	movs	r0, #100	@ 0x64
 8000e7c:	f001 fe58 	bl	8002b30 <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e80:	200a      	movs	r0, #10
 8000e82:	f002 fa28 	bl	80032d6 <HAL_NVIC_EnableIRQ>

  /* Disable EXTI2_IRQ during SX1509 initialization */
  HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000e86:	2008      	movs	r0, #8
 8000e88:	f002 fa33 	bl	80032f2 <HAL_NVIC_DisableIRQ>

  /* Software reset */
  data = 0x12;
 8000e8c:	2312      	movs	r3, #18
 8000e8e:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000e90:	23c8      	movs	r3, #200	@ 0xc8
 8000e92:	9302      	str	r3, [sp, #8]
 8000e94:	2301      	movs	r3, #1
 8000e96:	9301      	str	r3, [sp, #4]
 8000e98:	1d7b      	adds	r3, r7, #5
 8000e9a:	9300      	str	r3, [sp, #0]
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	227d      	movs	r2, #125	@ 0x7d
 8000ea0:	217c      	movs	r1, #124	@ 0x7c
 8000ea2:	4829      	ldr	r0, [pc, #164]	@ (8000f48 <main+0x348>)
 8000ea4:	f002 fcba 	bl	800381c <HAL_I2C_Mem_Write>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000eac:	79fb      	ldrb	r3, [r7, #7]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d004      	beq.n	8000ebc <main+0x2bc>
    printf("I2C communication error (%X).\n", status);
 8000eb2:	79fb      	ldrb	r3, [r7, #7]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	4825      	ldr	r0, [pc, #148]	@ (8000f4c <main+0x34c>)
 8000eb8:	f007 f9a2 	bl	8008200 <iprintf>

  data = 0x34;
 8000ebc:	2334      	movs	r3, #52	@ 0x34
 8000ebe:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_RESET, 1, &data, 1, I2C_TIMEOUT);
 8000ec0:	23c8      	movs	r3, #200	@ 0xc8
 8000ec2:	9302      	str	r3, [sp, #8]
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	9301      	str	r3, [sp, #4]
 8000ec8:	1d7b      	adds	r3, r7, #5
 8000eca:	9300      	str	r3, [sp, #0]
 8000ecc:	2301      	movs	r3, #1
 8000ece:	227d      	movs	r2, #125	@ 0x7d
 8000ed0:	217c      	movs	r1, #124	@ 0x7c
 8000ed2:	481d      	ldr	r0, [pc, #116]	@ (8000f48 <main+0x348>)
 8000ed4:	f002 fca2 	bl	800381c <HAL_I2C_Mem_Write>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000edc:	79fb      	ldrb	r3, [r7, #7]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d004      	beq.n	8000eec <main+0x2ec>
    printf("I2C communication error (%X).\n", status);
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4819      	ldr	r0, [pc, #100]	@ (8000f4c <main+0x34c>)
 8000ee8:	f007 f98a 	bl	8008200 <iprintf>

  HAL_Delay(100);
 8000eec:	2064      	movs	r0, #100	@ 0x64
 8000eee:	f001 fe1f 	bl	8002b30 <HAL_Delay>

  /* Set RegDirA to 0xFF (all IO of Bank A configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000ef2:	23ff      	movs	r3, #255	@ 0xff
 8000ef4:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_A, 1, &data, 1, I2C_TIMEOUT);
 8000ef6:	23c8      	movs	r3, #200	@ 0xc8
 8000ef8:	9302      	str	r3, [sp, #8]
 8000efa:	2301      	movs	r3, #1
 8000efc:	9301      	str	r3, [sp, #4]
 8000efe:	1d7b      	adds	r3, r7, #5
 8000f00:	9300      	str	r3, [sp, #0]
 8000f02:	2301      	movs	r3, #1
 8000f04:	220f      	movs	r2, #15
 8000f06:	217c      	movs	r1, #124	@ 0x7c
 8000f08:	480f      	ldr	r0, [pc, #60]	@ (8000f48 <main+0x348>)
 8000f0a:	f002 fc87 	bl	800381c <HAL_I2C_Mem_Write>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000f12:	79fb      	ldrb	r3, [r7, #7]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d004      	beq.n	8000f22 <main+0x322>
    printf("I2C communication error (%X).\n", status);
 8000f18:	79fb      	ldrb	r3, [r7, #7]
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	480b      	ldr	r0, [pc, #44]	@ (8000f4c <main+0x34c>)
 8000f1e:	f007 f96f 	bl	8008200 <iprintf>

  /* Set RegDirB to 0xFF (all IO of Bank B configured as inputs) */
  data = 0xFF; // 0 = out; 1 = in
 8000f22:	23ff      	movs	r3, #255	@ 0xff
 8000f24:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_DIR_B, 1, &data, 1, I2C_TIMEOUT);
 8000f26:	23c8      	movs	r3, #200	@ 0xc8
 8000f28:	9302      	str	r3, [sp, #8]
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	9301      	str	r3, [sp, #4]
 8000f2e:	1d7b      	adds	r3, r7, #5
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	2301      	movs	r3, #1
 8000f34:	220e      	movs	r2, #14
 8000f36:	217c      	movs	r1, #124	@ 0x7c
 8000f38:	4803      	ldr	r0, [pc, #12]	@ (8000f48 <main+0x348>)
 8000f3a:	f002 fc6f 	bl	800381c <HAL_I2C_Mem_Write>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	71fb      	strb	r3, [r7, #7]
 8000f42:	e005      	b.n	8000f50 <main+0x350>
 8000f44:	40021000 	.word	0x40021000
 8000f48:	2000023c 	.word	0x2000023c
 8000f4c:	0800a188 	.word	0x0800a188
  if (status != HAL_OK)
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d004      	beq.n	8000f60 <main+0x360>
    printf("I2C communication error (%X).\n", status);
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4836      	ldr	r0, [pc, #216]	@ (8001034 <main+0x434>)
 8000f5c:	f007 f950 	bl	8008200 <iprintf>

  /* Set RegInterruptMaskA to 0x00 (all IO of Bank A will trigger an interrupt) */
  data = 0x00;
 8000f60:	2300      	movs	r3, #0
 8000f62:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_INTERRUPT_MASK_A, 1, &data, 1, I2C_TIMEOUT);
 8000f64:	23c8      	movs	r3, #200	@ 0xc8
 8000f66:	9302      	str	r3, [sp, #8]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	9301      	str	r3, [sp, #4]
 8000f6c:	1d7b      	adds	r3, r7, #5
 8000f6e:	9300      	str	r3, [sp, #0]
 8000f70:	2301      	movs	r3, #1
 8000f72:	2213      	movs	r2, #19
 8000f74:	217c      	movs	r1, #124	@ 0x7c
 8000f76:	4830      	ldr	r0, [pc, #192]	@ (8001038 <main+0x438>)
 8000f78:	f002 fc50 	bl	800381c <HAL_I2C_Mem_Write>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d004      	beq.n	8000f90 <main+0x390>
    printf("I2C communication error (%X).\n", status);
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	482a      	ldr	r0, [pc, #168]	@ (8001034 <main+0x434>)
 8000f8c:	f007 f938 	bl	8008200 <iprintf>

  /* Set RegSenseHighA to 0xAA (IO[7:4] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000f90:	23aa      	movs	r3, #170	@ 0xaa
 8000f92:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_HIGH_A, 1, &data, 1, I2C_TIMEOUT);
 8000f94:	23c8      	movs	r3, #200	@ 0xc8
 8000f96:	9302      	str	r3, [sp, #8]
 8000f98:	2301      	movs	r3, #1
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	1d7b      	adds	r3, r7, #5
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	2216      	movs	r2, #22
 8000fa4:	217c      	movs	r1, #124	@ 0x7c
 8000fa6:	4824      	ldr	r0, [pc, #144]	@ (8001038 <main+0x438>)
 8000fa8:	f002 fc38 	bl	800381c <HAL_I2C_Mem_Write>
 8000fac:	4603      	mov	r3, r0
 8000fae:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000fb0:	79fb      	ldrb	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <main+0x3c0>
    printf("I2C communication error (%X).\n", status);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	4619      	mov	r1, r3
 8000fba:	481e      	ldr	r0, [pc, #120]	@ (8001034 <main+0x434>)
 8000fbc:	f007 f920 	bl	8008200 <iprintf>

  /* Set RegSenseLowA to 0xAA (IO[3:0] of Bank A will trigger an interrupt on falling edge) */
  data = 0xAA;
 8000fc0:	23aa      	movs	r3, #170	@ 0xaa
 8000fc2:	717b      	strb	r3, [r7, #5]
  status = HAL_I2C_Mem_Write(&hi2c1, SX1509_I2C_ADDR1 << 1, REG_SENSE_LOW_A, 1, &data, 1, I2C_TIMEOUT);
 8000fc4:	23c8      	movs	r3, #200	@ 0xc8
 8000fc6:	9302      	str	r3, [sp, #8]
 8000fc8:	2301      	movs	r3, #1
 8000fca:	9301      	str	r3, [sp, #4]
 8000fcc:	1d7b      	adds	r3, r7, #5
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2217      	movs	r2, #23
 8000fd4:	217c      	movs	r1, #124	@ 0x7c
 8000fd6:	4818      	ldr	r0, [pc, #96]	@ (8001038 <main+0x438>)
 8000fd8:	f002 fc20 	bl	800381c <HAL_I2C_Mem_Write>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	71fb      	strb	r3, [r7, #7]
  if (status != HAL_OK)
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d004      	beq.n	8000ff0 <main+0x3f0>
    printf("I2C communication error (%X).\n", status);
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4812      	ldr	r0, [pc, #72]	@ (8001034 <main+0x434>)
 8000fec:	f007 f908 	bl	8008200 <iprintf>

  /* Enable EXTI2_IRQ after SX1509 initialization */
  HAL_Delay(100);
 8000ff0:	2064      	movs	r0, #100	@ 0x64
 8000ff2:	f001 fd9d 	bl	8002b30 <HAL_Delay>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000ff6:	2008      	movs	r0, #8
 8000ff8:	f002 f96d 	bl	80032d6 <HAL_NVIC_EnableIRQ>


  printf("Ready\n");
 8000ffc:	480f      	ldr	r0, [pc, #60]	@ (800103c <main+0x43c>)
 8000ffe:	f007 f967 	bl	80082d0 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t sensor_data = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	71bb      	strb	r3, [r7, #6]
//	  if (status != HAL_OK)
//		  printf("I2C communication error (%X).\n", status);
//	  printf("Line Sensor Data: 0x%02X\n", sensor_data);
//	  HAL_Delay(200);

	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, 1);
 8001006:	2201      	movs	r2, #1
 8001008:	2120      	movs	r1, #32
 800100a:	480d      	ldr	r0, [pc, #52]	@ (8001040 <main+0x440>)
 800100c:	f002 fb38 	bl	8003680 <HAL_GPIO_WritePin>
	  HAL_Delay(blinkertimer);
 8001010:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <main+0x444>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4618      	mov	r0, r3
 8001016:	f001 fd8b 	bl	8002b30 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2120      	movs	r1, #32
 800101e:	4808      	ldr	r0, [pc, #32]	@ (8001040 <main+0x440>)
 8001020:	f002 fb2e 	bl	8003680 <HAL_GPIO_WritePin>
	  HAL_Delay(blinkertimer);
 8001024:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <main+0x444>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4618      	mov	r0, r3
 800102a:	f001 fd81 	bl	8002b30 <HAL_Delay>
  {
 800102e:	bf00      	nop
 8001030:	e7e7      	b.n	8001002 <main+0x402>
 8001032:	bf00      	nop
 8001034:	0800a188 	.word	0x0800a188
 8001038:	2000023c 	.word	0x2000023c
 800103c:	0800a1a8 	.word	0x0800a1a8
 8001040:	40021000 	.word	0x40021000
 8001044:	200001f0 	.word	0x200001f0

08001048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b094      	sub	sp, #80	@ 0x50
 800104c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800104e:	f107 031c 	add.w	r3, r7, #28
 8001052:	2234      	movs	r2, #52	@ 0x34
 8001054:	2100      	movs	r1, #0
 8001056:	4618      	mov	r0, r3
 8001058:	f007 fa1a 	bl	8008490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800105c:	f107 0308 	add.w	r3, r7, #8
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	605a      	str	r2, [r3, #4]
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	60da      	str	r2, [r3, #12]
 800106a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800106c:	f003 f95e 	bl	800432c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001070:	4b2c      	ldr	r3, [pc, #176]	@ (8001124 <SystemClock_Config+0xdc>)
 8001072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001074:	4a2b      	ldr	r2, [pc, #172]	@ (8001124 <SystemClock_Config+0xdc>)
 8001076:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800107a:	6413      	str	r3, [r2, #64]	@ 0x40
 800107c:	4b29      	ldr	r3, [pc, #164]	@ (8001124 <SystemClock_Config+0xdc>)
 800107e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001080:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001088:	4b27      	ldr	r3, [pc, #156]	@ (8001128 <SystemClock_Config+0xe0>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001090:	4a25      	ldr	r2, [pc, #148]	@ (8001128 <SystemClock_Config+0xe0>)
 8001092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001096:	6013      	str	r3, [r2, #0]
 8001098:	4b23      	ldr	r3, [pc, #140]	@ (8001128 <SystemClock_Config+0xe0>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010a0:	603b      	str	r3, [r7, #0]
 80010a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010a4:	2301      	movs	r3, #1
 80010a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80010a8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80010ac:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ae:	2302      	movs	r3, #2
 80010b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010b8:	2304      	movs	r3, #4
 80010ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80010bc:	2360      	movs	r3, #96	@ 0x60
 80010be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c0:	2302      	movs	r3, #2
 80010c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010c4:	2304      	movs	r3, #4
 80010c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80010c8:	2302      	movs	r3, #2
 80010ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010cc:	f107 031c 	add.w	r3, r7, #28
 80010d0:	4618      	mov	r0, r3
 80010d2:	f003 f98b 	bl	80043ec <HAL_RCC_OscConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80010dc:	f000 fece 	bl	8001e7c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80010e0:	f003 f934 	bl	800434c <HAL_PWREx_EnableOverDrive>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80010ea:	f000 fec7 	bl	8001e7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ee:	230f      	movs	r3, #15
 80010f0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010f2:	2302      	movs	r3, #2
 80010f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001104:	f107 0308 	add.w	r3, r7, #8
 8001108:	2103      	movs	r1, #3
 800110a:	4618      	mov	r0, r3
 800110c:	f003 fc1c 	bl	8004948 <HAL_RCC_ClockConfig>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001116:	f000 feb1 	bl	8001e7c <Error_Handler>
  }
}
 800111a:	bf00      	nop
 800111c:	3750      	adds	r7, #80	@ 0x50
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40023800 	.word	0x40023800
 8001128:	40007000 	.word	0x40007000

0800112c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001132:	463b      	mov	r3, r7
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800113e:	4b21      	ldr	r3, [pc, #132]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001140:	4a21      	ldr	r2, [pc, #132]	@ (80011c8 <MX_ADC1_Init+0x9c>)
 8001142:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001144:	4b1f      	ldr	r3, [pc, #124]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001146:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800114a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800114c:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <MX_ADC1_Init+0x98>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001152:	4b1c      	ldr	r3, [pc, #112]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001154:	2200      	movs	r2, #0
 8001156:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001158:	4b1a      	ldr	r3, [pc, #104]	@ (80011c4 <MX_ADC1_Init+0x98>)
 800115a:	2200      	movs	r2, #0
 800115c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800115e:	4b19      	ldr	r3, [pc, #100]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001160:	2200      	movs	r2, #0
 8001162:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001166:	4b17      	ldr	r3, [pc, #92]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001168:	2200      	movs	r2, #0
 800116a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800116c:	4b15      	ldr	r3, [pc, #84]	@ (80011c4 <MX_ADC1_Init+0x98>)
 800116e:	4a17      	ldr	r2, [pc, #92]	@ (80011cc <MX_ADC1_Init+0xa0>)
 8001170:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001172:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <MX_ADC1_Init+0x98>)
 800117a:	2201      	movs	r2, #1
 800117c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001180:	2200      	movs	r2, #0
 8001182:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001186:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <MX_ADC1_Init+0x98>)
 8001188:	2201      	movs	r2, #1
 800118a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800118c:	480d      	ldr	r0, [pc, #52]	@ (80011c4 <MX_ADC1_Init+0x98>)
 800118e:	f001 fcf3 	bl	8002b78 <HAL_ADC_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001198:	f000 fe70 	bl	8001e7c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800119c:	2303      	movs	r3, #3
 800119e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011a4:	2300      	movs	r3, #0
 80011a6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011a8:	463b      	mov	r3, r7
 80011aa:	4619      	mov	r1, r3
 80011ac:	4805      	ldr	r0, [pc, #20]	@ (80011c4 <MX_ADC1_Init+0x98>)
 80011ae:	f001 fd27 	bl	8002c00 <HAL_ADC_ConfigChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80011b8:	f000 fe60 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011bc:	bf00      	nop
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200001f4 	.word	0x200001f4
 80011c8:	40012000 	.word	0x40012000
 80011cc:	0f000001 	.word	0x0f000001

080011d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001248 <MX_I2C1_Init+0x78>)
 80011d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011dc:	4a1b      	ldr	r2, [pc, #108]	@ (800124c <MX_I2C1_Init+0x7c>)
 80011de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e6:	4b17      	ldr	r3, [pc, #92]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ec:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011f2:	4b14      	ldr	r3, [pc, #80]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011f8:	4b12      	ldr	r3, [pc, #72]	@ (8001244 <MX_I2C1_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fe:	4b11      	ldr	r3, [pc, #68]	@ (8001244 <MX_I2C1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <MX_I2C1_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800120a:	480e      	ldr	r0, [pc, #56]	@ (8001244 <MX_I2C1_Init+0x74>)
 800120c:	f002 fa6a 	bl	80036e4 <HAL_I2C_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001216:	f000 fe31 	bl	8001e7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800121a:	2100      	movs	r1, #0
 800121c:	4809      	ldr	r0, [pc, #36]	@ (8001244 <MX_I2C1_Init+0x74>)
 800121e:	f002 ffed 	bl	80041fc <HAL_I2CEx_ConfigAnalogFilter>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001228:	f000 fe28 	bl	8001e7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800122c:	2100      	movs	r1, #0
 800122e:	4805      	ldr	r0, [pc, #20]	@ (8001244 <MX_I2C1_Init+0x74>)
 8001230:	f003 f82f 	bl	8004292 <HAL_I2CEx_ConfigDigitalFilter>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800123a:	f000 fe1f 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	2000023c 	.word	0x2000023c
 8001248:	40005400 	.word	0x40005400
 800124c:	20303e5d 	.word	0x20303e5d

08001250 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001254:	4b1b      	ldr	r3, [pc, #108]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001256:	4a1c      	ldr	r2, [pc, #112]	@ (80012c8 <MX_I2C2_Init+0x78>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800125a:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <MX_I2C2_Init+0x74>)
 800125c:	4a1b      	ldr	r2, [pc, #108]	@ (80012cc <MX_I2C2_Init+0x7c>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001260:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001266:	4b17      	ldr	r3, [pc, #92]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001268:	2201      	movs	r2, #1
 800126a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800126c:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <MX_I2C2_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001272:	4b14      	ldr	r3, [pc, #80]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001274:	2200      	movs	r2, #0
 8001276:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001278:	4b12      	ldr	r3, [pc, #72]	@ (80012c4 <MX_I2C2_Init+0x74>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001280:	2200      	movs	r2, #0
 8001282:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001284:	4b0f      	ldr	r3, [pc, #60]	@ (80012c4 <MX_I2C2_Init+0x74>)
 8001286:	2200      	movs	r2, #0
 8001288:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800128a:	480e      	ldr	r0, [pc, #56]	@ (80012c4 <MX_I2C2_Init+0x74>)
 800128c:	f002 fa2a 	bl	80036e4 <HAL_I2C_Init>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001296:	f000 fdf1 	bl	8001e7c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800129a:	2100      	movs	r1, #0
 800129c:	4809      	ldr	r0, [pc, #36]	@ (80012c4 <MX_I2C2_Init+0x74>)
 800129e:	f002 ffad 	bl	80041fc <HAL_I2CEx_ConfigAnalogFilter>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80012a8:	f000 fde8 	bl	8001e7c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80012ac:	2100      	movs	r1, #0
 80012ae:	4805      	ldr	r0, [pc, #20]	@ (80012c4 <MX_I2C2_Init+0x74>)
 80012b0:	f002 ffef 	bl	8004292 <HAL_I2CEx_ConfigDigitalFilter>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80012ba:	f000 fddf 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012be:	bf00      	nop
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000290 	.word	0x20000290
 80012c8:	40005800 	.word	0x40005800
 80012cc:	20303e5d 	.word	0x20303e5d

080012d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80012d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001348 <MX_SPI1_Init+0x78>)
 80012d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012dc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012e2:	4b18      	ldr	r3, [pc, #96]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80012e8:	4b16      	ldr	r3, [pc, #88]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012ea:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80012ee:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f0:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012fc:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_SPI1_Init+0x74>)
 80012fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001302:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_SPI1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <MX_SPI1_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <MX_SPI1_Init+0x74>)
 8001312:	2200      	movs	r2, #0
 8001314:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <MX_SPI1_Init+0x74>)
 8001318:	2200      	movs	r2, #0
 800131a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <MX_SPI1_Init+0x74>)
 800131e:	2207      	movs	r2, #7
 8001320:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001322:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <MX_SPI1_Init+0x74>)
 8001324:	2200      	movs	r2, #0
 8001326:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_SPI1_Init+0x74>)
 800132a:	2208      	movs	r2, #8
 800132c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_SPI1_Init+0x74>)
 8001330:	f004 f958 	bl	80055e4 <HAL_SPI_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 fd9f 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200002e4 	.word	0x200002e4
 8001348:	40013000 	.word	0x40013000

0800134c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b09a      	sub	sp, #104	@ 0x68
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001352:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001360:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	605a      	str	r2, [r3, #4]
 800136a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800136c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]
 8001378:	60da      	str	r2, [r3, #12]
 800137a:	611a      	str	r2, [r3, #16]
 800137c:	615a      	str	r2, [r3, #20]
 800137e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001380:	1d3b      	adds	r3, r7, #4
 8001382:	222c      	movs	r2, #44	@ 0x2c
 8001384:	2100      	movs	r1, #0
 8001386:	4618      	mov	r0, r3
 8001388:	f007 f882 	bl	8008490 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800138c:	4b55      	ldr	r3, [pc, #340]	@ (80014e4 <MX_TIM1_Init+0x198>)
 800138e:	4a56      	ldr	r2, [pc, #344]	@ (80014e8 <MX_TIM1_Init+0x19c>)
 8001390:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = TIM1_PSC_VALUE;
 8001392:	4b54      	ldr	r3, [pc, #336]	@ (80014e4 <MX_TIM1_Init+0x198>)
 8001394:	f240 32bf 	movw	r2, #959	@ 0x3bf
 8001398:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800139a:	4b52      	ldr	r3, [pc, #328]	@ (80014e4 <MX_TIM1_Init+0x198>)
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = TIM1_ARR_VALUE;
 80013a0:	4b50      	ldr	r3, [pc, #320]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013a2:	22c8      	movs	r2, #200	@ 0xc8
 80013a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013a6:	4b4f      	ldr	r3, [pc, #316]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013ac:	4b4d      	ldr	r3, [pc, #308]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013b2:	4b4c      	ldr	r3, [pc, #304]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80013b8:	484a      	ldr	r0, [pc, #296]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013ba:	f004 f9be 	bl	800573a <HAL_TIM_Base_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80013c4:	f000 fd5a 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013cc:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80013ce:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80013d2:	4619      	mov	r1, r3
 80013d4:	4843      	ldr	r0, [pc, #268]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013d6:	f004 fd1f 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80013e0:	f000 fd4c 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013e4:	483f      	ldr	r0, [pc, #252]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80013e6:	f004 f9ff 	bl	80057e8 <HAL_TIM_PWM_Init>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80013f0:	f000 fd44 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f4:	2300      	movs	r3, #0
 80013f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80013f8:	2300      	movs	r3, #0
 80013fa:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001400:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001404:	4619      	mov	r1, r3
 8001406:	4837      	ldr	r0, [pc, #220]	@ (80014e4 <MX_TIM1_Init+0x198>)
 8001408:	f005 fa9e 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001412:	f000 fd33 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001416:	2360      	movs	r3, #96	@ 0x60
 8001418:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800141e:	2300      	movs	r3, #0
 8001420:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001422:	2300      	movs	r3, #0
 8001424:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001426:	2300      	movs	r3, #0
 8001428:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001432:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001436:	2200      	movs	r2, #0
 8001438:	4619      	mov	r1, r3
 800143a:	482a      	ldr	r0, [pc, #168]	@ (80014e4 <MX_TIM1_Init+0x198>)
 800143c:	f004 fbd8 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001446:	f000 fd19 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800144a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800144e:	2204      	movs	r2, #4
 8001450:	4619      	mov	r1, r3
 8001452:	4824      	ldr	r0, [pc, #144]	@ (80014e4 <MX_TIM1_Init+0x198>)
 8001454:	f004 fbcc 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800145e:	f000 fd0d 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001462:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001466:	2208      	movs	r2, #8
 8001468:	4619      	mov	r1, r3
 800146a:	481e      	ldr	r0, [pc, #120]	@ (80014e4 <MX_TIM1_Init+0x198>)
 800146c:	f004 fbc0 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001476:	f000 fd01 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800147a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800147e:	220c      	movs	r2, #12
 8001480:	4619      	mov	r1, r3
 8001482:	4818      	ldr	r0, [pc, #96]	@ (80014e4 <MX_TIM1_Init+0x198>)
 8001484:	f004 fbb4 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 800148e:	f000 fcf5 	bl	8001e7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001496:	2300      	movs	r3, #0
 8001498:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014aa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80014b0:	2300      	movs	r3, #0
 80014b2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80014b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014be:	2300      	movs	r3, #0
 80014c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	4619      	mov	r1, r3
 80014c6:	4807      	ldr	r0, [pc, #28]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80014c8:	f005 facc 	bl	8006a64 <HAL_TIMEx_ConfigBreakDeadTime>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 80014d2:	f000 fcd3 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80014d6:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <MX_TIM1_Init+0x198>)
 80014d8:	f000 ff56 	bl	8002388 <HAL_TIM_MspPostInit>

}
 80014dc:	bf00      	nop
 80014de:	3768      	adds	r7, #104	@ 0x68
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000348 	.word	0x20000348
 80014e8:	40010000 	.word	0x40010000

080014ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b092      	sub	sp, #72	@ 0x48
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
 8001514:	605a      	str	r2, [r3, #4]
 8001516:	609a      	str	r2, [r3, #8]
 8001518:	60da      	str	r2, [r3, #12]
 800151a:	611a      	str	r2, [r3, #16]
 800151c:	615a      	str	r2, [r3, #20]
 800151e:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001520:	463b      	mov	r3, r7
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800152c:	4b3b      	ldr	r3, [pc, #236]	@ (800161c <MX_TIM2_Init+0x130>)
 800152e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001532:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001534:	4b39      	ldr	r3, [pc, #228]	@ (800161c <MX_TIM2_Init+0x130>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b38      	ldr	r3, [pc, #224]	@ (800161c <MX_TIM2_Init+0x130>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001540:	4b36      	ldr	r3, [pc, #216]	@ (800161c <MX_TIM2_Init+0x130>)
 8001542:	f04f 32ff 	mov.w	r2, #4294967295
 8001546:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001548:	4b34      	ldr	r3, [pc, #208]	@ (800161c <MX_TIM2_Init+0x130>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800154e:	4b33      	ldr	r3, [pc, #204]	@ (800161c <MX_TIM2_Init+0x130>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001554:	4831      	ldr	r0, [pc, #196]	@ (800161c <MX_TIM2_Init+0x130>)
 8001556:	f004 f8f0 	bl	800573a <HAL_TIM_Base_Init>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001560:	f000 fc8c 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001564:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001568:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800156a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800156e:	4619      	mov	r1, r3
 8001570:	482a      	ldr	r0, [pc, #168]	@ (800161c <MX_TIM2_Init+0x130>)
 8001572:	f004 fc51 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800157c:	f000 fc7e 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001580:	4826      	ldr	r0, [pc, #152]	@ (800161c <MX_TIM2_Init+0x130>)
 8001582:	f004 f931 	bl	80057e8 <HAL_TIM_PWM_Init>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 800158c:	f000 fc76 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001590:	4822      	ldr	r0, [pc, #136]	@ (800161c <MX_TIM2_Init+0x130>)
 8001592:	f004 f98a 	bl	80058aa <HAL_TIM_IC_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 800159c:	f000 fc6e 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a0:	2300      	movs	r3, #0
 80015a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a4:	2300      	movs	r3, #0
 80015a6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015a8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80015ac:	4619      	mov	r1, r3
 80015ae:	481b      	ldr	r0, [pc, #108]	@ (800161c <MX_TIM2_Init+0x130>)
 80015b0:	f005 f9ca 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80015ba:	f000 fc5f 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015be:	2360      	movs	r3, #96	@ 0x60
 80015c0:	613b      	str	r3, [r7, #16]
  sConfigOC.Pulse = 0;
 80015c2:	2300      	movs	r3, #0
 80015c4:	617b      	str	r3, [r7, #20]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c6:	2300      	movs	r3, #0
 80015c8:	61bb      	str	r3, [r7, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015ca:	2300      	movs	r3, #0
 80015cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015ce:	f107 0310 	add.w	r3, r7, #16
 80015d2:	2200      	movs	r2, #0
 80015d4:	4619      	mov	r1, r3
 80015d6:	4811      	ldr	r0, [pc, #68]	@ (800161c <MX_TIM2_Init+0x130>)
 80015d8:	f004 fb0a 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 80015e2:	f000 fc4b 	bl	8001e7c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015ea:	2301      	movs	r3, #1
 80015ec:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015ee:	2300      	movs	r3, #0
 80015f0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80015f6:	463b      	mov	r3, r7
 80015f8:	2208      	movs	r2, #8
 80015fa:	4619      	mov	r1, r3
 80015fc:	4807      	ldr	r0, [pc, #28]	@ (800161c <MX_TIM2_Init+0x130>)
 80015fe:	f004 fa5b 	bl	8005ab8 <HAL_TIM_IC_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_TIM2_Init+0x120>
  {
    Error_Handler();
 8001608:	f000 fc38 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800160c:	4803      	ldr	r0, [pc, #12]	@ (800161c <MX_TIM2_Init+0x130>)
 800160e:	f000 febb 	bl	8002388 <HAL_TIM_MspPostInit>

}
 8001612:	bf00      	nop
 8001614:	3748      	adds	r7, #72	@ 0x48
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000394 	.word	0x20000394

08001620 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b08c      	sub	sp, #48	@ 0x30
 8001624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001626:	f107 030c 	add.w	r3, r7, #12
 800162a:	2224      	movs	r2, #36	@ 0x24
 800162c:	2100      	movs	r1, #0
 800162e:	4618      	mov	r0, r3
 8001630:	f006 ff2e 	bl	8008490 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001634:	463b      	mov	r3, r7
 8001636:	2200      	movs	r2, #0
 8001638:	601a      	str	r2, [r3, #0]
 800163a:	605a      	str	r2, [r3, #4]
 800163c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800163e:	4b21      	ldr	r3, [pc, #132]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 8001640:	4a21      	ldr	r2, [pc, #132]	@ (80016c8 <MX_TIM3_Init+0xa8>)
 8001642:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001644:	4b1f      	ldr	r3, [pc, #124]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 8001646:	2200      	movs	r2, #0
 8001648:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800164a:	4b1e      	ldr	r3, [pc, #120]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 800164c:	2200      	movs	r2, #0
 800164e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001650:	4b1c      	ldr	r3, [pc, #112]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 8001652:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001656:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001658:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800165e:	4b19      	ldr	r3, [pc, #100]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 8001660:	2200      	movs	r2, #0
 8001662:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001664:	2301      	movs	r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001668:	2300      	movs	r3, #0
 800166a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800166c:	2301      	movs	r3, #1
 800166e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001678:	2300      	movs	r3, #0
 800167a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800167c:	2301      	movs	r3, #1
 800167e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001688:	f107 030c 	add.w	r3, r7, #12
 800168c:	4619      	mov	r1, r3
 800168e:	480d      	ldr	r0, [pc, #52]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 8001690:	f004 f96c 	bl	800596c <HAL_TIM_Encoder_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800169a:	f000 fbef 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016a6:	463b      	mov	r3, r7
 80016a8:	4619      	mov	r1, r3
 80016aa:	4806      	ldr	r0, [pc, #24]	@ (80016c4 <MX_TIM3_Init+0xa4>)
 80016ac:	f005 f94c 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80016b6:	f000 fbe1 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80016ba:	bf00      	nop
 80016bc:	3730      	adds	r7, #48	@ 0x30
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	200003e0 	.word	0x200003e0
 80016c8:	40000400 	.word	0x40000400

080016cc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b08c      	sub	sp, #48	@ 0x30
 80016d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	2224      	movs	r2, #36	@ 0x24
 80016d8:	2100      	movs	r1, #0
 80016da:	4618      	mov	r0, r3
 80016dc:	f006 fed8 	bl	8008490 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016e0:	463b      	mov	r3, r7
 80016e2:	2200      	movs	r2, #0
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	605a      	str	r2, [r3, #4]
 80016e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016ea:	4b21      	ldr	r3, [pc, #132]	@ (8001770 <MX_TIM4_Init+0xa4>)
 80016ec:	4a21      	ldr	r2, [pc, #132]	@ (8001774 <MX_TIM4_Init+0xa8>)
 80016ee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80016f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001770 <MX_TIM4_Init+0xa4>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001770 <MX_TIM4_Init+0xa4>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80016fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001770 <MX_TIM4_Init+0xa4>)
 80016fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001702:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001704:	4b1a      	ldr	r3, [pc, #104]	@ (8001770 <MX_TIM4_Init+0xa4>)
 8001706:	2200      	movs	r2, #0
 8001708:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800170a:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <MX_TIM4_Init+0xa4>)
 800170c:	2200      	movs	r2, #0
 800170e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001710:	2301      	movs	r3, #1
 8001712:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001714:	2300      	movs	r3, #0
 8001716:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001718:	2301      	movs	r3, #1
 800171a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001728:	2301      	movs	r3, #1
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001734:	f107 030c 	add.w	r3, r7, #12
 8001738:	4619      	mov	r1, r3
 800173a:	480d      	ldr	r0, [pc, #52]	@ (8001770 <MX_TIM4_Init+0xa4>)
 800173c:	f004 f916 	bl	800596c <HAL_TIM_Encoder_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001746:	f000 fb99 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800174a:	2300      	movs	r3, #0
 800174c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800174e:	2300      	movs	r3, #0
 8001750:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001752:	463b      	mov	r3, r7
 8001754:	4619      	mov	r1, r3
 8001756:	4806      	ldr	r0, [pc, #24]	@ (8001770 <MX_TIM4_Init+0xa4>)
 8001758:	f005 f8f6 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001762:	f000 fb8b 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	3730      	adds	r7, #48	@ 0x30
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	2000042c 	.word	0x2000042c
 8001774:	40000800 	.word	0x40000800

08001778 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b08e      	sub	sp, #56	@ 0x38
 800177c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800177e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]
 8001786:	605a      	str	r2, [r3, #4]
 8001788:	609a      	str	r2, [r3, #8]
 800178a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800178c:	f107 031c 	add.w	r3, r7, #28
 8001790:	2200      	movs	r2, #0
 8001792:	601a      	str	r2, [r3, #0]
 8001794:	605a      	str	r2, [r3, #4]
 8001796:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001798:	463b      	mov	r3, r7
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]
 80017a6:	615a      	str	r2, [r3, #20]
 80017a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80017aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017ac:	4a2d      	ldr	r2, [pc, #180]	@ (8001864 <MX_TIM5_Init+0xec>)
 80017ae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80017b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80017bc:	4b28      	ldr	r3, [pc, #160]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017be:	f04f 32ff 	mov.w	r2, #4294967295
 80017c2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017c4:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017ca:	4b25      	ldr	r3, [pc, #148]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80017d0:	4823      	ldr	r0, [pc, #140]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017d2:	f003 ffb2 	bl	800573a <HAL_TIM_Base_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80017dc:	f000 fb4e 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80017e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ea:	4619      	mov	r1, r3
 80017ec:	481c      	ldr	r0, [pc, #112]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017ee:	f004 fb13 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80017f8:	f000 fb40 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80017fc:	4818      	ldr	r0, [pc, #96]	@ (8001860 <MX_TIM5_Init+0xe8>)
 80017fe:	f003 fff3 	bl	80057e8 <HAL_TIM_PWM_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001808:	f000 fb38 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800180c:	2300      	movs	r3, #0
 800180e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001810:	2300      	movs	r3, #0
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001814:	f107 031c 	add.w	r3, r7, #28
 8001818:	4619      	mov	r1, r3
 800181a:	4811      	ldr	r0, [pc, #68]	@ (8001860 <MX_TIM5_Init+0xe8>)
 800181c:	f005 f894 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8001826:	f000 fb29 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800182a:	2360      	movs	r3, #96	@ 0x60
 800182c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001836:	2300      	movs	r3, #0
 8001838:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800183a:	463b      	mov	r3, r7
 800183c:	2200      	movs	r2, #0
 800183e:	4619      	mov	r1, r3
 8001840:	4807      	ldr	r0, [pc, #28]	@ (8001860 <MX_TIM5_Init+0xe8>)
 8001842:	f004 f9d5 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800184c:	f000 fb16 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001850:	4803      	ldr	r0, [pc, #12]	@ (8001860 <MX_TIM5_Init+0xe8>)
 8001852:	f000 fd99 	bl	8002388 <HAL_TIM_MspPostInit>

}
 8001856:	bf00      	nop
 8001858:	3738      	adds	r7, #56	@ 0x38
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	20000478 	.word	0x20000478
 8001864:	40000c00 	.word	0x40000c00

08001868 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b09a      	sub	sp, #104	@ 0x68
 800186c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001872:	2200      	movs	r2, #0
 8001874:	601a      	str	r2, [r3, #0]
 8001876:	605a      	str	r2, [r3, #4]
 8001878:	609a      	str	r2, [r3, #8]
 800187a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800187c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001888:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
 8001898:	615a      	str	r2, [r3, #20]
 800189a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800189c:	1d3b      	adds	r3, r7, #4
 800189e:	222c      	movs	r2, #44	@ 0x2c
 80018a0:	2100      	movs	r1, #0
 80018a2:	4618      	mov	r0, r3
 80018a4:	f006 fdf4 	bl	8008490 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80018a8:	4b56      	ldr	r3, [pc, #344]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018aa:	4a57      	ldr	r2, [pc, #348]	@ (8001a08 <MX_TIM8_Init+0x1a0>)
 80018ac:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = TIM8_PSC_VALUE;
 80018ae:	4b55      	ldr	r3, [pc, #340]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018b0:	f240 32bf 	movw	r2, #959	@ 0x3bf
 80018b4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b53      	ldr	r3, [pc, #332]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = TIM8_ARR_VALUE;
 80018bc:	4b51      	ldr	r3, [pc, #324]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018be:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80018c2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018ca:	4b4e      	ldr	r3, [pc, #312]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b4c      	ldr	r3, [pc, #304]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80018d6:	484b      	ldr	r0, [pc, #300]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018d8:	f003 ff2f 	bl	800573a <HAL_TIM_Base_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 80018e2:	f000 facb 	bl	8001e7c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80018ec:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80018f0:	4619      	mov	r1, r3
 80018f2:	4844      	ldr	r0, [pc, #272]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80018f4:	f004 fa90 	bl	8005e18 <HAL_TIM_ConfigClockSource>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM8_Init+0x9a>
  {
    Error_Handler();
 80018fe:	f000 fabd 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001902:	4840      	ldr	r0, [pc, #256]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 8001904:	f003 ff70 	bl	80057e8 <HAL_TIM_PWM_Init>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <MX_TIM8_Init+0xaa>
  {
    Error_Handler();
 800190e:	f000 fab5 	bl	8001e7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001912:	2300      	movs	r3, #0
 8001914:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001916:	2300      	movs	r3, #0
 8001918:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800191e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001922:	4619      	mov	r1, r3
 8001924:	4837      	ldr	r0, [pc, #220]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 8001926:	f005 f80f 	bl	8006948 <HAL_TIMEx_MasterConfigSynchronization>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_TIM8_Init+0xcc>
  {
    Error_Handler();
 8001930:	f000 faa4 	bl	8001e7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001934:	2360      	movs	r3, #96	@ 0x60
 8001936:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800193c:	2300      	movs	r3, #0
 800193e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001940:	2300      	movs	r3, #0
 8001942:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001944:	2300      	movs	r3, #0
 8001946:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001948:	2300      	movs	r3, #0
 800194a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800194c:	2300      	movs	r3, #0
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001950:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001954:	2200      	movs	r2, #0
 8001956:	4619      	mov	r1, r3
 8001958:	482a      	ldr	r0, [pc, #168]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 800195a:	f004 f949 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM8_Init+0x100>
  {
    Error_Handler();
 8001964:	f000 fa8a 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001968:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800196c:	2204      	movs	r2, #4
 800196e:	4619      	mov	r1, r3
 8001970:	4824      	ldr	r0, [pc, #144]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 8001972:	f004 f93d 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d001      	beq.n	8001980 <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 800197c:	f000 fa7e 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001980:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001984:	2208      	movs	r2, #8
 8001986:	4619      	mov	r1, r3
 8001988:	481e      	ldr	r0, [pc, #120]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 800198a:	f004 f931 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_TIM8_Init+0x130>
  {
    Error_Handler();
 8001994:	f000 fa72 	bl	8001e7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001998:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800199c:	220c      	movs	r2, #12
 800199e:	4619      	mov	r1, r3
 80019a0:	4818      	ldr	r0, [pc, #96]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80019a2:	f004 f925 	bl	8005bf0 <HAL_TIM_PWM_ConfigChannel>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM8_Init+0x148>
  {
    Error_Handler();
 80019ac:	f000 fa66 	bl	8001e7c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019b0:	2300      	movs	r3, #0
 80019b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019b8:	2300      	movs	r3, #0
 80019ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019c4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80019d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019d6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80019e0:	1d3b      	adds	r3, r7, #4
 80019e2:	4619      	mov	r1, r3
 80019e4:	4807      	ldr	r0, [pc, #28]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80019e6:	f005 f83d 	bl	8006a64 <HAL_TIMEx_ConfigBreakDeadTime>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM8_Init+0x18c>
  {
    Error_Handler();
 80019f0:	f000 fa44 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80019f4:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <MX_TIM8_Init+0x19c>)
 80019f6:	f000 fcc7 	bl	8002388 <HAL_TIM_MspPostInit>

}
 80019fa:	bf00      	nop
 80019fc:	3768      	adds	r7, #104	@ 0x68
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200004c4 	.word	0x200004c4
 8001a08:	40010400 	.word	0x40010400

08001a0c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001a10:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a12:	4a15      	ldr	r2, [pc, #84]	@ (8001a68 <MX_UART4_Init+0x5c>)
 8001a14:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001a16:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a18:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a1c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001a30:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a32:	220c      	movs	r2, #12
 8001a34:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a36:	4b0b      	ldr	r3, [pc, #44]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a3c:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a42:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001a4e:	4805      	ldr	r0, [pc, #20]	@ (8001a64 <MX_UART4_Init+0x58>)
 8001a50:	f005 f886 	bl	8006b60 <HAL_UART_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001a5a:	f000 fa0f 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	20000510 	.word	0x20000510
 8001a68:	40004c00 	.word	0x40004c00

08001a6c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001a70:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a72:	4a15      	ldr	r2, [pc, #84]	@ (8001ac8 <MX_UART5_Init+0x5c>)
 8001a74:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001a76:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a7c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001a90:	4b0c      	ldr	r3, [pc, #48]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a92:	220c      	movs	r2, #12
 8001a94:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a96:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aa2:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aa8:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001aae:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <MX_UART5_Init+0x58>)
 8001ab0:	f005 f856 	bl	8006b60 <HAL_UART_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_UART5_Init+0x52>
  {
    Error_Handler();
 8001aba:	f000 f9df 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000598 	.word	0x20000598
 8001ac8:	40005000 	.word	0x40005000

08001acc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ad0:	4b14      	ldr	r3, [pc, #80]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001ad2:	4a15      	ldr	r2, [pc, #84]	@ (8001b28 <MX_USART1_UART_Init+0x5c>)
 8001ad4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ad6:	4b13      	ldr	r3, [pc, #76]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001ad8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001adc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ade:	4b11      	ldr	r3, [pc, #68]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001af0:	4b0c      	ldr	r3, [pc, #48]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001af2:	220c      	movs	r2, #12
 8001af4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001af6:	4b0b      	ldr	r3, [pc, #44]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b02:	4b08      	ldr	r3, [pc, #32]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b08:	4b06      	ldr	r3, [pc, #24]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b0e:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_USART1_UART_Init+0x58>)
 8001b10:	f005 f826 	bl	8006b60 <HAL_UART_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001b1a:	f000 f9af 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000620 	.word	0x20000620
 8001b28:	40011000 	.word	0x40011000

08001b2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b30:	4b14      	ldr	r3, [pc, #80]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b32:	4a15      	ldr	r2, [pc, #84]	@ (8001b88 <MX_USART2_UART_Init+0x5c>)
 8001b34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b36:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b44:	4b0f      	ldr	r3, [pc, #60]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b4a:	4b0e      	ldr	r3, [pc, #56]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b50:	4b0c      	ldr	r3, [pc, #48]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b52:	220c      	movs	r2, #12
 8001b54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b56:	4b0b      	ldr	r3, [pc, #44]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b5c:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b62:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b68:	4b06      	ldr	r3, [pc, #24]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b6e:	4805      	ldr	r0, [pc, #20]	@ (8001b84 <MX_USART2_UART_Init+0x58>)
 8001b70:	f004 fff6 	bl	8006b60 <HAL_UART_Init>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b7a:	f000 f97f 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b7e:	bf00      	nop
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200006a8 	.word	0x200006a8
 8001b88:	40004400 	.word	0x40004400

08001b8c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001b90:	4b14      	ldr	r3, [pc, #80]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001b92:	4a15      	ldr	r2, [pc, #84]	@ (8001be8 <MX_USART3_UART_Init+0x5c>)
 8001b94:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b96:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b9c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b9e:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001baa:	4b0e      	ldr	r3, [pc, #56]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bb2:	220c      	movs	r2, #12
 8001bb4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bbc:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bc2:	4b08      	ldr	r3, [pc, #32]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001bce:	4805      	ldr	r0, [pc, #20]	@ (8001be4 <MX_USART3_UART_Init+0x58>)
 8001bd0:	f004 ffc6 	bl	8006b60 <HAL_UART_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001bda:	f000 f94f 	bl	8001e7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000730 	.word	0x20000730
 8001be8:	40004800 	.word	0x40004800

08001bec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08e      	sub	sp, #56	@ 0x38
 8001bf0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	60da      	str	r2, [r3, #12]
 8001c00:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c02:	4b97      	ldr	r3, [pc, #604]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c06:	4a96      	ldr	r2, [pc, #600]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c08:	f043 0310 	orr.w	r3, r3, #16
 8001c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c0e:	4b94      	ldr	r3, [pc, #592]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c12:	f003 0310 	and.w	r3, r3, #16
 8001c16:	623b      	str	r3, [r7, #32]
 8001c18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c1a:	4b91      	ldr	r3, [pc, #580]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1e:	4a90      	ldr	r2, [pc, #576]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c20:	f043 0304 	orr.w	r3, r3, #4
 8001c24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c26:	4b8e      	ldr	r3, [pc, #568]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	f003 0304 	and.w	r3, r3, #4
 8001c2e:	61fb      	str	r3, [r7, #28]
 8001c30:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c32:	4b8b      	ldr	r3, [pc, #556]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	4a8a      	ldr	r2, [pc, #552]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c38:	f043 0320 	orr.w	r3, r3, #32
 8001c3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c3e:	4b88      	ldr	r3, [pc, #544]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c42:	f003 0320 	and.w	r3, r3, #32
 8001c46:	61bb      	str	r3, [r7, #24]
 8001c48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c4a:	4b85      	ldr	r3, [pc, #532]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4e:	4a84      	ldr	r2, [pc, #528]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c56:	4b82      	ldr	r3, [pc, #520]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c5e:	617b      	str	r3, [r7, #20]
 8001c60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c62:	4b7f      	ldr	r3, [pc, #508]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	4a7e      	ldr	r2, [pc, #504]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c68:	f043 0301 	orr.w	r3, r3, #1
 8001c6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6e:	4b7c      	ldr	r3, [pc, #496]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	f003 0301 	and.w	r3, r3, #1
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	4b79      	ldr	r3, [pc, #484]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a78      	ldr	r2, [pc, #480]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c80:	f043 0302 	orr.w	r3, r3, #2
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b76      	ldr	r3, [pc, #472]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0302 	and.w	r3, r3, #2
 8001c8e:	60fb      	str	r3, [r7, #12]
 8001c90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c92:	4b73      	ldr	r3, [pc, #460]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c96:	4a72      	ldr	r2, [pc, #456]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001c98:	f043 0308 	orr.w	r3, r3, #8
 8001c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9e:	4b70      	ldr	r3, [pc, #448]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca2:	f003 0308 	and.w	r3, r3, #8
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001caa:	4b6d      	ldr	r3, [pc, #436]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cae:	4a6c      	ldr	r2, [pc, #432]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001cb0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb6:	4b6a      	ldr	r3, [pc, #424]	@ (8001e60 <MX_GPIO_Init+0x274>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	2178      	movs	r1, #120	@ 0x78
 8001cc6:	4867      	ldr	r0, [pc, #412]	@ (8001e64 <MX_GPIO_Init+0x278>)
 8001cc8:	f001 fcda 	bl	8003680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001cd2:	4865      	ldr	r0, [pc, #404]	@ (8001e68 <MX_GPIO_Init+0x27c>)
 8001cd4:	f001 fcd4 	bl	8003680 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2140      	movs	r1, #64	@ 0x40
 8001cdc:	4863      	ldr	r0, [pc, #396]	@ (8001e6c <MX_GPIO_Init+0x280>)
 8001cde:	f001 fccf 	bl	8003680 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPIO_OUT_SPI_CS_SDCARD_Pin GPIO_OUT_SPI_CS_LCD_Pin PE5 PE6 */
  GPIO_InitStruct.Pin = GPIO_OUT_SPI_CS_SDCARD_Pin|GPIO_OUT_SPI_CS_LCD_Pin|GPIO_PIN_5|GPIO_PIN_6;
 8001ce2:	2378      	movs	r3, #120	@ 0x78
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	485a      	ldr	r0, [pc, #360]	@ (8001e64 <MX_GPIO_Init+0x278>)
 8001cfa:	f001 fb15 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_EXTI3_IMU_IRQ_Pin GPIO_EXTI8_USER_BUT1_IRQ_Pin GPIO_EXTI9_USER_BUT2_IRQ_Pin GPIO_EXTI10_BUMP1_IRQ_Pin
                           GPIO_EXTI11_BUMP2_IRQ_Pin GPIO_EXTI12_BUMP3_IRQ_Pin GPIO_EXTI13_BUMP4_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI3_IMU_IRQ_Pin|GPIO_EXTI8_USER_BUT1_IRQ_Pin|GPIO_EXTI9_USER_BUT2_IRQ_Pin|GPIO_EXTI10_BUMP1_IRQ_Pin
 8001cfe:	f643 7308 	movw	r3, #16136	@ 0x3f08
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_EXTI11_BUMP2_IRQ_Pin|GPIO_EXTI12_BUMP3_IRQ_Pin|GPIO_EXTI13_BUMP4_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d04:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d12:	4619      	mov	r1, r3
 8001d14:	4856      	ldr	r0, [pc, #344]	@ (8001e70 <MX_GPIO_Init+0x284>)
 8001d16:	f001 fb07 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_EXTI4_KPAD_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_EXTI4_KPAD_IRQ_Pin;
 8001d1a:	2310      	movs	r3, #16
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001d22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIO_EXTI4_KPAD_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4850      	ldr	r0, [pc, #320]	@ (8001e70 <MX_GPIO_Init+0x284>)
 8001d30:	f001 fafa 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001d34:	2332      	movs	r3, #50	@ 0x32
 8001d36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d38:	2302      	movs	r3, #2
 8001d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d40:	2303      	movs	r3, #3
 8001d42:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d44:	230b      	movs	r3, #11
 8001d46:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4849      	ldr	r0, [pc, #292]	@ (8001e74 <MX_GPIO_Init+0x288>)
 8001d50:	f001 faea 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001d54:	2386      	movs	r3, #134	@ 0x86
 8001d56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d60:	2303      	movs	r3, #3
 8001d62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d64:	230b      	movs	r3, #11
 8001d66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4842      	ldr	r0, [pc, #264]	@ (8001e78 <MX_GPIO_Init+0x28c>)
 8001d70:	f001 fada 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001d74:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001d78:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d82:	2300      	movs	r3, #0
 8001d84:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4836      	ldr	r0, [pc, #216]	@ (8001e68 <MX_GPIO_Init+0x27c>)
 8001d8e:	f001 facb 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001d92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d98:	2302      	movs	r3, #2
 8001d9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da0:	2303      	movs	r3, #3
 8001da2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001da4:	230b      	movs	r3, #11
 8001da6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001da8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dac:	4619      	mov	r1, r3
 8001dae:	482e      	ldr	r0, [pc, #184]	@ (8001e68 <MX_GPIO_Init+0x27c>)
 8001db0:	f001 faba 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001db4:	2340      	movs	r3, #64	@ 0x40
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db8:	2301      	movs	r3, #1
 8001dba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4828      	ldr	r0, [pc, #160]	@ (8001e6c <MX_GPIO_Init+0x280>)
 8001dcc:	f001 faac 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001dd0:	2380      	movs	r3, #128	@ 0x80
 8001dd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ddc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001de0:	4619      	mov	r1, r3
 8001de2:	4822      	ldr	r0, [pc, #136]	@ (8001e6c <MX_GPIO_Init+0x280>)
 8001de4:	f001 faa0 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001de8:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df6:	2303      	movs	r3, #3
 8001df8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001dfa:	230a      	movs	r3, #10
 8001dfc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e02:	4619      	mov	r1, r3
 8001e04:	481c      	ldr	r0, [pc, #112]	@ (8001e78 <MX_GPIO_Init+0x28c>)
 8001e06:	f001 fa8f 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001e0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e10:	2300      	movs	r3, #0
 8001e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4816      	ldr	r0, [pc, #88]	@ (8001e78 <MX_GPIO_Init+0x28c>)
 8001e20:	f001 fa82 	bl	8003328 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001e24:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e32:	2303      	movs	r3, #3
 8001e34:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001e36:	230b      	movs	r3, #11
 8001e38:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e3e:	4619      	mov	r1, r3
 8001e40:	480a      	ldr	r0, [pc, #40]	@ (8001e6c <MX_GPIO_Init+0x280>)
 8001e42:	f001 fa71 	bl	8003328 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2101      	movs	r1, #1
 8001e4a:	200a      	movs	r0, #10
 8001e4c:	f001 fa27 	bl	800329e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001e50:	200a      	movs	r0, #10
 8001e52:	f001 fa40 	bl	80032d6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e56:	bf00      	nop
 8001e58:	3738      	adds	r7, #56	@ 0x38
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40023800 	.word	0x40023800
 8001e64:	40021000 	.word	0x40021000
 8001e68:	40020400 	.word	0x40020400
 8001e6c:	40021800 	.word	0x40021800
 8001e70:	40021400 	.word	0x40021400
 8001e74:	40020800 	.word	0x40020800
 8001e78:	40020000 	.word	0x40020000

08001e7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e80:	b672      	cpsid	i
}
 8001e82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <Error_Handler+0x8>

08001e88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ecc <HAL_MspInit+0x44>)
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	4a0e      	ldr	r2, [pc, #56]	@ (8001ecc <HAL_MspInit+0x44>)
 8001e94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8001ecc <HAL_MspInit+0x44>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ea2:	607b      	str	r3, [r7, #4]
 8001ea4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ea6:	4b09      	ldr	r3, [pc, #36]	@ (8001ecc <HAL_MspInit+0x44>)
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eaa:	4a08      	ldr	r2, [pc, #32]	@ (8001ecc <HAL_MspInit+0x44>)
 8001eac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ecc <HAL_MspInit+0x44>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eba:	603b      	str	r3, [r7, #0]
 8001ebc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40023800 	.word	0x40023800

08001ed0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b08a      	sub	sp, #40	@ 0x28
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	f107 0314 	add.w	r3, r7, #20
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a15      	ldr	r2, [pc, #84]	@ (8001f44 <HAL_ADC_MspInit+0x74>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d123      	bne.n	8001f3a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ef2:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ef6:	4a14      	ldr	r2, [pc, #80]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001efe:	4b12      	ldr	r3, [pc, #72]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0e:	4a0e      	ldr	r2, [pc, #56]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f16:	4b0c      	ldr	r3, [pc, #48]	@ (8001f48 <HAL_ADC_MspInit+0x78>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC1_IN3_IR_DIST_SENS_Pin;
 8001f22:	2308      	movs	r3, #8
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f26:	2303      	movs	r3, #3
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN3_IR_DIST_SENS_GPIO_Port, &GPIO_InitStruct);
 8001f2e:	f107 0314 	add.w	r3, r7, #20
 8001f32:	4619      	mov	r1, r3
 8001f34:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <HAL_ADC_MspInit+0x7c>)
 8001f36:	f001 f9f7 	bl	8003328 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001f3a:	bf00      	nop
 8001f3c:	3728      	adds	r7, #40	@ 0x28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40012000 	.word	0x40012000
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020000 	.word	0x40020000

08001f50 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b0b0      	sub	sp, #192	@ 0xc0
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f68:	f107 031c 	add.w	r3, r7, #28
 8001f6c:	2290      	movs	r2, #144	@ 0x90
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f006 fa8d 	bl	8008490 <memset>
  if(hi2c->Instance==I2C1)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a44      	ldr	r2, [pc, #272]	@ (800208c <HAL_I2C_MspInit+0x13c>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d13e      	bne.n	8001ffe <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f80:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f84:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	4618      	mov	r0, r3
 8001f92:	f002 feff 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001f9c:	f7ff ff6e 	bl	8001e7c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001fa6:	f043 0302 	orr.w	r3, r3, #2
 8001faa:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fac:	4b38      	ldr	r3, [pc, #224]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb0:	f003 0302 	and.w	r3, r3, #2
 8001fb4:	61bb      	str	r3, [r7, #24]
 8001fb6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fb8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fc0:	2312      	movs	r3, #18
 8001fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001fdc:	4619      	mov	r1, r3
 8001fde:	482d      	ldr	r0, [pc, #180]	@ (8002094 <HAL_I2C_MspInit+0x144>)
 8001fe0:	f001 f9a2 	bl	8003328 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe8:	4a29      	ldr	r2, [pc, #164]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001fea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ff0:	4b27      	ldr	r3, [pc, #156]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8001ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ffc:	e041      	b.n	8002082 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C2)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a25      	ldr	r2, [pc, #148]	@ (8002098 <HAL_I2C_MspInit+0x148>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d13c      	bne.n	8002082 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002008:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800200c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800200e:	2300      	movs	r3, #0
 8002010:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002014:	f107 031c 	add.w	r3, r7, #28
 8002018:	4618      	mov	r0, r3
 800201a:	f002 febb 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
 8002024:	f7ff ff2a 	bl	8001e7c <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002028:	4b19      	ldr	r3, [pc, #100]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 800202a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202c:	4a18      	ldr	r2, [pc, #96]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 800202e:	f043 0320 	orr.w	r3, r3, #32
 8002032:	6313      	str	r3, [r2, #48]	@ 0x30
 8002034:	4b16      	ldr	r3, [pc, #88]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8002036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002038:	f003 0320 	and.w	r3, r3, #32
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002040:	2303      	movs	r3, #3
 8002042:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002046:	2312      	movs	r3, #18
 8002048:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800204c:	2301      	movs	r3, #1
 800204e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002052:	2303      	movs	r3, #3
 8002054:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002058:	2304      	movs	r3, #4
 800205a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800205e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002062:	4619      	mov	r1, r3
 8002064:	480d      	ldr	r0, [pc, #52]	@ (800209c <HAL_I2C_MspInit+0x14c>)
 8002066:	f001 f95f 	bl	8003328 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800206a:	4b09      	ldr	r3, [pc, #36]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 800206c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800206e:	4a08      	ldr	r2, [pc, #32]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8002070:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002074:	6413      	str	r3, [r2, #64]	@ 0x40
 8002076:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <HAL_I2C_MspInit+0x140>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
}
 8002082:	bf00      	nop
 8002084:	37c0      	adds	r7, #192	@ 0xc0
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40005400 	.word	0x40005400
 8002090:	40023800 	.word	0x40023800
 8002094:	40020400 	.word	0x40020400
 8002098:	40005800 	.word	0x40005800
 800209c:	40021400 	.word	0x40021400

080020a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08c      	sub	sp, #48	@ 0x30
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a33      	ldr	r2, [pc, #204]	@ (800218c <HAL_SPI_MspInit+0xec>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d160      	bne.n	8002184 <HAL_SPI_MspInit+0xe4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020c2:	4b33      	ldr	r3, [pc, #204]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c6:	4a32      	ldr	r2, [pc, #200]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ce:	4b30      	ldr	r3, [pc, #192]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020d6:	61bb      	str	r3, [r7, #24]
 80020d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020da:	4b2d      	ldr	r3, [pc, #180]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a2c      	ldr	r2, [pc, #176]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	617b      	str	r3, [r7, #20]
 80020f0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020f2:	4b27      	ldr	r3, [pc, #156]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	4a26      	ldr	r2, [pc, #152]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 80020f8:	f043 0308 	orr.w	r3, r3, #8
 80020fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fe:	4b24      	ldr	r3, [pc, #144]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	613b      	str	r3, [r7, #16]
 8002108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800210a:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	4a20      	ldr	r2, [pc, #128]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 8002110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002114:	6313      	str	r3, [r2, #48]	@ 0x30
 8002116:	4b1e      	ldr	r3, [pc, #120]	@ (8002190 <HAL_SPI_MspInit+0xf0>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PD7     ------> SPI1_MOSI
    PG9     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002122:	2320      	movs	r3, #32
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002132:	2305      	movs	r3, #5
 8002134:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 031c 	add.w	r3, r7, #28
 800213a:	4619      	mov	r1, r3
 800213c:	4815      	ldr	r0, [pc, #84]	@ (8002194 <HAL_SPI_MspInit+0xf4>)
 800213e:	f001 f8f3 	bl	8003328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002142:	2380      	movs	r3, #128	@ 0x80
 8002144:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002146:	2302      	movs	r3, #2
 8002148:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800214a:	2300      	movs	r3, #0
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800214e:	2303      	movs	r3, #3
 8002150:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002152:	2305      	movs	r3, #5
 8002154:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002156:	f107 031c 	add.w	r3, r7, #28
 800215a:	4619      	mov	r1, r3
 800215c:	480e      	ldr	r0, [pc, #56]	@ (8002198 <HAL_SPI_MspInit+0xf8>)
 800215e:	f001 f8e3 	bl	8003328 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002162:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002166:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002170:	2303      	movs	r3, #3
 8002172:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002174:	2305      	movs	r3, #5
 8002176:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002178:	f107 031c 	add.w	r3, r7, #28
 800217c:	4619      	mov	r1, r3
 800217e:	4807      	ldr	r0, [pc, #28]	@ (800219c <HAL_SPI_MspInit+0xfc>)
 8002180:	f001 f8d2 	bl	8003328 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002184:	bf00      	nop
 8002186:	3730      	adds	r7, #48	@ 0x30
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40013000 	.word	0x40013000
 8002190:	40023800 	.word	0x40023800
 8002194:	40020000 	.word	0x40020000
 8002198:	40020c00 	.word	0x40020c00
 800219c:	40021800 	.word	0x40021800

080021a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	@ 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 031c 	add.w	r3, r7, #28
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
 80021b6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a32      	ldr	r2, [pc, #200]	@ (8002288 <HAL_TIM_Base_MspInit+0xe8>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d10c      	bne.n	80021dc <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021c2:	4b32      	ldr	r3, [pc, #200]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a31      	ldr	r2, [pc, #196]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021c8:	f043 0301 	orr.w	r3, r3, #1
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b2f      	ldr	r3, [pc, #188]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	61bb      	str	r3, [r7, #24]
 80021d8:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80021da:	e051      	b.n	8002280 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM2)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021e4:	d129      	bne.n	800223a <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80021e6:	4b29      	ldr	r3, [pc, #164]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ea:	4a28      	ldr	r2, [pc, #160]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f2:	4b26      	ldr	r3, [pc, #152]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	4b23      	ldr	r3, [pc, #140]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	4a22      	ldr	r2, [pc, #136]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	6313      	str	r3, [r2, #48]	@ 0x30
 800220a:	4b20      	ldr	r3, [pc, #128]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	613b      	str	r3, [r7, #16]
 8002214:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM2_CH3_HCSR04_ECHO_Pin;
 8002216:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800221a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002224:	2300      	movs	r3, #0
 8002226:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002228:	2301      	movs	r3, #1
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM2_CH3_HCSR04_ECHO_GPIO_Port, &GPIO_InitStruct);
 800222c:	f107 031c 	add.w	r3, r7, #28
 8002230:	4619      	mov	r1, r3
 8002232:	4817      	ldr	r0, [pc, #92]	@ (8002290 <HAL_TIM_Base_MspInit+0xf0>)
 8002234:	f001 f878 	bl	8003328 <HAL_GPIO_Init>
}
 8002238:	e022      	b.n	8002280 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM5)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a15      	ldr	r2, [pc, #84]	@ (8002294 <HAL_TIM_Base_MspInit+0xf4>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d10c      	bne.n	800225e <HAL_TIM_Base_MspInit+0xbe>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002244:	4b11      	ldr	r3, [pc, #68]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002248:	4a10      	ldr	r2, [pc, #64]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 800224a:	f043 0308 	orr.w	r3, r3, #8
 800224e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002250:	4b0e      	ldr	r3, [pc, #56]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 8002252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002254:	f003 0308 	and.w	r3, r3, #8
 8002258:	60fb      	str	r3, [r7, #12]
 800225a:	68fb      	ldr	r3, [r7, #12]
}
 800225c:	e010      	b.n	8002280 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM8)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a0d      	ldr	r2, [pc, #52]	@ (8002298 <HAL_TIM_Base_MspInit+0xf8>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d10b      	bne.n	8002280 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002268:	4b08      	ldr	r3, [pc, #32]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	4a07      	ldr	r2, [pc, #28]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 800226e:	f043 0302 	orr.w	r3, r3, #2
 8002272:	6453      	str	r3, [r2, #68]	@ 0x44
 8002274:	4b05      	ldr	r3, [pc, #20]	@ (800228c <HAL_TIM_Base_MspInit+0xec>)
 8002276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002278:	f003 0302 	and.w	r3, r3, #2
 800227c:	60bb      	str	r3, [r7, #8]
 800227e:	68bb      	ldr	r3, [r7, #8]
}
 8002280:	bf00      	nop
 8002282:	3730      	adds	r7, #48	@ 0x30
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40010000 	.word	0x40010000
 800228c:	40023800 	.word	0x40023800
 8002290:	40020400 	.word	0x40020400
 8002294:	40000c00 	.word	0x40000c00
 8002298:	40010400 	.word	0x40010400

0800229c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	@ 0x30
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022a4:	f107 031c 	add.w	r3, r7, #28
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
 80022ac:	605a      	str	r2, [r3, #4]
 80022ae:	609a      	str	r2, [r3, #8]
 80022b0:	60da      	str	r2, [r3, #12]
 80022b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a2e      	ldr	r2, [pc, #184]	@ (8002374 <HAL_TIM_Encoder_MspInit+0xd8>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d128      	bne.n	8002310 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80022be:	4b2e      	ldr	r3, [pc, #184]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	4a2d      	ldr	r2, [pc, #180]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022c4:	f043 0302 	orr.w	r3, r3, #2
 80022c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80022ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	61bb      	str	r3, [r7, #24]
 80022d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022d6:	4b28      	ldr	r3, [pc, #160]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022da:	4a27      	ldr	r2, [pc, #156]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022dc:	f043 0302 	orr.w	r3, r3, #2
 80022e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022e2:	4b25      	ldr	r3, [pc, #148]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	617b      	str	r3, [r7, #20]
 80022ec:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = TIM3_CH1_ENC1A_Pin|TIM3_CH2_ENC1B_Pin;
 80022ee:	2330      	movs	r3, #48	@ 0x30
 80022f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022f2:	2302      	movs	r3, #2
 80022f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fa:	2300      	movs	r3, #0
 80022fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80022fe:	2302      	movs	r3, #2
 8002300:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002302:	f107 031c 	add.w	r3, r7, #28
 8002306:	4619      	mov	r1, r3
 8002308:	481c      	ldr	r0, [pc, #112]	@ (800237c <HAL_TIM_Encoder_MspInit+0xe0>)
 800230a:	f001 f80d 	bl	8003328 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800230e:	e02d      	b.n	800236c <HAL_TIM_Encoder_MspInit+0xd0>
  else if(htim_encoder->Instance==TIM4)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a1a      	ldr	r2, [pc, #104]	@ (8002380 <HAL_TIM_Encoder_MspInit+0xe4>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d128      	bne.n	800236c <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800231a:	4b17      	ldr	r3, [pc, #92]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	4a16      	ldr	r2, [pc, #88]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002320:	f043 0304 	orr.w	r3, r3, #4
 8002324:	6413      	str	r3, [r2, #64]	@ 0x40
 8002326:	4b14      	ldr	r3, [pc, #80]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002332:	4b11      	ldr	r3, [pc, #68]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	4a10      	ldr	r2, [pc, #64]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002338:	f043 0308 	orr.w	r3, r3, #8
 800233c:	6313      	str	r3, [r2, #48]	@ 0x30
 800233e:	4b0e      	ldr	r3, [pc, #56]	@ (8002378 <HAL_TIM_Encoder_MspInit+0xdc>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	f003 0308 	and.w	r3, r3, #8
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM4_CH1_ENC2A_Pin|TIM4_CH2_ENC2B_Pin;
 800234a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800234e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002350:	2302      	movs	r3, #2
 8002352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002358:	2300      	movs	r3, #0
 800235a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800235c:	2302      	movs	r3, #2
 800235e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002360:	f107 031c 	add.w	r3, r7, #28
 8002364:	4619      	mov	r1, r3
 8002366:	4807      	ldr	r0, [pc, #28]	@ (8002384 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002368:	f000 ffde 	bl	8003328 <HAL_GPIO_Init>
}
 800236c:	bf00      	nop
 800236e:	3730      	adds	r7, #48	@ 0x30
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40000400 	.word	0x40000400
 8002378:	40023800 	.word	0x40023800
 800237c:	40020400 	.word	0x40020400
 8002380:	40000800 	.word	0x40000800
 8002384:	40020c00 	.word	0x40020c00

08002388 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08c      	sub	sp, #48	@ 0x30
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 031c 	add.w	r3, r7, #28
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a45      	ldr	r2, [pc, #276]	@ (80024bc <HAL_TIM_MspPostInit+0x134>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d11d      	bne.n	80023e6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80023aa:	4b45      	ldr	r3, [pc, #276]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ae:	4a44      	ldr	r2, [pc, #272]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023b0:	f043 0310 	orr.w	r3, r3, #16
 80023b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80023b6:	4b42      	ldr	r3, [pc, #264]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ba:	f003 0310 	and.w	r3, r3, #16
 80023be:	61bb      	str	r3, [r7, #24]
 80023c0:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH1_SERVO1_Pin|TIM1_CH2_SERVO2_Pin|TIM1_CH3_SERVO3_Pin|TIM1_CH4_SERVO4_Pin;
 80023c2:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80023c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023cc:	2300      	movs	r3, #0
 80023ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80023d4:	2301      	movs	r3, #1
 80023d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023d8:	f107 031c 	add.w	r3, r7, #28
 80023dc:	4619      	mov	r1, r3
 80023de:	4839      	ldr	r0, [pc, #228]	@ (80024c4 <HAL_TIM_MspPostInit+0x13c>)
 80023e0:	f000 ffa2 	bl	8003328 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80023e4:	e066      	b.n	80024b4 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM2)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ee:	d11d      	bne.n	800242c <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f0:	4b33      	ldr	r3, [pc, #204]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f4:	4a32      	ldr	r2, [pc, #200]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023f6:	f043 0301 	orr.w	r3, r3, #1
 80023fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80023fc:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 80023fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = TIM2_CH1_HCSR04_TRIG_Pin;
 8002408:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800240c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240e:	2302      	movs	r3, #2
 8002410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002412:	2300      	movs	r3, #0
 8002414:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002416:	2300      	movs	r3, #0
 8002418:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800241a:	2301      	movs	r3, #1
 800241c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM2_CH1_HCSR04_TRIG_GPIO_Port, &GPIO_InitStruct);
 800241e:	f107 031c 	add.w	r3, r7, #28
 8002422:	4619      	mov	r1, r3
 8002424:	4828      	ldr	r0, [pc, #160]	@ (80024c8 <HAL_TIM_MspPostInit+0x140>)
 8002426:	f000 ff7f 	bl	8003328 <HAL_GPIO_Init>
}
 800242a:	e043      	b.n	80024b4 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM5)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a26      	ldr	r2, [pc, #152]	@ (80024cc <HAL_TIM_MspPostInit+0x144>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d11c      	bne.n	8002470 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002436:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a21      	ldr	r2, [pc, #132]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b1f      	ldr	r3, [pc, #124]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = TIM5_CH1_BUZZ_Pin;
 800244e:	2301      	movs	r3, #1
 8002450:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800245e:	2302      	movs	r3, #2
 8002460:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(TIM5_CH1_BUZZ_GPIO_Port, &GPIO_InitStruct);
 8002462:	f107 031c 	add.w	r3, r7, #28
 8002466:	4619      	mov	r1, r3
 8002468:	4817      	ldr	r0, [pc, #92]	@ (80024c8 <HAL_TIM_MspPostInit+0x140>)
 800246a:	f000 ff5d 	bl	8003328 <HAL_GPIO_Init>
}
 800246e:	e021      	b.n	80024b4 <HAL_TIM_MspPostInit+0x12c>
  else if(htim->Instance==TIM8)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a16      	ldr	r2, [pc, #88]	@ (80024d0 <HAL_TIM_MspPostInit+0x148>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d11c      	bne.n	80024b4 <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800247a:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247e:	4a10      	ldr	r2, [pc, #64]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 8002480:	f043 0304 	orr.w	r3, r3, #4
 8002484:	6313      	str	r3, [r2, #48]	@ 0x30
 8002486:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <HAL_TIM_MspPostInit+0x138>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TIM8_CH1_MOT1A_Pin|TIM8_CH2_MOT1B_Pin|TIM8_CH3_MOT2A_Pin|TIM8_CH4_MOT2B_Pin;
 8002492:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002496:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002498:	2302      	movs	r3, #2
 800249a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249c:	2300      	movs	r3, #0
 800249e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a0:	2300      	movs	r3, #0
 80024a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80024a4:	2303      	movs	r3, #3
 80024a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024a8:	f107 031c 	add.w	r3, r7, #28
 80024ac:	4619      	mov	r1, r3
 80024ae:	4809      	ldr	r0, [pc, #36]	@ (80024d4 <HAL_TIM_MspPostInit+0x14c>)
 80024b0:	f000 ff3a 	bl	8003328 <HAL_GPIO_Init>
}
 80024b4:	bf00      	nop
 80024b6:	3730      	adds	r7, #48	@ 0x30
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	40010000 	.word	0x40010000
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40021000 	.word	0x40021000
 80024c8:	40020000 	.word	0x40020000
 80024cc:	40000c00 	.word	0x40000c00
 80024d0:	40010400 	.word	0x40010400
 80024d4:	40020800 	.word	0x40020800

080024d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b0b6      	sub	sp, #216	@ 0xd8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024f0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80024f4:	2290      	movs	r2, #144	@ 0x90
 80024f6:	2100      	movs	r1, #0
 80024f8:	4618      	mov	r0, r3
 80024fa:	f005 ffc9 	bl	8008490 <memset>
  if(huart->Instance==UART4)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4aa0      	ldr	r2, [pc, #640]	@ (8002784 <HAL_UART_MspInit+0x2ac>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d13e      	bne.n	8002586 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002508:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800250c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800250e:	2300      	movs	r3, #0
 8002510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002514:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002518:	4618      	mov	r0, r3
 800251a:	f002 fc3b 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8002524:	f7ff fcaa 	bl	8001e7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002528:	4b97      	ldr	r3, [pc, #604]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800252a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252c:	4a96      	ldr	r2, [pc, #600]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800252e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002532:	6413      	str	r3, [r2, #64]	@ 0x40
 8002534:	4b94      	ldr	r3, [pc, #592]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002538:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800253c:	633b      	str	r3, [r7, #48]	@ 0x30
 800253e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002540:	4b91      	ldr	r3, [pc, #580]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	4a90      	ldr	r2, [pc, #576]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002546:	f043 0304 	orr.w	r3, r3, #4
 800254a:	6313      	str	r3, [r2, #48]	@ 0x30
 800254c:	4b8e      	ldr	r3, [pc, #568]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = UART4_TX_LCD_Pin|UART4_RX_LCD_Pin;
 8002558:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800255c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002560:	2302      	movs	r3, #2
 8002562:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800256c:	2303      	movs	r3, #3
 800256e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002572:	2308      	movs	r3, #8
 8002574:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002578:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800257c:	4619      	mov	r1, r3
 800257e:	4883      	ldr	r0, [pc, #524]	@ (800278c <HAL_UART_MspInit+0x2b4>)
 8002580:	f000 fed2 	bl	8003328 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002584:	e151      	b.n	800282a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==UART5)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a81      	ldr	r2, [pc, #516]	@ (8002790 <HAL_UART_MspInit+0x2b8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d160      	bne.n	8002652 <HAL_UART_MspInit+0x17a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002594:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8002596:	2300      	movs	r3, #0
 8002598:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800259c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80025a0:	4618      	mov	r0, r3
 80025a2:	f002 fbf7 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 80025ac:	f7ff fc66 	bl	8001e7c <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80025b0:	4b75      	ldr	r3, [pc, #468]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	4a74      	ldr	r2, [pc, #464]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80025bc:	4b72      	ldr	r3, [pc, #456]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025cc:	4a6e      	ldr	r2, [pc, #440]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d4:	4b6c      	ldr	r3, [pc, #432]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80025de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e0:	4b69      	ldr	r3, [pc, #420]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e4:	4a68      	ldr	r2, [pc, #416]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025e6:	f043 0304 	orr.w	r3, r3, #4
 80025ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ec:	4b66      	ldr	r3, [pc, #408]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f0:	f003 0304 	and.w	r3, r3, #4
 80025f4:	623b      	str	r3, [r7, #32]
 80025f6:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80025f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260c:	2303      	movs	r3, #3
 800260e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002612:	2308      	movs	r3, #8
 8002614:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800261c:	4619      	mov	r1, r3
 800261e:	485d      	ldr	r0, [pc, #372]	@ (8002794 <HAL_UART_MspInit+0x2bc>)
 8002620:	f000 fe82 	bl	8003328 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002624:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002628:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800263e:	2308      	movs	r3, #8
 8002640:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002644:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002648:	4619      	mov	r1, r3
 800264a:	4850      	ldr	r0, [pc, #320]	@ (800278c <HAL_UART_MspInit+0x2b4>)
 800264c:	f000 fe6c 	bl	8003328 <HAL_GPIO_Init>
}
 8002650:	e0eb      	b.n	800282a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART1)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a50      	ldr	r2, [pc, #320]	@ (8002798 <HAL_UART_MspInit+0x2c0>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d151      	bne.n	8002700 <HAL_UART_MspInit+0x228>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800265c:	2340      	movs	r3, #64	@ 0x40
 800265e:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002660:	2300      	movs	r3, #0
 8002662:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002664:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002668:	4618      	mov	r0, r3
 800266a:	f002 fb93 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <HAL_UART_MspInit+0x1a0>
      Error_Handler();
 8002674:	f7ff fc02 	bl	8001e7c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002678:	4b43      	ldr	r3, [pc, #268]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800267a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267c:	4a42      	ldr	r2, [pc, #264]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800267e:	f043 0310 	orr.w	r3, r3, #16
 8002682:	6453      	str	r3, [r2, #68]	@ 0x44
 8002684:	4b40      	ldr	r3, [pc, #256]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002688:	f003 0310 	and.w	r3, r3, #16
 800268c:	61fb      	str	r3, [r7, #28]
 800268e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002690:	4b3d      	ldr	r3, [pc, #244]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002694:	4a3c      	ldr	r2, [pc, #240]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002696:	f043 0302 	orr.w	r3, r3, #2
 800269a:	6313      	str	r3, [r2, #48]	@ 0x30
 800269c:	4b3a      	ldr	r3, [pc, #232]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800269e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026a0:	f003 0302 	and.w	r3, r3, #2
 80026a4:	61bb      	str	r3, [r7, #24]
 80026a6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80026a8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026ac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	2300      	movs	r3, #0
 80026b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026bc:	2303      	movs	r3, #3
 80026be:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80026c2:	2304      	movs	r3, #4
 80026c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c8:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80026cc:	4619      	mov	r1, r3
 80026ce:	4831      	ldr	r0, [pc, #196]	@ (8002794 <HAL_UART_MspInit+0x2bc>)
 80026d0:	f000 fe2a 	bl	8003328 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026d4:	2340      	movs	r3, #64	@ 0x40
 80026d6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e6:	2303      	movs	r3, #3
 80026e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026ec:	2307      	movs	r3, #7
 80026ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026f2:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80026f6:	4619      	mov	r1, r3
 80026f8:	4826      	ldr	r0, [pc, #152]	@ (8002794 <HAL_UART_MspInit+0x2bc>)
 80026fa:	f000 fe15 	bl	8003328 <HAL_GPIO_Init>
}
 80026fe:	e094      	b.n	800282a <HAL_UART_MspInit+0x352>
  else if(huart->Instance==USART2)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a25      	ldr	r2, [pc, #148]	@ (800279c <HAL_UART_MspInit+0x2c4>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d14c      	bne.n	80027a4 <HAL_UART_MspInit+0x2cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800270a:	2380      	movs	r3, #128	@ 0x80
 800270c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800270e:	2300      	movs	r3, #0
 8002710:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002712:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002716:	4618      	mov	r0, r3
 8002718:	f002 fb3c 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <HAL_UART_MspInit+0x24e>
      Error_Handler();
 8002722:	f7ff fbab 	bl	8001e7c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002726:	4b18      	ldr	r3, [pc, #96]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272a:	4a17      	ldr	r2, [pc, #92]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800272c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002730:	6413      	str	r3, [r2, #64]	@ 0x40
 8002732:	4b15      	ldr	r3, [pc, #84]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800273e:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	4a11      	ldr	r2, [pc, #68]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 8002744:	f043 0308 	orr.w	r3, r3, #8
 8002748:	6313      	str	r3, [r2, #48]	@ 0x30
 800274a:	4b0f      	ldr	r3, [pc, #60]	@ (8002788 <HAL_UART_MspInit+0x2b0>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	f003 0308 	and.w	r3, r3, #8
 8002752:	613b      	str	r3, [r7, #16]
 8002754:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002756:	2360      	movs	r3, #96	@ 0x60
 8002758:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002768:	2303      	movs	r3, #3
 800276a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800276e:	2307      	movs	r3, #7
 8002770:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002774:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002778:	4619      	mov	r1, r3
 800277a:	4809      	ldr	r0, [pc, #36]	@ (80027a0 <HAL_UART_MspInit+0x2c8>)
 800277c:	f000 fdd4 	bl	8003328 <HAL_GPIO_Init>
}
 8002780:	e053      	b.n	800282a <HAL_UART_MspInit+0x352>
 8002782:	bf00      	nop
 8002784:	40004c00 	.word	0x40004c00
 8002788:	40023800 	.word	0x40023800
 800278c:	40020800 	.word	0x40020800
 8002790:	40005000 	.word	0x40005000
 8002794:	40020400 	.word	0x40020400
 8002798:	40011000 	.word	0x40011000
 800279c:	40004400 	.word	0x40004400
 80027a0:	40020c00 	.word	0x40020c00
  else if(huart->Instance==USART3)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a22      	ldr	r2, [pc, #136]	@ (8002834 <HAL_UART_MspInit+0x35c>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d13d      	bne.n	800282a <HAL_UART_MspInit+0x352>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80027ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80027b2:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80027be:	4618      	mov	r0, r3
 80027c0:	f002 fae8 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d001      	beq.n	80027ce <HAL_UART_MspInit+0x2f6>
      Error_Handler();
 80027ca:	f7ff fb57 	bl	8001e7c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80027ce:	4b1a      	ldr	r3, [pc, #104]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d2:	4a19      	ldr	r2, [pc, #100]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027da:	4b17      	ldr	r3, [pc, #92]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80027e6:	4b14      	ldr	r3, [pc, #80]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ea:	4a13      	ldr	r2, [pc, #76]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027ec:	f043 0308 	orr.w	r3, r3, #8
 80027f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027f2:	4b11      	ldr	r3, [pc, #68]	@ (8002838 <HAL_UART_MspInit+0x360>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	60bb      	str	r3, [r7, #8]
 80027fc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80027fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002802:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002806:	2302      	movs	r3, #2
 8002808:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002812:	2303      	movs	r3, #3
 8002814:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002818:	2307      	movs	r3, #7
 800281a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800281e:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8002822:	4619      	mov	r1, r3
 8002824:	4805      	ldr	r0, [pc, #20]	@ (800283c <HAL_UART_MspInit+0x364>)
 8002826:	f000 fd7f 	bl	8003328 <HAL_GPIO_Init>
}
 800282a:	bf00      	nop
 800282c:	37d8      	adds	r7, #216	@ 0xd8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40004800 	.word	0x40004800
 8002838:	40023800 	.word	0x40023800
 800283c:	40020c00 	.word	0x40020c00

08002840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <NMI_Handler+0x4>

08002848 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800284c:	bf00      	nop
 800284e:	e7fd      	b.n	800284c <HardFault_Handler+0x4>

08002850 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <MemManage_Handler+0x4>

08002858 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800285c:	bf00      	nop
 800285e:	e7fd      	b.n	800285c <BusFault_Handler+0x4>

08002860 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002864:	bf00      	nop
 8002866:	e7fd      	b.n	8002864 <UsageFault_Handler+0x4>

08002868 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800286c:	bf00      	nop
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002876:	b480      	push	{r7}
 8002878:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800287a:	bf00      	nop
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002888:	bf00      	nop
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr

08002892 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002896:	f000 f92b 	bl	8002af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800289a:	bf00      	nop
 800289c:	bd80      	pop	{r7, pc}

0800289e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_EXTI4_KPAD_IRQ_Pin);
 80028a2:	2010      	movs	r0, #16
 80028a4:	f000 ff06 	bl	80036b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	bd80      	pop	{r7, pc}

080028ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return 1;
 80028b0:	2301      	movs	r3, #1
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ba:	4770      	bx	lr

080028bc <_kill>:

int _kill(int pid, int sig)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028c6:	f005 fe43 	bl	8008550 <__errno>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2216      	movs	r2, #22
 80028ce:	601a      	str	r2, [r3, #0]
  return -1;
 80028d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	3708      	adds	r7, #8
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}

080028dc <_exit>:

void _exit (int status)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b082      	sub	sp, #8
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80028e4:	f04f 31ff 	mov.w	r1, #4294967295
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f7ff ffe7 	bl	80028bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80028ee:	bf00      	nop
 80028f0:	e7fd      	b.n	80028ee <_exit+0x12>

080028f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b086      	sub	sp, #24
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	60f8      	str	r0, [r7, #12]
 80028fa:	60b9      	str	r1, [r7, #8]
 80028fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
 8002902:	e00a      	b.n	800291a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002904:	f3af 8000 	nop.w
 8002908:	4601      	mov	r1, r0
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	1c5a      	adds	r2, r3, #1
 800290e:	60ba      	str	r2, [r7, #8]
 8002910:	b2ca      	uxtb	r2, r1
 8002912:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	3301      	adds	r3, #1
 8002918:	617b      	str	r3, [r7, #20]
 800291a:	697a      	ldr	r2, [r7, #20]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	429a      	cmp	r2, r3
 8002920:	dbf0      	blt.n	8002904 <_read+0x12>
  }

  return len;
 8002922:	687b      	ldr	r3, [r7, #4]
}
 8002924:	4618      	mov	r0, r3
 8002926:	3718      	adds	r7, #24
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}

0800292c <_close>:
  }
  return len;
}

int _close(int file)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002934:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002954:	605a      	str	r2, [r3, #4]
  return 0;
 8002956:	2300      	movs	r3, #0
}
 8002958:	4618      	mov	r0, r3
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <_isatty>:

int _isatty(int file)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800296c:	2301      	movs	r3, #1
}
 800296e:	4618      	mov	r0, r3
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800297a:	b480      	push	{r7}
 800297c:	b085      	sub	sp, #20
 800297e:	af00      	add	r7, sp, #0
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3714      	adds	r7, #20
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800299c:	4a14      	ldr	r2, [pc, #80]	@ (80029f0 <_sbrk+0x5c>)
 800299e:	4b15      	ldr	r3, [pc, #84]	@ (80029f4 <_sbrk+0x60>)
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029a8:	4b13      	ldr	r3, [pc, #76]	@ (80029f8 <_sbrk+0x64>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d102      	bne.n	80029b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029b0:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <_sbrk+0x64>)
 80029b2:	4a12      	ldr	r2, [pc, #72]	@ (80029fc <_sbrk+0x68>)
 80029b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029b6:	4b10      	ldr	r3, [pc, #64]	@ (80029f8 <_sbrk+0x64>)
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4413      	add	r3, r2
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d207      	bcs.n	80029d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029c4:	f005 fdc4 	bl	8008550 <__errno>
 80029c8:	4603      	mov	r3, r0
 80029ca:	220c      	movs	r2, #12
 80029cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029ce:	f04f 33ff 	mov.w	r3, #4294967295
 80029d2:	e009      	b.n	80029e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029d4:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <_sbrk+0x64>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029da:	4b07      	ldr	r3, [pc, #28]	@ (80029f8 <_sbrk+0x64>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	4a05      	ldr	r2, [pc, #20]	@ (80029f8 <_sbrk+0x64>)
 80029e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029e6:	68fb      	ldr	r3, [r7, #12]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	20080000 	.word	0x20080000
 80029f4:	00000400 	.word	0x00000400
 80029f8:	200007c4 	.word	0x200007c4
 80029fc:	20000918 	.word	0x20000918

08002a00 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a04:	4b06      	ldr	r3, [pc, #24]	@ (8002a20 <SystemInit+0x20>)
 8002a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0a:	4a05      	ldr	r2, [pc, #20]	@ (8002a20 <SystemInit+0x20>)
 8002a0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a14:	bf00      	nop
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	e000ed00 	.word	0xe000ed00

08002a24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a5c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a28:	480d      	ldr	r0, [pc, #52]	@ (8002a60 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a2a:	490e      	ldr	r1, [pc, #56]	@ (8002a64 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a2c:	4a0e      	ldr	r2, [pc, #56]	@ (8002a68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a30:	e002      	b.n	8002a38 <LoopCopyDataInit>

08002a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a36:	3304      	adds	r3, #4

08002a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a3c:	d3f9      	bcc.n	8002a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a3e:	4a0b      	ldr	r2, [pc, #44]	@ (8002a6c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a40:	4c0b      	ldr	r4, [pc, #44]	@ (8002a70 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a44:	e001      	b.n	8002a4a <LoopFillZerobss>

08002a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a48:	3204      	adds	r2, #4

08002a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a4c:	d3fb      	bcc.n	8002a46 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a4e:	f7ff ffd7 	bl	8002a00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a52:	f005 fd83 	bl	800855c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a56:	f7fe f8d3 	bl	8000c00 <main>
  bx  lr    
 8002a5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a5c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a64:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002a68:	0800a5a0 	.word	0x0800a5a0
  ldr r2, =_sbss
 8002a6c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002a70:	20000918 	.word	0x20000918

08002a74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a74:	e7fe      	b.n	8002a74 <ADC_IRQHandler>

08002a76 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a7a:	2003      	movs	r0, #3
 8002a7c:	f000 fc04 	bl	8003288 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a80:	2000      	movs	r0, #0
 8002a82:	f000 f805 	bl	8002a90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a86:	f7ff f9ff 	bl	8001e88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a8a:	2300      	movs	r3, #0
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	bd80      	pop	{r7, pc}

08002a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a98:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <HAL_InitTick+0x54>)
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_InitTick+0x58>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002aa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f000 fc2d 	bl	800330e <HAL_SYSTICK_Config>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e00e      	b.n	8002adc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2b0f      	cmp	r3, #15
 8002ac2:	d80a      	bhi.n	8002ada <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	6879      	ldr	r1, [r7, #4]
 8002ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8002acc:	f000 fbe7 	bl	800329e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ad0:	4a06      	ldr	r2, [pc, #24]	@ (8002aec <HAL_InitTick+0x5c>)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	e000      	b.n	8002adc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	20000000 	.word	0x20000000
 8002ae8:	20000008 	.word	0x20000008
 8002aec:	20000004 	.word	0x20000004

08002af0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002af4:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <HAL_IncTick+0x20>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	461a      	mov	r2, r3
 8002afa:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <HAL_IncTick+0x24>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4413      	add	r3, r2
 8002b00:	4a04      	ldr	r2, [pc, #16]	@ (8002b14 <HAL_IncTick+0x24>)
 8002b02:	6013      	str	r3, [r2, #0]
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	20000008 	.word	0x20000008
 8002b14:	200007c8 	.word	0x200007c8

08002b18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	@ (8002b2c <HAL_GetTick+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	200007c8 	.word	0x200007c8

08002b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b38:	f7ff ffee 	bl	8002b18 <HAL_GetTick>
 8002b3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b48:	d005      	beq.n	8002b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b74 <HAL_Delay+0x44>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4413      	add	r3, r2
 8002b54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b56:	bf00      	nop
 8002b58:	f7ff ffde 	bl	8002b18 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	68fa      	ldr	r2, [r7, #12]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d8f7      	bhi.n	8002b58 <HAL_Delay+0x28>
  {
  }
}
 8002b68:	bf00      	nop
 8002b6a:	bf00      	nop
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	20000008 	.word	0x20000008

08002b78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b80:	2300      	movs	r3, #0
 8002b82:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e031      	b.n	8002bf2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d109      	bne.n	8002baa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff f99a 	bl	8001ed0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bae:	f003 0310 	and.w	r3, r3, #16
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d116      	bne.n	8002be4 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bba:	4b10      	ldr	r3, [pc, #64]	@ (8002bfc <HAL_ADC_Init+0x84>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	f043 0202 	orr.w	r2, r3, #2
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f970 	bl	8002eac <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bd6:	f023 0303 	bic.w	r3, r3, #3
 8002bda:	f043 0201 	orr.w	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	641a      	str	r2, [r3, #64]	@ 0x40
 8002be2:	e001      	b.n	8002be8 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	ffffeefd 	.word	0xffffeefd

08002c00 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x1c>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e136      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x28a>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b09      	cmp	r3, #9
 8002c2a:	d93a      	bls.n	8002ca2 <HAL_ADC_ConfigChannel+0xa2>
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002c34:	d035      	beq.n	8002ca2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68d9      	ldr	r1, [r3, #12]
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	461a      	mov	r2, r3
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	3b1e      	subs	r3, #30
 8002c4c:	2207      	movs	r2, #7
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43da      	mvns	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	400a      	ands	r2, r1
 8002c5a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a8d      	ldr	r2, [pc, #564]	@ (8002e98 <HAL_ADC_ConfigChannel+0x298>)
 8002c62:	4293      	cmp	r3, r2
 8002c64:	d10a      	bne.n	8002c7c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68d9      	ldr	r1, [r3, #12]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	061a      	lsls	r2, r3, #24
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	430a      	orrs	r2, r1
 8002c78:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c7a:	e035      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68d9      	ldr	r1, [r3, #12]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	689a      	ldr	r2, [r3, #8]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	4603      	mov	r3, r0
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4403      	add	r3, r0
 8002c94:	3b1e      	subs	r3, #30
 8002c96:	409a      	lsls	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ca0:	e022      	b.n	8002ce8 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	6919      	ldr	r1, [r3, #16]
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	2207      	movs	r2, #7
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43da      	mvns	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6919      	ldr	r1, [r3, #16]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	4603      	mov	r3, r0
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4403      	add	r3, r0
 8002cde:	409a      	lsls	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	430a      	orrs	r2, r1
 8002ce6:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b06      	cmp	r3, #6
 8002cee:	d824      	bhi.n	8002d3a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	3b05      	subs	r3, #5
 8002d02:	221f      	movs	r2, #31
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43da      	mvns	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	400a      	ands	r2, r1
 8002d10:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	4618      	mov	r0, r3
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	3b05      	subs	r3, #5
 8002d2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d38:	e04c      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b0c      	cmp	r3, #12
 8002d40:	d824      	bhi.n	8002d8c <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	3b23      	subs	r3, #35	@ 0x23
 8002d54:	221f      	movs	r2, #31
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	400a      	ands	r2, r1
 8002d62:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	4618      	mov	r0, r3
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	4613      	mov	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	4413      	add	r3, r2
 8002d7c:	3b23      	subs	r3, #35	@ 0x23
 8002d7e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	430a      	orrs	r2, r1
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d8a:	e023      	b.n	8002dd4 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b41      	subs	r3, #65	@ 0x41
 8002d9e:	221f      	movs	r2, #31
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43da      	mvns	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	400a      	ands	r2, r1
 8002dac:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	4618      	mov	r0, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3b41      	subs	r3, #65	@ 0x41
 8002dc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a30      	ldr	r2, [pc, #192]	@ (8002e9c <HAL_ADC_ConfigChannel+0x29c>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d10a      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1f4>
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002de6:	d105      	bne.n	8002df4 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002de8:	4b2d      	ldr	r3, [pc, #180]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	4a2c      	ldr	r2, [pc, #176]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002dee:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002df2:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a28      	ldr	r2, [pc, #160]	@ (8002e9c <HAL_ADC_ConfigChannel+0x29c>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d10f      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x21e>
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2b12      	cmp	r3, #18
 8002e04:	d10b      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002e06:	4b26      	ldr	r3, [pc, #152]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	4a25      	ldr	r2, [pc, #148]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e0c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002e10:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e12:	4b23      	ldr	r3, [pc, #140]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	4a22      	ldr	r2, [pc, #136]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e1c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a1e      	ldr	r2, [pc, #120]	@ (8002e9c <HAL_ADC_ConfigChannel+0x29c>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d12b      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x280>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a1a      	ldr	r2, [pc, #104]	@ (8002e98 <HAL_ADC_ConfigChannel+0x298>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d003      	beq.n	8002e3a <HAL_ADC_ConfigChannel+0x23a>
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b11      	cmp	r3, #17
 8002e38:	d122      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002e3a:	4b19      	ldr	r3, [pc, #100]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	4a18      	ldr	r2, [pc, #96]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e40:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002e44:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e46:	4b16      	ldr	r3, [pc, #88]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	4a15      	ldr	r2, [pc, #84]	@ (8002ea0 <HAL_ADC_ConfigChannel+0x2a0>)
 8002e4c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e50:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a10      	ldr	r2, [pc, #64]	@ (8002e98 <HAL_ADC_ConfigChannel+0x298>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d111      	bne.n	8002e80 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e5c:	4b11      	ldr	r3, [pc, #68]	@ (8002ea4 <HAL_ADC_ConfigChannel+0x2a4>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a11      	ldr	r2, [pc, #68]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x2a8>)
 8002e62:	fba2 2303 	umull	r2, r3, r2, r3
 8002e66:	0c9a      	lsrs	r2, r3, #18
 8002e68:	4613      	mov	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	4413      	add	r3, r2
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e72:	e002      	b.n	8002e7a <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	3b01      	subs	r3, #1
 8002e78:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d1f9      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2200      	movs	r2, #0
 8002e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	10000012 	.word	0x10000012
 8002e9c:	40012000 	.word	0x40012000
 8002ea0:	40012300 	.word	0x40012300
 8002ea4:	20000000 	.word	0x20000000
 8002ea8:	431bde83 	.word	0x431bde83

08002eac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002eb4:	4b78      	ldr	r3, [pc, #480]	@ (8003098 <ADC_Init+0x1ec>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	4a77      	ldr	r2, [pc, #476]	@ (8003098 <ADC_Init+0x1ec>)
 8002eba:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002ebe:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ec0:	4b75      	ldr	r3, [pc, #468]	@ (8003098 <ADC_Init+0x1ec>)
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4973      	ldr	r1, [pc, #460]	@ (8003098 <ADC_Init+0x1ec>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002edc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	6859      	ldr	r1, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	691b      	ldr	r3, [r3, #16]
 8002ee8:	021a      	lsls	r2, r3, #8
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685a      	ldr	r2, [r3, #4]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002f00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6859      	ldr	r1, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689a      	ldr	r2, [r3, #8]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	689a      	ldr	r2, [r3, #8]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f22:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6899      	ldr	r1, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68da      	ldr	r2, [r3, #12]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	4a58      	ldr	r2, [pc, #352]	@ (800309c <ADC_Init+0x1f0>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d022      	beq.n	8002f86 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f4e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6899      	ldr	r1, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002f70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6899      	ldr	r1, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	e00f      	b.n	8002fa6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002f94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002fa4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 0202 	bic.w	r2, r2, #2
 8002fb4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6899      	ldr	r1, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	005a      	lsls	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d01b      	beq.n	800300c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	685a      	ldr	r2, [r3, #4]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002fe2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002ff2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6859      	ldr	r1, [r3, #4]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	3b01      	subs	r3, #1
 8003000:	035a      	lsls	r2, r3, #13
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	e007      	b.n	800301c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800301a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800302a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69db      	ldr	r3, [r3, #28]
 8003036:	3b01      	subs	r3, #1
 8003038:	051a      	lsls	r2, r3, #20
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689a      	ldr	r2, [r3, #8]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003050:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6899      	ldr	r1, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800305e:	025a      	lsls	r2, r3, #9
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689a      	ldr	r2, [r3, #8]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003076:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	6899      	ldr	r1, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	029a      	lsls	r2, r3, #10
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	609a      	str	r2, [r3, #8]
}
 800308c:	bf00      	nop
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	40012300 	.word	0x40012300
 800309c:	0f000001 	.word	0x0f000001

080030a0 <__NVIC_SetPriorityGrouping>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	b085      	sub	sp, #20
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f003 0307 	and.w	r3, r3, #7
 80030ae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030b0:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x40>)
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030b6:	68ba      	ldr	r2, [r7, #8]
 80030b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030bc:	4013      	ands	r3, r2
 80030be:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030c8:	4b06      	ldr	r3, [pc, #24]	@ (80030e4 <__NVIC_SetPriorityGrouping+0x44>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ce:	4a04      	ldr	r2, [pc, #16]	@ (80030e0 <__NVIC_SetPriorityGrouping+0x40>)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	60d3      	str	r3, [r2, #12]
}
 80030d4:	bf00      	nop
 80030d6:	3714      	adds	r7, #20
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	e000ed00 	.word	0xe000ed00
 80030e4:	05fa0000 	.word	0x05fa0000

080030e8 <__NVIC_GetPriorityGrouping>:
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030ec:	4b04      	ldr	r3, [pc, #16]	@ (8003100 <__NVIC_GetPriorityGrouping+0x18>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	0a1b      	lsrs	r3, r3, #8
 80030f2:	f003 0307 	and.w	r3, r3, #7
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	e000ed00 	.word	0xe000ed00

08003104 <__NVIC_EnableIRQ>:
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	4603      	mov	r3, r0
 800310c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	2b00      	cmp	r3, #0
 8003114:	db0b      	blt.n	800312e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	f003 021f 	and.w	r2, r3, #31
 800311c:	4907      	ldr	r1, [pc, #28]	@ (800313c <__NVIC_EnableIRQ+0x38>)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	095b      	lsrs	r3, r3, #5
 8003124:	2001      	movs	r0, #1
 8003126:	fa00 f202 	lsl.w	r2, r0, r2
 800312a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000e100 	.word	0xe000e100

08003140 <__NVIC_DisableIRQ>:
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	2b00      	cmp	r3, #0
 8003150:	db12      	blt.n	8003178 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	f003 021f 	and.w	r2, r3, #31
 8003158:	490a      	ldr	r1, [pc, #40]	@ (8003184 <__NVIC_DisableIRQ+0x44>)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	2001      	movs	r0, #1
 8003162:	fa00 f202 	lsl.w	r2, r0, r2
 8003166:	3320      	adds	r3, #32
 8003168:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800316c:	f3bf 8f4f 	dsb	sy
}
 8003170:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003172:	f3bf 8f6f 	isb	sy
}
 8003176:	bf00      	nop
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000e100 	.word	0xe000e100

08003188 <__NVIC_SetPriority>:
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	6039      	str	r1, [r7, #0]
 8003192:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003198:	2b00      	cmp	r3, #0
 800319a:	db0a      	blt.n	80031b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	490c      	ldr	r1, [pc, #48]	@ (80031d4 <__NVIC_SetPriority+0x4c>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	0112      	lsls	r2, r2, #4
 80031a8:	b2d2      	uxtb	r2, r2
 80031aa:	440b      	add	r3, r1
 80031ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031b0:	e00a      	b.n	80031c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	b2da      	uxtb	r2, r3
 80031b6:	4908      	ldr	r1, [pc, #32]	@ (80031d8 <__NVIC_SetPriority+0x50>)
 80031b8:	79fb      	ldrb	r3, [r7, #7]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	3b04      	subs	r3, #4
 80031c0:	0112      	lsls	r2, r2, #4
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	440b      	add	r3, r1
 80031c6:	761a      	strb	r2, [r3, #24]
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr
 80031d4:	e000e100 	.word	0xe000e100
 80031d8:	e000ed00 	.word	0xe000ed00

080031dc <NVIC_EncodePriority>:
{
 80031dc:	b480      	push	{r7}
 80031de:	b089      	sub	sp, #36	@ 0x24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	f1c3 0307 	rsb	r3, r3, #7
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	bf28      	it	cs
 80031fa:	2304      	movcs	r3, #4
 80031fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031fe:	69fb      	ldr	r3, [r7, #28]
 8003200:	3304      	adds	r3, #4
 8003202:	2b06      	cmp	r3, #6
 8003204:	d902      	bls.n	800320c <NVIC_EncodePriority+0x30>
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3b03      	subs	r3, #3
 800320a:	e000      	b.n	800320e <NVIC_EncodePriority+0x32>
 800320c:	2300      	movs	r3, #0
 800320e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003210:	f04f 32ff 	mov.w	r2, #4294967295
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43da      	mvns	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	401a      	ands	r2, r3
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003224:	f04f 31ff 	mov.w	r1, #4294967295
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	fa01 f303 	lsl.w	r3, r1, r3
 800322e:	43d9      	mvns	r1, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003234:	4313      	orrs	r3, r2
}
 8003236:	4618      	mov	r0, r3
 8003238:	3724      	adds	r7, #36	@ 0x24
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr
	...

08003244 <SysTick_Config>:
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b082      	sub	sp, #8
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	3b01      	subs	r3, #1
 8003250:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003254:	d301      	bcc.n	800325a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003256:	2301      	movs	r3, #1
 8003258:	e00f      	b.n	800327a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800325a:	4a0a      	ldr	r2, [pc, #40]	@ (8003284 <SysTick_Config+0x40>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	3b01      	subs	r3, #1
 8003260:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003262:	210f      	movs	r1, #15
 8003264:	f04f 30ff 	mov.w	r0, #4294967295
 8003268:	f7ff ff8e 	bl	8003188 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800326c:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <SysTick_Config+0x40>)
 800326e:	2200      	movs	r2, #0
 8003270:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003272:	4b04      	ldr	r3, [pc, #16]	@ (8003284 <SysTick_Config+0x40>)
 8003274:	2207      	movs	r2, #7
 8003276:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3708      	adds	r7, #8
 800327e:	46bd      	mov	sp, r7
 8003280:	bd80      	pop	{r7, pc}
 8003282:	bf00      	nop
 8003284:	e000e010 	.word	0xe000e010

08003288 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7ff ff05 	bl	80030a0 <__NVIC_SetPriorityGrouping>
}
 8003296:	bf00      	nop
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800329e:	b580      	push	{r7, lr}
 80032a0:	b086      	sub	sp, #24
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	4603      	mov	r3, r0
 80032a6:	60b9      	str	r1, [r7, #8]
 80032a8:	607a      	str	r2, [r7, #4]
 80032aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032b0:	f7ff ff1a 	bl	80030e8 <__NVIC_GetPriorityGrouping>
 80032b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	68b9      	ldr	r1, [r7, #8]
 80032ba:	6978      	ldr	r0, [r7, #20]
 80032bc:	f7ff ff8e 	bl	80031dc <NVIC_EncodePriority>
 80032c0:	4602      	mov	r2, r0
 80032c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032c6:	4611      	mov	r1, r2
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff ff5d 	bl	8003188 <__NVIC_SetPriority>
}
 80032ce:	bf00      	nop
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b082      	sub	sp, #8
 80032da:	af00      	add	r7, sp, #0
 80032dc:	4603      	mov	r3, r0
 80032de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff ff0d 	bl	8003104 <__NVIC_EnableIRQ>
}
 80032ea:	bf00      	nop
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b082      	sub	sp, #8
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	4603      	mov	r3, r0
 80032fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80032fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003300:	4618      	mov	r0, r3
 8003302:	f7ff ff1d 	bl	8003140 <__NVIC_DisableIRQ>
}
 8003306:	bf00      	nop
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b082      	sub	sp, #8
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7ff ff94 	bl	8003244 <SysTick_Config>
 800331c:	4603      	mov	r3, r0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
	...

08003328 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003328:	b480      	push	{r7}
 800332a:	b089      	sub	sp, #36	@ 0x24
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003336:	2300      	movs	r3, #0
 8003338:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800333a:	2300      	movs	r3, #0
 800333c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800333e:	2300      	movs	r3, #0
 8003340:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003342:	2300      	movs	r3, #0
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	e175      	b.n	8003634 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003348:	2201      	movs	r2, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4013      	ands	r3, r2
 800335a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800335c:	693a      	ldr	r2, [r7, #16]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	429a      	cmp	r2, r3
 8003362:	f040 8164 	bne.w	800362e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b01      	cmp	r3, #1
 8003370:	d005      	beq.n	800337e <HAL_GPIO_Init+0x56>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d130      	bne.n	80033e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	2203      	movs	r2, #3
 800338a:	fa02 f303 	lsl.w	r3, r2, r3
 800338e:	43db      	mvns	r3, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4013      	ands	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	69ba      	ldr	r2, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033b4:	2201      	movs	r2, #1
 80033b6:	69fb      	ldr	r3, [r7, #28]
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	69ba      	ldr	r2, [r7, #24]
 80033c0:	4013      	ands	r3, r2
 80033c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 0201 	and.w	r2, r3, #1
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	2b03      	cmp	r3, #3
 80033ea:	d017      	beq.n	800341c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	2203      	movs	r2, #3
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	69ba      	ldr	r2, [r7, #24]
 8003400:	4013      	ands	r3, r2
 8003402:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	689a      	ldr	r2, [r3, #8]
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	69ba      	ldr	r2, [r7, #24]
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 0303 	and.w	r3, r3, #3
 8003424:	2b02      	cmp	r3, #2
 8003426:	d123      	bne.n	8003470 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	08da      	lsrs	r2, r3, #3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3208      	adds	r2, #8
 8003430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	220f      	movs	r2, #15
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	691a      	ldr	r2, [r3, #16]
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	fa02 f303 	lsl.w	r3, r2, r3
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	4313      	orrs	r3, r2
 8003460:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	08da      	lsrs	r2, r3, #3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	3208      	adds	r2, #8
 800346a:	69b9      	ldr	r1, [r7, #24]
 800346c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	2203      	movs	r2, #3
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f003 0203 	and.w	r2, r3, #3
 8003490:	69fb      	ldr	r3, [r7, #28]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80be 	beq.w	800362e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034b2:	4b66      	ldr	r3, [pc, #408]	@ (800364c <HAL_GPIO_Init+0x324>)
 80034b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b6:	4a65      	ldr	r2, [pc, #404]	@ (800364c <HAL_GPIO_Init+0x324>)
 80034b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80034be:	4b63      	ldr	r3, [pc, #396]	@ (800364c <HAL_GPIO_Init+0x324>)
 80034c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034c6:	60fb      	str	r3, [r7, #12]
 80034c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80034ca:	4a61      	ldr	r2, [pc, #388]	@ (8003650 <HAL_GPIO_Init+0x328>)
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	089b      	lsrs	r3, r3, #2
 80034d0:	3302      	adds	r3, #2
 80034d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	220f      	movs	r2, #15
 80034e2:	fa02 f303 	lsl.w	r3, r2, r3
 80034e6:	43db      	mvns	r3, r3
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	4013      	ands	r3, r2
 80034ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a58      	ldr	r2, [pc, #352]	@ (8003654 <HAL_GPIO_Init+0x32c>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d037      	beq.n	8003566 <HAL_GPIO_Init+0x23e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a57      	ldr	r2, [pc, #348]	@ (8003658 <HAL_GPIO_Init+0x330>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d031      	beq.n	8003562 <HAL_GPIO_Init+0x23a>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a56      	ldr	r2, [pc, #344]	@ (800365c <HAL_GPIO_Init+0x334>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d02b      	beq.n	800355e <HAL_GPIO_Init+0x236>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	4a55      	ldr	r2, [pc, #340]	@ (8003660 <HAL_GPIO_Init+0x338>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d025      	beq.n	800355a <HAL_GPIO_Init+0x232>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a54      	ldr	r2, [pc, #336]	@ (8003664 <HAL_GPIO_Init+0x33c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d01f      	beq.n	8003556 <HAL_GPIO_Init+0x22e>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a53      	ldr	r2, [pc, #332]	@ (8003668 <HAL_GPIO_Init+0x340>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d019      	beq.n	8003552 <HAL_GPIO_Init+0x22a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a52      	ldr	r2, [pc, #328]	@ (800366c <HAL_GPIO_Init+0x344>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d013      	beq.n	800354e <HAL_GPIO_Init+0x226>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a51      	ldr	r2, [pc, #324]	@ (8003670 <HAL_GPIO_Init+0x348>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d00d      	beq.n	800354a <HAL_GPIO_Init+0x222>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a50      	ldr	r2, [pc, #320]	@ (8003674 <HAL_GPIO_Init+0x34c>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d007      	beq.n	8003546 <HAL_GPIO_Init+0x21e>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a4f      	ldr	r2, [pc, #316]	@ (8003678 <HAL_GPIO_Init+0x350>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d101      	bne.n	8003542 <HAL_GPIO_Init+0x21a>
 800353e:	2309      	movs	r3, #9
 8003540:	e012      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003542:	230a      	movs	r3, #10
 8003544:	e010      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003546:	2308      	movs	r3, #8
 8003548:	e00e      	b.n	8003568 <HAL_GPIO_Init+0x240>
 800354a:	2307      	movs	r3, #7
 800354c:	e00c      	b.n	8003568 <HAL_GPIO_Init+0x240>
 800354e:	2306      	movs	r3, #6
 8003550:	e00a      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003552:	2305      	movs	r3, #5
 8003554:	e008      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003556:	2304      	movs	r3, #4
 8003558:	e006      	b.n	8003568 <HAL_GPIO_Init+0x240>
 800355a:	2303      	movs	r3, #3
 800355c:	e004      	b.n	8003568 <HAL_GPIO_Init+0x240>
 800355e:	2302      	movs	r3, #2
 8003560:	e002      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003562:	2301      	movs	r3, #1
 8003564:	e000      	b.n	8003568 <HAL_GPIO_Init+0x240>
 8003566:	2300      	movs	r3, #0
 8003568:	69fa      	ldr	r2, [r7, #28]
 800356a:	f002 0203 	and.w	r2, r2, #3
 800356e:	0092      	lsls	r2, r2, #2
 8003570:	4093      	lsls	r3, r2
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003578:	4935      	ldr	r1, [pc, #212]	@ (8003650 <HAL_GPIO_Init+0x328>)
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	089b      	lsrs	r3, r3, #2
 800357e:	3302      	adds	r3, #2
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003586:	4b3d      	ldr	r3, [pc, #244]	@ (800367c <HAL_GPIO_Init+0x354>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	43db      	mvns	r3, r3
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	4013      	ands	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035aa:	4a34      	ldr	r2, [pc, #208]	@ (800367c <HAL_GPIO_Init+0x354>)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b0:	4b32      	ldr	r3, [pc, #200]	@ (800367c <HAL_GPIO_Init+0x354>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	43db      	mvns	r3, r3
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4013      	ands	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	693b      	ldr	r3, [r7, #16]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035d4:	4a29      	ldr	r2, [pc, #164]	@ (800367c <HAL_GPIO_Init+0x354>)
 80035d6:	69bb      	ldr	r3, [r7, #24]
 80035d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035da:	4b28      	ldr	r3, [pc, #160]	@ (800367c <HAL_GPIO_Init+0x354>)
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	43db      	mvns	r3, r3
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4013      	ands	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d003      	beq.n	80035fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035fe:	4a1f      	ldr	r2, [pc, #124]	@ (800367c <HAL_GPIO_Init+0x354>)
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003604:	4b1d      	ldr	r3, [pc, #116]	@ (800367c <HAL_GPIO_Init+0x354>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d003      	beq.n	8003628 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003620:	69ba      	ldr	r2, [r7, #24]
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	4313      	orrs	r3, r2
 8003626:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003628:	4a14      	ldr	r2, [pc, #80]	@ (800367c <HAL_GPIO_Init+0x354>)
 800362a:	69bb      	ldr	r3, [r7, #24]
 800362c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	3301      	adds	r3, #1
 8003632:	61fb      	str	r3, [r7, #28]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	2b0f      	cmp	r3, #15
 8003638:	f67f ae86 	bls.w	8003348 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800363c:	bf00      	nop
 800363e:	bf00      	nop
 8003640:	3724      	adds	r7, #36	@ 0x24
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	40023800 	.word	0x40023800
 8003650:	40013800 	.word	0x40013800
 8003654:	40020000 	.word	0x40020000
 8003658:	40020400 	.word	0x40020400
 800365c:	40020800 	.word	0x40020800
 8003660:	40020c00 	.word	0x40020c00
 8003664:	40021000 	.word	0x40021000
 8003668:	40021400 	.word	0x40021400
 800366c:	40021800 	.word	0x40021800
 8003670:	40021c00 	.word	0x40021c00
 8003674:	40022000 	.word	0x40022000
 8003678:	40022400 	.word	0x40022400
 800367c:	40013c00 	.word	0x40013c00

08003680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	807b      	strh	r3, [r7, #2]
 800368c:	4613      	mov	r3, r2
 800368e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003690:	787b      	ldrb	r3, [r7, #1]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003696:	887a      	ldrh	r2, [r7, #2]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800369c:	e003      	b.n	80036a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800369e:	887b      	ldrh	r3, [r7, #2]
 80036a0:	041a      	lsls	r2, r3, #16
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	619a      	str	r2, [r3, #24]
}
 80036a6:	bf00      	nop
 80036a8:	370c      	adds	r7, #12
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80036be:	4b08      	ldr	r3, [pc, #32]	@ (80036e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036c0:	695a      	ldr	r2, [r3, #20]
 80036c2:	88fb      	ldrh	r3, [r7, #6]
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d006      	beq.n	80036d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036ca:	4a05      	ldr	r2, [pc, #20]	@ (80036e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036cc:	88fb      	ldrh	r3, [r7, #6]
 80036ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036d0:	88fb      	ldrh	r3, [r7, #6]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fd fa88 	bl	8000be8 <HAL_GPIO_EXTI_Callback>
  }
}
 80036d8:	bf00      	nop
 80036da:	3708      	adds	r7, #8
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40013c00 	.word	0x40013c00

080036e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d101      	bne.n	80036f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e08b      	b.n	800380e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d106      	bne.n	8003710 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f7fe fc20 	bl	8001f50 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2224      	movs	r2, #36	@ 0x24
 8003714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003734:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003744:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d107      	bne.n	800375e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	e006      	b.n	800376c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800376a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	2b02      	cmp	r3, #2
 8003772:	d108      	bne.n	8003786 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	685a      	ldr	r2, [r3, #4]
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003782:	605a      	str	r2, [r3, #4]
 8003784:	e007      	b.n	8003796 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003794:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6859      	ldr	r1, [r3, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	4b1d      	ldr	r3, [pc, #116]	@ (8003818 <HAL_I2C_Init+0x134>)
 80037a2:	430b      	orrs	r3, r1
 80037a4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	68da      	ldr	r2, [r3, #12]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037b4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	691a      	ldr	r2, [r3, #16]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	430a      	orrs	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	69d9      	ldr	r1, [r3, #28]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a1a      	ldr	r2, [r3, #32]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0201 	orr.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2220      	movs	r2, #32
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800380c:	2300      	movs	r3, #0
}
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	02008000 	.word	0x02008000

0800381c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b088      	sub	sp, #32
 8003820:	af02      	add	r7, sp, #8
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	4608      	mov	r0, r1
 8003826:	4611      	mov	r1, r2
 8003828:	461a      	mov	r2, r3
 800382a:	4603      	mov	r3, r0
 800382c:	817b      	strh	r3, [r7, #10]
 800382e:	460b      	mov	r3, r1
 8003830:	813b      	strh	r3, [r7, #8]
 8003832:	4613      	mov	r3, r2
 8003834:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b20      	cmp	r3, #32
 8003840:	f040 80f9 	bne.w	8003a36 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d002      	beq.n	8003850 <HAL_I2C_Mem_Write+0x34>
 800384a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800384c:	2b00      	cmp	r3, #0
 800384e:	d105      	bne.n	800385c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003856:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e0ed      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003862:	2b01      	cmp	r3, #1
 8003864:	d101      	bne.n	800386a <HAL_I2C_Mem_Write+0x4e>
 8003866:	2302      	movs	r3, #2
 8003868:	e0e6      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003872:	f7ff f951 	bl	8002b18 <HAL_GetTick>
 8003876:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	9300      	str	r3, [sp, #0]
 800387c:	2319      	movs	r3, #25
 800387e:	2201      	movs	r2, #1
 8003880:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003884:	68f8      	ldr	r0, [r7, #12]
 8003886:	f000 fac3 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 800388a:	4603      	mov	r3, r0
 800388c:	2b00      	cmp	r3, #0
 800388e:	d001      	beq.n	8003894 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	e0d1      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2221      	movs	r2, #33	@ 0x21
 8003898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2240      	movs	r2, #64	@ 0x40
 80038a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6a3a      	ldr	r2, [r7, #32]
 80038ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80038b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038bc:	88f8      	ldrh	r0, [r7, #6]
 80038be:	893a      	ldrh	r2, [r7, #8]
 80038c0:	8979      	ldrh	r1, [r7, #10]
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	9301      	str	r3, [sp, #4]
 80038c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	4603      	mov	r3, r0
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f000 f9d3 	bl	8003c78 <I2C_RequestMemoryWrite>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d005      	beq.n	80038e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e0a9      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	2bff      	cmp	r3, #255	@ 0xff
 80038ec:	d90e      	bls.n	800390c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	22ff      	movs	r2, #255	@ 0xff
 80038f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	8979      	ldrh	r1, [r7, #10]
 80038fc:	2300      	movs	r3, #0
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 fc47 	bl	8004198 <I2C_TransferConfig>
 800390a:	e00f      	b.n	800392c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800391a:	b2da      	uxtb	r2, r3
 800391c:	8979      	ldrh	r1, [r7, #10]
 800391e:	2300      	movs	r3, #0
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 fc36 	bl	8004198 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800392c:	697a      	ldr	r2, [r7, #20]
 800392e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 fac6 	bl	8003ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e07b      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003944:	781a      	ldrb	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	1c5a      	adds	r2, r3, #1
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800395a:	b29b      	uxth	r3, r3
 800395c:	3b01      	subs	r3, #1
 800395e:	b29a      	uxth	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003968:	3b01      	subs	r3, #1
 800396a:	b29a      	uxth	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003974:	b29b      	uxth	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d034      	beq.n	80039e4 <HAL_I2C_Mem_Write+0x1c8>
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800397e:	2b00      	cmp	r3, #0
 8003980:	d130      	bne.n	80039e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003988:	2200      	movs	r2, #0
 800398a:	2180      	movs	r1, #128	@ 0x80
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 fa3f 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e04d      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2bff      	cmp	r3, #255	@ 0xff
 80039a4:	d90e      	bls.n	80039c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	22ff      	movs	r2, #255	@ 0xff
 80039aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b0:	b2da      	uxtb	r2, r3
 80039b2:	8979      	ldrh	r1, [r7, #10]
 80039b4:	2300      	movs	r3, #0
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 fbeb 	bl	8004198 <I2C_TransferConfig>
 80039c2:	e00f      	b.n	80039e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c8:	b29a      	uxth	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d2:	b2da      	uxtb	r2, r3
 80039d4:	8979      	ldrh	r1, [r7, #10]
 80039d6:	2300      	movs	r3, #0
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 fbda 	bl	8004198 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d19e      	bne.n	800392c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ee:	697a      	ldr	r2, [r7, #20]
 80039f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039f2:	68f8      	ldr	r0, [r7, #12]
 80039f4:	f000 faac 	bl	8003f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e01a      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2220      	movs	r2, #32
 8003a08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	4b0a      	ldr	r3, [pc, #40]	@ (8003a40 <HAL_I2C_Mem_Write+0x224>)
 8003a16:	400b      	ands	r3, r1
 8003a18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a32:	2300      	movs	r3, #0
 8003a34:	e000      	b.n	8003a38 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003a36:	2302      	movs	r3, #2
  }
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3718      	adds	r7, #24
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	fe00e800 	.word	0xfe00e800

08003a44 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	4608      	mov	r0, r1
 8003a4e:	4611      	mov	r1, r2
 8003a50:	461a      	mov	r2, r3
 8003a52:	4603      	mov	r3, r0
 8003a54:	817b      	strh	r3, [r7, #10]
 8003a56:	460b      	mov	r3, r1
 8003a58:	813b      	strh	r3, [r7, #8]
 8003a5a:	4613      	mov	r3, r2
 8003a5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	f040 80fd 	bne.w	8003c66 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_I2C_Mem_Read+0x34>
 8003a72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d105      	bne.n	8003a84 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e0f1      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a8a:	2b01      	cmp	r3, #1
 8003a8c:	d101      	bne.n	8003a92 <HAL_I2C_Mem_Read+0x4e>
 8003a8e:	2302      	movs	r3, #2
 8003a90:	e0ea      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a9a:	f7ff f83d 	bl	8002b18 <HAL_GetTick>
 8003a9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	9300      	str	r3, [sp, #0]
 8003aa4:	2319      	movs	r3, #25
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 f9af 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d001      	beq.n	8003abc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0d5      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2222      	movs	r2, #34	@ 0x22
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2240      	movs	r2, #64	@ 0x40
 8003ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6a3a      	ldr	r2, [r7, #32]
 8003ad6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ae4:	88f8      	ldrh	r0, [r7, #6]
 8003ae6:	893a      	ldrh	r2, [r7, #8]
 8003ae8:	8979      	ldrh	r1, [r7, #10]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	9301      	str	r3, [sp, #4]
 8003aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	4603      	mov	r3, r0
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 f913 	bl	8003d20 <I2C_RequestMemoryRead>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d005      	beq.n	8003b0c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0ad      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2bff      	cmp	r3, #255	@ 0xff
 8003b14:	d90e      	bls.n	8003b34 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	8979      	ldrh	r1, [r7, #10]
 8003b24:	4b52      	ldr	r3, [pc, #328]	@ (8003c70 <HAL_I2C_Mem_Read+0x22c>)
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 fb33 	bl	8004198 <I2C_TransferConfig>
 8003b32:	e00f      	b.n	8003b54 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b42:	b2da      	uxtb	r2, r3
 8003b44:	8979      	ldrh	r1, [r7, #10]
 8003b46:	4b4a      	ldr	r3, [pc, #296]	@ (8003c70 <HAL_I2C_Mem_Read+0x22c>)
 8003b48:	9300      	str	r3, [sp, #0]
 8003b4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b4e:	68f8      	ldr	r0, [r7, #12]
 8003b50:	f000 fb22 	bl	8004198 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	2104      	movs	r1, #4
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 f956 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e07c      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b78:	b2d2      	uxtb	r2, r2
 8003b7a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b80:	1c5a      	adds	r2, r3, #1
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	b29a      	uxth	r2, r3
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b96:	b29b      	uxth	r3, r3
 8003b98:	3b01      	subs	r3, #1
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d034      	beq.n	8003c14 <HAL_I2C_Mem_Read+0x1d0>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d130      	bne.n	8003c14 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb8:	2200      	movs	r2, #0
 8003bba:	2180      	movs	r1, #128	@ 0x80
 8003bbc:	68f8      	ldr	r0, [r7, #12]
 8003bbe:	f000 f927 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e04d      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2bff      	cmp	r3, #255	@ 0xff
 8003bd4:	d90e      	bls.n	8003bf4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2201      	movs	r2, #1
 8003bda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003be0:	b2da      	uxtb	r2, r3
 8003be2:	8979      	ldrh	r1, [r7, #10]
 8003be4:	2300      	movs	r3, #0
 8003be6:	9300      	str	r3, [sp, #0]
 8003be8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f000 fad3 	bl	8004198 <I2C_TransferConfig>
 8003bf2:	e00f      	b.n	8003c14 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c02:	b2da      	uxtb	r2, r3
 8003c04:	8979      	ldrh	r1, [r7, #10]
 8003c06:	2300      	movs	r3, #0
 8003c08:	9300      	str	r3, [sp, #0]
 8003c0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c0e:	68f8      	ldr	r0, [r7, #12]
 8003c10:	f000 fac2 	bl	8004198 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d19a      	bne.n	8003b54 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c1e:	697a      	ldr	r2, [r7, #20]
 8003c20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 f994 	bl	8003f50 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e01a      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2220      	movs	r2, #32
 8003c38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6859      	ldr	r1, [r3, #4]
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	4b0b      	ldr	r3, [pc, #44]	@ (8003c74 <HAL_I2C_Mem_Read+0x230>)
 8003c46:	400b      	ands	r3, r1
 8003c48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2220      	movs	r2, #32
 8003c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003c66:	2302      	movs	r3, #2
  }
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3718      	adds	r7, #24
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	80002400 	.word	0x80002400
 8003c74:	fe00e800 	.word	0xfe00e800

08003c78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	4608      	mov	r0, r1
 8003c82:	4611      	mov	r1, r2
 8003c84:	461a      	mov	r2, r3
 8003c86:	4603      	mov	r3, r0
 8003c88:	817b      	strh	r3, [r7, #10]
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	813b      	strh	r3, [r7, #8]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c92:	88fb      	ldrh	r3, [r7, #6]
 8003c94:	b2da      	uxtb	r2, r3
 8003c96:	8979      	ldrh	r1, [r7, #10]
 8003c98:	4b20      	ldr	r3, [pc, #128]	@ (8003d1c <I2C_RequestMemoryWrite+0xa4>)
 8003c9a:	9300      	str	r3, [sp, #0]
 8003c9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 fa79 	bl	8004198 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ca6:	69fa      	ldr	r2, [r7, #28]
 8003ca8:	69b9      	ldr	r1, [r7, #24]
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 f909 	bl	8003ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d001      	beq.n	8003cba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e02c      	b.n	8003d14 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cba:	88fb      	ldrh	r3, [r7, #6]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d105      	bne.n	8003ccc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cc0:	893b      	ldrh	r3, [r7, #8]
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cca:	e015      	b.n	8003cf8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ccc:	893b      	ldrh	r3, [r7, #8]
 8003cce:	0a1b      	lsrs	r3, r3, #8
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	b2da      	uxtb	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cda:	69fa      	ldr	r2, [r7, #28]
 8003cdc:	69b9      	ldr	r1, [r7, #24]
 8003cde:	68f8      	ldr	r0, [r7, #12]
 8003ce0:	f000 f8ef 	bl	8003ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e012      	b.n	8003d14 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003cee:	893b      	ldrh	r3, [r7, #8]
 8003cf0:	b2da      	uxtb	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	2180      	movs	r1, #128	@ 0x80
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f884 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	80002000 	.word	0x80002000

08003d20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af02      	add	r7, sp, #8
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	4608      	mov	r0, r1
 8003d2a:	4611      	mov	r1, r2
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	4603      	mov	r3, r0
 8003d30:	817b      	strh	r3, [r7, #10]
 8003d32:	460b      	mov	r3, r1
 8003d34:	813b      	strh	r3, [r7, #8]
 8003d36:	4613      	mov	r3, r2
 8003d38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003d3a:	88fb      	ldrh	r3, [r7, #6]
 8003d3c:	b2da      	uxtb	r2, r3
 8003d3e:	8979      	ldrh	r1, [r7, #10]
 8003d40:	4b20      	ldr	r3, [pc, #128]	@ (8003dc4 <I2C_RequestMemoryRead+0xa4>)
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	2300      	movs	r3, #0
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fa26 	bl	8004198 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d4c:	69fa      	ldr	r2, [r7, #28]
 8003d4e:	69b9      	ldr	r1, [r7, #24]
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 f8b6 	bl	8003ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d001      	beq.n	8003d60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	e02c      	b.n	8003dba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d60:	88fb      	ldrh	r3, [r7, #6]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d105      	bne.n	8003d72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d66:	893b      	ldrh	r3, [r7, #8]
 8003d68:	b2da      	uxtb	r2, r3
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003d70:	e015      	b.n	8003d9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003d72:	893b      	ldrh	r3, [r7, #8]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	b2da      	uxtb	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d80:	69fa      	ldr	r2, [r7, #28]
 8003d82:	69b9      	ldr	r1, [r7, #24]
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f000 f89c 	bl	8003ec2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e012      	b.n	8003dba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d94:	893b      	ldrh	r3, [r7, #8]
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	2200      	movs	r2, #0
 8003da6:	2140      	movs	r1, #64	@ 0x40
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f831 	bl	8003e10 <I2C_WaitOnFlagUntilTimeout>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e000      	b.n	8003dba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003db8:	2300      	movs	r3, #0
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3710      	adds	r7, #16
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	80002000 	.word	0x80002000

08003dc8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	f003 0302 	and.w	r3, r3, #2
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d103      	bne.n	8003de6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	2200      	movs	r2, #0
 8003de4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	699b      	ldr	r3, [r3, #24]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d007      	beq.n	8003e04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699a      	ldr	r2, [r3, #24]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0201 	orr.w	r2, r2, #1
 8003e02:	619a      	str	r2, [r3, #24]
  }
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e20:	e03b      	b.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	6839      	ldr	r1, [r7, #0]
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 f8d6 	bl	8003fd8 <I2C_IsErrorOccurred>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e041      	b.n	8003eba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3c:	d02d      	beq.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3e:	f7fe fe6b 	bl	8002b18 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	1ad3      	subs	r3, r2, r3
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d302      	bcc.n	8003e54 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d122      	bne.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	699a      	ldr	r2, [r3, #24]
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	68ba      	ldr	r2, [r7, #8]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	bf0c      	ite	eq
 8003e64:	2301      	moveq	r3, #1
 8003e66:	2300      	movne	r3, #0
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	79fb      	ldrb	r3, [r7, #7]
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d113      	bne.n	8003e9a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e76:	f043 0220 	orr.w	r2, r3, #32
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2220      	movs	r2, #32
 8003e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e00f      	b.n	8003eba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	699a      	ldr	r2, [r3, #24]
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	bf0c      	ite	eq
 8003eaa:	2301      	moveq	r3, #1
 8003eac:	2300      	movne	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	461a      	mov	r2, r3
 8003eb2:	79fb      	ldrb	r3, [r7, #7]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d0b4      	beq.n	8003e22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}

08003ec2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ec2:	b580      	push	{r7, lr}
 8003ec4:	b084      	sub	sp, #16
 8003ec6:	af00      	add	r7, sp, #0
 8003ec8:	60f8      	str	r0, [r7, #12]
 8003eca:	60b9      	str	r1, [r7, #8]
 8003ecc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ece:	e033      	b.n	8003f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	68f8      	ldr	r0, [r7, #12]
 8003ed6:	f000 f87f 	bl	8003fd8 <I2C_IsErrorOccurred>
 8003eda:	4603      	mov	r3, r0
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d001      	beq.n	8003ee4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e031      	b.n	8003f48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eea:	d025      	beq.n	8003f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eec:	f7fe fe14 	bl	8002b18 <HAL_GetTick>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d302      	bcc.n	8003f02 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d11a      	bne.n	8003f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	f003 0302 	and.w	r3, r3, #2
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d013      	beq.n	8003f38 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f14:	f043 0220 	orr.w	r2, r3, #32
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2220      	movs	r2, #32
 8003f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f34:	2301      	movs	r3, #1
 8003f36:	e007      	b.n	8003f48 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d1c4      	bne.n	8003ed0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f5c:	e02f      	b.n	8003fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 f838 	bl	8003fd8 <I2C_IsErrorOccurred>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e02d      	b.n	8003fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f72:	f7fe fdd1 	bl	8002b18 <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d302      	bcc.n	8003f88 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d11a      	bne.n	8003fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d013      	beq.n	8003fbe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9a:	f043 0220 	orr.w	r2, r3, #32
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e007      	b.n	8003fce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	699b      	ldr	r3, [r3, #24]
 8003fc4:	f003 0320 	and.w	r3, r3, #32
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d1c8      	bne.n	8003f5e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b08a      	sub	sp, #40	@ 0x28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ffa:	69bb      	ldr	r3, [r7, #24]
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	2b00      	cmp	r3, #0
 8004002:	d068      	beq.n	80040d6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2210      	movs	r2, #16
 800400a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800400c:	e049      	b.n	80040a2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004014:	d045      	beq.n	80040a2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004016:	f7fe fd7f 	bl	8002b18 <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	429a      	cmp	r2, r3
 8004024:	d302      	bcc.n	800402c <I2C_IsErrorOccurred+0x54>
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d13a      	bne.n	80040a2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004036:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800403e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800404a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800404e:	d121      	bne.n	8004094 <I2C_IsErrorOccurred+0xbc>
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004056:	d01d      	beq.n	8004094 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004058:	7cfb      	ldrb	r3, [r7, #19]
 800405a:	2b20      	cmp	r3, #32
 800405c:	d01a      	beq.n	8004094 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800406c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800406e:	f7fe fd53 	bl	8002b18 <HAL_GetTick>
 8004072:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004074:	e00e      	b.n	8004094 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004076:	f7fe fd4f 	bl	8002b18 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b19      	cmp	r3, #25
 8004082:	d907      	bls.n	8004094 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004084:	6a3b      	ldr	r3, [r7, #32]
 8004086:	f043 0320 	orr.w	r3, r3, #32
 800408a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004092:	e006      	b.n	80040a2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b20      	cmp	r3, #32
 80040a0:	d1e9      	bne.n	8004076 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	699b      	ldr	r3, [r3, #24]
 80040a8:	f003 0320 	and.w	r3, r3, #32
 80040ac:	2b20      	cmp	r3, #32
 80040ae:	d003      	beq.n	80040b8 <I2C_IsErrorOccurred+0xe0>
 80040b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d0aa      	beq.n	800400e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80040b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d103      	bne.n	80040c8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2220      	movs	r2, #32
 80040c6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80040c8:	6a3b      	ldr	r3, [r7, #32]
 80040ca:	f043 0304 	orr.w	r3, r3, #4
 80040ce:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d00b      	beq.n	8004100 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80040e8:	6a3b      	ldr	r3, [r7, #32]
 80040ea:	f043 0301 	orr.w	r3, r3, #1
 80040ee:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80040f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004106:	2b00      	cmp	r3, #0
 8004108:	d00b      	beq.n	8004122 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800410a:	6a3b      	ldr	r3, [r7, #32]
 800410c:	f043 0308 	orr.w	r3, r3, #8
 8004110:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800411a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004128:	2b00      	cmp	r3, #0
 800412a:	d00b      	beq.n	8004144 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	f043 0302 	orr.w	r3, r3, #2
 8004132:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800413c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004144:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004148:	2b00      	cmp	r3, #0
 800414a:	d01c      	beq.n	8004186 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7ff fe3b 	bl	8003dc8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6859      	ldr	r1, [r3, #4]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <I2C_IsErrorOccurred+0x1bc>)
 800415e:	400b      	ands	r3, r1
 8004160:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004166:	6a3b      	ldr	r3, [r7, #32]
 8004168:	431a      	orrs	r2, r3
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2220      	movs	r2, #32
 8004172:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004186:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800418a:	4618      	mov	r0, r3
 800418c:	3728      	adds	r7, #40	@ 0x28
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	fe00e800 	.word	0xfe00e800

08004198 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	607b      	str	r3, [r7, #4]
 80041a2:	460b      	mov	r3, r1
 80041a4:	817b      	strh	r3, [r7, #10]
 80041a6:	4613      	mov	r3, r2
 80041a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041aa:	897b      	ldrh	r3, [r7, #10]
 80041ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041b0:	7a7b      	ldrb	r3, [r7, #9]
 80041b2:	041b      	lsls	r3, r3, #16
 80041b4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80041be:	6a3b      	ldr	r3, [r7, #32]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80041c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	0d5b      	lsrs	r3, r3, #21
 80041d2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80041d6:	4b08      	ldr	r3, [pc, #32]	@ (80041f8 <I2C_TransferConfig+0x60>)
 80041d8:	430b      	orrs	r3, r1
 80041da:	43db      	mvns	r3, r3
 80041dc:	ea02 0103 	and.w	r1, r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	430a      	orrs	r2, r1
 80041e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80041ea:	bf00      	nop
 80041ec:	371c      	adds	r7, #28
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	03ff63ff 	.word	0x03ff63ff

080041fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80041fc:	b480      	push	{r7}
 80041fe:	b083      	sub	sp, #12
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
 8004204:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b20      	cmp	r3, #32
 8004210:	d138      	bne.n	8004284 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800421c:	2302      	movs	r3, #2
 800421e:	e032      	b.n	8004286 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2224      	movs	r2, #36	@ 0x24
 800422c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0201 	bic.w	r2, r2, #1
 800423e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800424e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6819      	ldr	r1, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	683a      	ldr	r2, [r7, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2220      	movs	r2, #32
 8004274:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004280:	2300      	movs	r3, #0
 8004282:	e000      	b.n	8004286 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004284:	2302      	movs	r3, #2
  }
}
 8004286:	4618      	mov	r0, r3
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004292:	b480      	push	{r7}
 8004294:	b085      	sub	sp, #20
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
 800429a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b20      	cmp	r3, #32
 80042a6:	d139      	bne.n	800431c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d101      	bne.n	80042b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80042b2:	2302      	movs	r3, #2
 80042b4:	e033      	b.n	800431e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2201      	movs	r2, #1
 80042ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2224      	movs	r2, #36	@ 0x24
 80042c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80042e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	021b      	lsls	r3, r3, #8
 80042ea:	68fa      	ldr	r2, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2220      	movs	r2, #32
 800430c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004318:	2300      	movs	r3, #0
 800431a:	e000      	b.n	800431e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800431c:	2302      	movs	r3, #2
  }
}
 800431e:	4618      	mov	r0, r3
 8004320:	3714      	adds	r7, #20
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
	...

0800432c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004330:	4b05      	ldr	r3, [pc, #20]	@ (8004348 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a04      	ldr	r2, [pc, #16]	@ (8004348 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800433a:	6013      	str	r3, [r2, #0]
}
 800433c:	bf00      	nop
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr
 8004346:	bf00      	nop
 8004348:	40007000 	.word	0x40007000

0800434c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b082      	sub	sp, #8
 8004350:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004352:	2300      	movs	r3, #0
 8004354:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004356:	4b23      	ldr	r3, [pc, #140]	@ (80043e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435a:	4a22      	ldr	r2, [pc, #136]	@ (80043e4 <HAL_PWREx_EnableOverDrive+0x98>)
 800435c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004360:	6413      	str	r3, [r2, #64]	@ 0x40
 8004362:	4b20      	ldr	r3, [pc, #128]	@ (80043e4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004366:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800436e:	4b1e      	ldr	r3, [pc, #120]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a1d      	ldr	r2, [pc, #116]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004378:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800437a:	f7fe fbcd 	bl	8002b18 <HAL_GetTick>
 800437e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004380:	e009      	b.n	8004396 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004382:	f7fe fbc9 	bl	8002b18 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004390:	d901      	bls.n	8004396 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e022      	b.n	80043dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004396:	4b14      	ldr	r3, [pc, #80]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800439e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a2:	d1ee      	bne.n	8004382 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80043a4:	4b10      	ldr	r3, [pc, #64]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a0f      	ldr	r2, [pc, #60]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ae:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80043b0:	f7fe fbb2 	bl	8002b18 <HAL_GetTick>
 80043b4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043b6:	e009      	b.n	80043cc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80043b8:	f7fe fbae 	bl	8002b18 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043c6:	d901      	bls.n	80043cc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e007      	b.n	80043dc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043d8:	d1ee      	bne.n	80043b8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3708      	adds	r7, #8
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40007000 	.word	0x40007000

080043ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80043f4:	2300      	movs	r3, #0
 80043f6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d101      	bne.n	8004402 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e29b      	b.n	800493a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 8087 	beq.w	800451e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004410:	4b96      	ldr	r3, [pc, #600]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 030c 	and.w	r3, r3, #12
 8004418:	2b04      	cmp	r3, #4
 800441a:	d00c      	beq.n	8004436 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800441c:	4b93      	ldr	r3, [pc, #588]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 030c 	and.w	r3, r3, #12
 8004424:	2b08      	cmp	r3, #8
 8004426:	d112      	bne.n	800444e <HAL_RCC_OscConfig+0x62>
 8004428:	4b90      	ldr	r3, [pc, #576]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004430:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004434:	d10b      	bne.n	800444e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004436:	4b8d      	ldr	r3, [pc, #564]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d06c      	beq.n	800451c <HAL_RCC_OscConfig+0x130>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d168      	bne.n	800451c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e275      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	685b      	ldr	r3, [r3, #4]
 8004452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004456:	d106      	bne.n	8004466 <HAL_RCC_OscConfig+0x7a>
 8004458:	4b84      	ldr	r3, [pc, #528]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a83      	ldr	r2, [pc, #524]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800445e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004462:	6013      	str	r3, [r2, #0]
 8004464:	e02e      	b.n	80044c4 <HAL_RCC_OscConfig+0xd8>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10c      	bne.n	8004488 <HAL_RCC_OscConfig+0x9c>
 800446e:	4b7f      	ldr	r3, [pc, #508]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7e      	ldr	r2, [pc, #504]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	4b7c      	ldr	r3, [pc, #496]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a7b      	ldr	r2, [pc, #492]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004480:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004484:	6013      	str	r3, [r2, #0]
 8004486:	e01d      	b.n	80044c4 <HAL_RCC_OscConfig+0xd8>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004490:	d10c      	bne.n	80044ac <HAL_RCC_OscConfig+0xc0>
 8004492:	4b76      	ldr	r3, [pc, #472]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a75      	ldr	r2, [pc, #468]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004498:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	4b73      	ldr	r3, [pc, #460]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4a72      	ldr	r2, [pc, #456]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044a8:	6013      	str	r3, [r2, #0]
 80044aa:	e00b      	b.n	80044c4 <HAL_RCC_OscConfig+0xd8>
 80044ac:	4b6f      	ldr	r3, [pc, #444]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6e      	ldr	r2, [pc, #440]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	4b6c      	ldr	r3, [pc, #432]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a6b      	ldr	r2, [pc, #428]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d013      	beq.n	80044f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044cc:	f7fe fb24 	bl	8002b18 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044d2:	e008      	b.n	80044e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044d4:	f7fe fb20 	bl	8002b18 <HAL_GetTick>
 80044d8:	4602      	mov	r2, r0
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	1ad3      	subs	r3, r2, r3
 80044de:	2b64      	cmp	r3, #100	@ 0x64
 80044e0:	d901      	bls.n	80044e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e229      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e6:	4b61      	ldr	r3, [pc, #388]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f0      	beq.n	80044d4 <HAL_RCC_OscConfig+0xe8>
 80044f2:	e014      	b.n	800451e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f4:	f7fe fb10 	bl	8002b18 <HAL_GetTick>
 80044f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044fa:	e008      	b.n	800450e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044fc:	f7fe fb0c 	bl	8002b18 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b64      	cmp	r3, #100	@ 0x64
 8004508:	d901      	bls.n	800450e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e215      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800450e:	4b57      	ldr	r3, [pc, #348]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <HAL_RCC_OscConfig+0x110>
 800451a:	e000      	b.n	800451e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800451c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0302 	and.w	r3, r3, #2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d069      	beq.n	80045fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800452a:	4b50      	ldr	r3, [pc, #320]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00b      	beq.n	800454e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004536:	4b4d      	ldr	r3, [pc, #308]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 030c 	and.w	r3, r3, #12
 800453e:	2b08      	cmp	r3, #8
 8004540:	d11c      	bne.n	800457c <HAL_RCC_OscConfig+0x190>
 8004542:	4b4a      	ldr	r3, [pc, #296]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d116      	bne.n	800457c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800454e:	4b47      	ldr	r3, [pc, #284]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d005      	beq.n	8004566 <HAL_RCC_OscConfig+0x17a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	68db      	ldr	r3, [r3, #12]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d001      	beq.n	8004566 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e1e9      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004566:	4b41      	ldr	r3, [pc, #260]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	493d      	ldr	r1, [pc, #244]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004576:	4313      	orrs	r3, r2
 8004578:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800457a:	e040      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d023      	beq.n	80045cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004584:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a38      	ldr	r2, [pc, #224]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800458a:	f043 0301 	orr.w	r3, r3, #1
 800458e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004590:	f7fe fac2 	bl	8002b18 <HAL_GetTick>
 8004594:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004598:	f7fe fabe 	bl	8002b18 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e1c7      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045aa:	4b30      	ldr	r3, [pc, #192]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b6:	4b2d      	ldr	r3, [pc, #180]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	4929      	ldr	r1, [pc, #164]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	600b      	str	r3, [r1, #0]
 80045ca:	e018      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045cc:	4b27      	ldr	r3, [pc, #156]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a26      	ldr	r2, [pc, #152]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045d2:	f023 0301 	bic.w	r3, r3, #1
 80045d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fe fa9e 	bl	8002b18 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045e0:	f7fe fa9a 	bl	8002b18 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e1a3      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f2:	4b1e      	ldr	r3, [pc, #120]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	2b00      	cmp	r3, #0
 8004608:	d038      	beq.n	800467c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d019      	beq.n	8004646 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004612:	4b16      	ldr	r3, [pc, #88]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004616:	4a15      	ldr	r2, [pc, #84]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004618:	f043 0301 	orr.w	r3, r3, #1
 800461c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461e:	f7fe fa7b 	bl	8002b18 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004626:	f7fe fa77 	bl	8002b18 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e180      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004638:	4b0c      	ldr	r3, [pc, #48]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800463a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800463c:	f003 0302 	and.w	r3, r3, #2
 8004640:	2b00      	cmp	r3, #0
 8004642:	d0f0      	beq.n	8004626 <HAL_RCC_OscConfig+0x23a>
 8004644:	e01a      	b.n	800467c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004646:	4b09      	ldr	r3, [pc, #36]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 8004648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800464a:	4a08      	ldr	r2, [pc, #32]	@ (800466c <HAL_RCC_OscConfig+0x280>)
 800464c:	f023 0301 	bic.w	r3, r3, #1
 8004650:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004652:	f7fe fa61 	bl	8002b18 <HAL_GetTick>
 8004656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004658:	e00a      	b.n	8004670 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800465a:	f7fe fa5d 	bl	8002b18 <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	2b02      	cmp	r3, #2
 8004666:	d903      	bls.n	8004670 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004668:	2303      	movs	r3, #3
 800466a:	e166      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
 800466c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004670:	4b92      	ldr	r3, [pc, #584]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004672:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1ee      	bne.n	800465a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f003 0304 	and.w	r3, r3, #4
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 80a4 	beq.w	80047d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468a:	4b8c      	ldr	r3, [pc, #560]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10d      	bne.n	80046b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004696:	4b89      	ldr	r3, [pc, #548]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	4a88      	ldr	r2, [pc, #544]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800469c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80046a2:	4b86      	ldr	r3, [pc, #536]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046aa:	60bb      	str	r3, [r7, #8]
 80046ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046ae:	2301      	movs	r3, #1
 80046b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046b2:	4b83      	ldr	r3, [pc, #524]	@ (80048c0 <HAL_RCC_OscConfig+0x4d4>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d118      	bne.n	80046f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80046be:	4b80      	ldr	r3, [pc, #512]	@ (80048c0 <HAL_RCC_OscConfig+0x4d4>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a7f      	ldr	r2, [pc, #508]	@ (80048c0 <HAL_RCC_OscConfig+0x4d4>)
 80046c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ca:	f7fe fa25 	bl	8002b18 <HAL_GetTick>
 80046ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046d0:	e008      	b.n	80046e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d2:	f7fe fa21 	bl	8002b18 <HAL_GetTick>
 80046d6:	4602      	mov	r2, r0
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	2b64      	cmp	r3, #100	@ 0x64
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e12a      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046e4:	4b76      	ldr	r3, [pc, #472]	@ (80048c0 <HAL_RCC_OscConfig+0x4d4>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0f0      	beq.n	80046d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d106      	bne.n	8004706 <HAL_RCC_OscConfig+0x31a>
 80046f8:	4b70      	ldr	r3, [pc, #448]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80046fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fc:	4a6f      	ldr	r2, [pc, #444]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80046fe:	f043 0301 	orr.w	r3, r3, #1
 8004702:	6713      	str	r3, [r2, #112]	@ 0x70
 8004704:	e02d      	b.n	8004762 <HAL_RCC_OscConfig+0x376>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10c      	bne.n	8004728 <HAL_RCC_OscConfig+0x33c>
 800470e:	4b6b      	ldr	r3, [pc, #428]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004710:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004712:	4a6a      	ldr	r2, [pc, #424]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004714:	f023 0301 	bic.w	r3, r3, #1
 8004718:	6713      	str	r3, [r2, #112]	@ 0x70
 800471a:	4b68      	ldr	r3, [pc, #416]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800471c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800471e:	4a67      	ldr	r2, [pc, #412]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004720:	f023 0304 	bic.w	r3, r3, #4
 8004724:	6713      	str	r3, [r2, #112]	@ 0x70
 8004726:	e01c      	b.n	8004762 <HAL_RCC_OscConfig+0x376>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	2b05      	cmp	r3, #5
 800472e:	d10c      	bne.n	800474a <HAL_RCC_OscConfig+0x35e>
 8004730:	4b62      	ldr	r3, [pc, #392]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004734:	4a61      	ldr	r2, [pc, #388]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004736:	f043 0304 	orr.w	r3, r3, #4
 800473a:	6713      	str	r3, [r2, #112]	@ 0x70
 800473c:	4b5f      	ldr	r3, [pc, #380]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800473e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004740:	4a5e      	ldr	r2, [pc, #376]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004742:	f043 0301 	orr.w	r3, r3, #1
 8004746:	6713      	str	r3, [r2, #112]	@ 0x70
 8004748:	e00b      	b.n	8004762 <HAL_RCC_OscConfig+0x376>
 800474a:	4b5c      	ldr	r3, [pc, #368]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800474c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800474e:	4a5b      	ldr	r2, [pc, #364]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004750:	f023 0301 	bic.w	r3, r3, #1
 8004754:	6713      	str	r3, [r2, #112]	@ 0x70
 8004756:	4b59      	ldr	r3, [pc, #356]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800475a:	4a58      	ldr	r2, [pc, #352]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800475c:	f023 0304 	bic.w	r3, r3, #4
 8004760:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d015      	beq.n	8004796 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800476a:	f7fe f9d5 	bl	8002b18 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004770:	e00a      	b.n	8004788 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004772:	f7fe f9d1 	bl	8002b18 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004780:	4293      	cmp	r3, r2
 8004782:	d901      	bls.n	8004788 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e0d8      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004788:	4b4c      	ldr	r3, [pc, #304]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800478a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b00      	cmp	r3, #0
 8004792:	d0ee      	beq.n	8004772 <HAL_RCC_OscConfig+0x386>
 8004794:	e014      	b.n	80047c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004796:	f7fe f9bf 	bl	8002b18 <HAL_GetTick>
 800479a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800479c:	e00a      	b.n	80047b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800479e:	f7fe f9bb 	bl	8002b18 <HAL_GetTick>
 80047a2:	4602      	mov	r2, r0
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e0c2      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047b4:	4b41      	ldr	r3, [pc, #260]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d1ee      	bne.n	800479e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047c0:	7dfb      	ldrb	r3, [r7, #23]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d105      	bne.n	80047d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047c6:	4b3d      	ldr	r3, [pc, #244]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ca:	4a3c      	ldr	r2, [pc, #240]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	699b      	ldr	r3, [r3, #24]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 80ae 	beq.w	8004938 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047dc:	4b37      	ldr	r3, [pc, #220]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f003 030c 	and.w	r3, r3, #12
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d06d      	beq.n	80048c4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	699b      	ldr	r3, [r3, #24]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d14b      	bne.n	8004888 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047f0:	4b32      	ldr	r3, [pc, #200]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a31      	ldr	r2, [pc, #196]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80047f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047fc:	f7fe f98c 	bl	8002b18 <HAL_GetTick>
 8004800:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004802:	e008      	b.n	8004816 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004804:	f7fe f988 	bl	8002b18 <HAL_GetTick>
 8004808:	4602      	mov	r2, r0
 800480a:	693b      	ldr	r3, [r7, #16]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	2b02      	cmp	r3, #2
 8004810:	d901      	bls.n	8004816 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004812:	2303      	movs	r3, #3
 8004814:	e091      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004816:	4b29      	ldr	r3, [pc, #164]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1f0      	bne.n	8004804 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	69da      	ldr	r2, [r3, #28]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004830:	019b      	lsls	r3, r3, #6
 8004832:	431a      	orrs	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004838:	085b      	lsrs	r3, r3, #1
 800483a:	3b01      	subs	r3, #1
 800483c:	041b      	lsls	r3, r3, #16
 800483e:	431a      	orrs	r2, r3
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004844:	061b      	lsls	r3, r3, #24
 8004846:	431a      	orrs	r2, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484c:	071b      	lsls	r3, r3, #28
 800484e:	491b      	ldr	r1, [pc, #108]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004850:	4313      	orrs	r3, r2
 8004852:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004854:	4b19      	ldr	r3, [pc, #100]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a18      	ldr	r2, [pc, #96]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800485a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800485e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004860:	f7fe f95a 	bl	8002b18 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004868:	f7fe f956 	bl	8002b18 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e05f      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800487a:	4b10      	ldr	r3, [pc, #64]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0f0      	beq.n	8004868 <HAL_RCC_OscConfig+0x47c>
 8004886:	e057      	b.n	8004938 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004888:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a0b      	ldr	r2, [pc, #44]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 800488e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004892:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004894:	f7fe f940 	bl	8002b18 <HAL_GetTick>
 8004898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800489a:	e008      	b.n	80048ae <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489c:	f7fe f93c 	bl	8002b18 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e045      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048ae:	4b03      	ldr	r3, [pc, #12]	@ (80048bc <HAL_RCC_OscConfig+0x4d0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1f0      	bne.n	800489c <HAL_RCC_OscConfig+0x4b0>
 80048ba:	e03d      	b.n	8004938 <HAL_RCC_OscConfig+0x54c>
 80048bc:	40023800 	.word	0x40023800
 80048c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80048c4:	4b1f      	ldr	r3, [pc, #124]	@ (8004944 <HAL_RCC_OscConfig+0x558>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d030      	beq.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048dc:	429a      	cmp	r2, r3
 80048de:	d129      	bne.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ea:	429a      	cmp	r2, r3
 80048ec:	d122      	bne.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80048ee:	68fa      	ldr	r2, [r7, #12]
 80048f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048f4:	4013      	ands	r3, r2
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048fa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d119      	bne.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800490a:	085b      	lsrs	r3, r3, #1
 800490c:	3b01      	subs	r3, #1
 800490e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d10f      	bne.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800491e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004920:	429a      	cmp	r2, r3
 8004922:	d107      	bne.n	8004934 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004930:	429a      	cmp	r2, r3
 8004932:	d001      	beq.n	8004938 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3718      	adds	r7, #24
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	40023800 	.word	0x40023800

08004948 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004952:	2300      	movs	r3, #0
 8004954:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e0d0      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004960:	4b6a      	ldr	r3, [pc, #424]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 030f 	and.w	r3, r3, #15
 8004968:	683a      	ldr	r2, [r7, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d910      	bls.n	8004990 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800496e:	4b67      	ldr	r3, [pc, #412]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f023 020f 	bic.w	r2, r3, #15
 8004976:	4965      	ldr	r1, [pc, #404]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	4313      	orrs	r3, r2
 800497c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497e:	4b63      	ldr	r3, [pc, #396]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	429a      	cmp	r2, r3
 800498a:	d001      	beq.n	8004990 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e0b8      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d020      	beq.n	80049de <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049a8:	4b59      	ldr	r3, [pc, #356]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4a58      	ldr	r2, [pc, #352]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049c0:	4b53      	ldr	r3, [pc, #332]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4a52      	ldr	r2, [pc, #328]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049ca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049cc:	4b50      	ldr	r3, [pc, #320]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	494d      	ldr	r1, [pc, #308]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d040      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049f2:	4b47      	ldr	r3, [pc, #284]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d115      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e07f      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d107      	bne.n	8004a1a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a0a:	4b41      	ldr	r3, [pc, #260]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d109      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e073      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a1a:	4b3d      	ldr	r3, [pc, #244]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e06b      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a2a:	4b39      	ldr	r3, [pc, #228]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f023 0203 	bic.w	r2, r3, #3
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	4936      	ldr	r1, [pc, #216]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a3c:	f7fe f86c 	bl	8002b18 <HAL_GetTick>
 8004a40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a42:	e00a      	b.n	8004a5a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a44:	f7fe f868 	bl	8002b18 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e053      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a5a:	4b2d      	ldr	r3, [pc, #180]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f003 020c 	and.w	r2, r3, #12
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d1eb      	bne.n	8004a44 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a6c:	4b27      	ldr	r3, [pc, #156]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	683a      	ldr	r2, [r7, #0]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d210      	bcs.n	8004a9c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a7a:	4b24      	ldr	r3, [pc, #144]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f023 020f 	bic.w	r2, r3, #15
 8004a82:	4922      	ldr	r1, [pc, #136]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a8a:	4b20      	ldr	r3, [pc, #128]	@ (8004b0c <HAL_RCC_ClockConfig+0x1c4>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d001      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e032      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0304 	and.w	r3, r3, #4
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d008      	beq.n	8004aba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa8:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	4916      	ldr	r1, [pc, #88]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0308 	and.w	r3, r3, #8
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ac6:	4b12      	ldr	r3, [pc, #72]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	490e      	ldr	r1, [pc, #56]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ada:	f000 f821 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b10 <HAL_RCC_ClockConfig+0x1c8>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	490a      	ldr	r1, [pc, #40]	@ (8004b14 <HAL_RCC_ClockConfig+0x1cc>)
 8004aec:	5ccb      	ldrb	r3, [r1, r3]
 8004aee:	fa22 f303 	lsr.w	r3, r2, r3
 8004af2:	4a09      	ldr	r2, [pc, #36]	@ (8004b18 <HAL_RCC_ClockConfig+0x1d0>)
 8004af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004af6:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <HAL_RCC_ClockConfig+0x1d4>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7fd ffc8 	bl	8002a90 <HAL_InitTick>

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40023c00 	.word	0x40023c00
 8004b10:	40023800 	.word	0x40023800
 8004b14:	0800a1c0 	.word	0x0800a1c0
 8004b18:	20000000 	.word	0x20000000
 8004b1c:	20000004 	.word	0x20000004

08004b20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b24:	b094      	sub	sp, #80	@ 0x50
 8004b26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b30:	2300      	movs	r3, #0
 8004b32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004b34:	2300      	movs	r3, #0
 8004b36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b38:	4b79      	ldr	r3, [pc, #484]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 030c 	and.w	r3, r3, #12
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d00d      	beq.n	8004b60 <HAL_RCC_GetSysClockFreq+0x40>
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	f200 80e1 	bhi.w	8004d0c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d002      	beq.n	8004b54 <HAL_RCC_GetSysClockFreq+0x34>
 8004b4e:	2b04      	cmp	r3, #4
 8004b50:	d003      	beq.n	8004b5a <HAL_RCC_GetSysClockFreq+0x3a>
 8004b52:	e0db      	b.n	8004d0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b54:	4b73      	ldr	r3, [pc, #460]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b58:	e0db      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b5a:	4b73      	ldr	r3, [pc, #460]	@ (8004d28 <HAL_RCC_GetSysClockFreq+0x208>)
 8004b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004b5e:	e0d8      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b60:	4b6f      	ldr	r3, [pc, #444]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b68:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d063      	beq.n	8004c3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b76:	4b6a      	ldr	r3, [pc, #424]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	099b      	lsrs	r3, r3, #6
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b88:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b92:	4622      	mov	r2, r4
 8004b94:	462b      	mov	r3, r5
 8004b96:	f04f 0000 	mov.w	r0, #0
 8004b9a:	f04f 0100 	mov.w	r1, #0
 8004b9e:	0159      	lsls	r1, r3, #5
 8004ba0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004ba4:	0150      	lsls	r0, r2, #5
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4621      	mov	r1, r4
 8004bac:	1a51      	subs	r1, r2, r1
 8004bae:	6139      	str	r1, [r7, #16]
 8004bb0:	4629      	mov	r1, r5
 8004bb2:	eb63 0301 	sbc.w	r3, r3, r1
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004bc4:	4659      	mov	r1, fp
 8004bc6:	018b      	lsls	r3, r1, #6
 8004bc8:	4651      	mov	r1, sl
 8004bca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004bce:	4651      	mov	r1, sl
 8004bd0:	018a      	lsls	r2, r1, #6
 8004bd2:	4651      	mov	r1, sl
 8004bd4:	ebb2 0801 	subs.w	r8, r2, r1
 8004bd8:	4659      	mov	r1, fp
 8004bda:	eb63 0901 	sbc.w	r9, r3, r1
 8004bde:	f04f 0200 	mov.w	r2, #0
 8004be2:	f04f 0300 	mov.w	r3, #0
 8004be6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bf2:	4690      	mov	r8, r2
 8004bf4:	4699      	mov	r9, r3
 8004bf6:	4623      	mov	r3, r4
 8004bf8:	eb18 0303 	adds.w	r3, r8, r3
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	462b      	mov	r3, r5
 8004c00:	eb49 0303 	adc.w	r3, r9, r3
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	f04f 0300 	mov.w	r3, #0
 8004c0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004c12:	4629      	mov	r1, r5
 8004c14:	024b      	lsls	r3, r1, #9
 8004c16:	4621      	mov	r1, r4
 8004c18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004c1c:	4621      	mov	r1, r4
 8004c1e:	024a      	lsls	r2, r1, #9
 8004c20:	4610      	mov	r0, r2
 8004c22:	4619      	mov	r1, r3
 8004c24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c26:	2200      	movs	r2, #0
 8004c28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c30:	f7fb fd12 	bl	8000658 <__aeabi_uldivmod>
 8004c34:	4602      	mov	r2, r0
 8004c36:	460b      	mov	r3, r1
 8004c38:	4613      	mov	r3, r2
 8004c3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c3c:	e058      	b.n	8004cf0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c3e:	4b38      	ldr	r3, [pc, #224]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	099b      	lsrs	r3, r3, #6
 8004c44:	2200      	movs	r2, #0
 8004c46:	4618      	mov	r0, r3
 8004c48:	4611      	mov	r1, r2
 8004c4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c4e:	623b      	str	r3, [r7, #32]
 8004c50:	2300      	movs	r3, #0
 8004c52:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004c58:	4642      	mov	r2, r8
 8004c5a:	464b      	mov	r3, r9
 8004c5c:	f04f 0000 	mov.w	r0, #0
 8004c60:	f04f 0100 	mov.w	r1, #0
 8004c64:	0159      	lsls	r1, r3, #5
 8004c66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c6a:	0150      	lsls	r0, r2, #5
 8004c6c:	4602      	mov	r2, r0
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4641      	mov	r1, r8
 8004c72:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c76:	4649      	mov	r1, r9
 8004c78:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c90:	ebb2 040a 	subs.w	r4, r2, sl
 8004c94:	eb63 050b 	sbc.w	r5, r3, fp
 8004c98:	f04f 0200 	mov.w	r2, #0
 8004c9c:	f04f 0300 	mov.w	r3, #0
 8004ca0:	00eb      	lsls	r3, r5, #3
 8004ca2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ca6:	00e2      	lsls	r2, r4, #3
 8004ca8:	4614      	mov	r4, r2
 8004caa:	461d      	mov	r5, r3
 8004cac:	4643      	mov	r3, r8
 8004cae:	18e3      	adds	r3, r4, r3
 8004cb0:	603b      	str	r3, [r7, #0]
 8004cb2:	464b      	mov	r3, r9
 8004cb4:	eb45 0303 	adc.w	r3, r5, r3
 8004cb8:	607b      	str	r3, [r7, #4]
 8004cba:	f04f 0200 	mov.w	r2, #0
 8004cbe:	f04f 0300 	mov.w	r3, #0
 8004cc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cc6:	4629      	mov	r1, r5
 8004cc8:	028b      	lsls	r3, r1, #10
 8004cca:	4621      	mov	r1, r4
 8004ccc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cd0:	4621      	mov	r1, r4
 8004cd2:	028a      	lsls	r2, r1, #10
 8004cd4:	4610      	mov	r0, r2
 8004cd6:	4619      	mov	r1, r3
 8004cd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cda:	2200      	movs	r2, #0
 8004cdc:	61bb      	str	r3, [r7, #24]
 8004cde:	61fa      	str	r2, [r7, #28]
 8004ce0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ce4:	f7fb fcb8 	bl	8000658 <__aeabi_uldivmod>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	460b      	mov	r3, r1
 8004cec:	4613      	mov	r3, r2
 8004cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	0c1b      	lsrs	r3, r3, #16
 8004cf6:	f003 0303 	and.w	r3, r3, #3
 8004cfa:	3301      	adds	r3, #1
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004d00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d0a:	e002      	b.n	8004d12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d0c:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004d10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	3750      	adds	r7, #80	@ 0x50
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d1e:	bf00      	nop
 8004d20:	40023800 	.word	0x40023800
 8004d24:	00f42400 	.word	0x00f42400
 8004d28:	007a1200 	.word	0x007a1200

08004d2c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d30:	4b03      	ldr	r3, [pc, #12]	@ (8004d40 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d32:	681b      	ldr	r3, [r3, #0]
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
 8004d3e:	bf00      	nop
 8004d40:	20000000 	.word	0x20000000

08004d44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d48:	f7ff fff0 	bl	8004d2c <HAL_RCC_GetHCLKFreq>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	4b05      	ldr	r3, [pc, #20]	@ (8004d64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	0a9b      	lsrs	r3, r3, #10
 8004d54:	f003 0307 	and.w	r3, r3, #7
 8004d58:	4903      	ldr	r1, [pc, #12]	@ (8004d68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d5a:	5ccb      	ldrb	r3, [r1, r3]
 8004d5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	bd80      	pop	{r7, pc}
 8004d64:	40023800 	.word	0x40023800
 8004d68:	0800a1d0 	.word	0x0800a1d0

08004d6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d70:	f7ff ffdc 	bl	8004d2c <HAL_RCC_GetHCLKFreq>
 8004d74:	4602      	mov	r2, r0
 8004d76:	4b05      	ldr	r3, [pc, #20]	@ (8004d8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	0b5b      	lsrs	r3, r3, #13
 8004d7c:	f003 0307 	and.w	r3, r3, #7
 8004d80:	4903      	ldr	r1, [pc, #12]	@ (8004d90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d82:	5ccb      	ldrb	r3, [r1, r3]
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	40023800 	.word	0x40023800
 8004d90:	0800a1d0 	.word	0x0800a1d0

08004d94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b088      	sub	sp, #32
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004da0:	2300      	movs	r3, #0
 8004da2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004da4:	2300      	movs	r3, #0
 8004da6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004dac:	2300      	movs	r3, #0
 8004dae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0301 	and.w	r3, r3, #1
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d012      	beq.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004dbc:	4b69      	ldr	r3, [pc, #420]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	4a68      	ldr	r2, [pc, #416]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dc2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004dc6:	6093      	str	r3, [r2, #8]
 8004dc8:	4b66      	ldr	r3, [pc, #408]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dca:	689a      	ldr	r2, [r3, #8]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd0:	4964      	ldr	r1, [pc, #400]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004dde:	2301      	movs	r3, #1
 8004de0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d017      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004dee:	4b5d      	ldr	r3, [pc, #372]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004df4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dfc:	4959      	ldr	r1, [pc, #356]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e08:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e0c:	d101      	bne.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d101      	bne.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d017      	beq.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e30:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e38:	494a      	ldr	r1, [pc, #296]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e44:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e48:	d101      	bne.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004e56:	2301      	movs	r3, #1
 8004e58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d001      	beq.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004e66:	2301      	movs	r3, #1
 8004e68:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0320 	and.w	r3, r3, #32
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	f000 808b 	beq.w	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e78:	4b3a      	ldr	r3, [pc, #232]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	4a39      	ldr	r2, [pc, #228]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e82:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e84:	4b37      	ldr	r3, [pc, #220]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8c:	60bb      	str	r3, [r7, #8]
 8004e8e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e90:	4b35      	ldr	r3, [pc, #212]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a34      	ldr	r2, [pc, #208]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004e96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e9c:	f7fd fe3c 	bl	8002b18 <HAL_GetTick>
 8004ea0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004ea2:	e008      	b.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ea4:	f7fd fe38 	bl	8002b18 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	2b64      	cmp	r3, #100	@ 0x64
 8004eb0:	d901      	bls.n	8004eb6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e38f      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004eb6:	4b2c      	ldr	r3, [pc, #176]	@ (8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d0f0      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ec2:	4b28      	ldr	r3, [pc, #160]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ec6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d035      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d02e      	beq.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ee0:	4b20      	ldr	r3, [pc, #128]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ee8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004eea:	4b1e      	ldr	r3, [pc, #120]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004eee:	4a1d      	ldr	r2, [pc, #116]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ef4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004efa:	4a1a      	ldr	r2, [pc, #104]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004efc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f00:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004f02:	4a18      	ldr	r2, [pc, #96]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f08:	4b16      	ldr	r3, [pc, #88]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d114      	bne.n	8004f3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f14:	f7fd fe00 	bl	8002b18 <HAL_GetTick>
 8004f18:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f1a:	e00a      	b.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f1c:	f7fd fdfc 	bl	8002b18 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e351      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f32:	4b0c      	ldr	r3, [pc, #48]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0ee      	beq.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f4a:	d111      	bne.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004f4c:	4b05      	ldr	r3, [pc, #20]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004f58:	4b04      	ldr	r3, [pc, #16]	@ (8004f6c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004f5a:	400b      	ands	r3, r1
 8004f5c:	4901      	ldr	r1, [pc, #4]	@ (8004f64 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	608b      	str	r3, [r1, #8]
 8004f62:	e00b      	b.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004f64:	40023800 	.word	0x40023800
 8004f68:	40007000 	.word	0x40007000
 8004f6c:	0ffffcff 	.word	0x0ffffcff
 8004f70:	4bac      	ldr	r3, [pc, #688]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	4aab      	ldr	r2, [pc, #684]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f76:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004f7a:	6093      	str	r3, [r2, #8]
 8004f7c:	4ba9      	ldr	r3, [pc, #676]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f7e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f88:	49a6      	ldr	r1, [pc, #664]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f8a:	4313      	orrs	r3, r2
 8004f8c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f003 0310 	and.w	r3, r3, #16
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d010      	beq.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f9a:	4ba2      	ldr	r3, [pc, #648]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fa0:	4aa0      	ldr	r2, [pc, #640]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fa6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004faa:	4b9e      	ldr	r3, [pc, #632]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fac:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb4:	499b      	ldr	r1, [pc, #620]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00a      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004fc8:	4b96      	ldr	r3, [pc, #600]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fd6:	4993      	ldr	r1, [pc, #588]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d00a      	beq.n	8005000 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004fea:	4b8e      	ldr	r3, [pc, #568]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ff0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ff8:	498a      	ldr	r1, [pc, #552]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800500c:	4b85      	ldr	r3, [pc, #532]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800500e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005012:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800501a:	4982      	ldr	r1, [pc, #520]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501c:	4313      	orrs	r3, r2
 800501e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800502e:	4b7d      	ldr	r3, [pc, #500]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005034:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503c:	4979      	ldr	r1, [pc, #484]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800503e:	4313      	orrs	r3, r2
 8005040:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00a      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005050:	4b74      	ldr	r3, [pc, #464]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005052:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005056:	f023 0203 	bic.w	r2, r3, #3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800505e:	4971      	ldr	r1, [pc, #452]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005060:	4313      	orrs	r3, r2
 8005062:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005072:	4b6c      	ldr	r3, [pc, #432]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005078:	f023 020c 	bic.w	r2, r3, #12
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005080:	4968      	ldr	r1, [pc, #416]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005082:	4313      	orrs	r3, r2
 8005084:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00a      	beq.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005094:	4b63      	ldr	r3, [pc, #396]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050a2:	4960      	ldr	r1, [pc, #384]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80050b6:	4b5b      	ldr	r3, [pc, #364]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050bc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c4:	4957      	ldr	r1, [pc, #348]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c6:	4313      	orrs	r3, r2
 80050c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d00a      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80050d8:	4b52      	ldr	r3, [pc, #328]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e6:	494f      	ldr	r1, [pc, #316]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00a      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80050fa:	4b4a      	ldr	r3, [pc, #296]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005100:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005108:	4946      	ldr	r1, [pc, #280]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800510a:	4313      	orrs	r3, r2
 800510c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800511c:	4b41      	ldr	r3, [pc, #260]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800511e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005122:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800512a:	493e      	ldr	r1, [pc, #248]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512c:	4313      	orrs	r3, r2
 800512e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800513e:	4b39      	ldr	r3, [pc, #228]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005144:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800514c:	4935      	ldr	r1, [pc, #212]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800514e:	4313      	orrs	r3, r2
 8005150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005160:	4b30      	ldr	r3, [pc, #192]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005166:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800516e:	492d      	ldr	r1, [pc, #180]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800517e:	2b00      	cmp	r3, #0
 8005180:	d011      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005182:	4b28      	ldr	r3, [pc, #160]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005184:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005188:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005190:	4924      	ldr	r1, [pc, #144]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005192:	4313      	orrs	r3, r2
 8005194:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800519c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051a0:	d101      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80051a2:	2301      	movs	r3, #1
 80051a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0308 	and.w	r3, r3, #8
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d001      	beq.n	80051b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80051b2:	2301      	movs	r3, #1
 80051b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80051c2:	4b18      	ldr	r3, [pc, #96]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051d0:	4914      	ldr	r1, [pc, #80]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00b      	beq.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80051e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051ea:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051f4:	490b      	ldr	r1, [pc, #44]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00f      	beq.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005208:	4b06      	ldr	r3, [pc, #24]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800520a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800520e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005218:	4902      	ldr	r1, [pc, #8]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800521a:	4313      	orrs	r3, r2
 800521c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005220:	e002      	b.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8005222:	bf00      	nop
 8005224:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00b      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005234:	4b8a      	ldr	r3, [pc, #552]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005236:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800523a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005244:	4986      	ldr	r1, [pc, #536]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00b      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005258:	4b81      	ldr	r3, [pc, #516]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800525a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800525e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005268:	497d      	ldr	r1, [pc, #500]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d006      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527e:	2b00      	cmp	r3, #0
 8005280:	f000 80d6 	beq.w	8005430 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005284:	4b76      	ldr	r3, [pc, #472]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a75      	ldr	r2, [pc, #468]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800528a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800528e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005290:	f7fd fc42 	bl	8002b18 <HAL_GetTick>
 8005294:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005296:	e008      	b.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005298:	f7fd fc3e 	bl	8002b18 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	@ 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e195      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052aa:	4b6d      	ldr	r3, [pc, #436]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1f0      	bne.n	8005298 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d021      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d11d      	bne.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80052ca:	4b65      	ldr	r3, [pc, #404]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052d0:	0c1b      	lsrs	r3, r3, #16
 80052d2:	f003 0303 	and.w	r3, r3, #3
 80052d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80052d8:	4b61      	ldr	r3, [pc, #388]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052de:	0e1b      	lsrs	r3, r3, #24
 80052e0:	f003 030f 	and.w	r3, r3, #15
 80052e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	019a      	lsls	r2, r3, #6
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	041b      	lsls	r3, r3, #16
 80052f0:	431a      	orrs	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	061b      	lsls	r3, r3, #24
 80052f6:	431a      	orrs	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	071b      	lsls	r3, r3, #28
 80052fe:	4958      	ldr	r1, [pc, #352]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005300:	4313      	orrs	r3, r2
 8005302:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d004      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005316:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800531a:	d00a      	beq.n	8005332 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005324:	2b00      	cmp	r3, #0
 8005326:	d02e      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800532c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005330:	d129      	bne.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005332:	4b4b      	ldr	r3, [pc, #300]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005334:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005338:	0c1b      	lsrs	r3, r3, #16
 800533a:	f003 0303 	and.w	r3, r3, #3
 800533e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005340:	4b47      	ldr	r3, [pc, #284]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005342:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005346:	0f1b      	lsrs	r3, r3, #28
 8005348:	f003 0307 	and.w	r3, r3, #7
 800534c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	019a      	lsls	r2, r3, #6
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	041b      	lsls	r3, r3, #16
 8005358:	431a      	orrs	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	061b      	lsls	r3, r3, #24
 8005360:	431a      	orrs	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	071b      	lsls	r3, r3, #28
 8005366:	493e      	ldr	r1, [pc, #248]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800536e:	4b3c      	ldr	r3, [pc, #240]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005374:	f023 021f 	bic.w	r2, r3, #31
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800537c:	3b01      	subs	r3, #1
 800537e:	4938      	ldr	r1, [pc, #224]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005380:	4313      	orrs	r3, r2
 8005382:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d01d      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005392:	4b33      	ldr	r3, [pc, #204]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005394:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005398:	0e1b      	lsrs	r3, r3, #24
 800539a:	f003 030f 	and.w	r3, r3, #15
 800539e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053a0:	4b2f      	ldr	r3, [pc, #188]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053a6:	0f1b      	lsrs	r3, r3, #28
 80053a8:	f003 0307 	and.w	r3, r3, #7
 80053ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	019a      	lsls	r2, r3, #6
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	041b      	lsls	r3, r3, #16
 80053ba:	431a      	orrs	r2, r3
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	061b      	lsls	r3, r3, #24
 80053c0:	431a      	orrs	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	071b      	lsls	r3, r3, #28
 80053c6:	4926      	ldr	r1, [pc, #152]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053c8:	4313      	orrs	r3, r2
 80053ca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d011      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	019a      	lsls	r2, r3, #6
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	041b      	lsls	r3, r3, #16
 80053e6:	431a      	orrs	r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	061b      	lsls	r3, r3, #24
 80053ee:	431a      	orrs	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	071b      	lsls	r3, r3, #28
 80053f6:	491a      	ldr	r1, [pc, #104]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053f8:	4313      	orrs	r3, r2
 80053fa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80053fe:	4b18      	ldr	r3, [pc, #96]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a17      	ldr	r2, [pc, #92]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005404:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540a:	f7fd fb85 	bl	8002b18 <HAL_GetTick>
 800540e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005410:	e008      	b.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005412:	f7fd fb81 	bl	8002b18 <HAL_GetTick>
 8005416:	4602      	mov	r2, r0
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	2b64      	cmp	r3, #100	@ 0x64
 800541e:	d901      	bls.n	8005424 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e0d8      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005424:	4b0e      	ldr	r3, [pc, #56]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800542c:	2b00      	cmp	r3, #0
 800542e:	d0f0      	beq.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	2b01      	cmp	r3, #1
 8005434:	f040 80ce 	bne.w	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005438:	4b09      	ldr	r3, [pc, #36]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a08      	ldr	r2, [pc, #32]	@ (8005460 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800543e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005442:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005444:	f7fd fb68 	bl	8002b18 <HAL_GetTick>
 8005448:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800544a:	e00b      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800544c:	f7fd fb64 	bl	8002b18 <HAL_GetTick>
 8005450:	4602      	mov	r2, r0
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	1ad3      	subs	r3, r2, r3
 8005456:	2b64      	cmp	r3, #100	@ 0x64
 8005458:	d904      	bls.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e0bb      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800545e:	bf00      	nop
 8005460:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005464:	4b5e      	ldr	r3, [pc, #376]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800546c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005470:	d0ec      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d003      	beq.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005482:	2b00      	cmp	r3, #0
 8005484:	d009      	beq.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800548e:	2b00      	cmp	r3, #0
 8005490:	d02e      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d12a      	bne.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800549a:	4b51      	ldr	r3, [pc, #324]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800549c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a0:	0c1b      	lsrs	r3, r3, #16
 80054a2:	f003 0303 	and.w	r3, r3, #3
 80054a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80054a8:	4b4d      	ldr	r3, [pc, #308]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054ae:	0f1b      	lsrs	r3, r3, #28
 80054b0:	f003 0307 	and.w	r3, r3, #7
 80054b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	019a      	lsls	r2, r3, #6
 80054bc:	693b      	ldr	r3, [r7, #16]
 80054be:	041b      	lsls	r3, r3, #16
 80054c0:	431a      	orrs	r2, r3
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	061b      	lsls	r3, r3, #24
 80054c8:	431a      	orrs	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	071b      	lsls	r3, r3, #28
 80054ce:	4944      	ldr	r1, [pc, #272]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054d0:	4313      	orrs	r3, r2
 80054d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80054d6:	4b42      	ldr	r3, [pc, #264]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80054dc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e4:	3b01      	subs	r3, #1
 80054e6:	021b      	lsls	r3, r3, #8
 80054e8:	493d      	ldr	r1, [pc, #244]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d022      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005504:	d11d      	bne.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005506:	4b36      	ldr	r3, [pc, #216]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800550c:	0e1b      	lsrs	r3, r3, #24
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005514:	4b32      	ldr	r3, [pc, #200]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551a:	0f1b      	lsrs	r3, r3, #28
 800551c:	f003 0307 	and.w	r3, r3, #7
 8005520:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	695b      	ldr	r3, [r3, #20]
 8005526:	019a      	lsls	r2, r3, #6
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a1b      	ldr	r3, [r3, #32]
 800552c:	041b      	lsls	r3, r3, #16
 800552e:	431a      	orrs	r2, r3
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	061b      	lsls	r3, r3, #24
 8005534:	431a      	orrs	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	071b      	lsls	r3, r3, #28
 800553a:	4929      	ldr	r1, [pc, #164]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800553c:	4313      	orrs	r3, r2
 800553e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0308 	and.w	r3, r3, #8
 800554a:	2b00      	cmp	r3, #0
 800554c:	d028      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800554e:	4b24      	ldr	r3, [pc, #144]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005550:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005554:	0e1b      	lsrs	r3, r3, #24
 8005556:	f003 030f 	and.w	r3, r3, #15
 800555a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800555c:	4b20      	ldr	r3, [pc, #128]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005562:	0c1b      	lsrs	r3, r3, #16
 8005564:	f003 0303 	and.w	r3, r3, #3
 8005568:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	695b      	ldr	r3, [r3, #20]
 800556e:	019a      	lsls	r2, r3, #6
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	041b      	lsls	r3, r3, #16
 8005574:	431a      	orrs	r2, r3
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	061b      	lsls	r3, r3, #24
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	69db      	ldr	r3, [r3, #28]
 8005580:	071b      	lsls	r3, r3, #28
 8005582:	4917      	ldr	r1, [pc, #92]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005584:	4313      	orrs	r3, r2
 8005586:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800558a:	4b15      	ldr	r3, [pc, #84]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800558c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005590:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005598:	4911      	ldr	r1, [pc, #68]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800559a:	4313      	orrs	r3, r2
 800559c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80055a0:	4b0f      	ldr	r3, [pc, #60]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a0e      	ldr	r2, [pc, #56]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055ac:	f7fd fab4 	bl	8002b18 <HAL_GetTick>
 80055b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055b2:	e008      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055b4:	f7fd fab0 	bl	8002b18 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b64      	cmp	r3, #100	@ 0x64
 80055c0:	d901      	bls.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e007      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80055c6:	4b06      	ldr	r3, [pc, #24]	@ (80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80055ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80055d2:	d1ef      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3720      	adds	r7, #32
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}
 80055de:	bf00      	nop
 80055e0:	40023800 	.word	0x40023800

080055e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80055e4:	b580      	push	{r7, lr}
 80055e6:	b084      	sub	sp, #16
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d101      	bne.n	80055f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e09d      	b.n	8005732 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d108      	bne.n	8005610 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005606:	d009      	beq.n	800561c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2200      	movs	r2, #0
 800560c:	61da      	str	r2, [r3, #28]
 800560e:	e005      	b.n	800561c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fc fd32 	bl	80020a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2202      	movs	r2, #2
 8005640:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005652:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800565c:	d902      	bls.n	8005664 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800565e:	2300      	movs	r3, #0
 8005660:	60fb      	str	r3, [r7, #12]
 8005662:	e002      	b.n	800566a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005664:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005668:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	68db      	ldr	r3, [r3, #12]
 800566e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005672:	d007      	beq.n	8005684 <HAL_SPI_Init+0xa0>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68db      	ldr	r3, [r3, #12]
 8005678:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800567c:	d002      	beq.n	8005684 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005694:	431a      	orrs	r2, r3
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	431a      	orrs	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	695b      	ldr	r3, [r3, #20]
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056b2:	431a      	orrs	r2, r3
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	69db      	ldr	r3, [r3, #28]
 80056b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056bc:	431a      	orrs	r2, r3
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a1b      	ldr	r3, [r3, #32]
 80056c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c6:	ea42 0103 	orr.w	r1, r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	0c1b      	lsrs	r3, r3, #16
 80056e0:	f003 0204 	and.w	r2, r3, #4
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	f003 0310 	and.w	r3, r3, #16
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056f2:	f003 0308 	and.w	r3, r3, #8
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	68db      	ldr	r3, [r3, #12]
 80056fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005700:	ea42 0103 	orr.w	r1, r2, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	69da      	ldr	r2, [r3, #28]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005720:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005730:	2300      	movs	r3, #0
}
 8005732:	4618      	mov	r0, r3
 8005734:	3710      	adds	r7, #16
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}

0800573a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800573a:	b580      	push	{r7, lr}
 800573c:	b082      	sub	sp, #8
 800573e:	af00      	add	r7, sp, #0
 8005740:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d101      	bne.n	800574c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e049      	b.n	80057e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b00      	cmp	r3, #0
 8005756:	d106      	bne.n	8005766 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7fc fd1d 	bl	80021a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	3304      	adds	r3, #4
 8005776:	4619      	mov	r1, r3
 8005778:	4610      	mov	r0, r2
 800577a:	f000 fc17 	bl	8005fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2201      	movs	r2, #1
 8005782:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2201      	movs	r2, #1
 800579a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2201      	movs	r2, #1
 80057ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2201      	movs	r2, #1
 80057ca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80057de:	2300      	movs	r3, #0
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3708      	adds	r7, #8
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d101      	bne.n	80057fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e049      	b.n	800588e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d106      	bne.n	8005814 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f841 	bl	8005896 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2202      	movs	r2, #2
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	3304      	adds	r3, #4
 8005824:	4619      	mov	r1, r3
 8005826:	4610      	mov	r0, r2
 8005828:	f000 fbc0 	bl	8005fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3708      	adds	r7, #8
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005896:	b480      	push	{r7}
 8005898:	b083      	sub	sp, #12
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800589e:	bf00      	nop
 80058a0:	370c      	adds	r7, #12
 80058a2:	46bd      	mov	sp, r7
 80058a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a8:	4770      	bx	lr

080058aa <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b082      	sub	sp, #8
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e049      	b.n	8005950 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d106      	bne.n	80058d6 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 f841 	bl	8005958 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2202      	movs	r2, #2
 80058da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	3304      	adds	r3, #4
 80058e6:	4619      	mov	r1, r3
 80058e8:	4610      	mov	r0, r2
 80058ea:	f000 fb5f 	bl	8005fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2201      	movs	r2, #1
 80058f2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2201      	movs	r2, #1
 800590a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2201      	movs	r2, #1
 800591a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2201      	movs	r2, #1
 800593a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2201      	movs	r2, #1
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3708      	adds	r7, #8
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d101      	bne.n	8005980 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e08f      	b.n	8005aa0 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b00      	cmp	r3, #0
 800598a:	d106      	bne.n	800599a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f7fc fc81 	bl	800229c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2202      	movs	r2, #2
 800599e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6899      	ldr	r1, [r3, #8]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	4b3e      	ldr	r3, [pc, #248]	@ (8005aa8 <HAL_TIM_Encoder_Init+0x13c>)
 80059ae:	400b      	ands	r3, r1
 80059b0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681a      	ldr	r2, [r3, #0]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	3304      	adds	r3, #4
 80059ba:	4619      	mov	r1, r3
 80059bc:	4610      	mov	r0, r2
 80059be:	f000 faf5 	bl	8005fac <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6a1b      	ldr	r3, [r3, #32]
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4b31      	ldr	r3, [pc, #196]	@ (8005aac <HAL_TIM_Encoder_Init+0x140>)
 80059e8:	4013      	ands	r3, r2
 80059ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	689a      	ldr	r2, [r3, #8]
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	699b      	ldr	r3, [r3, #24]
 80059f4:	021b      	lsls	r3, r3, #8
 80059f6:	4313      	orrs	r3, r2
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab0 <HAL_TIM_Encoder_Init+0x144>)
 8005a02:	4013      	ands	r3, r2
 8005a04:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	4b2a      	ldr	r3, [pc, #168]	@ (8005ab4 <HAL_TIM_Encoder_Init+0x148>)
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68da      	ldr	r2, [r3, #12]
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	021b      	lsls	r3, r3, #8
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	691b      	ldr	r3, [r3, #16]
 8005a24:	011a      	lsls	r2, r3, #4
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	031b      	lsls	r3, r3, #12
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	693a      	ldr	r2, [r7, #16]
 8005a30:	4313      	orrs	r3, r2
 8005a32:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005a3a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005a42:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	695b      	ldr	r3, [r3, #20]
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	693a      	ldr	r2, [r7, #16]
 8005a64:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2201      	movs	r2, #1
 8005a7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2201      	movs	r2, #1
 8005a92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}
 8005aa8:	fffebff8 	.word	0xfffebff8
 8005aac:	fffffcfc 	.word	0xfffffcfc
 8005ab0:	fffff3f3 	.word	0xfffff3f3
 8005ab4:	ffff0f0f 	.word	0xffff0f0f

08005ab8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	60f8      	str	r0, [r7, #12]
 8005ac0:	60b9      	str	r1, [r7, #8]
 8005ac2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ace:	2b01      	cmp	r3, #1
 8005ad0:	d101      	bne.n	8005ad6 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	e088      	b.n	8005be8 <HAL_TIM_IC_ConfigChannel+0x130>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2201      	movs	r2, #1
 8005ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d11b      	bne.n	8005b1c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005af4:	f000 fd64 	bl	80065c0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	699a      	ldr	r2, [r3, #24]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f022 020c 	bic.w	r2, r2, #12
 8005b06:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6999      	ldr	r1, [r3, #24]
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	689a      	ldr	r2, [r3, #8]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	430a      	orrs	r2, r1
 8005b18:	619a      	str	r2, [r3, #24]
 8005b1a:	e060      	b.n	8005bde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b04      	cmp	r3, #4
 8005b20:	d11c      	bne.n	8005b5c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005b32:	f000 fde8 	bl	8006706 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	699a      	ldr	r2, [r3, #24]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b44:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6999      	ldr	r1, [r3, #24]
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	021a      	lsls	r2, r3, #8
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	430a      	orrs	r2, r1
 8005b58:	619a      	str	r2, [r3, #24]
 8005b5a:	e040      	b.n	8005bde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b08      	cmp	r3, #8
 8005b60:	d11b      	bne.n	8005b9a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005b72:	f000 fe35 	bl	80067e0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69da      	ldr	r2, [r3, #28]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 020c 	bic.w	r2, r2, #12
 8005b84:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	69d9      	ldr	r1, [r3, #28]
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	689a      	ldr	r2, [r3, #8]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	61da      	str	r2, [r3, #28]
 8005b98:	e021      	b.n	8005bde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2b0c      	cmp	r3, #12
 8005b9e:	d11c      	bne.n	8005bda <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005bb0:	f000 fe52 	bl	8006858 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	69da      	ldr	r2, [r3, #28]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005bc2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	69d9      	ldr	r1, [r3, #28]
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	021a      	lsls	r2, r3, #8
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	61da      	str	r2, [r3, #28]
 8005bd8:	e001      	b.n	8005bde <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005be6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3718      	adds	r7, #24
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c06:	2b01      	cmp	r3, #1
 8005c08:	d101      	bne.n	8005c0e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c0a:	2302      	movs	r3, #2
 8005c0c:	e0ff      	b.n	8005e0e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b14      	cmp	r3, #20
 8005c1a:	f200 80f0 	bhi.w	8005dfe <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8005c24 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c24:	08005c79 	.word	0x08005c79
 8005c28:	08005dff 	.word	0x08005dff
 8005c2c:	08005dff 	.word	0x08005dff
 8005c30:	08005dff 	.word	0x08005dff
 8005c34:	08005cb9 	.word	0x08005cb9
 8005c38:	08005dff 	.word	0x08005dff
 8005c3c:	08005dff 	.word	0x08005dff
 8005c40:	08005dff 	.word	0x08005dff
 8005c44:	08005cfb 	.word	0x08005cfb
 8005c48:	08005dff 	.word	0x08005dff
 8005c4c:	08005dff 	.word	0x08005dff
 8005c50:	08005dff 	.word	0x08005dff
 8005c54:	08005d3b 	.word	0x08005d3b
 8005c58:	08005dff 	.word	0x08005dff
 8005c5c:	08005dff 	.word	0x08005dff
 8005c60:	08005dff 	.word	0x08005dff
 8005c64:	08005d7d 	.word	0x08005d7d
 8005c68:	08005dff 	.word	0x08005dff
 8005c6c:	08005dff 	.word	0x08005dff
 8005c70:	08005dff 	.word	0x08005dff
 8005c74:	08005dbd 	.word	0x08005dbd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68b9      	ldr	r1, [r7, #8]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 fa40 	bl	8006104 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f042 0208 	orr.w	r2, r2, #8
 8005c92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	699a      	ldr	r2, [r3, #24]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f022 0204 	bic.w	r2, r2, #4
 8005ca2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	6999      	ldr	r1, [r3, #24]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	691a      	ldr	r2, [r3, #16]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	619a      	str	r2, [r3, #24]
      break;
 8005cb6:	e0a5      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68b9      	ldr	r1, [r7, #8]
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fa92 	bl	80061e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	699a      	ldr	r2, [r3, #24]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ce2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6999      	ldr	r1, [r3, #24]
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	021a      	lsls	r2, r3, #8
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	619a      	str	r2, [r3, #24]
      break;
 8005cf8:	e084      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fae9 	bl	80062d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	69da      	ldr	r2, [r3, #28]
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0208 	orr.w	r2, r2, #8
 8005d14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	69da      	ldr	r2, [r3, #28]
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f022 0204 	bic.w	r2, r2, #4
 8005d24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	69d9      	ldr	r1, [r3, #28]
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	691a      	ldr	r2, [r3, #16]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	61da      	str	r2, [r3, #28]
      break;
 8005d38:	e064      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68b9      	ldr	r1, [r7, #8]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f000 fb3f 	bl	80063c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69da      	ldr	r2, [r3, #28]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	69da      	ldr	r2, [r3, #28]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	69d9      	ldr	r1, [r3, #28]
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	021a      	lsls	r2, r3, #8
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	430a      	orrs	r2, r1
 8005d78:	61da      	str	r2, [r3, #28]
      break;
 8005d7a:	e043      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68b9      	ldr	r1, [r7, #8]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f000 fb76 	bl	8006474 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0208 	orr.w	r2, r2, #8
 8005d96:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f022 0204 	bic.w	r2, r2, #4
 8005da6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	691a      	ldr	r2, [r3, #16]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005dba:	e023      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68b9      	ldr	r1, [r7, #8]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 fba8 	bl	8006518 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005dd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	021a      	lsls	r2, r3, #8
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005dfc:	e002      	b.n	8005e04 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	75fb      	strb	r3, [r7, #23]
      break;
 8005e02:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2200      	movs	r2, #0
 8005e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3718      	adds	r7, #24
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop

08005e18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b084      	sub	sp, #16
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e22:	2300      	movs	r3, #0
 8005e24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d101      	bne.n	8005e34 <HAL_TIM_ConfigClockSource+0x1c>
 8005e30:	2302      	movs	r3, #2
 8005e32:	e0b4      	b.n	8005f9e <HAL_TIM_ConfigClockSource+0x186>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e4c:	68ba      	ldr	r2, [r7, #8]
 8005e4e:	4b56      	ldr	r3, [pc, #344]	@ (8005fa8 <HAL_TIM_ConfigClockSource+0x190>)
 8005e50:	4013      	ands	r3, r2
 8005e52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e5a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68ba      	ldr	r2, [r7, #8]
 8005e62:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e6c:	d03e      	beq.n	8005eec <HAL_TIM_ConfigClockSource+0xd4>
 8005e6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e72:	f200 8087 	bhi.w	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e7a:	f000 8086 	beq.w	8005f8a <HAL_TIM_ConfigClockSource+0x172>
 8005e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e82:	d87f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e84:	2b70      	cmp	r3, #112	@ 0x70
 8005e86:	d01a      	beq.n	8005ebe <HAL_TIM_ConfigClockSource+0xa6>
 8005e88:	2b70      	cmp	r3, #112	@ 0x70
 8005e8a:	d87b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e8c:	2b60      	cmp	r3, #96	@ 0x60
 8005e8e:	d050      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x11a>
 8005e90:	2b60      	cmp	r3, #96	@ 0x60
 8005e92:	d877      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e94:	2b50      	cmp	r3, #80	@ 0x50
 8005e96:	d03c      	beq.n	8005f12 <HAL_TIM_ConfigClockSource+0xfa>
 8005e98:	2b50      	cmp	r3, #80	@ 0x50
 8005e9a:	d873      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005e9c:	2b40      	cmp	r3, #64	@ 0x40
 8005e9e:	d058      	beq.n	8005f52 <HAL_TIM_ConfigClockSource+0x13a>
 8005ea0:	2b40      	cmp	r3, #64	@ 0x40
 8005ea2:	d86f      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005ea4:	2b30      	cmp	r3, #48	@ 0x30
 8005ea6:	d064      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005ea8:	2b30      	cmp	r3, #48	@ 0x30
 8005eaa:	d86b      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eac:	2b20      	cmp	r3, #32
 8005eae:	d060      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb0:	2b20      	cmp	r3, #32
 8005eb2:	d867      	bhi.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d05c      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005eb8:	2b10      	cmp	r3, #16
 8005eba:	d05a      	beq.n	8005f72 <HAL_TIM_ConfigClockSource+0x15a>
 8005ebc:	e062      	b.n	8005f84 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ece:	f000 fd1b 	bl	8006908 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ee0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	609a      	str	r2, [r3, #8]
      break;
 8005eea:	e04f      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005efc:	f000 fd04 	bl	8006908 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	689a      	ldr	r2, [r3, #8]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f0e:	609a      	str	r2, [r3, #8]
      break;
 8005f10:	e03c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f1e:	461a      	mov	r2, r3
 8005f20:	f000 fbc2 	bl	80066a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2150      	movs	r1, #80	@ 0x50
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f000 fcd1 	bl	80068d2 <TIM_ITRx_SetConfig>
      break;
 8005f30:	e02c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f3e:	461a      	mov	r2, r3
 8005f40:	f000 fc1e 	bl	8006780 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2160      	movs	r1, #96	@ 0x60
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f000 fcc1 	bl	80068d2 <TIM_ITRx_SetConfig>
      break;
 8005f50:	e01c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f5e:	461a      	mov	r2, r3
 8005f60:	f000 fba2 	bl	80066a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2140      	movs	r1, #64	@ 0x40
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 fcb1 	bl	80068d2 <TIM_ITRx_SetConfig>
      break;
 8005f70:	e00c      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681a      	ldr	r2, [r3, #0]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	4610      	mov	r0, r2
 8005f7e:	f000 fca8 	bl	80068d2 <TIM_ITRx_SetConfig>
      break;
 8005f82:	e003      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	73fb      	strb	r3, [r7, #15]
      break;
 8005f88:	e000      	b.n	8005f8c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005f8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	3710      	adds	r7, #16
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	bd80      	pop	{r7, pc}
 8005fa6:	bf00      	nop
 8005fa8:	fffeff88 	.word	0xfffeff88

08005fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b085      	sub	sp, #20
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a46      	ldr	r2, [pc, #280]	@ (80060d8 <TIM_Base_SetConfig+0x12c>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d013      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fca:	d00f      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a43      	ldr	r2, [pc, #268]	@ (80060dc <TIM_Base_SetConfig+0x130>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00b      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4a42      	ldr	r2, [pc, #264]	@ (80060e0 <TIM_Base_SetConfig+0x134>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d007      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	4a41      	ldr	r2, [pc, #260]	@ (80060e4 <TIM_Base_SetConfig+0x138>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d003      	beq.n	8005fec <TIM_Base_SetConfig+0x40>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a40      	ldr	r2, [pc, #256]	@ (80060e8 <TIM_Base_SetConfig+0x13c>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d108      	bne.n	8005ffe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ff2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a35      	ldr	r2, [pc, #212]	@ (80060d8 <TIM_Base_SetConfig+0x12c>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d02b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800600c:	d027      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a32      	ldr	r2, [pc, #200]	@ (80060dc <TIM_Base_SetConfig+0x130>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d023      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a31      	ldr	r2, [pc, #196]	@ (80060e0 <TIM_Base_SetConfig+0x134>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d01f      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a30      	ldr	r2, [pc, #192]	@ (80060e4 <TIM_Base_SetConfig+0x138>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d01b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a2f      	ldr	r2, [pc, #188]	@ (80060e8 <TIM_Base_SetConfig+0x13c>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d017      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a2e      	ldr	r2, [pc, #184]	@ (80060ec <TIM_Base_SetConfig+0x140>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d013      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2d      	ldr	r2, [pc, #180]	@ (80060f0 <TIM_Base_SetConfig+0x144>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d00f      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a2c      	ldr	r2, [pc, #176]	@ (80060f4 <TIM_Base_SetConfig+0x148>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d00b      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	4a2b      	ldr	r2, [pc, #172]	@ (80060f8 <TIM_Base_SetConfig+0x14c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d007      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4a2a      	ldr	r2, [pc, #168]	@ (80060fc <TIM_Base_SetConfig+0x150>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d003      	beq.n	800605e <TIM_Base_SetConfig+0xb2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	4a29      	ldr	r2, [pc, #164]	@ (8006100 <TIM_Base_SetConfig+0x154>)
 800605a:	4293      	cmp	r3, r2
 800605c:	d108      	bne.n	8006070 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006064:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	68db      	ldr	r3, [r3, #12]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	4313      	orrs	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	689a      	ldr	r2, [r3, #8]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681a      	ldr	r2, [r3, #0]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4a10      	ldr	r2, [pc, #64]	@ (80060d8 <TIM_Base_SetConfig+0x12c>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d003      	beq.n	80060a4 <TIM_Base_SetConfig+0xf8>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	4a12      	ldr	r2, [pc, #72]	@ (80060e8 <TIM_Base_SetConfig+0x13c>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d103      	bne.n	80060ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	691a      	ldr	r2, [r3, #16]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2201      	movs	r2, #1
 80060b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d105      	bne.n	80060ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	691b      	ldr	r3, [r3, #16]
 80060c2:	f023 0201 	bic.w	r2, r3, #1
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	611a      	str	r2, [r3, #16]
  }
}
 80060ca:	bf00      	nop
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40010000 	.word	0x40010000
 80060dc:	40000400 	.word	0x40000400
 80060e0:	40000800 	.word	0x40000800
 80060e4:	40000c00 	.word	0x40000c00
 80060e8:	40010400 	.word	0x40010400
 80060ec:	40014000 	.word	0x40014000
 80060f0:	40014400 	.word	0x40014400
 80060f4:	40014800 	.word	0x40014800
 80060f8:	40001800 	.word	0x40001800
 80060fc:	40001c00 	.word	0x40001c00
 8006100:	40002000 	.word	0x40002000

08006104 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006104:	b480      	push	{r7}
 8006106:	b087      	sub	sp, #28
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a1b      	ldr	r3, [r3, #32]
 8006112:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	f023 0201 	bic.w	r2, r3, #1
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800612c:	68fa      	ldr	r2, [r7, #12]
 800612e:	4b2b      	ldr	r3, [pc, #172]	@ (80061dc <TIM_OC1_SetConfig+0xd8>)
 8006130:	4013      	ands	r3, r2
 8006132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f023 0303 	bic.w	r3, r3, #3
 800613a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	68fa      	ldr	r2, [r7, #12]
 8006142:	4313      	orrs	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f023 0302 	bic.w	r3, r3, #2
 800614c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a21      	ldr	r2, [pc, #132]	@ (80061e0 <TIM_OC1_SetConfig+0xdc>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_OC1_SetConfig+0x64>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a20      	ldr	r2, [pc, #128]	@ (80061e4 <TIM_OC1_SetConfig+0xe0>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d10c      	bne.n	8006182 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 0308 	bic.w	r3, r3, #8
 800616e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	697a      	ldr	r2, [r7, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	f023 0304 	bic.w	r3, r3, #4
 8006180:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	4a16      	ldr	r2, [pc, #88]	@ (80061e0 <TIM_OC1_SetConfig+0xdc>)
 8006186:	4293      	cmp	r3, r2
 8006188:	d003      	beq.n	8006192 <TIM_OC1_SetConfig+0x8e>
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a15      	ldr	r2, [pc, #84]	@ (80061e4 <TIM_OC1_SetConfig+0xe0>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d111      	bne.n	80061b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006198:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	695b      	ldr	r3, [r3, #20]
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	699b      	ldr	r3, [r3, #24]
 80061b0:	693a      	ldr	r2, [r7, #16]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	693a      	ldr	r2, [r7, #16]
 80061ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68fa      	ldr	r2, [r7, #12]
 80061c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	685a      	ldr	r2, [r3, #4]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	621a      	str	r2, [r3, #32]
}
 80061d0:	bf00      	nop
 80061d2:	371c      	adds	r7, #28
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	fffeff8f 	.word	0xfffeff8f
 80061e0:	40010000 	.word	0x40010000
 80061e4:	40010400 	.word	0x40010400

080061e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b087      	sub	sp, #28
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
 80061f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6a1b      	ldr	r3, [r3, #32]
 80061f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6a1b      	ldr	r3, [r3, #32]
 80061fc:	f023 0210 	bic.w	r2, r3, #16
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	4b2e      	ldr	r3, [pc, #184]	@ (80062cc <TIM_OC2_SetConfig+0xe4>)
 8006214:	4013      	ands	r3, r2
 8006216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800621e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	021b      	lsls	r3, r3, #8
 8006226:	68fa      	ldr	r2, [r7, #12]
 8006228:	4313      	orrs	r3, r2
 800622a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f023 0320 	bic.w	r3, r3, #32
 8006232:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	689b      	ldr	r3, [r3, #8]
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4313      	orrs	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a23      	ldr	r2, [pc, #140]	@ (80062d0 <TIM_OC2_SetConfig+0xe8>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d003      	beq.n	8006250 <TIM_OC2_SetConfig+0x68>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a22      	ldr	r2, [pc, #136]	@ (80062d4 <TIM_OC2_SetConfig+0xec>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d10d      	bne.n	800626c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	011b      	lsls	r3, r3, #4
 800625e:	697a      	ldr	r2, [r7, #20]
 8006260:	4313      	orrs	r3, r2
 8006262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800626a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a18      	ldr	r2, [pc, #96]	@ (80062d0 <TIM_OC2_SetConfig+0xe8>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d003      	beq.n	800627c <TIM_OC2_SetConfig+0x94>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a17      	ldr	r2, [pc, #92]	@ (80062d4 <TIM_OC2_SetConfig+0xec>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d113      	bne.n	80062a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800627c:	693b      	ldr	r3, [r7, #16]
 800627e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006282:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800628a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	695b      	ldr	r3, [r3, #20]
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	693a      	ldr	r2, [r7, #16]
 8006294:	4313      	orrs	r3, r2
 8006296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	699b      	ldr	r3, [r3, #24]
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062b0:	683b      	ldr	r3, [r7, #0]
 80062b2:	685a      	ldr	r2, [r3, #4]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	697a      	ldr	r2, [r7, #20]
 80062bc:	621a      	str	r2, [r3, #32]
}
 80062be:	bf00      	nop
 80062c0:	371c      	adds	r7, #28
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr
 80062ca:	bf00      	nop
 80062cc:	feff8fff 	.word	0xfeff8fff
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40010400 	.word	0x40010400

080062d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	69db      	ldr	r3, [r3, #28]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4b2d      	ldr	r3, [pc, #180]	@ (80063b8 <TIM_OC3_SetConfig+0xe0>)
 8006304:	4013      	ands	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f023 0303 	bic.w	r3, r3, #3
 800630e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	4313      	orrs	r3, r2
 8006318:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006320:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	021b      	lsls	r3, r3, #8
 8006328:	697a      	ldr	r2, [r7, #20]
 800632a:	4313      	orrs	r3, r2
 800632c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	4a22      	ldr	r2, [pc, #136]	@ (80063bc <TIM_OC3_SetConfig+0xe4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d003      	beq.n	800633e <TIM_OC3_SetConfig+0x66>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	4a21      	ldr	r2, [pc, #132]	@ (80063c0 <TIM_OC3_SetConfig+0xe8>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d10d      	bne.n	800635a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006344:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	68db      	ldr	r3, [r3, #12]
 800634a:	021b      	lsls	r3, r3, #8
 800634c:	697a      	ldr	r2, [r7, #20]
 800634e:	4313      	orrs	r3, r2
 8006350:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006358:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a17      	ldr	r2, [pc, #92]	@ (80063bc <TIM_OC3_SetConfig+0xe4>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d003      	beq.n	800636a <TIM_OC3_SetConfig+0x92>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a16      	ldr	r2, [pc, #88]	@ (80063c0 <TIM_OC3_SetConfig+0xe8>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d113      	bne.n	8006392 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4313      	orrs	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	011b      	lsls	r3, r3, #4
 800638c:	693a      	ldr	r2, [r7, #16]
 800638e:	4313      	orrs	r3, r2
 8006390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	621a      	str	r2, [r3, #32]
}
 80063ac:	bf00      	nop
 80063ae:	371c      	adds	r7, #28
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	fffeff8f 	.word	0xfffeff8f
 80063bc:	40010000 	.word	0x40010000
 80063c0:	40010400 	.word	0x40010400

080063c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a1b      	ldr	r3, [r3, #32]
 80063d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063ec:	68fa      	ldr	r2, [r7, #12]
 80063ee:	4b1e      	ldr	r3, [pc, #120]	@ (8006468 <TIM_OC4_SetConfig+0xa4>)
 80063f0:	4013      	ands	r3, r2
 80063f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	021b      	lsls	r3, r3, #8
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800640e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	031b      	lsls	r3, r3, #12
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a13      	ldr	r2, [pc, #76]	@ (800646c <TIM_OC4_SetConfig+0xa8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d003      	beq.n	800642c <TIM_OC4_SetConfig+0x68>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a12      	ldr	r2, [pc, #72]	@ (8006470 <TIM_OC4_SetConfig+0xac>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d109      	bne.n	8006440 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006432:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	019b      	lsls	r3, r3, #6
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	4313      	orrs	r3, r2
 800643e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	697a      	ldr	r2, [r7, #20]
 8006444:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	621a      	str	r2, [r3, #32]
}
 800645a:	bf00      	nop
 800645c:	371c      	adds	r7, #28
 800645e:	46bd      	mov	sp, r7
 8006460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	feff8fff 	.word	0xfeff8fff
 800646c:	40010000 	.word	0x40010000
 8006470:	40010400 	.word	0x40010400

08006474 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800649a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	4b1b      	ldr	r3, [pc, #108]	@ (800650c <TIM_OC5_SetConfig+0x98>)
 80064a0:	4013      	ands	r3, r2
 80064a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	68fa      	ldr	r2, [r7, #12]
 80064aa:	4313      	orrs	r3, r2
 80064ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80064b4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	041b      	lsls	r3, r3, #16
 80064bc:	693a      	ldr	r2, [r7, #16]
 80064be:	4313      	orrs	r3, r2
 80064c0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a12      	ldr	r2, [pc, #72]	@ (8006510 <TIM_OC5_SetConfig+0x9c>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d003      	beq.n	80064d2 <TIM_OC5_SetConfig+0x5e>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a11      	ldr	r2, [pc, #68]	@ (8006514 <TIM_OC5_SetConfig+0xa0>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d109      	bne.n	80064e6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	021b      	lsls	r3, r3, #8
 80064e0:	697a      	ldr	r2, [r7, #20]
 80064e2:	4313      	orrs	r3, r2
 80064e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	697a      	ldr	r2, [r7, #20]
 80064ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68fa      	ldr	r2, [r7, #12]
 80064f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	621a      	str	r2, [r3, #32]
}
 8006500:	bf00      	nop
 8006502:	371c      	adds	r7, #28
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	fffeff8f 	.word	0xfffeff8f
 8006510:	40010000 	.word	0x40010000
 8006514:	40010400 	.word	0x40010400

08006518 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006518:	b480      	push	{r7}
 800651a:	b087      	sub	sp, #28
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6a1b      	ldr	r3, [r3, #32]
 800652c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	685b      	ldr	r3, [r3, #4]
 8006538:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800653e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4b1c      	ldr	r3, [pc, #112]	@ (80065b4 <TIM_OC6_SetConfig+0x9c>)
 8006544:	4013      	ands	r3, r2
 8006546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	021b      	lsls	r3, r3, #8
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	4313      	orrs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800655a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	689b      	ldr	r3, [r3, #8]
 8006560:	051b      	lsls	r3, r3, #20
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	4313      	orrs	r3, r2
 8006566:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a13      	ldr	r2, [pc, #76]	@ (80065b8 <TIM_OC6_SetConfig+0xa0>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d003      	beq.n	8006578 <TIM_OC6_SetConfig+0x60>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a12      	ldr	r2, [pc, #72]	@ (80065bc <TIM_OC6_SetConfig+0xa4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d109      	bne.n	800658c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800657e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	029b      	lsls	r3, r3, #10
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	4313      	orrs	r3, r2
 800658a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	621a      	str	r2, [r3, #32]
}
 80065a6:	bf00      	nop
 80065a8:	371c      	adds	r7, #28
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	feff8fff 	.word	0xfeff8fff
 80065b8:	40010000 	.word	0x40010000
 80065bc:	40010400 	.word	0x40010400

080065c0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b087      	sub	sp, #28
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	60f8      	str	r0, [r7, #12]
 80065c8:	60b9      	str	r1, [r7, #8]
 80065ca:	607a      	str	r2, [r7, #4]
 80065cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	6a1b      	ldr	r3, [r3, #32]
 80065d2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	f023 0201 	bic.w	r2, r3, #1
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	4a28      	ldr	r2, [pc, #160]	@ (800668c <TIM_TI1_SetConfig+0xcc>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d01b      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f4:	d017      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	4a25      	ldr	r2, [pc, #148]	@ (8006690 <TIM_TI1_SetConfig+0xd0>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d013      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	4a24      	ldr	r2, [pc, #144]	@ (8006694 <TIM_TI1_SetConfig+0xd4>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00f      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	4a23      	ldr	r2, [pc, #140]	@ (8006698 <TIM_TI1_SetConfig+0xd8>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d00b      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	4a22      	ldr	r2, [pc, #136]	@ (800669c <TIM_TI1_SetConfig+0xdc>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d007      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	4a21      	ldr	r2, [pc, #132]	@ (80066a0 <TIM_TI1_SetConfig+0xe0>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d003      	beq.n	8006626 <TIM_TI1_SetConfig+0x66>
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	4a20      	ldr	r2, [pc, #128]	@ (80066a4 <TIM_TI1_SetConfig+0xe4>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d101      	bne.n	800662a <TIM_TI1_SetConfig+0x6a>
 8006626:	2301      	movs	r3, #1
 8006628:	e000      	b.n	800662c <TIM_TI1_SetConfig+0x6c>
 800662a:	2300      	movs	r3, #0
 800662c:	2b00      	cmp	r3, #0
 800662e:	d008      	beq.n	8006642 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	f023 0303 	bic.w	r3, r3, #3
 8006636:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006638:	697a      	ldr	r2, [r7, #20]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]
 8006640:	e003      	b.n	800664a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	f043 0301 	orr.w	r3, r3, #1
 8006648:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006650:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	b2db      	uxtb	r3, r3
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	4313      	orrs	r3, r2
 800665c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f023 030a 	bic.w	r3, r3, #10
 8006664:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	f003 030a 	and.w	r3, r3, #10
 800666c:	693a      	ldr	r2, [r7, #16]
 800666e:	4313      	orrs	r3, r2
 8006670:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	697a      	ldr	r2, [r7, #20]
 8006676:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	621a      	str	r2, [r3, #32]
}
 800667e:	bf00      	nop
 8006680:	371c      	adds	r7, #28
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	40010000 	.word	0x40010000
 8006690:	40000400 	.word	0x40000400
 8006694:	40000800 	.word	0x40000800
 8006698:	40000c00 	.word	0x40000c00
 800669c:	40010400 	.word	0x40010400
 80066a0:	40014000 	.word	0x40014000
 80066a4:	40001800 	.word	0x40001800

080066a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b087      	sub	sp, #28
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	f023 0201 	bic.w	r2, r3, #1
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	011b      	lsls	r3, r3, #4
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f023 030a 	bic.w	r3, r3, #10
 80066e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	693a      	ldr	r2, [r7, #16]
 80066f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	621a      	str	r2, [r3, #32]
}
 80066fa:	bf00      	nop
 80066fc:	371c      	adds	r7, #28
 80066fe:	46bd      	mov	sp, r7
 8006700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006704:	4770      	bx	lr

08006706 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006706:	b480      	push	{r7}
 8006708:	b087      	sub	sp, #28
 800670a:	af00      	add	r7, sp, #0
 800670c:	60f8      	str	r0, [r7, #12]
 800670e:	60b9      	str	r1, [r7, #8]
 8006710:	607a      	str	r2, [r7, #4]
 8006712:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6a1b      	ldr	r3, [r3, #32]
 8006718:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	f023 0210 	bic.w	r2, r3, #16
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006732:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	021b      	lsls	r3, r3, #8
 8006738:	693a      	ldr	r2, [r7, #16]
 800673a:	4313      	orrs	r3, r2
 800673c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006744:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	031b      	lsls	r3, r3, #12
 800674a:	b29b      	uxth	r3, r3
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006758:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006762:	697a      	ldr	r2, [r7, #20]
 8006764:	4313      	orrs	r3, r2
 8006766:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	693a      	ldr	r2, [r7, #16]
 800676c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	697a      	ldr	r2, [r7, #20]
 8006772:	621a      	str	r2, [r3, #32]
}
 8006774:	bf00      	nop
 8006776:	371c      	adds	r7, #28
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr

08006780 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006780:	b480      	push	{r7}
 8006782:	b087      	sub	sp, #28
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	f023 0210 	bic.w	r2, r3, #16
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	031b      	lsls	r3, r3, #12
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067bc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	011b      	lsls	r3, r3, #4
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	697a      	ldr	r2, [r7, #20]
 80067d2:	621a      	str	r2, [r3, #32]
}
 80067d4:	bf00      	nop
 80067d6:	371c      	adds	r7, #28
 80067d8:	46bd      	mov	sp, r7
 80067da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067de:	4770      	bx	lr

080067e0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	60f8      	str	r0, [r7, #12]
 80067e8:	60b9      	str	r1, [r7, #8]
 80067ea:	607a      	str	r2, [r7, #4]
 80067ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1b      	ldr	r3, [r3, #32]
 80067f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	69db      	ldr	r3, [r3, #28]
 8006804:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f023 0303 	bic.w	r3, r3, #3
 800680c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4313      	orrs	r3, r2
 8006814:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800681c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	011b      	lsls	r3, r3, #4
 8006822:	b2db      	uxtb	r3, r3
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	4313      	orrs	r3, r2
 8006828:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006830:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	021b      	lsls	r3, r3, #8
 8006836:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	4313      	orrs	r3, r2
 800683e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	621a      	str	r2, [r3, #32]
}
 800684c:	bf00      	nop
 800684e:	371c      	adds	r7, #28
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006858:	b480      	push	{r7}
 800685a:	b087      	sub	sp, #28
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	607a      	str	r2, [r7, #4]
 8006864:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	6a1b      	ldr	r3, [r3, #32]
 800686a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	69db      	ldr	r3, [r3, #28]
 800687c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800687e:	693b      	ldr	r3, [r7, #16]
 8006880:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006884:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	021b      	lsls	r3, r3, #8
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	4313      	orrs	r3, r2
 800688e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006896:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	031b      	lsls	r3, r3, #12
 800689c:	b29b      	uxth	r3, r3
 800689e:	693a      	ldr	r2, [r7, #16]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80068aa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	031b      	lsls	r3, r3, #12
 80068b0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80068b4:	697a      	ldr	r2, [r7, #20]
 80068b6:	4313      	orrs	r3, r2
 80068b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	621a      	str	r2, [r3, #32]
}
 80068c6:	bf00      	nop
 80068c8:	371c      	adds	r7, #28
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068d2:	b480      	push	{r7}
 80068d4:	b085      	sub	sp, #20
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
 80068da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f043 0307 	orr.w	r3, r3, #7
 80068f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	609a      	str	r2, [r3, #8]
}
 80068fc:	bf00      	nop
 80068fe:	3714      	adds	r7, #20
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006908:	b480      	push	{r7}
 800690a:	b087      	sub	sp, #28
 800690c:	af00      	add	r7, sp, #0
 800690e:	60f8      	str	r0, [r7, #12]
 8006910:	60b9      	str	r1, [r7, #8]
 8006912:	607a      	str	r2, [r7, #4]
 8006914:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006922:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	021a      	lsls	r2, r3, #8
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	431a      	orrs	r2, r3
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	4313      	orrs	r3, r2
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	4313      	orrs	r3, r2
 8006934:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	609a      	str	r2, [r3, #8]
}
 800693c:	bf00      	nop
 800693e:	371c      	adds	r7, #28
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
 8006950:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006958:	2b01      	cmp	r3, #1
 800695a:	d101      	bne.n	8006960 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800695c:	2302      	movs	r3, #2
 800695e:	e06d      	b.n	8006a3c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a30      	ldr	r2, [pc, #192]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d004      	beq.n	8006994 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a2f      	ldr	r2, [pc, #188]	@ (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d108      	bne.n	80069a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800699a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	68fa      	ldr	r2, [r7, #12]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68fa      	ldr	r2, [r7, #12]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	68fa      	ldr	r2, [r7, #12]
 80069be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a20      	ldr	r2, [pc, #128]	@ (8006a48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80069c6:	4293      	cmp	r3, r2
 80069c8:	d022      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069d2:	d01d      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006a50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d018      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a1c      	ldr	r2, [pc, #112]	@ (8006a54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d013      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a1a      	ldr	r2, [pc, #104]	@ (8006a58 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d00e      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a15      	ldr	r2, [pc, #84]	@ (8006a4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d009      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a16      	ldr	r2, [pc, #88]	@ (8006a5c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d004      	beq.n	8006a10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a15      	ldr	r2, [pc, #84]	@ (8006a60 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d10c      	bne.n	8006a2a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	68ba      	ldr	r2, [r7, #8]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	40010000 	.word	0x40010000
 8006a4c:	40010400 	.word	0x40010400
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40000c00 	.word	0x40000c00
 8006a5c:	40014000 	.word	0x40014000
 8006a60:	40001800 	.word	0x40001800

08006a64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	d101      	bne.n	8006a80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a7c:	2302      	movs	r3, #2
 8006a7e:	e065      	b.n	8006b4c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	4313      	orrs	r3, r2
 8006a94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	695b      	ldr	r3, [r3, #20]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	041b      	lsls	r3, r3, #16
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4a16      	ldr	r2, [pc, #88]	@ (8006b58 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d004      	beq.n	8006b0e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a14      	ldr	r2, [pc, #80]	@ (8006b5c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d115      	bne.n	8006b3a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b18:	051b      	lsls	r3, r3, #20
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	6a1b      	ldr	r3, [r3, #32]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	40010000 	.word	0x40010000
 8006b5c:	40010400 	.word	0x40010400

08006b60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b082      	sub	sp, #8
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d101      	bne.n	8006b72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e040      	b.n	8006bf4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d106      	bne.n	8006b88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f7fb fca8 	bl	80024d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2224      	movs	r2, #36	@ 0x24
 8006b8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f022 0201 	bic.w	r2, r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d002      	beq.n	8006bac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 fa8c 	bl	80070c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	f000 f825 	bl	8006bfc <UART_SetConfig>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d101      	bne.n	8006bbc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e01b      	b.n	8006bf4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	685a      	ldr	r2, [r3, #4]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	689a      	ldr	r2, [r3, #8]
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f042 0201 	orr.w	r2, r2, #1
 8006bea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 fb0b 	bl	8007208 <UART_CheckIdleState>
 8006bf2:	4603      	mov	r3, r0
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3708      	adds	r7, #8
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	bd80      	pop	{r7, pc}

08006bfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b088      	sub	sp, #32
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006c04:	2300      	movs	r3, #0
 8006c06:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	431a      	orrs	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	695b      	ldr	r3, [r3, #20]
 8006c16:	431a      	orrs	r2, r3
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	69db      	ldr	r3, [r3, #28]
 8006c1c:	4313      	orrs	r3, r2
 8006c1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	4ba6      	ldr	r3, [pc, #664]	@ (8006ec0 <UART_SetConfig+0x2c4>)
 8006c28:	4013      	ands	r3, r2
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	6979      	ldr	r1, [r7, #20]
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68da      	ldr	r2, [r3, #12]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	697a      	ldr	r2, [r7, #20]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a94      	ldr	r2, [pc, #592]	@ (8006ec4 <UART_SetConfig+0x2c8>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d120      	bne.n	8006cba <UART_SetConfig+0xbe>
 8006c78:	4b93      	ldr	r3, [pc, #588]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7e:	f003 0303 	and.w	r3, r3, #3
 8006c82:	2b03      	cmp	r3, #3
 8006c84:	d816      	bhi.n	8006cb4 <UART_SetConfig+0xb8>
 8006c86:	a201      	add	r2, pc, #4	@ (adr r2, 8006c8c <UART_SetConfig+0x90>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006c9d 	.word	0x08006c9d
 8006c90:	08006ca9 	.word	0x08006ca9
 8006c94:	08006ca3 	.word	0x08006ca3
 8006c98:	08006caf 	.word	0x08006caf
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	77fb      	strb	r3, [r7, #31]
 8006ca0:	e150      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ca2:	2302      	movs	r3, #2
 8006ca4:	77fb      	strb	r3, [r7, #31]
 8006ca6:	e14d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ca8:	2304      	movs	r3, #4
 8006caa:	77fb      	strb	r3, [r7, #31]
 8006cac:	e14a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cae:	2308      	movs	r3, #8
 8006cb0:	77fb      	strb	r3, [r7, #31]
 8006cb2:	e147      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cb4:	2310      	movs	r3, #16
 8006cb6:	77fb      	strb	r3, [r7, #31]
 8006cb8:	e144      	b.n	8006f44 <UART_SetConfig+0x348>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a83      	ldr	r2, [pc, #524]	@ (8006ecc <UART_SetConfig+0x2d0>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d132      	bne.n	8006d2a <UART_SetConfig+0x12e>
 8006cc4:	4b80      	ldr	r3, [pc, #512]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cca:	f003 030c 	and.w	r3, r3, #12
 8006cce:	2b0c      	cmp	r3, #12
 8006cd0:	d828      	bhi.n	8006d24 <UART_SetConfig+0x128>
 8006cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd8 <UART_SetConfig+0xdc>)
 8006cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd8:	08006d0d 	.word	0x08006d0d
 8006cdc:	08006d25 	.word	0x08006d25
 8006ce0:	08006d25 	.word	0x08006d25
 8006ce4:	08006d25 	.word	0x08006d25
 8006ce8:	08006d19 	.word	0x08006d19
 8006cec:	08006d25 	.word	0x08006d25
 8006cf0:	08006d25 	.word	0x08006d25
 8006cf4:	08006d25 	.word	0x08006d25
 8006cf8:	08006d13 	.word	0x08006d13
 8006cfc:	08006d25 	.word	0x08006d25
 8006d00:	08006d25 	.word	0x08006d25
 8006d04:	08006d25 	.word	0x08006d25
 8006d08:	08006d1f 	.word	0x08006d1f
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e118      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d12:	2302      	movs	r3, #2
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e115      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d18:	2304      	movs	r3, #4
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e112      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d1e:	2308      	movs	r3, #8
 8006d20:	77fb      	strb	r3, [r7, #31]
 8006d22:	e10f      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d24:	2310      	movs	r3, #16
 8006d26:	77fb      	strb	r3, [r7, #31]
 8006d28:	e10c      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a68      	ldr	r2, [pc, #416]	@ (8006ed0 <UART_SetConfig+0x2d4>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d120      	bne.n	8006d76 <UART_SetConfig+0x17a>
 8006d34:	4b64      	ldr	r3, [pc, #400]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006d3e:	2b30      	cmp	r3, #48	@ 0x30
 8006d40:	d013      	beq.n	8006d6a <UART_SetConfig+0x16e>
 8006d42:	2b30      	cmp	r3, #48	@ 0x30
 8006d44:	d814      	bhi.n	8006d70 <UART_SetConfig+0x174>
 8006d46:	2b20      	cmp	r3, #32
 8006d48:	d009      	beq.n	8006d5e <UART_SetConfig+0x162>
 8006d4a:	2b20      	cmp	r3, #32
 8006d4c:	d810      	bhi.n	8006d70 <UART_SetConfig+0x174>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <UART_SetConfig+0x15c>
 8006d52:	2b10      	cmp	r3, #16
 8006d54:	d006      	beq.n	8006d64 <UART_SetConfig+0x168>
 8006d56:	e00b      	b.n	8006d70 <UART_SetConfig+0x174>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	77fb      	strb	r3, [r7, #31]
 8006d5c:	e0f2      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e0ef      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d64:	2304      	movs	r3, #4
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	e0ec      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d6a:	2308      	movs	r3, #8
 8006d6c:	77fb      	strb	r3, [r7, #31]
 8006d6e:	e0e9      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d70:	2310      	movs	r3, #16
 8006d72:	77fb      	strb	r3, [r7, #31]
 8006d74:	e0e6      	b.n	8006f44 <UART_SetConfig+0x348>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a56      	ldr	r2, [pc, #344]	@ (8006ed4 <UART_SetConfig+0x2d8>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d120      	bne.n	8006dc2 <UART_SetConfig+0x1c6>
 8006d80:	4b51      	ldr	r3, [pc, #324]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d86:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d8a:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d8c:	d013      	beq.n	8006db6 <UART_SetConfig+0x1ba>
 8006d8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d90:	d814      	bhi.n	8006dbc <UART_SetConfig+0x1c0>
 8006d92:	2b80      	cmp	r3, #128	@ 0x80
 8006d94:	d009      	beq.n	8006daa <UART_SetConfig+0x1ae>
 8006d96:	2b80      	cmp	r3, #128	@ 0x80
 8006d98:	d810      	bhi.n	8006dbc <UART_SetConfig+0x1c0>
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d002      	beq.n	8006da4 <UART_SetConfig+0x1a8>
 8006d9e:	2b40      	cmp	r3, #64	@ 0x40
 8006da0:	d006      	beq.n	8006db0 <UART_SetConfig+0x1b4>
 8006da2:	e00b      	b.n	8006dbc <UART_SetConfig+0x1c0>
 8006da4:	2300      	movs	r3, #0
 8006da6:	77fb      	strb	r3, [r7, #31]
 8006da8:	e0cc      	b.n	8006f44 <UART_SetConfig+0x348>
 8006daa:	2302      	movs	r3, #2
 8006dac:	77fb      	strb	r3, [r7, #31]
 8006dae:	e0c9      	b.n	8006f44 <UART_SetConfig+0x348>
 8006db0:	2304      	movs	r3, #4
 8006db2:	77fb      	strb	r3, [r7, #31]
 8006db4:	e0c6      	b.n	8006f44 <UART_SetConfig+0x348>
 8006db6:	2308      	movs	r3, #8
 8006db8:	77fb      	strb	r3, [r7, #31]
 8006dba:	e0c3      	b.n	8006f44 <UART_SetConfig+0x348>
 8006dbc:	2310      	movs	r3, #16
 8006dbe:	77fb      	strb	r3, [r7, #31]
 8006dc0:	e0c0      	b.n	8006f44 <UART_SetConfig+0x348>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a44      	ldr	r2, [pc, #272]	@ (8006ed8 <UART_SetConfig+0x2dc>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d125      	bne.n	8006e18 <UART_SetConfig+0x21c>
 8006dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dd6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006dda:	d017      	beq.n	8006e0c <UART_SetConfig+0x210>
 8006ddc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006de0:	d817      	bhi.n	8006e12 <UART_SetConfig+0x216>
 8006de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006de6:	d00b      	beq.n	8006e00 <UART_SetConfig+0x204>
 8006de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dec:	d811      	bhi.n	8006e12 <UART_SetConfig+0x216>
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <UART_SetConfig+0x1fe>
 8006df2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006df6:	d006      	beq.n	8006e06 <UART_SetConfig+0x20a>
 8006df8:	e00b      	b.n	8006e12 <UART_SetConfig+0x216>
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	77fb      	strb	r3, [r7, #31]
 8006dfe:	e0a1      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e00:	2302      	movs	r3, #2
 8006e02:	77fb      	strb	r3, [r7, #31]
 8006e04:	e09e      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e06:	2304      	movs	r3, #4
 8006e08:	77fb      	strb	r3, [r7, #31]
 8006e0a:	e09b      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e0c:	2308      	movs	r3, #8
 8006e0e:	77fb      	strb	r3, [r7, #31]
 8006e10:	e098      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e12:	2310      	movs	r3, #16
 8006e14:	77fb      	strb	r3, [r7, #31]
 8006e16:	e095      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	4a2f      	ldr	r2, [pc, #188]	@ (8006edc <UART_SetConfig+0x2e0>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d125      	bne.n	8006e6e <UART_SetConfig+0x272>
 8006e22:	4b29      	ldr	r3, [pc, #164]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006e2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e30:	d017      	beq.n	8006e62 <UART_SetConfig+0x266>
 8006e32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006e36:	d817      	bhi.n	8006e68 <UART_SetConfig+0x26c>
 8006e38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e3c:	d00b      	beq.n	8006e56 <UART_SetConfig+0x25a>
 8006e3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006e42:	d811      	bhi.n	8006e68 <UART_SetConfig+0x26c>
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d003      	beq.n	8006e50 <UART_SetConfig+0x254>
 8006e48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e4c:	d006      	beq.n	8006e5c <UART_SetConfig+0x260>
 8006e4e:	e00b      	b.n	8006e68 <UART_SetConfig+0x26c>
 8006e50:	2301      	movs	r3, #1
 8006e52:	77fb      	strb	r3, [r7, #31]
 8006e54:	e076      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e56:	2302      	movs	r3, #2
 8006e58:	77fb      	strb	r3, [r7, #31]
 8006e5a:	e073      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e5c:	2304      	movs	r3, #4
 8006e5e:	77fb      	strb	r3, [r7, #31]
 8006e60:	e070      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e62:	2308      	movs	r3, #8
 8006e64:	77fb      	strb	r3, [r7, #31]
 8006e66:	e06d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e68:	2310      	movs	r3, #16
 8006e6a:	77fb      	strb	r3, [r7, #31]
 8006e6c:	e06a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a1b      	ldr	r2, [pc, #108]	@ (8006ee0 <UART_SetConfig+0x2e4>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d138      	bne.n	8006eea <UART_SetConfig+0x2ee>
 8006e78:	4b13      	ldr	r3, [pc, #76]	@ (8006ec8 <UART_SetConfig+0x2cc>)
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e86:	d017      	beq.n	8006eb8 <UART_SetConfig+0x2bc>
 8006e88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e8c:	d82a      	bhi.n	8006ee4 <UART_SetConfig+0x2e8>
 8006e8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e92:	d00b      	beq.n	8006eac <UART_SetConfig+0x2b0>
 8006e94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e98:	d824      	bhi.n	8006ee4 <UART_SetConfig+0x2e8>
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <UART_SetConfig+0x2aa>
 8006e9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ea2:	d006      	beq.n	8006eb2 <UART_SetConfig+0x2b6>
 8006ea4:	e01e      	b.n	8006ee4 <UART_SetConfig+0x2e8>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	77fb      	strb	r3, [r7, #31]
 8006eaa:	e04b      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eac:	2302      	movs	r3, #2
 8006eae:	77fb      	strb	r3, [r7, #31]
 8006eb0:	e048      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eb2:	2304      	movs	r3, #4
 8006eb4:	77fb      	strb	r3, [r7, #31]
 8006eb6:	e045      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eb8:	2308      	movs	r3, #8
 8006eba:	77fb      	strb	r3, [r7, #31]
 8006ebc:	e042      	b.n	8006f44 <UART_SetConfig+0x348>
 8006ebe:	bf00      	nop
 8006ec0:	efff69f3 	.word	0xefff69f3
 8006ec4:	40011000 	.word	0x40011000
 8006ec8:	40023800 	.word	0x40023800
 8006ecc:	40004400 	.word	0x40004400
 8006ed0:	40004800 	.word	0x40004800
 8006ed4:	40004c00 	.word	0x40004c00
 8006ed8:	40005000 	.word	0x40005000
 8006edc:	40011400 	.word	0x40011400
 8006ee0:	40007800 	.word	0x40007800
 8006ee4:	2310      	movs	r3, #16
 8006ee6:	77fb      	strb	r3, [r7, #31]
 8006ee8:	e02c      	b.n	8006f44 <UART_SetConfig+0x348>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a72      	ldr	r2, [pc, #456]	@ (80070b8 <UART_SetConfig+0x4bc>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d125      	bne.n	8006f40 <UART_SetConfig+0x344>
 8006ef4:	4b71      	ldr	r3, [pc, #452]	@ (80070bc <UART_SetConfig+0x4c0>)
 8006ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006efa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006efe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f02:	d017      	beq.n	8006f34 <UART_SetConfig+0x338>
 8006f04:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006f08:	d817      	bhi.n	8006f3a <UART_SetConfig+0x33e>
 8006f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f0e:	d00b      	beq.n	8006f28 <UART_SetConfig+0x32c>
 8006f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f14:	d811      	bhi.n	8006f3a <UART_SetConfig+0x33e>
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d003      	beq.n	8006f22 <UART_SetConfig+0x326>
 8006f1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f1e:	d006      	beq.n	8006f2e <UART_SetConfig+0x332>
 8006f20:	e00b      	b.n	8006f3a <UART_SetConfig+0x33e>
 8006f22:	2300      	movs	r3, #0
 8006f24:	77fb      	strb	r3, [r7, #31]
 8006f26:	e00d      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f28:	2302      	movs	r3, #2
 8006f2a:	77fb      	strb	r3, [r7, #31]
 8006f2c:	e00a      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f2e:	2304      	movs	r3, #4
 8006f30:	77fb      	strb	r3, [r7, #31]
 8006f32:	e007      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f34:	2308      	movs	r3, #8
 8006f36:	77fb      	strb	r3, [r7, #31]
 8006f38:	e004      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f3a:	2310      	movs	r3, #16
 8006f3c:	77fb      	strb	r3, [r7, #31]
 8006f3e:	e001      	b.n	8006f44 <UART_SetConfig+0x348>
 8006f40:	2310      	movs	r3, #16
 8006f42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f4c:	d15b      	bne.n	8007006 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006f4e:	7ffb      	ldrb	r3, [r7, #31]
 8006f50:	2b08      	cmp	r3, #8
 8006f52:	d828      	bhi.n	8006fa6 <UART_SetConfig+0x3aa>
 8006f54:	a201      	add	r2, pc, #4	@ (adr r2, 8006f5c <UART_SetConfig+0x360>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f81 	.word	0x08006f81
 8006f60:	08006f89 	.word	0x08006f89
 8006f64:	08006f91 	.word	0x08006f91
 8006f68:	08006fa7 	.word	0x08006fa7
 8006f6c:	08006f97 	.word	0x08006f97
 8006f70:	08006fa7 	.word	0x08006fa7
 8006f74:	08006fa7 	.word	0x08006fa7
 8006f78:	08006fa7 	.word	0x08006fa7
 8006f7c:	08006f9f 	.word	0x08006f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f80:	f7fd fee0 	bl	8004d44 <HAL_RCC_GetPCLK1Freq>
 8006f84:	61b8      	str	r0, [r7, #24]
        break;
 8006f86:	e013      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f88:	f7fd fef0 	bl	8004d6c <HAL_RCC_GetPCLK2Freq>
 8006f8c:	61b8      	str	r0, [r7, #24]
        break;
 8006f8e:	e00f      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f90:	4b4b      	ldr	r3, [pc, #300]	@ (80070c0 <UART_SetConfig+0x4c4>)
 8006f92:	61bb      	str	r3, [r7, #24]
        break;
 8006f94:	e00c      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f96:	f7fd fdc3 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8006f9a:	61b8      	str	r0, [r7, #24]
        break;
 8006f9c:	e008      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fa2:	61bb      	str	r3, [r7, #24]
        break;
 8006fa4:	e004      	b.n	8006fb0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	77bb      	strb	r3, [r7, #30]
        break;
 8006fae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d074      	beq.n	80070a0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	005a      	lsls	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	085b      	lsrs	r3, r3, #1
 8006fc0:	441a      	add	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	2b0f      	cmp	r3, #15
 8006fd0:	d916      	bls.n	8007000 <UART_SetConfig+0x404>
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006fd8:	d212      	bcs.n	8007000 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	f023 030f 	bic.w	r3, r3, #15
 8006fe2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	085b      	lsrs	r3, r3, #1
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	f003 0307 	and.w	r3, r3, #7
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	89fb      	ldrh	r3, [r7, #14]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	89fa      	ldrh	r2, [r7, #14]
 8006ffc:	60da      	str	r2, [r3, #12]
 8006ffe:	e04f      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	77bb      	strb	r3, [r7, #30]
 8007004:	e04c      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007006:	7ffb      	ldrb	r3, [r7, #31]
 8007008:	2b08      	cmp	r3, #8
 800700a:	d828      	bhi.n	800705e <UART_SetConfig+0x462>
 800700c:	a201      	add	r2, pc, #4	@ (adr r2, 8007014 <UART_SetConfig+0x418>)
 800700e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007012:	bf00      	nop
 8007014:	08007039 	.word	0x08007039
 8007018:	08007041 	.word	0x08007041
 800701c:	08007049 	.word	0x08007049
 8007020:	0800705f 	.word	0x0800705f
 8007024:	0800704f 	.word	0x0800704f
 8007028:	0800705f 	.word	0x0800705f
 800702c:	0800705f 	.word	0x0800705f
 8007030:	0800705f 	.word	0x0800705f
 8007034:	08007057 	.word	0x08007057
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007038:	f7fd fe84 	bl	8004d44 <HAL_RCC_GetPCLK1Freq>
 800703c:	61b8      	str	r0, [r7, #24]
        break;
 800703e:	e013      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007040:	f7fd fe94 	bl	8004d6c <HAL_RCC_GetPCLK2Freq>
 8007044:	61b8      	str	r0, [r7, #24]
        break;
 8007046:	e00f      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007048:	4b1d      	ldr	r3, [pc, #116]	@ (80070c0 <UART_SetConfig+0x4c4>)
 800704a:	61bb      	str	r3, [r7, #24]
        break;
 800704c:	e00c      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800704e:	f7fd fd67 	bl	8004b20 <HAL_RCC_GetSysClockFreq>
 8007052:	61b8      	str	r0, [r7, #24]
        break;
 8007054:	e008      	b.n	8007068 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007056:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800705a:	61bb      	str	r3, [r7, #24]
        break;
 800705c:	e004      	b.n	8007068 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800705e:	2300      	movs	r3, #0
 8007060:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	77bb      	strb	r3, [r7, #30]
        break;
 8007066:	bf00      	nop
    }

    if (pclk != 0U)
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d018      	beq.n	80070a0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	085a      	lsrs	r2, r3, #1
 8007074:	69bb      	ldr	r3, [r7, #24]
 8007076:	441a      	add	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007080:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	2b0f      	cmp	r3, #15
 8007086:	d909      	bls.n	800709c <UART_SetConfig+0x4a0>
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800708e:	d205      	bcs.n	800709c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	b29a      	uxth	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	60da      	str	r2, [r3, #12]
 800709a:	e001      	b.n	80070a0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80070ac:	7fbb      	ldrb	r3, [r7, #30]
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3720      	adds	r7, #32
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	40007c00 	.word	0x40007c00
 80070bc:	40023800 	.word	0x40023800
 80070c0:	00f42400 	.word	0x00f42400

080070c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d0:	f003 0308 	and.w	r3, r3, #8
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	430a      	orrs	r2, r1
 80070ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070f2:	f003 0301 	and.w	r3, r3, #1
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00a      	beq.n	8007110 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007114:	f003 0302 	and.w	r3, r3, #2
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00a      	beq.n	8007132 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	685b      	ldr	r3, [r3, #4]
 8007122:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007136:	f003 0304 	and.w	r3, r3, #4
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00a      	beq.n	8007154 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	430a      	orrs	r2, r1
 8007152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007158:	f003 0310 	and.w	r3, r3, #16
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00a      	beq.n	8007176 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	430a      	orrs	r2, r1
 8007174:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800717a:	f003 0320 	and.w	r3, r3, #32
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00a      	beq.n	8007198 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	430a      	orrs	r2, r1
 8007196:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800719c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d01a      	beq.n	80071da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	430a      	orrs	r2, r1
 80071b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071c2:	d10a      	bne.n	80071da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d00a      	beq.n	80071fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	430a      	orrs	r2, r1
 80071fa:	605a      	str	r2, [r3, #4]
  }
}
 80071fc:	bf00      	nop
 80071fe:	370c      	adds	r7, #12
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b098      	sub	sp, #96	@ 0x60
 800720c:	af02      	add	r7, sp, #8
 800720e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007218:	f7fb fc7e 	bl	8002b18 <HAL_GetTick>
 800721c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0308 	and.w	r3, r3, #8
 8007228:	2b08      	cmp	r3, #8
 800722a:	d12e      	bne.n	800728a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800722c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007234:	2200      	movs	r2, #0
 8007236:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f88c 	bl	8007358 <UART_WaitOnFlagUntilTimeout>
 8007240:	4603      	mov	r3, r0
 8007242:	2b00      	cmp	r3, #0
 8007244:	d021      	beq.n	800728a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800724c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800724e:	e853 3f00 	ldrex	r3, [r3]
 8007252:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007256:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800725a:	653b      	str	r3, [r7, #80]	@ 0x50
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	461a      	mov	r2, r3
 8007262:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007264:	647b      	str	r3, [r7, #68]	@ 0x44
 8007266:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007268:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800726a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800726c:	e841 2300 	strex	r3, r2, [r1]
 8007270:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1e6      	bne.n	8007246 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2220      	movs	r2, #32
 800727c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007286:	2303      	movs	r3, #3
 8007288:	e062      	b.n	8007350 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0304 	and.w	r3, r3, #4
 8007294:	2b04      	cmp	r3, #4
 8007296:	d149      	bne.n	800732c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007298:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800729c:	9300      	str	r3, [sp, #0]
 800729e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072a0:	2200      	movs	r2, #0
 80072a2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 f856 	bl	8007358 <UART_WaitOnFlagUntilTimeout>
 80072ac:	4603      	mov	r3, r0
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d03c      	beq.n	800732c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ba:	e853 3f00 	ldrex	r3, [r3]
 80072be:	623b      	str	r3, [r7, #32]
   return(result);
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	461a      	mov	r2, r3
 80072ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80072d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d8:	e841 2300 	strex	r3, r2, [r1]
 80072dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1e6      	bne.n	80072b2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	3308      	adds	r3, #8
 80072ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	e853 3f00 	ldrex	r3, [r3]
 80072f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f023 0301 	bic.w	r3, r3, #1
 80072fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3308      	adds	r3, #8
 8007302:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007304:	61fa      	str	r2, [r7, #28]
 8007306:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	69b9      	ldr	r1, [r7, #24]
 800730a:	69fa      	ldr	r2, [r7, #28]
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	617b      	str	r3, [r7, #20]
   return(result);
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e5      	bne.n	80072e4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2220      	movs	r2, #32
 800731c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e011      	b.n	8007350 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2220      	movs	r2, #32
 8007330:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2220      	movs	r2, #32
 8007336:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800734e:	2300      	movs	r3, #0
}
 8007350:	4618      	mov	r0, r3
 8007352:	3758      	adds	r7, #88	@ 0x58
 8007354:	46bd      	mov	sp, r7
 8007356:	bd80      	pop	{r7, pc}

08007358 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	60f8      	str	r0, [r7, #12]
 8007360:	60b9      	str	r1, [r7, #8]
 8007362:	603b      	str	r3, [r7, #0]
 8007364:	4613      	mov	r3, r2
 8007366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007368:	e04f      	b.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007370:	d04b      	beq.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007372:	f7fb fbd1 	bl	8002b18 <HAL_GetTick>
 8007376:	4602      	mov	r2, r0
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	69ba      	ldr	r2, [r7, #24]
 800737e:	429a      	cmp	r2, r3
 8007380:	d302      	bcc.n	8007388 <UART_WaitOnFlagUntilTimeout+0x30>
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d101      	bne.n	800738c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e04e      	b.n	800742a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0304 	and.w	r3, r3, #4
 8007396:	2b00      	cmp	r3, #0
 8007398:	d037      	beq.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b80      	cmp	r3, #128	@ 0x80
 800739e:	d034      	beq.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	2b40      	cmp	r3, #64	@ 0x40
 80073a4:	d031      	beq.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	69db      	ldr	r3, [r3, #28]
 80073ac:	f003 0308 	and.w	r3, r3, #8
 80073b0:	2b08      	cmp	r3, #8
 80073b2:	d110      	bne.n	80073d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	2208      	movs	r2, #8
 80073ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073bc:	68f8      	ldr	r0, [r7, #12]
 80073be:	f000 f838 	bl	8007432 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2208      	movs	r2, #8
 80073c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e029      	b.n	800742a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	69db      	ldr	r3, [r3, #28]
 80073dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80073e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80073e4:	d111      	bne.n	800740a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f000 f81e 	bl	8007432 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2220      	movs	r2, #32
 80073fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e00f      	b.n	800742a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	69da      	ldr	r2, [r3, #28]
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	4013      	ands	r3, r2
 8007414:	68ba      	ldr	r2, [r7, #8]
 8007416:	429a      	cmp	r2, r3
 8007418:	bf0c      	ite	eq
 800741a:	2301      	moveq	r3, #1
 800741c:	2300      	movne	r3, #0
 800741e:	b2db      	uxtb	r3, r3
 8007420:	461a      	mov	r2, r3
 8007422:	79fb      	ldrb	r3, [r7, #7]
 8007424:	429a      	cmp	r2, r3
 8007426:	d0a0      	beq.n	800736a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007432:	b480      	push	{r7}
 8007434:	b095      	sub	sp, #84	@ 0x54
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800744e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	461a      	mov	r2, r3
 8007456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007458:	643b      	str	r3, [r7, #64]	@ 0x40
 800745a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800745c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800745e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007460:	e841 2300 	strex	r3, r2, [r1]
 8007464:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007468:	2b00      	cmp	r3, #0
 800746a:	d1e6      	bne.n	800743a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	3308      	adds	r3, #8
 8007472:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007474:	6a3b      	ldr	r3, [r7, #32]
 8007476:	e853 3f00 	ldrex	r3, [r3]
 800747a:	61fb      	str	r3, [r7, #28]
   return(result);
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	f023 0301 	bic.w	r3, r3, #1
 8007482:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3308      	adds	r3, #8
 800748a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800748c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800748e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007490:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007494:	e841 2300 	strex	r3, r2, [r1]
 8007498:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800749a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749c:	2b00      	cmp	r3, #0
 800749e:	d1e5      	bne.n	800746c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d118      	bne.n	80074da <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	e853 3f00 	ldrex	r3, [r3]
 80074b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	f023 0310 	bic.w	r3, r3, #16
 80074bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	461a      	mov	r2, r3
 80074c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074c6:	61bb      	str	r3, [r7, #24]
 80074c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ca:	6979      	ldr	r1, [r7, #20]
 80074cc:	69ba      	ldr	r2, [r7, #24]
 80074ce:	e841 2300 	strex	r3, r2, [r1]
 80074d2:	613b      	str	r3, [r7, #16]
   return(result);
 80074d4:	693b      	ldr	r3, [r7, #16]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1e6      	bne.n	80074a8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2220      	movs	r2, #32
 80074de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	2200      	movs	r2, #0
 80074e6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80074ee:	bf00      	nop
 80074f0:	3754      	adds	r7, #84	@ 0x54
 80074f2:	46bd      	mov	sp, r7
 80074f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f8:	4770      	bx	lr

080074fa <atof>:
 80074fa:	2100      	movs	r1, #0
 80074fc:	f000 bdb2 	b.w	8008064 <strtod>

08007500 <sulp>:
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	4604      	mov	r4, r0
 8007504:	460d      	mov	r5, r1
 8007506:	4616      	mov	r6, r2
 8007508:	ec45 4b10 	vmov	d0, r4, r5
 800750c:	f002 f81c 	bl	8009548 <__ulp>
 8007510:	b17e      	cbz	r6, 8007532 <sulp+0x32>
 8007512:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007516:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800751a:	2b00      	cmp	r3, #0
 800751c:	dd09      	ble.n	8007532 <sulp+0x32>
 800751e:	051b      	lsls	r3, r3, #20
 8007520:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8007524:	2000      	movs	r0, #0
 8007526:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800752a:	ec41 0b17 	vmov	d7, r0, r1
 800752e:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007532:	bd70      	pop	{r4, r5, r6, pc}
 8007534:	0000      	movs	r0, r0
	...

08007538 <_strtod_l>:
 8007538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800753c:	ed2d 8b0a 	vpush	{d8-d12}
 8007540:	b097      	sub	sp, #92	@ 0x5c
 8007542:	4688      	mov	r8, r1
 8007544:	920e      	str	r2, [sp, #56]	@ 0x38
 8007546:	2200      	movs	r2, #0
 8007548:	9212      	str	r2, [sp, #72]	@ 0x48
 800754a:	9005      	str	r0, [sp, #20]
 800754c:	f04f 0a00 	mov.w	sl, #0
 8007550:	f04f 0b00 	mov.w	fp, #0
 8007554:	460a      	mov	r2, r1
 8007556:	9211      	str	r2, [sp, #68]	@ 0x44
 8007558:	7811      	ldrb	r1, [r2, #0]
 800755a:	292b      	cmp	r1, #43	@ 0x2b
 800755c:	d04c      	beq.n	80075f8 <_strtod_l+0xc0>
 800755e:	d839      	bhi.n	80075d4 <_strtod_l+0x9c>
 8007560:	290d      	cmp	r1, #13
 8007562:	d833      	bhi.n	80075cc <_strtod_l+0x94>
 8007564:	2908      	cmp	r1, #8
 8007566:	d833      	bhi.n	80075d0 <_strtod_l+0x98>
 8007568:	2900      	cmp	r1, #0
 800756a:	d03c      	beq.n	80075e6 <_strtod_l+0xae>
 800756c:	2200      	movs	r2, #0
 800756e:	9208      	str	r2, [sp, #32]
 8007570:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 8007572:	782a      	ldrb	r2, [r5, #0]
 8007574:	2a30      	cmp	r2, #48	@ 0x30
 8007576:	f040 80b5 	bne.w	80076e4 <_strtod_l+0x1ac>
 800757a:	786a      	ldrb	r2, [r5, #1]
 800757c:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007580:	2a58      	cmp	r2, #88	@ 0x58
 8007582:	d170      	bne.n	8007666 <_strtod_l+0x12e>
 8007584:	9302      	str	r3, [sp, #8]
 8007586:	9b08      	ldr	r3, [sp, #32]
 8007588:	9301      	str	r3, [sp, #4]
 800758a:	ab12      	add	r3, sp, #72	@ 0x48
 800758c:	9300      	str	r3, [sp, #0]
 800758e:	4a8b      	ldr	r2, [pc, #556]	@ (80077bc <_strtod_l+0x284>)
 8007590:	9805      	ldr	r0, [sp, #20]
 8007592:	ab13      	add	r3, sp, #76	@ 0x4c
 8007594:	a911      	add	r1, sp, #68	@ 0x44
 8007596:	f001 f8d1 	bl	800873c <__gethex>
 800759a:	f010 060f 	ands.w	r6, r0, #15
 800759e:	4604      	mov	r4, r0
 80075a0:	d005      	beq.n	80075ae <_strtod_l+0x76>
 80075a2:	2e06      	cmp	r6, #6
 80075a4:	d12a      	bne.n	80075fc <_strtod_l+0xc4>
 80075a6:	3501      	adds	r5, #1
 80075a8:	2300      	movs	r3, #0
 80075aa:	9511      	str	r5, [sp, #68]	@ 0x44
 80075ac:	9308      	str	r3, [sp, #32]
 80075ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f040 852f 	bne.w	8008014 <_strtod_l+0xadc>
 80075b6:	9b08      	ldr	r3, [sp, #32]
 80075b8:	ec4b ab10 	vmov	d0, sl, fp
 80075bc:	b1cb      	cbz	r3, 80075f2 <_strtod_l+0xba>
 80075be:	eeb1 0b40 	vneg.f64	d0, d0
 80075c2:	b017      	add	sp, #92	@ 0x5c
 80075c4:	ecbd 8b0a 	vpop	{d8-d12}
 80075c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075cc:	2920      	cmp	r1, #32
 80075ce:	d1cd      	bne.n	800756c <_strtod_l+0x34>
 80075d0:	3201      	adds	r2, #1
 80075d2:	e7c0      	b.n	8007556 <_strtod_l+0x1e>
 80075d4:	292d      	cmp	r1, #45	@ 0x2d
 80075d6:	d1c9      	bne.n	800756c <_strtod_l+0x34>
 80075d8:	2101      	movs	r1, #1
 80075da:	9108      	str	r1, [sp, #32]
 80075dc:	1c51      	adds	r1, r2, #1
 80075de:	9111      	str	r1, [sp, #68]	@ 0x44
 80075e0:	7852      	ldrb	r2, [r2, #1]
 80075e2:	2a00      	cmp	r2, #0
 80075e4:	d1c4      	bne.n	8007570 <_strtod_l+0x38>
 80075e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80075e8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	f040 850f 	bne.w	8008010 <_strtod_l+0xad8>
 80075f2:	ec4b ab10 	vmov	d0, sl, fp
 80075f6:	e7e4      	b.n	80075c2 <_strtod_l+0x8a>
 80075f8:	2100      	movs	r1, #0
 80075fa:	e7ee      	b.n	80075da <_strtod_l+0xa2>
 80075fc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80075fe:	b13a      	cbz	r2, 8007610 <_strtod_l+0xd8>
 8007600:	2135      	movs	r1, #53	@ 0x35
 8007602:	a814      	add	r0, sp, #80	@ 0x50
 8007604:	f002 f897 	bl	8009736 <__copybits>
 8007608:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800760a:	9805      	ldr	r0, [sp, #20]
 800760c:	f001 fc68 	bl	8008ee0 <_Bfree>
 8007610:	1e73      	subs	r3, r6, #1
 8007612:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007614:	2b04      	cmp	r3, #4
 8007616:	d806      	bhi.n	8007626 <_strtod_l+0xee>
 8007618:	e8df f003 	tbb	[pc, r3]
 800761c:	201d0314 	.word	0x201d0314
 8007620:	14          	.byte	0x14
 8007621:	00          	.byte	0x00
 8007622:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8007626:	05e3      	lsls	r3, r4, #23
 8007628:	bf48      	it	mi
 800762a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800762e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007632:	0d1b      	lsrs	r3, r3, #20
 8007634:	051b      	lsls	r3, r3, #20
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1b9      	bne.n	80075ae <_strtod_l+0x76>
 800763a:	f000 ff89 	bl	8008550 <__errno>
 800763e:	2322      	movs	r3, #34	@ 0x22
 8007640:	6003      	str	r3, [r0, #0]
 8007642:	e7b4      	b.n	80075ae <_strtod_l+0x76>
 8007644:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8007648:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800764c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007650:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007654:	e7e7      	b.n	8007626 <_strtod_l+0xee>
 8007656:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 80077c4 <_strtod_l+0x28c>
 800765a:	e7e4      	b.n	8007626 <_strtod_l+0xee>
 800765c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007660:	f04f 3aff 	mov.w	sl, #4294967295
 8007664:	e7df      	b.n	8007626 <_strtod_l+0xee>
 8007666:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007668:	1c5a      	adds	r2, r3, #1
 800766a:	9211      	str	r2, [sp, #68]	@ 0x44
 800766c:	785b      	ldrb	r3, [r3, #1]
 800766e:	2b30      	cmp	r3, #48	@ 0x30
 8007670:	d0f9      	beq.n	8007666 <_strtod_l+0x12e>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d09b      	beq.n	80075ae <_strtod_l+0x76>
 8007676:	2301      	movs	r3, #1
 8007678:	2600      	movs	r6, #0
 800767a:	9307      	str	r3, [sp, #28]
 800767c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800767e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007680:	46b1      	mov	r9, r6
 8007682:	4635      	mov	r5, r6
 8007684:	220a      	movs	r2, #10
 8007686:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8007688:	7804      	ldrb	r4, [r0, #0]
 800768a:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800768e:	b2d9      	uxtb	r1, r3
 8007690:	2909      	cmp	r1, #9
 8007692:	d929      	bls.n	80076e8 <_strtod_l+0x1b0>
 8007694:	494a      	ldr	r1, [pc, #296]	@ (80077c0 <_strtod_l+0x288>)
 8007696:	2201      	movs	r2, #1
 8007698:	f000 ff02 	bl	80084a0 <strncmp>
 800769c:	b378      	cbz	r0, 80076fe <_strtod_l+0x1c6>
 800769e:	2000      	movs	r0, #0
 80076a0:	4622      	mov	r2, r4
 80076a2:	462b      	mov	r3, r5
 80076a4:	4607      	mov	r7, r0
 80076a6:	9006      	str	r0, [sp, #24]
 80076a8:	2a65      	cmp	r2, #101	@ 0x65
 80076aa:	d001      	beq.n	80076b0 <_strtod_l+0x178>
 80076ac:	2a45      	cmp	r2, #69	@ 0x45
 80076ae:	d117      	bne.n	80076e0 <_strtod_l+0x1a8>
 80076b0:	b91b      	cbnz	r3, 80076ba <_strtod_l+0x182>
 80076b2:	9b07      	ldr	r3, [sp, #28]
 80076b4:	4303      	orrs	r3, r0
 80076b6:	d096      	beq.n	80075e6 <_strtod_l+0xae>
 80076b8:	2300      	movs	r3, #0
 80076ba:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80076be:	f108 0201 	add.w	r2, r8, #1
 80076c2:	9211      	str	r2, [sp, #68]	@ 0x44
 80076c4:	f898 2001 	ldrb.w	r2, [r8, #1]
 80076c8:	2a2b      	cmp	r2, #43	@ 0x2b
 80076ca:	d06b      	beq.n	80077a4 <_strtod_l+0x26c>
 80076cc:	2a2d      	cmp	r2, #45	@ 0x2d
 80076ce:	d071      	beq.n	80077b4 <_strtod_l+0x27c>
 80076d0:	f04f 0e00 	mov.w	lr, #0
 80076d4:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80076d8:	2c09      	cmp	r4, #9
 80076da:	d979      	bls.n	80077d0 <_strtod_l+0x298>
 80076dc:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 80076e0:	2400      	movs	r4, #0
 80076e2:	e094      	b.n	800780e <_strtod_l+0x2d6>
 80076e4:	2300      	movs	r3, #0
 80076e6:	e7c7      	b.n	8007678 <_strtod_l+0x140>
 80076e8:	2d08      	cmp	r5, #8
 80076ea:	f100 0001 	add.w	r0, r0, #1
 80076ee:	bfd4      	ite	le
 80076f0:	fb02 3909 	mlale	r9, r2, r9, r3
 80076f4:	fb02 3606 	mlagt	r6, r2, r6, r3
 80076f8:	3501      	adds	r5, #1
 80076fa:	9011      	str	r0, [sp, #68]	@ 0x44
 80076fc:	e7c3      	b.n	8007686 <_strtod_l+0x14e>
 80076fe:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	9211      	str	r2, [sp, #68]	@ 0x44
 8007704:	785a      	ldrb	r2, [r3, #1]
 8007706:	b375      	cbz	r5, 8007766 <_strtod_l+0x22e>
 8007708:	4607      	mov	r7, r0
 800770a:	462b      	mov	r3, r5
 800770c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007710:	2909      	cmp	r1, #9
 8007712:	d913      	bls.n	800773c <_strtod_l+0x204>
 8007714:	2101      	movs	r1, #1
 8007716:	9106      	str	r1, [sp, #24]
 8007718:	e7c6      	b.n	80076a8 <_strtod_l+0x170>
 800771a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800771c:	1c5a      	adds	r2, r3, #1
 800771e:	9211      	str	r2, [sp, #68]	@ 0x44
 8007720:	785a      	ldrb	r2, [r3, #1]
 8007722:	3001      	adds	r0, #1
 8007724:	2a30      	cmp	r2, #48	@ 0x30
 8007726:	d0f8      	beq.n	800771a <_strtod_l+0x1e2>
 8007728:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800772c:	2b08      	cmp	r3, #8
 800772e:	f200 8476 	bhi.w	800801e <_strtod_l+0xae6>
 8007732:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007734:	930a      	str	r3, [sp, #40]	@ 0x28
 8007736:	4607      	mov	r7, r0
 8007738:	2000      	movs	r0, #0
 800773a:	4603      	mov	r3, r0
 800773c:	3a30      	subs	r2, #48	@ 0x30
 800773e:	f100 0101 	add.w	r1, r0, #1
 8007742:	d023      	beq.n	800778c <_strtod_l+0x254>
 8007744:	440f      	add	r7, r1
 8007746:	eb00 0c03 	add.w	ip, r0, r3
 800774a:	4619      	mov	r1, r3
 800774c:	240a      	movs	r4, #10
 800774e:	4561      	cmp	r1, ip
 8007750:	d10b      	bne.n	800776a <_strtod_l+0x232>
 8007752:	1c5c      	adds	r4, r3, #1
 8007754:	4403      	add	r3, r0
 8007756:	2b08      	cmp	r3, #8
 8007758:	4404      	add	r4, r0
 800775a:	dc11      	bgt.n	8007780 <_strtod_l+0x248>
 800775c:	230a      	movs	r3, #10
 800775e:	fb03 2909 	mla	r9, r3, r9, r2
 8007762:	2100      	movs	r1, #0
 8007764:	e013      	b.n	800778e <_strtod_l+0x256>
 8007766:	4628      	mov	r0, r5
 8007768:	e7dc      	b.n	8007724 <_strtod_l+0x1ec>
 800776a:	2908      	cmp	r1, #8
 800776c:	f101 0101 	add.w	r1, r1, #1
 8007770:	dc02      	bgt.n	8007778 <_strtod_l+0x240>
 8007772:	fb04 f909 	mul.w	r9, r4, r9
 8007776:	e7ea      	b.n	800774e <_strtod_l+0x216>
 8007778:	2910      	cmp	r1, #16
 800777a:	bfd8      	it	le
 800777c:	4366      	mulle	r6, r4
 800777e:	e7e6      	b.n	800774e <_strtod_l+0x216>
 8007780:	2b0f      	cmp	r3, #15
 8007782:	dcee      	bgt.n	8007762 <_strtod_l+0x22a>
 8007784:	230a      	movs	r3, #10
 8007786:	fb03 2606 	mla	r6, r3, r6, r2
 800778a:	e7ea      	b.n	8007762 <_strtod_l+0x22a>
 800778c:	461c      	mov	r4, r3
 800778e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007790:	1c5a      	adds	r2, r3, #1
 8007792:	9211      	str	r2, [sp, #68]	@ 0x44
 8007794:	785a      	ldrb	r2, [r3, #1]
 8007796:	4608      	mov	r0, r1
 8007798:	4623      	mov	r3, r4
 800779a:	e7b7      	b.n	800770c <_strtod_l+0x1d4>
 800779c:	2301      	movs	r3, #1
 800779e:	2700      	movs	r7, #0
 80077a0:	9306      	str	r3, [sp, #24]
 80077a2:	e786      	b.n	80076b2 <_strtod_l+0x17a>
 80077a4:	f04f 0e00 	mov.w	lr, #0
 80077a8:	f108 0202 	add.w	r2, r8, #2
 80077ac:	9211      	str	r2, [sp, #68]	@ 0x44
 80077ae:	f898 2002 	ldrb.w	r2, [r8, #2]
 80077b2:	e78f      	b.n	80076d4 <_strtod_l+0x19c>
 80077b4:	f04f 0e01 	mov.w	lr, #1
 80077b8:	e7f6      	b.n	80077a8 <_strtod_l+0x270>
 80077ba:	bf00      	nop
 80077bc:	0800a1fc 	.word	0x0800a1fc
 80077c0:	0800a1d8 	.word	0x0800a1d8
 80077c4:	7ff00000 	.word	0x7ff00000
 80077c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077ca:	1c54      	adds	r4, r2, #1
 80077cc:	9411      	str	r4, [sp, #68]	@ 0x44
 80077ce:	7852      	ldrb	r2, [r2, #1]
 80077d0:	2a30      	cmp	r2, #48	@ 0x30
 80077d2:	d0f9      	beq.n	80077c8 <_strtod_l+0x290>
 80077d4:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 80077d8:	2c08      	cmp	r4, #8
 80077da:	d881      	bhi.n	80076e0 <_strtod_l+0x1a8>
 80077dc:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 80077e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80077e4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077e6:	1c51      	adds	r1, r2, #1
 80077e8:	9111      	str	r1, [sp, #68]	@ 0x44
 80077ea:	7852      	ldrb	r2, [r2, #1]
 80077ec:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 80077f0:	2c09      	cmp	r4, #9
 80077f2:	d938      	bls.n	8007866 <_strtod_l+0x32e>
 80077f4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 80077f6:	1b0c      	subs	r4, r1, r4
 80077f8:	2c08      	cmp	r4, #8
 80077fa:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 80077fe:	dc02      	bgt.n	8007806 <_strtod_l+0x2ce>
 8007800:	4564      	cmp	r4, ip
 8007802:	bfa8      	it	ge
 8007804:	4664      	movge	r4, ip
 8007806:	f1be 0f00 	cmp.w	lr, #0
 800780a:	d000      	beq.n	800780e <_strtod_l+0x2d6>
 800780c:	4264      	negs	r4, r4
 800780e:	2b00      	cmp	r3, #0
 8007810:	d14e      	bne.n	80078b0 <_strtod_l+0x378>
 8007812:	9b07      	ldr	r3, [sp, #28]
 8007814:	4318      	orrs	r0, r3
 8007816:	f47f aeca 	bne.w	80075ae <_strtod_l+0x76>
 800781a:	9b06      	ldr	r3, [sp, #24]
 800781c:	2b00      	cmp	r3, #0
 800781e:	f47f aee2 	bne.w	80075e6 <_strtod_l+0xae>
 8007822:	2a69      	cmp	r2, #105	@ 0x69
 8007824:	d027      	beq.n	8007876 <_strtod_l+0x33e>
 8007826:	dc24      	bgt.n	8007872 <_strtod_l+0x33a>
 8007828:	2a49      	cmp	r2, #73	@ 0x49
 800782a:	d024      	beq.n	8007876 <_strtod_l+0x33e>
 800782c:	2a4e      	cmp	r2, #78	@ 0x4e
 800782e:	f47f aeda 	bne.w	80075e6 <_strtod_l+0xae>
 8007832:	4997      	ldr	r1, [pc, #604]	@ (8007a90 <_strtod_l+0x558>)
 8007834:	a811      	add	r0, sp, #68	@ 0x44
 8007836:	f001 f9a3 	bl	8008b80 <__match>
 800783a:	2800      	cmp	r0, #0
 800783c:	f43f aed3 	beq.w	80075e6 <_strtod_l+0xae>
 8007840:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007842:	781b      	ldrb	r3, [r3, #0]
 8007844:	2b28      	cmp	r3, #40	@ 0x28
 8007846:	d12d      	bne.n	80078a4 <_strtod_l+0x36c>
 8007848:	4992      	ldr	r1, [pc, #584]	@ (8007a94 <_strtod_l+0x55c>)
 800784a:	aa14      	add	r2, sp, #80	@ 0x50
 800784c:	a811      	add	r0, sp, #68	@ 0x44
 800784e:	f001 f9ab 	bl	8008ba8 <__hexnan>
 8007852:	2805      	cmp	r0, #5
 8007854:	d126      	bne.n	80078a4 <_strtod_l+0x36c>
 8007856:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007858:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800785c:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007860:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007864:	e6a3      	b.n	80075ae <_strtod_l+0x76>
 8007866:	240a      	movs	r4, #10
 8007868:	fb04 2c0c 	mla	ip, r4, ip, r2
 800786c:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8007870:	e7b8      	b.n	80077e4 <_strtod_l+0x2ac>
 8007872:	2a6e      	cmp	r2, #110	@ 0x6e
 8007874:	e7db      	b.n	800782e <_strtod_l+0x2f6>
 8007876:	4988      	ldr	r1, [pc, #544]	@ (8007a98 <_strtod_l+0x560>)
 8007878:	a811      	add	r0, sp, #68	@ 0x44
 800787a:	f001 f981 	bl	8008b80 <__match>
 800787e:	2800      	cmp	r0, #0
 8007880:	f43f aeb1 	beq.w	80075e6 <_strtod_l+0xae>
 8007884:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007886:	4985      	ldr	r1, [pc, #532]	@ (8007a9c <_strtod_l+0x564>)
 8007888:	3b01      	subs	r3, #1
 800788a:	a811      	add	r0, sp, #68	@ 0x44
 800788c:	9311      	str	r3, [sp, #68]	@ 0x44
 800788e:	f001 f977 	bl	8008b80 <__match>
 8007892:	b910      	cbnz	r0, 800789a <_strtod_l+0x362>
 8007894:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007896:	3301      	adds	r3, #1
 8007898:	9311      	str	r3, [sp, #68]	@ 0x44
 800789a:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8007ab0 <_strtod_l+0x578>
 800789e:	f04f 0a00 	mov.w	sl, #0
 80078a2:	e684      	b.n	80075ae <_strtod_l+0x76>
 80078a4:	487e      	ldr	r0, [pc, #504]	@ (8007aa0 <_strtod_l+0x568>)
 80078a6:	f000 fe8f 	bl	80085c8 <nan>
 80078aa:	ec5b ab10 	vmov	sl, fp, d0
 80078ae:	e67e      	b.n	80075ae <_strtod_l+0x76>
 80078b0:	ee07 9a90 	vmov	s15, r9
 80078b4:	1be2      	subs	r2, r4, r7
 80078b6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80078ba:	2d00      	cmp	r5, #0
 80078bc:	bf08      	it	eq
 80078be:	461d      	moveq	r5, r3
 80078c0:	2b10      	cmp	r3, #16
 80078c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80078c4:	461a      	mov	r2, r3
 80078c6:	bfa8      	it	ge
 80078c8:	2210      	movge	r2, #16
 80078ca:	2b09      	cmp	r3, #9
 80078cc:	ec5b ab17 	vmov	sl, fp, d7
 80078d0:	dc15      	bgt.n	80078fe <_strtod_l+0x3c6>
 80078d2:	1be1      	subs	r1, r4, r7
 80078d4:	2900      	cmp	r1, #0
 80078d6:	f43f ae6a 	beq.w	80075ae <_strtod_l+0x76>
 80078da:	eba4 0107 	sub.w	r1, r4, r7
 80078de:	dd72      	ble.n	80079c6 <_strtod_l+0x48e>
 80078e0:	2916      	cmp	r1, #22
 80078e2:	dc59      	bgt.n	8007998 <_strtod_l+0x460>
 80078e4:	4b6f      	ldr	r3, [pc, #444]	@ (8007aa4 <_strtod_l+0x56c>)
 80078e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80078ec:	ed93 7b00 	vldr	d7, [r3]
 80078f0:	ec4b ab16 	vmov	d6, sl, fp
 80078f4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80078f8:	ec5b ab17 	vmov	sl, fp, d7
 80078fc:	e657      	b.n	80075ae <_strtod_l+0x76>
 80078fe:	4969      	ldr	r1, [pc, #420]	@ (8007aa4 <_strtod_l+0x56c>)
 8007900:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007904:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8007908:	ee06 6a90 	vmov	s13, r6
 800790c:	2b0f      	cmp	r3, #15
 800790e:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8007912:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007916:	ec5b ab16 	vmov	sl, fp, d6
 800791a:	ddda      	ble.n	80078d2 <_strtod_l+0x39a>
 800791c:	1a9a      	subs	r2, r3, r2
 800791e:	1be1      	subs	r1, r4, r7
 8007920:	440a      	add	r2, r1
 8007922:	2a00      	cmp	r2, #0
 8007924:	f340 8094 	ble.w	8007a50 <_strtod_l+0x518>
 8007928:	f012 000f 	ands.w	r0, r2, #15
 800792c:	d00a      	beq.n	8007944 <_strtod_l+0x40c>
 800792e:	495d      	ldr	r1, [pc, #372]	@ (8007aa4 <_strtod_l+0x56c>)
 8007930:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007934:	ed91 7b00 	vldr	d7, [r1]
 8007938:	ec4b ab16 	vmov	d6, sl, fp
 800793c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007940:	ec5b ab17 	vmov	sl, fp, d7
 8007944:	f032 020f 	bics.w	r2, r2, #15
 8007948:	d073      	beq.n	8007a32 <_strtod_l+0x4fa>
 800794a:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800794e:	dd47      	ble.n	80079e0 <_strtod_l+0x4a8>
 8007950:	2400      	movs	r4, #0
 8007952:	4625      	mov	r5, r4
 8007954:	9407      	str	r4, [sp, #28]
 8007956:	4626      	mov	r6, r4
 8007958:	9a05      	ldr	r2, [sp, #20]
 800795a:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8007ab0 <_strtod_l+0x578>
 800795e:	2322      	movs	r3, #34	@ 0x22
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	f04f 0a00 	mov.w	sl, #0
 8007966:	9b07      	ldr	r3, [sp, #28]
 8007968:	2b00      	cmp	r3, #0
 800796a:	f43f ae20 	beq.w	80075ae <_strtod_l+0x76>
 800796e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007970:	9805      	ldr	r0, [sp, #20]
 8007972:	f001 fab5 	bl	8008ee0 <_Bfree>
 8007976:	9805      	ldr	r0, [sp, #20]
 8007978:	4631      	mov	r1, r6
 800797a:	f001 fab1 	bl	8008ee0 <_Bfree>
 800797e:	9805      	ldr	r0, [sp, #20]
 8007980:	4629      	mov	r1, r5
 8007982:	f001 faad 	bl	8008ee0 <_Bfree>
 8007986:	9907      	ldr	r1, [sp, #28]
 8007988:	9805      	ldr	r0, [sp, #20]
 800798a:	f001 faa9 	bl	8008ee0 <_Bfree>
 800798e:	9805      	ldr	r0, [sp, #20]
 8007990:	4621      	mov	r1, r4
 8007992:	f001 faa5 	bl	8008ee0 <_Bfree>
 8007996:	e60a      	b.n	80075ae <_strtod_l+0x76>
 8007998:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800799c:	1be0      	subs	r0, r4, r7
 800799e:	4281      	cmp	r1, r0
 80079a0:	dbbc      	blt.n	800791c <_strtod_l+0x3e4>
 80079a2:	4a40      	ldr	r2, [pc, #256]	@ (8007aa4 <_strtod_l+0x56c>)
 80079a4:	f1c3 030f 	rsb	r3, r3, #15
 80079a8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80079ac:	ed91 7b00 	vldr	d7, [r1]
 80079b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079b2:	ec4b ab16 	vmov	d6, sl, fp
 80079b6:	1acb      	subs	r3, r1, r3
 80079b8:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80079bc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80079c0:	ed92 6b00 	vldr	d6, [r2]
 80079c4:	e796      	b.n	80078f4 <_strtod_l+0x3bc>
 80079c6:	3116      	adds	r1, #22
 80079c8:	dba8      	blt.n	800791c <_strtod_l+0x3e4>
 80079ca:	4b36      	ldr	r3, [pc, #216]	@ (8007aa4 <_strtod_l+0x56c>)
 80079cc:	1b3c      	subs	r4, r7, r4
 80079ce:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80079d2:	ed94 7b00 	vldr	d7, [r4]
 80079d6:	ec4b ab16 	vmov	d6, sl, fp
 80079da:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80079de:	e78b      	b.n	80078f8 <_strtod_l+0x3c0>
 80079e0:	2000      	movs	r0, #0
 80079e2:	ec4b ab17 	vmov	d7, sl, fp
 80079e6:	4e30      	ldr	r6, [pc, #192]	@ (8007aa8 <_strtod_l+0x570>)
 80079e8:	1112      	asrs	r2, r2, #4
 80079ea:	4601      	mov	r1, r0
 80079ec:	2a01      	cmp	r2, #1
 80079ee:	dc23      	bgt.n	8007a38 <_strtod_l+0x500>
 80079f0:	b108      	cbz	r0, 80079f6 <_strtod_l+0x4be>
 80079f2:	ec5b ab17 	vmov	sl, fp, d7
 80079f6:	4a2c      	ldr	r2, [pc, #176]	@ (8007aa8 <_strtod_l+0x570>)
 80079f8:	482c      	ldr	r0, [pc, #176]	@ (8007aac <_strtod_l+0x574>)
 80079fa:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80079fe:	ed92 7b00 	vldr	d7, [r2]
 8007a02:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007a06:	ec4b ab16 	vmov	d6, sl, fp
 8007a0a:	4a29      	ldr	r2, [pc, #164]	@ (8007ab0 <_strtod_l+0x578>)
 8007a0c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a10:	ee17 1a90 	vmov	r1, s15
 8007a14:	400a      	ands	r2, r1
 8007a16:	4282      	cmp	r2, r0
 8007a18:	ec5b ab17 	vmov	sl, fp, d7
 8007a1c:	d898      	bhi.n	8007950 <_strtod_l+0x418>
 8007a1e:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8007a22:	4282      	cmp	r2, r0
 8007a24:	bf86      	itte	hi
 8007a26:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8007ab4 <_strtod_l+0x57c>
 8007a2a:	f04f 3aff 	movhi.w	sl, #4294967295
 8007a2e:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8007a32:	2200      	movs	r2, #0
 8007a34:	9206      	str	r2, [sp, #24]
 8007a36:	e076      	b.n	8007b26 <_strtod_l+0x5ee>
 8007a38:	f012 0f01 	tst.w	r2, #1
 8007a3c:	d004      	beq.n	8007a48 <_strtod_l+0x510>
 8007a3e:	ed96 6b00 	vldr	d6, [r6]
 8007a42:	2001      	movs	r0, #1
 8007a44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007a48:	3101      	adds	r1, #1
 8007a4a:	1052      	asrs	r2, r2, #1
 8007a4c:	3608      	adds	r6, #8
 8007a4e:	e7cd      	b.n	80079ec <_strtod_l+0x4b4>
 8007a50:	d0ef      	beq.n	8007a32 <_strtod_l+0x4fa>
 8007a52:	4252      	negs	r2, r2
 8007a54:	f012 000f 	ands.w	r0, r2, #15
 8007a58:	d00a      	beq.n	8007a70 <_strtod_l+0x538>
 8007a5a:	4912      	ldr	r1, [pc, #72]	@ (8007aa4 <_strtod_l+0x56c>)
 8007a5c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007a60:	ed91 7b00 	vldr	d7, [r1]
 8007a64:	ec4b ab16 	vmov	d6, sl, fp
 8007a68:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007a6c:	ec5b ab17 	vmov	sl, fp, d7
 8007a70:	1112      	asrs	r2, r2, #4
 8007a72:	d0de      	beq.n	8007a32 <_strtod_l+0x4fa>
 8007a74:	2a1f      	cmp	r2, #31
 8007a76:	dd1f      	ble.n	8007ab8 <_strtod_l+0x580>
 8007a78:	2400      	movs	r4, #0
 8007a7a:	4625      	mov	r5, r4
 8007a7c:	9407      	str	r4, [sp, #28]
 8007a7e:	4626      	mov	r6, r4
 8007a80:	9a05      	ldr	r2, [sp, #20]
 8007a82:	2322      	movs	r3, #34	@ 0x22
 8007a84:	f04f 0a00 	mov.w	sl, #0
 8007a88:	f04f 0b00 	mov.w	fp, #0
 8007a8c:	6013      	str	r3, [r2, #0]
 8007a8e:	e76a      	b.n	8007966 <_strtod_l+0x42e>
 8007a90:	0800a1e3 	.word	0x0800a1e3
 8007a94:	0800a1e8 	.word	0x0800a1e8
 8007a98:	0800a1da 	.word	0x0800a1da
 8007a9c:	0800a1dd 	.word	0x0800a1dd
 8007aa0:	0800a58f 	.word	0x0800a58f
 8007aa4:	0800a358 	.word	0x0800a358
 8007aa8:	0800a330 	.word	0x0800a330
 8007aac:	7ca00000 	.word	0x7ca00000
 8007ab0:	7ff00000 	.word	0x7ff00000
 8007ab4:	7fefffff 	.word	0x7fefffff
 8007ab8:	f012 0110 	ands.w	r1, r2, #16
 8007abc:	bf18      	it	ne
 8007abe:	216a      	movne	r1, #106	@ 0x6a
 8007ac0:	9106      	str	r1, [sp, #24]
 8007ac2:	ec4b ab17 	vmov	d7, sl, fp
 8007ac6:	49b0      	ldr	r1, [pc, #704]	@ (8007d88 <_strtod_l+0x850>)
 8007ac8:	2000      	movs	r0, #0
 8007aca:	07d6      	lsls	r6, r2, #31
 8007acc:	d504      	bpl.n	8007ad8 <_strtod_l+0x5a0>
 8007ace:	ed91 6b00 	vldr	d6, [r1]
 8007ad2:	2001      	movs	r0, #1
 8007ad4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ad8:	1052      	asrs	r2, r2, #1
 8007ada:	f101 0108 	add.w	r1, r1, #8
 8007ade:	d1f4      	bne.n	8007aca <_strtod_l+0x592>
 8007ae0:	b108      	cbz	r0, 8007ae6 <_strtod_l+0x5ae>
 8007ae2:	ec5b ab17 	vmov	sl, fp, d7
 8007ae6:	9a06      	ldr	r2, [sp, #24]
 8007ae8:	b1b2      	cbz	r2, 8007b18 <_strtod_l+0x5e0>
 8007aea:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8007aee:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8007af2:	2a00      	cmp	r2, #0
 8007af4:	4658      	mov	r0, fp
 8007af6:	dd0f      	ble.n	8007b18 <_strtod_l+0x5e0>
 8007af8:	2a1f      	cmp	r2, #31
 8007afa:	dd55      	ble.n	8007ba8 <_strtod_l+0x670>
 8007afc:	2a34      	cmp	r2, #52	@ 0x34
 8007afe:	bfde      	ittt	le
 8007b00:	f04f 32ff 	movle.w	r2, #4294967295
 8007b04:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8007b08:	408a      	lslle	r2, r1
 8007b0a:	f04f 0a00 	mov.w	sl, #0
 8007b0e:	bfcc      	ite	gt
 8007b10:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007b14:	ea02 0b00 	andle.w	fp, r2, r0
 8007b18:	ec4b ab17 	vmov	d7, sl, fp
 8007b1c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b24:	d0a8      	beq.n	8007a78 <_strtod_l+0x540>
 8007b26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007b28:	9805      	ldr	r0, [sp, #20]
 8007b2a:	f8cd 9000 	str.w	r9, [sp]
 8007b2e:	462a      	mov	r2, r5
 8007b30:	f001 fa3e 	bl	8008fb0 <__s2b>
 8007b34:	9007      	str	r0, [sp, #28]
 8007b36:	2800      	cmp	r0, #0
 8007b38:	f43f af0a 	beq.w	8007950 <_strtod_l+0x418>
 8007b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b3e:	1b3f      	subs	r7, r7, r4
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	bfb4      	ite	lt
 8007b44:	463b      	movlt	r3, r7
 8007b46:	2300      	movge	r3, #0
 8007b48:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b4c:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 8007d78 <_strtod_l+0x840>
 8007b50:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007b54:	2400      	movs	r4, #0
 8007b56:	930d      	str	r3, [sp, #52]	@ 0x34
 8007b58:	4625      	mov	r5, r4
 8007b5a:	9b07      	ldr	r3, [sp, #28]
 8007b5c:	9805      	ldr	r0, [sp, #20]
 8007b5e:	6859      	ldr	r1, [r3, #4]
 8007b60:	f001 f97e 	bl	8008e60 <_Balloc>
 8007b64:	4606      	mov	r6, r0
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f43f aef6 	beq.w	8007958 <_strtod_l+0x420>
 8007b6c:	9b07      	ldr	r3, [sp, #28]
 8007b6e:	691a      	ldr	r2, [r3, #16]
 8007b70:	ec4b ab19 	vmov	d9, sl, fp
 8007b74:	3202      	adds	r2, #2
 8007b76:	f103 010c 	add.w	r1, r3, #12
 8007b7a:	0092      	lsls	r2, r2, #2
 8007b7c:	300c      	adds	r0, #12
 8007b7e:	f000 fd14 	bl	80085aa <memcpy>
 8007b82:	eeb0 0b49 	vmov.f64	d0, d9
 8007b86:	9805      	ldr	r0, [sp, #20]
 8007b88:	aa14      	add	r2, sp, #80	@ 0x50
 8007b8a:	a913      	add	r1, sp, #76	@ 0x4c
 8007b8c:	f001 fd4c 	bl	8009628 <__d2b>
 8007b90:	9012      	str	r0, [sp, #72]	@ 0x48
 8007b92:	2800      	cmp	r0, #0
 8007b94:	f43f aee0 	beq.w	8007958 <_strtod_l+0x420>
 8007b98:	9805      	ldr	r0, [sp, #20]
 8007b9a:	2101      	movs	r1, #1
 8007b9c:	f001 fa9e 	bl	80090dc <__i2b>
 8007ba0:	4605      	mov	r5, r0
 8007ba2:	b940      	cbnz	r0, 8007bb6 <_strtod_l+0x67e>
 8007ba4:	2500      	movs	r5, #0
 8007ba6:	e6d7      	b.n	8007958 <_strtod_l+0x420>
 8007ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8007bac:	fa01 f202 	lsl.w	r2, r1, r2
 8007bb0:	ea02 0a0a 	and.w	sl, r2, sl
 8007bb4:	e7b0      	b.n	8007b18 <_strtod_l+0x5e0>
 8007bb6:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8007bb8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007bba:	2f00      	cmp	r7, #0
 8007bbc:	bfab      	itete	ge
 8007bbe:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8007bc0:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8007bc2:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8007bc6:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8007bca:	bfac      	ite	ge
 8007bcc:	eb07 0903 	addge.w	r9, r7, r3
 8007bd0:	eba3 0807 	sublt.w	r8, r3, r7
 8007bd4:	9b06      	ldr	r3, [sp, #24]
 8007bd6:	1aff      	subs	r7, r7, r3
 8007bd8:	4417      	add	r7, r2
 8007bda:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8007bde:	4a6b      	ldr	r2, [pc, #428]	@ (8007d8c <_strtod_l+0x854>)
 8007be0:	3f01      	subs	r7, #1
 8007be2:	4297      	cmp	r7, r2
 8007be4:	da51      	bge.n	8007c8a <_strtod_l+0x752>
 8007be6:	1bd1      	subs	r1, r2, r7
 8007be8:	291f      	cmp	r1, #31
 8007bea:	eba3 0301 	sub.w	r3, r3, r1
 8007bee:	f04f 0201 	mov.w	r2, #1
 8007bf2:	dc3e      	bgt.n	8007c72 <_strtod_l+0x73a>
 8007bf4:	408a      	lsls	r2, r1
 8007bf6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007bfc:	eb09 0703 	add.w	r7, r9, r3
 8007c00:	4498      	add	r8, r3
 8007c02:	9b06      	ldr	r3, [sp, #24]
 8007c04:	45b9      	cmp	r9, r7
 8007c06:	4498      	add	r8, r3
 8007c08:	464b      	mov	r3, r9
 8007c0a:	bfa8      	it	ge
 8007c0c:	463b      	movge	r3, r7
 8007c0e:	4543      	cmp	r3, r8
 8007c10:	bfa8      	it	ge
 8007c12:	4643      	movge	r3, r8
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	bfc2      	ittt	gt
 8007c18:	1aff      	subgt	r7, r7, r3
 8007c1a:	eba8 0803 	subgt.w	r8, r8, r3
 8007c1e:	eba9 0903 	subgt.w	r9, r9, r3
 8007c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	dd16      	ble.n	8007c56 <_strtod_l+0x71e>
 8007c28:	4629      	mov	r1, r5
 8007c2a:	9805      	ldr	r0, [sp, #20]
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	f001 fb15 	bl	800925c <__pow5mult>
 8007c32:	4605      	mov	r5, r0
 8007c34:	2800      	cmp	r0, #0
 8007c36:	d0b5      	beq.n	8007ba4 <_strtod_l+0x66c>
 8007c38:	4601      	mov	r1, r0
 8007c3a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007c3c:	9805      	ldr	r0, [sp, #20]
 8007c3e:	f001 fa63 	bl	8009108 <__multiply>
 8007c42:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007c44:	2800      	cmp	r0, #0
 8007c46:	f43f ae87 	beq.w	8007958 <_strtod_l+0x420>
 8007c4a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007c4c:	9805      	ldr	r0, [sp, #20]
 8007c4e:	f001 f947 	bl	8008ee0 <_Bfree>
 8007c52:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c54:	9312      	str	r3, [sp, #72]	@ 0x48
 8007c56:	2f00      	cmp	r7, #0
 8007c58:	dc1b      	bgt.n	8007c92 <_strtod_l+0x75a>
 8007c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	dd21      	ble.n	8007ca4 <_strtod_l+0x76c>
 8007c60:	4631      	mov	r1, r6
 8007c62:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007c64:	9805      	ldr	r0, [sp, #20]
 8007c66:	f001 faf9 	bl	800925c <__pow5mult>
 8007c6a:	4606      	mov	r6, r0
 8007c6c:	b9d0      	cbnz	r0, 8007ca4 <_strtod_l+0x76c>
 8007c6e:	2600      	movs	r6, #0
 8007c70:	e672      	b.n	8007958 <_strtod_l+0x420>
 8007c72:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8007c76:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8007c7a:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8007c7e:	37e2      	adds	r7, #226	@ 0xe2
 8007c80:	fa02 f107 	lsl.w	r1, r2, r7
 8007c84:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007c86:	920c      	str	r2, [sp, #48]	@ 0x30
 8007c88:	e7b8      	b.n	8007bfc <_strtod_l+0x6c4>
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007c8e:	2201      	movs	r2, #1
 8007c90:	e7f9      	b.n	8007c86 <_strtod_l+0x74e>
 8007c92:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007c94:	9805      	ldr	r0, [sp, #20]
 8007c96:	463a      	mov	r2, r7
 8007c98:	f001 fb3a 	bl	8009310 <__lshift>
 8007c9c:	9012      	str	r0, [sp, #72]	@ 0x48
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	d1db      	bne.n	8007c5a <_strtod_l+0x722>
 8007ca2:	e659      	b.n	8007958 <_strtod_l+0x420>
 8007ca4:	f1b8 0f00 	cmp.w	r8, #0
 8007ca8:	dd07      	ble.n	8007cba <_strtod_l+0x782>
 8007caa:	4631      	mov	r1, r6
 8007cac:	9805      	ldr	r0, [sp, #20]
 8007cae:	4642      	mov	r2, r8
 8007cb0:	f001 fb2e 	bl	8009310 <__lshift>
 8007cb4:	4606      	mov	r6, r0
 8007cb6:	2800      	cmp	r0, #0
 8007cb8:	d0d9      	beq.n	8007c6e <_strtod_l+0x736>
 8007cba:	f1b9 0f00 	cmp.w	r9, #0
 8007cbe:	dd08      	ble.n	8007cd2 <_strtod_l+0x79a>
 8007cc0:	4629      	mov	r1, r5
 8007cc2:	9805      	ldr	r0, [sp, #20]
 8007cc4:	464a      	mov	r2, r9
 8007cc6:	f001 fb23 	bl	8009310 <__lshift>
 8007cca:	4605      	mov	r5, r0
 8007ccc:	2800      	cmp	r0, #0
 8007cce:	f43f ae43 	beq.w	8007958 <_strtod_l+0x420>
 8007cd2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007cd4:	9805      	ldr	r0, [sp, #20]
 8007cd6:	4632      	mov	r2, r6
 8007cd8:	f001 fba2 	bl	8009420 <__mdiff>
 8007cdc:	4604      	mov	r4, r0
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	f43f ae3a 	beq.w	8007958 <_strtod_l+0x420>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8007cea:	60c3      	str	r3, [r0, #12]
 8007cec:	4629      	mov	r1, r5
 8007cee:	f001 fb7b 	bl	80093e8 <__mcmp>
 8007cf2:	2800      	cmp	r0, #0
 8007cf4:	da4e      	bge.n	8007d94 <_strtod_l+0x85c>
 8007cf6:	ea58 080a 	orrs.w	r8, r8, sl
 8007cfa:	d174      	bne.n	8007de6 <_strtod_l+0x8ae>
 8007cfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d170      	bne.n	8007de6 <_strtod_l+0x8ae>
 8007d04:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d08:	0d1b      	lsrs	r3, r3, #20
 8007d0a:	051b      	lsls	r3, r3, #20
 8007d0c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d10:	d969      	bls.n	8007de6 <_strtod_l+0x8ae>
 8007d12:	6963      	ldr	r3, [r4, #20]
 8007d14:	b913      	cbnz	r3, 8007d1c <_strtod_l+0x7e4>
 8007d16:	6923      	ldr	r3, [r4, #16]
 8007d18:	2b01      	cmp	r3, #1
 8007d1a:	dd64      	ble.n	8007de6 <_strtod_l+0x8ae>
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	2201      	movs	r2, #1
 8007d20:	9805      	ldr	r0, [sp, #20]
 8007d22:	f001 faf5 	bl	8009310 <__lshift>
 8007d26:	4629      	mov	r1, r5
 8007d28:	4604      	mov	r4, r0
 8007d2a:	f001 fb5d 	bl	80093e8 <__mcmp>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	dd59      	ble.n	8007de6 <_strtod_l+0x8ae>
 8007d32:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007d36:	9a06      	ldr	r2, [sp, #24]
 8007d38:	0d1b      	lsrs	r3, r3, #20
 8007d3a:	051b      	lsls	r3, r3, #20
 8007d3c:	2a00      	cmp	r2, #0
 8007d3e:	d070      	beq.n	8007e22 <_strtod_l+0x8ea>
 8007d40:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007d44:	d86d      	bhi.n	8007e22 <_strtod_l+0x8ea>
 8007d46:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007d4a:	f67f ae99 	bls.w	8007a80 <_strtod_l+0x548>
 8007d4e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8007d80 <_strtod_l+0x848>
 8007d52:	ec4b ab16 	vmov	d6, sl, fp
 8007d56:	4b0e      	ldr	r3, [pc, #56]	@ (8007d90 <_strtod_l+0x858>)
 8007d58:	ee26 7b07 	vmul.f64	d7, d6, d7
 8007d5c:	ee17 2a90 	vmov	r2, s15
 8007d60:	4013      	ands	r3, r2
 8007d62:	ec5b ab17 	vmov	sl, fp, d7
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f47f ae01 	bne.w	800796e <_strtod_l+0x436>
 8007d6c:	9a05      	ldr	r2, [sp, #20]
 8007d6e:	2322      	movs	r3, #34	@ 0x22
 8007d70:	6013      	str	r3, [r2, #0]
 8007d72:	e5fc      	b.n	800796e <_strtod_l+0x436>
 8007d74:	f3af 8000 	nop.w
 8007d78:	ffc00000 	.word	0xffc00000
 8007d7c:	41dfffff 	.word	0x41dfffff
 8007d80:	00000000 	.word	0x00000000
 8007d84:	39500000 	.word	0x39500000
 8007d88:	0800a210 	.word	0x0800a210
 8007d8c:	fffffc02 	.word	0xfffffc02
 8007d90:	7ff00000 	.word	0x7ff00000
 8007d94:	46d9      	mov	r9, fp
 8007d96:	d15d      	bne.n	8007e54 <_strtod_l+0x91c>
 8007d98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007d9c:	f1b8 0f00 	cmp.w	r8, #0
 8007da0:	d02a      	beq.n	8007df8 <_strtod_l+0x8c0>
 8007da2:	4aab      	ldr	r2, [pc, #684]	@ (8008050 <_strtod_l+0xb18>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d12a      	bne.n	8007dfe <_strtod_l+0x8c6>
 8007da8:	9b06      	ldr	r3, [sp, #24]
 8007daa:	4652      	mov	r2, sl
 8007dac:	b1fb      	cbz	r3, 8007dee <_strtod_l+0x8b6>
 8007dae:	4ba9      	ldr	r3, [pc, #676]	@ (8008054 <_strtod_l+0xb1c>)
 8007db0:	ea0b 0303 	and.w	r3, fp, r3
 8007db4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007db8:	f04f 31ff 	mov.w	r1, #4294967295
 8007dbc:	d81a      	bhi.n	8007df4 <_strtod_l+0x8bc>
 8007dbe:	0d1b      	lsrs	r3, r3, #20
 8007dc0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d118      	bne.n	8007dfe <_strtod_l+0x8c6>
 8007dcc:	4ba2      	ldr	r3, [pc, #648]	@ (8008058 <_strtod_l+0xb20>)
 8007dce:	4599      	cmp	r9, r3
 8007dd0:	d102      	bne.n	8007dd8 <_strtod_l+0x8a0>
 8007dd2:	3201      	adds	r2, #1
 8007dd4:	f43f adc0 	beq.w	8007958 <_strtod_l+0x420>
 8007dd8:	4b9e      	ldr	r3, [pc, #632]	@ (8008054 <_strtod_l+0xb1c>)
 8007dda:	ea09 0303 	and.w	r3, r9, r3
 8007dde:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8007de2:	f04f 0a00 	mov.w	sl, #0
 8007de6:	9b06      	ldr	r3, [sp, #24]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1b0      	bne.n	8007d4e <_strtod_l+0x816>
 8007dec:	e5bf      	b.n	800796e <_strtod_l+0x436>
 8007dee:	f04f 33ff 	mov.w	r3, #4294967295
 8007df2:	e7e9      	b.n	8007dc8 <_strtod_l+0x890>
 8007df4:	460b      	mov	r3, r1
 8007df6:	e7e7      	b.n	8007dc8 <_strtod_l+0x890>
 8007df8:	ea53 030a 	orrs.w	r3, r3, sl
 8007dfc:	d099      	beq.n	8007d32 <_strtod_l+0x7fa>
 8007dfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e00:	b1c3      	cbz	r3, 8007e34 <_strtod_l+0x8fc>
 8007e02:	ea13 0f09 	tst.w	r3, r9
 8007e06:	d0ee      	beq.n	8007de6 <_strtod_l+0x8ae>
 8007e08:	9a06      	ldr	r2, [sp, #24]
 8007e0a:	4650      	mov	r0, sl
 8007e0c:	4659      	mov	r1, fp
 8007e0e:	f1b8 0f00 	cmp.w	r8, #0
 8007e12:	d013      	beq.n	8007e3c <_strtod_l+0x904>
 8007e14:	f7ff fb74 	bl	8007500 <sulp>
 8007e18:	ee39 7b00 	vadd.f64	d7, d9, d0
 8007e1c:	ec5b ab17 	vmov	sl, fp, d7
 8007e20:	e7e1      	b.n	8007de6 <_strtod_l+0x8ae>
 8007e22:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007e26:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007e2a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007e2e:	f04f 3aff 	mov.w	sl, #4294967295
 8007e32:	e7d8      	b.n	8007de6 <_strtod_l+0x8ae>
 8007e34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e36:	ea13 0f0a 	tst.w	r3, sl
 8007e3a:	e7e4      	b.n	8007e06 <_strtod_l+0x8ce>
 8007e3c:	f7ff fb60 	bl	8007500 <sulp>
 8007e40:	ee39 0b40 	vsub.f64	d0, d9, d0
 8007e44:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8007e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e4c:	ec5b ab10 	vmov	sl, fp, d0
 8007e50:	d1c9      	bne.n	8007de6 <_strtod_l+0x8ae>
 8007e52:	e615      	b.n	8007a80 <_strtod_l+0x548>
 8007e54:	4629      	mov	r1, r5
 8007e56:	4620      	mov	r0, r4
 8007e58:	f001 fc3e 	bl	80096d8 <__ratio>
 8007e5c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8007e60:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8007e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e68:	d85d      	bhi.n	8007f26 <_strtod_l+0x9ee>
 8007e6a:	f1b8 0f00 	cmp.w	r8, #0
 8007e6e:	d164      	bne.n	8007f3a <_strtod_l+0xa02>
 8007e70:	f1ba 0f00 	cmp.w	sl, #0
 8007e74:	d14b      	bne.n	8007f0e <_strtod_l+0x9d6>
 8007e76:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e7a:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d160      	bne.n	8007f44 <_strtod_l+0xa0c>
 8007e82:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8007e86:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8007e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e8e:	d401      	bmi.n	8007e94 <_strtod_l+0x95c>
 8007e90:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007e94:	eeb1 ab48 	vneg.f64	d10, d8
 8007e98:	486e      	ldr	r0, [pc, #440]	@ (8008054 <_strtod_l+0xb1c>)
 8007e9a:	4970      	ldr	r1, [pc, #448]	@ (800805c <_strtod_l+0xb24>)
 8007e9c:	ea09 0700 	and.w	r7, r9, r0
 8007ea0:	428f      	cmp	r7, r1
 8007ea2:	ec53 2b1a 	vmov	r2, r3, d10
 8007ea6:	d17d      	bne.n	8007fa4 <_strtod_l+0xa6c>
 8007ea8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8007eac:	ec4b ab1c 	vmov	d12, sl, fp
 8007eb0:	eeb0 0b4c 	vmov.f64	d0, d12
 8007eb4:	f001 fb48 	bl	8009548 <__ulp>
 8007eb8:	4866      	ldr	r0, [pc, #408]	@ (8008054 <_strtod_l+0xb1c>)
 8007eba:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8007ebe:	ee1c 3a90 	vmov	r3, s25
 8007ec2:	4a67      	ldr	r2, [pc, #412]	@ (8008060 <_strtod_l+0xb28>)
 8007ec4:	ea03 0100 	and.w	r1, r3, r0
 8007ec8:	4291      	cmp	r1, r2
 8007eca:	ec5b ab1c 	vmov	sl, fp, d12
 8007ece:	d93c      	bls.n	8007f4a <_strtod_l+0xa12>
 8007ed0:	ee19 2a90 	vmov	r2, s19
 8007ed4:	4b60      	ldr	r3, [pc, #384]	@ (8008058 <_strtod_l+0xb20>)
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d104      	bne.n	8007ee4 <_strtod_l+0x9ac>
 8007eda:	ee19 3a10 	vmov	r3, s18
 8007ede:	3301      	adds	r3, #1
 8007ee0:	f43f ad3a 	beq.w	8007958 <_strtod_l+0x420>
 8007ee4:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8008058 <_strtod_l+0xb20>
 8007ee8:	f04f 3aff 	mov.w	sl, #4294967295
 8007eec:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8007eee:	9805      	ldr	r0, [sp, #20]
 8007ef0:	f000 fff6 	bl	8008ee0 <_Bfree>
 8007ef4:	9805      	ldr	r0, [sp, #20]
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	f000 fff2 	bl	8008ee0 <_Bfree>
 8007efc:	9805      	ldr	r0, [sp, #20]
 8007efe:	4629      	mov	r1, r5
 8007f00:	f000 ffee 	bl	8008ee0 <_Bfree>
 8007f04:	9805      	ldr	r0, [sp, #20]
 8007f06:	4621      	mov	r1, r4
 8007f08:	f000 ffea 	bl	8008ee0 <_Bfree>
 8007f0c:	e625      	b.n	8007b5a <_strtod_l+0x622>
 8007f0e:	f1ba 0f01 	cmp.w	sl, #1
 8007f12:	d103      	bne.n	8007f1c <_strtod_l+0x9e4>
 8007f14:	f1bb 0f00 	cmp.w	fp, #0
 8007f18:	f43f adb2 	beq.w	8007a80 <_strtod_l+0x548>
 8007f1c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8007f20:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8007f24:	e7b8      	b.n	8007e98 <_strtod_l+0x960>
 8007f26:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8007f2a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8007f2e:	f1b8 0f00 	cmp.w	r8, #0
 8007f32:	d0af      	beq.n	8007e94 <_strtod_l+0x95c>
 8007f34:	eeb0 ab48 	vmov.f64	d10, d8
 8007f38:	e7ae      	b.n	8007e98 <_strtod_l+0x960>
 8007f3a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8007f3e:	eeb0 8b4a 	vmov.f64	d8, d10
 8007f42:	e7a9      	b.n	8007e98 <_strtod_l+0x960>
 8007f44:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8007f48:	e7a6      	b.n	8007e98 <_strtod_l+0x960>
 8007f4a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007f4e:	9b06      	ldr	r3, [sp, #24]
 8007f50:	46d9      	mov	r9, fp
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d1ca      	bne.n	8007eec <_strtod_l+0x9b4>
 8007f56:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007f5a:	0d1b      	lsrs	r3, r3, #20
 8007f5c:	051b      	lsls	r3, r3, #20
 8007f5e:	429f      	cmp	r7, r3
 8007f60:	d1c4      	bne.n	8007eec <_strtod_l+0x9b4>
 8007f62:	ec51 0b18 	vmov	r0, r1, d8
 8007f66:	f7f8 fb8f 	bl	8000688 <__aeabi_d2lz>
 8007f6a:	f7f8 fb47 	bl	80005fc <__aeabi_l2d>
 8007f6e:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8007f72:	ec41 0b17 	vmov	d7, r0, r1
 8007f76:	ea49 090a 	orr.w	r9, r9, sl
 8007f7a:	ea59 0908 	orrs.w	r9, r9, r8
 8007f7e:	ee38 8b47 	vsub.f64	d8, d8, d7
 8007f82:	d03c      	beq.n	8007ffe <_strtod_l+0xac6>
 8007f84:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8008038 <_strtod_l+0xb00>
 8007f88:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007f90:	f53f aced 	bmi.w	800796e <_strtod_l+0x436>
 8007f94:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8008040 <_strtod_l+0xb08>
 8007f98:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8007f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fa0:	dda4      	ble.n	8007eec <_strtod_l+0x9b4>
 8007fa2:	e4e4      	b.n	800796e <_strtod_l+0x436>
 8007fa4:	9906      	ldr	r1, [sp, #24]
 8007fa6:	b1e1      	cbz	r1, 8007fe2 <_strtod_l+0xaaa>
 8007fa8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8007fac:	d819      	bhi.n	8007fe2 <_strtod_l+0xaaa>
 8007fae:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8007fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fb6:	d811      	bhi.n	8007fdc <_strtod_l+0xaa4>
 8007fb8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8007fbc:	ee18 3a10 	vmov	r3, s16
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	bf38      	it	cc
 8007fc4:	2301      	movcc	r3, #1
 8007fc6:	ee08 3a10 	vmov	s16, r3
 8007fca:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8007fce:	f1b8 0f00 	cmp.w	r8, #0
 8007fd2:	d111      	bne.n	8007ff8 <_strtod_l+0xac0>
 8007fd4:	eeb1 7b48 	vneg.f64	d7, d8
 8007fd8:	ec53 2b17 	vmov	r2, r3, d7
 8007fdc:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8007fe0:	1bcb      	subs	r3, r1, r7
 8007fe2:	eeb0 0b49 	vmov.f64	d0, d9
 8007fe6:	ec43 2b1a 	vmov	d10, r2, r3
 8007fea:	f001 faad 	bl	8009548 <__ulp>
 8007fee:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8007ff2:	ec5b ab19 	vmov	sl, fp, d9
 8007ff6:	e7aa      	b.n	8007f4e <_strtod_l+0xa16>
 8007ff8:	eeb0 7b48 	vmov.f64	d7, d8
 8007ffc:	e7ec      	b.n	8007fd8 <_strtod_l+0xaa0>
 8007ffe:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8008048 <_strtod_l+0xb10>
 8008002:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800800a:	f57f af6f 	bpl.w	8007eec <_strtod_l+0x9b4>
 800800e:	e4ae      	b.n	800796e <_strtod_l+0x436>
 8008010:	2300      	movs	r3, #0
 8008012:	9308      	str	r3, [sp, #32]
 8008014:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008016:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008018:	6013      	str	r3, [r2, #0]
 800801a:	f7ff bacc 	b.w	80075b6 <_strtod_l+0x7e>
 800801e:	2a65      	cmp	r2, #101	@ 0x65
 8008020:	f43f abbc 	beq.w	800779c <_strtod_l+0x264>
 8008024:	2a45      	cmp	r2, #69	@ 0x45
 8008026:	f43f abb9 	beq.w	800779c <_strtod_l+0x264>
 800802a:	2301      	movs	r3, #1
 800802c:	9306      	str	r3, [sp, #24]
 800802e:	f7ff bbf0 	b.w	8007812 <_strtod_l+0x2da>
 8008032:	bf00      	nop
 8008034:	f3af 8000 	nop.w
 8008038:	94a03595 	.word	0x94a03595
 800803c:	3fdfffff 	.word	0x3fdfffff
 8008040:	35afe535 	.word	0x35afe535
 8008044:	3fe00000 	.word	0x3fe00000
 8008048:	94a03595 	.word	0x94a03595
 800804c:	3fcfffff 	.word	0x3fcfffff
 8008050:	000fffff 	.word	0x000fffff
 8008054:	7ff00000 	.word	0x7ff00000
 8008058:	7fefffff 	.word	0x7fefffff
 800805c:	7fe00000 	.word	0x7fe00000
 8008060:	7c9fffff 	.word	0x7c9fffff

08008064 <strtod>:
 8008064:	460a      	mov	r2, r1
 8008066:	4601      	mov	r1, r0
 8008068:	4802      	ldr	r0, [pc, #8]	@ (8008074 <strtod+0x10>)
 800806a:	4b03      	ldr	r3, [pc, #12]	@ (8008078 <strtod+0x14>)
 800806c:	6800      	ldr	r0, [r0, #0]
 800806e:	f7ff ba63 	b.w	8007538 <_strtod_l>
 8008072:	bf00      	nop
 8008074:	20000184 	.word	0x20000184
 8008078:	20000018 	.word	0x20000018

0800807c <std>:
 800807c:	2300      	movs	r3, #0
 800807e:	b510      	push	{r4, lr}
 8008080:	4604      	mov	r4, r0
 8008082:	e9c0 3300 	strd	r3, r3, [r0]
 8008086:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800808a:	6083      	str	r3, [r0, #8]
 800808c:	8181      	strh	r1, [r0, #12]
 800808e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008090:	81c2      	strh	r2, [r0, #14]
 8008092:	6183      	str	r3, [r0, #24]
 8008094:	4619      	mov	r1, r3
 8008096:	2208      	movs	r2, #8
 8008098:	305c      	adds	r0, #92	@ 0x5c
 800809a:	f000 f9f9 	bl	8008490 <memset>
 800809e:	4b0d      	ldr	r3, [pc, #52]	@ (80080d4 <std+0x58>)
 80080a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80080a2:	4b0d      	ldr	r3, [pc, #52]	@ (80080d8 <std+0x5c>)
 80080a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80080a6:	4b0d      	ldr	r3, [pc, #52]	@ (80080dc <std+0x60>)
 80080a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80080aa:	4b0d      	ldr	r3, [pc, #52]	@ (80080e0 <std+0x64>)
 80080ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80080ae:	4b0d      	ldr	r3, [pc, #52]	@ (80080e4 <std+0x68>)
 80080b0:	6224      	str	r4, [r4, #32]
 80080b2:	429c      	cmp	r4, r3
 80080b4:	d006      	beq.n	80080c4 <std+0x48>
 80080b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80080ba:	4294      	cmp	r4, r2
 80080bc:	d002      	beq.n	80080c4 <std+0x48>
 80080be:	33d0      	adds	r3, #208	@ 0xd0
 80080c0:	429c      	cmp	r4, r3
 80080c2:	d105      	bne.n	80080d0 <std+0x54>
 80080c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80080c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080cc:	f000 ba6a 	b.w	80085a4 <__retarget_lock_init_recursive>
 80080d0:	bd10      	pop	{r4, pc}
 80080d2:	bf00      	nop
 80080d4:	080082e1 	.word	0x080082e1
 80080d8:	08008303 	.word	0x08008303
 80080dc:	0800833b 	.word	0x0800833b
 80080e0:	0800835f 	.word	0x0800835f
 80080e4:	200007cc 	.word	0x200007cc

080080e8 <stdio_exit_handler>:
 80080e8:	4a02      	ldr	r2, [pc, #8]	@ (80080f4 <stdio_exit_handler+0xc>)
 80080ea:	4903      	ldr	r1, [pc, #12]	@ (80080f8 <stdio_exit_handler+0x10>)
 80080ec:	4803      	ldr	r0, [pc, #12]	@ (80080fc <stdio_exit_handler+0x14>)
 80080ee:	f000 b869 	b.w	80081c4 <_fwalk_sglue>
 80080f2:	bf00      	nop
 80080f4:	2000000c 	.word	0x2000000c
 80080f8:	08009e81 	.word	0x08009e81
 80080fc:	20000188 	.word	0x20000188

08008100 <cleanup_stdio>:
 8008100:	6841      	ldr	r1, [r0, #4]
 8008102:	4b0c      	ldr	r3, [pc, #48]	@ (8008134 <cleanup_stdio+0x34>)
 8008104:	4299      	cmp	r1, r3
 8008106:	b510      	push	{r4, lr}
 8008108:	4604      	mov	r4, r0
 800810a:	d001      	beq.n	8008110 <cleanup_stdio+0x10>
 800810c:	f001 feb8 	bl	8009e80 <_fflush_r>
 8008110:	68a1      	ldr	r1, [r4, #8]
 8008112:	4b09      	ldr	r3, [pc, #36]	@ (8008138 <cleanup_stdio+0x38>)
 8008114:	4299      	cmp	r1, r3
 8008116:	d002      	beq.n	800811e <cleanup_stdio+0x1e>
 8008118:	4620      	mov	r0, r4
 800811a:	f001 feb1 	bl	8009e80 <_fflush_r>
 800811e:	68e1      	ldr	r1, [r4, #12]
 8008120:	4b06      	ldr	r3, [pc, #24]	@ (800813c <cleanup_stdio+0x3c>)
 8008122:	4299      	cmp	r1, r3
 8008124:	d004      	beq.n	8008130 <cleanup_stdio+0x30>
 8008126:	4620      	mov	r0, r4
 8008128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800812c:	f001 bea8 	b.w	8009e80 <_fflush_r>
 8008130:	bd10      	pop	{r4, pc}
 8008132:	bf00      	nop
 8008134:	200007cc 	.word	0x200007cc
 8008138:	20000834 	.word	0x20000834
 800813c:	2000089c 	.word	0x2000089c

08008140 <global_stdio_init.part.0>:
 8008140:	b510      	push	{r4, lr}
 8008142:	4b0b      	ldr	r3, [pc, #44]	@ (8008170 <global_stdio_init.part.0+0x30>)
 8008144:	4c0b      	ldr	r4, [pc, #44]	@ (8008174 <global_stdio_init.part.0+0x34>)
 8008146:	4a0c      	ldr	r2, [pc, #48]	@ (8008178 <global_stdio_init.part.0+0x38>)
 8008148:	601a      	str	r2, [r3, #0]
 800814a:	4620      	mov	r0, r4
 800814c:	2200      	movs	r2, #0
 800814e:	2104      	movs	r1, #4
 8008150:	f7ff ff94 	bl	800807c <std>
 8008154:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008158:	2201      	movs	r2, #1
 800815a:	2109      	movs	r1, #9
 800815c:	f7ff ff8e 	bl	800807c <std>
 8008160:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008164:	2202      	movs	r2, #2
 8008166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800816a:	2112      	movs	r1, #18
 800816c:	f7ff bf86 	b.w	800807c <std>
 8008170:	20000904 	.word	0x20000904
 8008174:	200007cc 	.word	0x200007cc
 8008178:	080080e9 	.word	0x080080e9

0800817c <__sfp_lock_acquire>:
 800817c:	4801      	ldr	r0, [pc, #4]	@ (8008184 <__sfp_lock_acquire+0x8>)
 800817e:	f000 ba12 	b.w	80085a6 <__retarget_lock_acquire_recursive>
 8008182:	bf00      	nop
 8008184:	2000090d 	.word	0x2000090d

08008188 <__sfp_lock_release>:
 8008188:	4801      	ldr	r0, [pc, #4]	@ (8008190 <__sfp_lock_release+0x8>)
 800818a:	f000 ba0d 	b.w	80085a8 <__retarget_lock_release_recursive>
 800818e:	bf00      	nop
 8008190:	2000090d 	.word	0x2000090d

08008194 <__sinit>:
 8008194:	b510      	push	{r4, lr}
 8008196:	4604      	mov	r4, r0
 8008198:	f7ff fff0 	bl	800817c <__sfp_lock_acquire>
 800819c:	6a23      	ldr	r3, [r4, #32]
 800819e:	b11b      	cbz	r3, 80081a8 <__sinit+0x14>
 80081a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081a4:	f7ff bff0 	b.w	8008188 <__sfp_lock_release>
 80081a8:	4b04      	ldr	r3, [pc, #16]	@ (80081bc <__sinit+0x28>)
 80081aa:	6223      	str	r3, [r4, #32]
 80081ac:	4b04      	ldr	r3, [pc, #16]	@ (80081c0 <__sinit+0x2c>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1f5      	bne.n	80081a0 <__sinit+0xc>
 80081b4:	f7ff ffc4 	bl	8008140 <global_stdio_init.part.0>
 80081b8:	e7f2      	b.n	80081a0 <__sinit+0xc>
 80081ba:	bf00      	nop
 80081bc:	08008101 	.word	0x08008101
 80081c0:	20000904 	.word	0x20000904

080081c4 <_fwalk_sglue>:
 80081c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081c8:	4607      	mov	r7, r0
 80081ca:	4688      	mov	r8, r1
 80081cc:	4614      	mov	r4, r2
 80081ce:	2600      	movs	r6, #0
 80081d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081d4:	f1b9 0901 	subs.w	r9, r9, #1
 80081d8:	d505      	bpl.n	80081e6 <_fwalk_sglue+0x22>
 80081da:	6824      	ldr	r4, [r4, #0]
 80081dc:	2c00      	cmp	r4, #0
 80081de:	d1f7      	bne.n	80081d0 <_fwalk_sglue+0xc>
 80081e0:	4630      	mov	r0, r6
 80081e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081e6:	89ab      	ldrh	r3, [r5, #12]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d907      	bls.n	80081fc <_fwalk_sglue+0x38>
 80081ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081f0:	3301      	adds	r3, #1
 80081f2:	d003      	beq.n	80081fc <_fwalk_sglue+0x38>
 80081f4:	4629      	mov	r1, r5
 80081f6:	4638      	mov	r0, r7
 80081f8:	47c0      	blx	r8
 80081fa:	4306      	orrs	r6, r0
 80081fc:	3568      	adds	r5, #104	@ 0x68
 80081fe:	e7e9      	b.n	80081d4 <_fwalk_sglue+0x10>

08008200 <iprintf>:
 8008200:	b40f      	push	{r0, r1, r2, r3}
 8008202:	b507      	push	{r0, r1, r2, lr}
 8008204:	4906      	ldr	r1, [pc, #24]	@ (8008220 <iprintf+0x20>)
 8008206:	ab04      	add	r3, sp, #16
 8008208:	6808      	ldr	r0, [r1, #0]
 800820a:	f853 2b04 	ldr.w	r2, [r3], #4
 800820e:	6881      	ldr	r1, [r0, #8]
 8008210:	9301      	str	r3, [sp, #4]
 8008212:	f001 fb0b 	bl	800982c <_vfiprintf_r>
 8008216:	b003      	add	sp, #12
 8008218:	f85d eb04 	ldr.w	lr, [sp], #4
 800821c:	b004      	add	sp, #16
 800821e:	4770      	bx	lr
 8008220:	20000184 	.word	0x20000184

08008224 <_puts_r>:
 8008224:	6a03      	ldr	r3, [r0, #32]
 8008226:	b570      	push	{r4, r5, r6, lr}
 8008228:	6884      	ldr	r4, [r0, #8]
 800822a:	4605      	mov	r5, r0
 800822c:	460e      	mov	r6, r1
 800822e:	b90b      	cbnz	r3, 8008234 <_puts_r+0x10>
 8008230:	f7ff ffb0 	bl	8008194 <__sinit>
 8008234:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008236:	07db      	lsls	r3, r3, #31
 8008238:	d405      	bmi.n	8008246 <_puts_r+0x22>
 800823a:	89a3      	ldrh	r3, [r4, #12]
 800823c:	0598      	lsls	r0, r3, #22
 800823e:	d402      	bmi.n	8008246 <_puts_r+0x22>
 8008240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008242:	f000 f9b0 	bl	80085a6 <__retarget_lock_acquire_recursive>
 8008246:	89a3      	ldrh	r3, [r4, #12]
 8008248:	0719      	lsls	r1, r3, #28
 800824a:	d502      	bpl.n	8008252 <_puts_r+0x2e>
 800824c:	6923      	ldr	r3, [r4, #16]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d135      	bne.n	80082be <_puts_r+0x9a>
 8008252:	4621      	mov	r1, r4
 8008254:	4628      	mov	r0, r5
 8008256:	f000 f8c5 	bl	80083e4 <__swsetup_r>
 800825a:	b380      	cbz	r0, 80082be <_puts_r+0x9a>
 800825c:	f04f 35ff 	mov.w	r5, #4294967295
 8008260:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008262:	07da      	lsls	r2, r3, #31
 8008264:	d405      	bmi.n	8008272 <_puts_r+0x4e>
 8008266:	89a3      	ldrh	r3, [r4, #12]
 8008268:	059b      	lsls	r3, r3, #22
 800826a:	d402      	bmi.n	8008272 <_puts_r+0x4e>
 800826c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800826e:	f000 f99b 	bl	80085a8 <__retarget_lock_release_recursive>
 8008272:	4628      	mov	r0, r5
 8008274:	bd70      	pop	{r4, r5, r6, pc}
 8008276:	2b00      	cmp	r3, #0
 8008278:	da04      	bge.n	8008284 <_puts_r+0x60>
 800827a:	69a2      	ldr	r2, [r4, #24]
 800827c:	429a      	cmp	r2, r3
 800827e:	dc17      	bgt.n	80082b0 <_puts_r+0x8c>
 8008280:	290a      	cmp	r1, #10
 8008282:	d015      	beq.n	80082b0 <_puts_r+0x8c>
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	1c5a      	adds	r2, r3, #1
 8008288:	6022      	str	r2, [r4, #0]
 800828a:	7019      	strb	r1, [r3, #0]
 800828c:	68a3      	ldr	r3, [r4, #8]
 800828e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008292:	3b01      	subs	r3, #1
 8008294:	60a3      	str	r3, [r4, #8]
 8008296:	2900      	cmp	r1, #0
 8008298:	d1ed      	bne.n	8008276 <_puts_r+0x52>
 800829a:	2b00      	cmp	r3, #0
 800829c:	da11      	bge.n	80082c2 <_puts_r+0x9e>
 800829e:	4622      	mov	r2, r4
 80082a0:	210a      	movs	r1, #10
 80082a2:	4628      	mov	r0, r5
 80082a4:	f000 f85f 	bl	8008366 <__swbuf_r>
 80082a8:	3001      	adds	r0, #1
 80082aa:	d0d7      	beq.n	800825c <_puts_r+0x38>
 80082ac:	250a      	movs	r5, #10
 80082ae:	e7d7      	b.n	8008260 <_puts_r+0x3c>
 80082b0:	4622      	mov	r2, r4
 80082b2:	4628      	mov	r0, r5
 80082b4:	f000 f857 	bl	8008366 <__swbuf_r>
 80082b8:	3001      	adds	r0, #1
 80082ba:	d1e7      	bne.n	800828c <_puts_r+0x68>
 80082bc:	e7ce      	b.n	800825c <_puts_r+0x38>
 80082be:	3e01      	subs	r6, #1
 80082c0:	e7e4      	b.n	800828c <_puts_r+0x68>
 80082c2:	6823      	ldr	r3, [r4, #0]
 80082c4:	1c5a      	adds	r2, r3, #1
 80082c6:	6022      	str	r2, [r4, #0]
 80082c8:	220a      	movs	r2, #10
 80082ca:	701a      	strb	r2, [r3, #0]
 80082cc:	e7ee      	b.n	80082ac <_puts_r+0x88>
	...

080082d0 <puts>:
 80082d0:	4b02      	ldr	r3, [pc, #8]	@ (80082dc <puts+0xc>)
 80082d2:	4601      	mov	r1, r0
 80082d4:	6818      	ldr	r0, [r3, #0]
 80082d6:	f7ff bfa5 	b.w	8008224 <_puts_r>
 80082da:	bf00      	nop
 80082dc:	20000184 	.word	0x20000184

080082e0 <__sread>:
 80082e0:	b510      	push	{r4, lr}
 80082e2:	460c      	mov	r4, r1
 80082e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e8:	f000 f90e 	bl	8008508 <_read_r>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	bfab      	itete	ge
 80082f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80082f2:	89a3      	ldrhlt	r3, [r4, #12]
 80082f4:	181b      	addge	r3, r3, r0
 80082f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80082fa:	bfac      	ite	ge
 80082fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80082fe:	81a3      	strhlt	r3, [r4, #12]
 8008300:	bd10      	pop	{r4, pc}

08008302 <__swrite>:
 8008302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008306:	461f      	mov	r7, r3
 8008308:	898b      	ldrh	r3, [r1, #12]
 800830a:	05db      	lsls	r3, r3, #23
 800830c:	4605      	mov	r5, r0
 800830e:	460c      	mov	r4, r1
 8008310:	4616      	mov	r6, r2
 8008312:	d505      	bpl.n	8008320 <__swrite+0x1e>
 8008314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008318:	2302      	movs	r3, #2
 800831a:	2200      	movs	r2, #0
 800831c:	f000 f8e2 	bl	80084e4 <_lseek_r>
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008326:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800832a:	81a3      	strh	r3, [r4, #12]
 800832c:	4632      	mov	r2, r6
 800832e:	463b      	mov	r3, r7
 8008330:	4628      	mov	r0, r5
 8008332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008336:	f000 b8f9 	b.w	800852c <_write_r>

0800833a <__sseek>:
 800833a:	b510      	push	{r4, lr}
 800833c:	460c      	mov	r4, r1
 800833e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008342:	f000 f8cf 	bl	80084e4 <_lseek_r>
 8008346:	1c43      	adds	r3, r0, #1
 8008348:	89a3      	ldrh	r3, [r4, #12]
 800834a:	bf15      	itete	ne
 800834c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800834e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008352:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008356:	81a3      	strheq	r3, [r4, #12]
 8008358:	bf18      	it	ne
 800835a:	81a3      	strhne	r3, [r4, #12]
 800835c:	bd10      	pop	{r4, pc}

0800835e <__sclose>:
 800835e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008362:	f000 b8af 	b.w	80084c4 <_close_r>

08008366 <__swbuf_r>:
 8008366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008368:	460e      	mov	r6, r1
 800836a:	4614      	mov	r4, r2
 800836c:	4605      	mov	r5, r0
 800836e:	b118      	cbz	r0, 8008378 <__swbuf_r+0x12>
 8008370:	6a03      	ldr	r3, [r0, #32]
 8008372:	b90b      	cbnz	r3, 8008378 <__swbuf_r+0x12>
 8008374:	f7ff ff0e 	bl	8008194 <__sinit>
 8008378:	69a3      	ldr	r3, [r4, #24]
 800837a:	60a3      	str	r3, [r4, #8]
 800837c:	89a3      	ldrh	r3, [r4, #12]
 800837e:	071a      	lsls	r2, r3, #28
 8008380:	d501      	bpl.n	8008386 <__swbuf_r+0x20>
 8008382:	6923      	ldr	r3, [r4, #16]
 8008384:	b943      	cbnz	r3, 8008398 <__swbuf_r+0x32>
 8008386:	4621      	mov	r1, r4
 8008388:	4628      	mov	r0, r5
 800838a:	f000 f82b 	bl	80083e4 <__swsetup_r>
 800838e:	b118      	cbz	r0, 8008398 <__swbuf_r+0x32>
 8008390:	f04f 37ff 	mov.w	r7, #4294967295
 8008394:	4638      	mov	r0, r7
 8008396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008398:	6823      	ldr	r3, [r4, #0]
 800839a:	6922      	ldr	r2, [r4, #16]
 800839c:	1a98      	subs	r0, r3, r2
 800839e:	6963      	ldr	r3, [r4, #20]
 80083a0:	b2f6      	uxtb	r6, r6
 80083a2:	4283      	cmp	r3, r0
 80083a4:	4637      	mov	r7, r6
 80083a6:	dc05      	bgt.n	80083b4 <__swbuf_r+0x4e>
 80083a8:	4621      	mov	r1, r4
 80083aa:	4628      	mov	r0, r5
 80083ac:	f001 fd68 	bl	8009e80 <_fflush_r>
 80083b0:	2800      	cmp	r0, #0
 80083b2:	d1ed      	bne.n	8008390 <__swbuf_r+0x2a>
 80083b4:	68a3      	ldr	r3, [r4, #8]
 80083b6:	3b01      	subs	r3, #1
 80083b8:	60a3      	str	r3, [r4, #8]
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	1c5a      	adds	r2, r3, #1
 80083be:	6022      	str	r2, [r4, #0]
 80083c0:	701e      	strb	r6, [r3, #0]
 80083c2:	6962      	ldr	r2, [r4, #20]
 80083c4:	1c43      	adds	r3, r0, #1
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d004      	beq.n	80083d4 <__swbuf_r+0x6e>
 80083ca:	89a3      	ldrh	r3, [r4, #12]
 80083cc:	07db      	lsls	r3, r3, #31
 80083ce:	d5e1      	bpl.n	8008394 <__swbuf_r+0x2e>
 80083d0:	2e0a      	cmp	r6, #10
 80083d2:	d1df      	bne.n	8008394 <__swbuf_r+0x2e>
 80083d4:	4621      	mov	r1, r4
 80083d6:	4628      	mov	r0, r5
 80083d8:	f001 fd52 	bl	8009e80 <_fflush_r>
 80083dc:	2800      	cmp	r0, #0
 80083de:	d0d9      	beq.n	8008394 <__swbuf_r+0x2e>
 80083e0:	e7d6      	b.n	8008390 <__swbuf_r+0x2a>
	...

080083e4 <__swsetup_r>:
 80083e4:	b538      	push	{r3, r4, r5, lr}
 80083e6:	4b29      	ldr	r3, [pc, #164]	@ (800848c <__swsetup_r+0xa8>)
 80083e8:	4605      	mov	r5, r0
 80083ea:	6818      	ldr	r0, [r3, #0]
 80083ec:	460c      	mov	r4, r1
 80083ee:	b118      	cbz	r0, 80083f8 <__swsetup_r+0x14>
 80083f0:	6a03      	ldr	r3, [r0, #32]
 80083f2:	b90b      	cbnz	r3, 80083f8 <__swsetup_r+0x14>
 80083f4:	f7ff fece 	bl	8008194 <__sinit>
 80083f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083fc:	0719      	lsls	r1, r3, #28
 80083fe:	d422      	bmi.n	8008446 <__swsetup_r+0x62>
 8008400:	06da      	lsls	r2, r3, #27
 8008402:	d407      	bmi.n	8008414 <__swsetup_r+0x30>
 8008404:	2209      	movs	r2, #9
 8008406:	602a      	str	r2, [r5, #0]
 8008408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800840c:	81a3      	strh	r3, [r4, #12]
 800840e:	f04f 30ff 	mov.w	r0, #4294967295
 8008412:	e033      	b.n	800847c <__swsetup_r+0x98>
 8008414:	0758      	lsls	r0, r3, #29
 8008416:	d512      	bpl.n	800843e <__swsetup_r+0x5a>
 8008418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800841a:	b141      	cbz	r1, 800842e <__swsetup_r+0x4a>
 800841c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008420:	4299      	cmp	r1, r3
 8008422:	d002      	beq.n	800842a <__swsetup_r+0x46>
 8008424:	4628      	mov	r0, r5
 8008426:	f000 f8d7 	bl	80085d8 <_free_r>
 800842a:	2300      	movs	r3, #0
 800842c:	6363      	str	r3, [r4, #52]	@ 0x34
 800842e:	89a3      	ldrh	r3, [r4, #12]
 8008430:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008434:	81a3      	strh	r3, [r4, #12]
 8008436:	2300      	movs	r3, #0
 8008438:	6063      	str	r3, [r4, #4]
 800843a:	6923      	ldr	r3, [r4, #16]
 800843c:	6023      	str	r3, [r4, #0]
 800843e:	89a3      	ldrh	r3, [r4, #12]
 8008440:	f043 0308 	orr.w	r3, r3, #8
 8008444:	81a3      	strh	r3, [r4, #12]
 8008446:	6923      	ldr	r3, [r4, #16]
 8008448:	b94b      	cbnz	r3, 800845e <__swsetup_r+0x7a>
 800844a:	89a3      	ldrh	r3, [r4, #12]
 800844c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008454:	d003      	beq.n	800845e <__swsetup_r+0x7a>
 8008456:	4621      	mov	r1, r4
 8008458:	4628      	mov	r0, r5
 800845a:	f001 fd5f 	bl	8009f1c <__smakebuf_r>
 800845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008462:	f013 0201 	ands.w	r2, r3, #1
 8008466:	d00a      	beq.n	800847e <__swsetup_r+0x9a>
 8008468:	2200      	movs	r2, #0
 800846a:	60a2      	str	r2, [r4, #8]
 800846c:	6962      	ldr	r2, [r4, #20]
 800846e:	4252      	negs	r2, r2
 8008470:	61a2      	str	r2, [r4, #24]
 8008472:	6922      	ldr	r2, [r4, #16]
 8008474:	b942      	cbnz	r2, 8008488 <__swsetup_r+0xa4>
 8008476:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800847a:	d1c5      	bne.n	8008408 <__swsetup_r+0x24>
 800847c:	bd38      	pop	{r3, r4, r5, pc}
 800847e:	0799      	lsls	r1, r3, #30
 8008480:	bf58      	it	pl
 8008482:	6962      	ldrpl	r2, [r4, #20]
 8008484:	60a2      	str	r2, [r4, #8]
 8008486:	e7f4      	b.n	8008472 <__swsetup_r+0x8e>
 8008488:	2000      	movs	r0, #0
 800848a:	e7f7      	b.n	800847c <__swsetup_r+0x98>
 800848c:	20000184 	.word	0x20000184

08008490 <memset>:
 8008490:	4402      	add	r2, r0
 8008492:	4603      	mov	r3, r0
 8008494:	4293      	cmp	r3, r2
 8008496:	d100      	bne.n	800849a <memset+0xa>
 8008498:	4770      	bx	lr
 800849a:	f803 1b01 	strb.w	r1, [r3], #1
 800849e:	e7f9      	b.n	8008494 <memset+0x4>

080084a0 <strncmp>:
 80084a0:	b510      	push	{r4, lr}
 80084a2:	b16a      	cbz	r2, 80084c0 <strncmp+0x20>
 80084a4:	3901      	subs	r1, #1
 80084a6:	1884      	adds	r4, r0, r2
 80084a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084ac:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d103      	bne.n	80084bc <strncmp+0x1c>
 80084b4:	42a0      	cmp	r0, r4
 80084b6:	d001      	beq.n	80084bc <strncmp+0x1c>
 80084b8:	2a00      	cmp	r2, #0
 80084ba:	d1f5      	bne.n	80084a8 <strncmp+0x8>
 80084bc:	1ad0      	subs	r0, r2, r3
 80084be:	bd10      	pop	{r4, pc}
 80084c0:	4610      	mov	r0, r2
 80084c2:	e7fc      	b.n	80084be <strncmp+0x1e>

080084c4 <_close_r>:
 80084c4:	b538      	push	{r3, r4, r5, lr}
 80084c6:	4d06      	ldr	r5, [pc, #24]	@ (80084e0 <_close_r+0x1c>)
 80084c8:	2300      	movs	r3, #0
 80084ca:	4604      	mov	r4, r0
 80084cc:	4608      	mov	r0, r1
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	f7fa fa2c 	bl	800292c <_close>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d102      	bne.n	80084de <_close_r+0x1a>
 80084d8:	682b      	ldr	r3, [r5, #0]
 80084da:	b103      	cbz	r3, 80084de <_close_r+0x1a>
 80084dc:	6023      	str	r3, [r4, #0]
 80084de:	bd38      	pop	{r3, r4, r5, pc}
 80084e0:	20000908 	.word	0x20000908

080084e4 <_lseek_r>:
 80084e4:	b538      	push	{r3, r4, r5, lr}
 80084e6:	4d07      	ldr	r5, [pc, #28]	@ (8008504 <_lseek_r+0x20>)
 80084e8:	4604      	mov	r4, r0
 80084ea:	4608      	mov	r0, r1
 80084ec:	4611      	mov	r1, r2
 80084ee:	2200      	movs	r2, #0
 80084f0:	602a      	str	r2, [r5, #0]
 80084f2:	461a      	mov	r2, r3
 80084f4:	f7fa fa41 	bl	800297a <_lseek>
 80084f8:	1c43      	adds	r3, r0, #1
 80084fa:	d102      	bne.n	8008502 <_lseek_r+0x1e>
 80084fc:	682b      	ldr	r3, [r5, #0]
 80084fe:	b103      	cbz	r3, 8008502 <_lseek_r+0x1e>
 8008500:	6023      	str	r3, [r4, #0]
 8008502:	bd38      	pop	{r3, r4, r5, pc}
 8008504:	20000908 	.word	0x20000908

08008508 <_read_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	4d07      	ldr	r5, [pc, #28]	@ (8008528 <_read_r+0x20>)
 800850c:	4604      	mov	r4, r0
 800850e:	4608      	mov	r0, r1
 8008510:	4611      	mov	r1, r2
 8008512:	2200      	movs	r2, #0
 8008514:	602a      	str	r2, [r5, #0]
 8008516:	461a      	mov	r2, r3
 8008518:	f7fa f9eb 	bl	80028f2 <_read>
 800851c:	1c43      	adds	r3, r0, #1
 800851e:	d102      	bne.n	8008526 <_read_r+0x1e>
 8008520:	682b      	ldr	r3, [r5, #0]
 8008522:	b103      	cbz	r3, 8008526 <_read_r+0x1e>
 8008524:	6023      	str	r3, [r4, #0]
 8008526:	bd38      	pop	{r3, r4, r5, pc}
 8008528:	20000908 	.word	0x20000908

0800852c <_write_r>:
 800852c:	b538      	push	{r3, r4, r5, lr}
 800852e:	4d07      	ldr	r5, [pc, #28]	@ (800854c <_write_r+0x20>)
 8008530:	4604      	mov	r4, r0
 8008532:	4608      	mov	r0, r1
 8008534:	4611      	mov	r1, r2
 8008536:	2200      	movs	r2, #0
 8008538:	602a      	str	r2, [r5, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	f7f8 fa63 	bl	8000a06 <_write>
 8008540:	1c43      	adds	r3, r0, #1
 8008542:	d102      	bne.n	800854a <_write_r+0x1e>
 8008544:	682b      	ldr	r3, [r5, #0]
 8008546:	b103      	cbz	r3, 800854a <_write_r+0x1e>
 8008548:	6023      	str	r3, [r4, #0]
 800854a:	bd38      	pop	{r3, r4, r5, pc}
 800854c:	20000908 	.word	0x20000908

08008550 <__errno>:
 8008550:	4b01      	ldr	r3, [pc, #4]	@ (8008558 <__errno+0x8>)
 8008552:	6818      	ldr	r0, [r3, #0]
 8008554:	4770      	bx	lr
 8008556:	bf00      	nop
 8008558:	20000184 	.word	0x20000184

0800855c <__libc_init_array>:
 800855c:	b570      	push	{r4, r5, r6, lr}
 800855e:	4d0d      	ldr	r5, [pc, #52]	@ (8008594 <__libc_init_array+0x38>)
 8008560:	4c0d      	ldr	r4, [pc, #52]	@ (8008598 <__libc_init_array+0x3c>)
 8008562:	1b64      	subs	r4, r4, r5
 8008564:	10a4      	asrs	r4, r4, #2
 8008566:	2600      	movs	r6, #0
 8008568:	42a6      	cmp	r6, r4
 800856a:	d109      	bne.n	8008580 <__libc_init_array+0x24>
 800856c:	4d0b      	ldr	r5, [pc, #44]	@ (800859c <__libc_init_array+0x40>)
 800856e:	4c0c      	ldr	r4, [pc, #48]	@ (80085a0 <__libc_init_array+0x44>)
 8008570:	f001 fdda 	bl	800a128 <_init>
 8008574:	1b64      	subs	r4, r4, r5
 8008576:	10a4      	asrs	r4, r4, #2
 8008578:	2600      	movs	r6, #0
 800857a:	42a6      	cmp	r6, r4
 800857c:	d105      	bne.n	800858a <__libc_init_array+0x2e>
 800857e:	bd70      	pop	{r4, r5, r6, pc}
 8008580:	f855 3b04 	ldr.w	r3, [r5], #4
 8008584:	4798      	blx	r3
 8008586:	3601      	adds	r6, #1
 8008588:	e7ee      	b.n	8008568 <__libc_init_array+0xc>
 800858a:	f855 3b04 	ldr.w	r3, [r5], #4
 800858e:	4798      	blx	r3
 8008590:	3601      	adds	r6, #1
 8008592:	e7f2      	b.n	800857a <__libc_init_array+0x1e>
 8008594:	0800a598 	.word	0x0800a598
 8008598:	0800a598 	.word	0x0800a598
 800859c:	0800a598 	.word	0x0800a598
 80085a0:	0800a59c 	.word	0x0800a59c

080085a4 <__retarget_lock_init_recursive>:
 80085a4:	4770      	bx	lr

080085a6 <__retarget_lock_acquire_recursive>:
 80085a6:	4770      	bx	lr

080085a8 <__retarget_lock_release_recursive>:
 80085a8:	4770      	bx	lr

080085aa <memcpy>:
 80085aa:	440a      	add	r2, r1
 80085ac:	4291      	cmp	r1, r2
 80085ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80085b2:	d100      	bne.n	80085b6 <memcpy+0xc>
 80085b4:	4770      	bx	lr
 80085b6:	b510      	push	{r4, lr}
 80085b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085c0:	4291      	cmp	r1, r2
 80085c2:	d1f9      	bne.n	80085b8 <memcpy+0xe>
 80085c4:	bd10      	pop	{r4, pc}
	...

080085c8 <nan>:
 80085c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80085d0 <nan+0x8>
 80085cc:	4770      	bx	lr
 80085ce:	bf00      	nop
 80085d0:	00000000 	.word	0x00000000
 80085d4:	7ff80000 	.word	0x7ff80000

080085d8 <_free_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4605      	mov	r5, r0
 80085dc:	2900      	cmp	r1, #0
 80085de:	d041      	beq.n	8008664 <_free_r+0x8c>
 80085e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085e4:	1f0c      	subs	r4, r1, #4
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	bfb8      	it	lt
 80085ea:	18e4      	addlt	r4, r4, r3
 80085ec:	f000 fc2c 	bl	8008e48 <__malloc_lock>
 80085f0:	4a1d      	ldr	r2, [pc, #116]	@ (8008668 <_free_r+0x90>)
 80085f2:	6813      	ldr	r3, [r2, #0]
 80085f4:	b933      	cbnz	r3, 8008604 <_free_r+0x2c>
 80085f6:	6063      	str	r3, [r4, #4]
 80085f8:	6014      	str	r4, [r2, #0]
 80085fa:	4628      	mov	r0, r5
 80085fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008600:	f000 bc28 	b.w	8008e54 <__malloc_unlock>
 8008604:	42a3      	cmp	r3, r4
 8008606:	d908      	bls.n	800861a <_free_r+0x42>
 8008608:	6820      	ldr	r0, [r4, #0]
 800860a:	1821      	adds	r1, r4, r0
 800860c:	428b      	cmp	r3, r1
 800860e:	bf01      	itttt	eq
 8008610:	6819      	ldreq	r1, [r3, #0]
 8008612:	685b      	ldreq	r3, [r3, #4]
 8008614:	1809      	addeq	r1, r1, r0
 8008616:	6021      	streq	r1, [r4, #0]
 8008618:	e7ed      	b.n	80085f6 <_free_r+0x1e>
 800861a:	461a      	mov	r2, r3
 800861c:	685b      	ldr	r3, [r3, #4]
 800861e:	b10b      	cbz	r3, 8008624 <_free_r+0x4c>
 8008620:	42a3      	cmp	r3, r4
 8008622:	d9fa      	bls.n	800861a <_free_r+0x42>
 8008624:	6811      	ldr	r1, [r2, #0]
 8008626:	1850      	adds	r0, r2, r1
 8008628:	42a0      	cmp	r0, r4
 800862a:	d10b      	bne.n	8008644 <_free_r+0x6c>
 800862c:	6820      	ldr	r0, [r4, #0]
 800862e:	4401      	add	r1, r0
 8008630:	1850      	adds	r0, r2, r1
 8008632:	4283      	cmp	r3, r0
 8008634:	6011      	str	r1, [r2, #0]
 8008636:	d1e0      	bne.n	80085fa <_free_r+0x22>
 8008638:	6818      	ldr	r0, [r3, #0]
 800863a:	685b      	ldr	r3, [r3, #4]
 800863c:	6053      	str	r3, [r2, #4]
 800863e:	4408      	add	r0, r1
 8008640:	6010      	str	r0, [r2, #0]
 8008642:	e7da      	b.n	80085fa <_free_r+0x22>
 8008644:	d902      	bls.n	800864c <_free_r+0x74>
 8008646:	230c      	movs	r3, #12
 8008648:	602b      	str	r3, [r5, #0]
 800864a:	e7d6      	b.n	80085fa <_free_r+0x22>
 800864c:	6820      	ldr	r0, [r4, #0]
 800864e:	1821      	adds	r1, r4, r0
 8008650:	428b      	cmp	r3, r1
 8008652:	bf04      	itt	eq
 8008654:	6819      	ldreq	r1, [r3, #0]
 8008656:	685b      	ldreq	r3, [r3, #4]
 8008658:	6063      	str	r3, [r4, #4]
 800865a:	bf04      	itt	eq
 800865c:	1809      	addeq	r1, r1, r0
 800865e:	6021      	streq	r1, [r4, #0]
 8008660:	6054      	str	r4, [r2, #4]
 8008662:	e7ca      	b.n	80085fa <_free_r+0x22>
 8008664:	bd38      	pop	{r3, r4, r5, pc}
 8008666:	bf00      	nop
 8008668:	20000914 	.word	0x20000914

0800866c <rshift>:
 800866c:	6903      	ldr	r3, [r0, #16]
 800866e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008672:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008676:	ea4f 1261 	mov.w	r2, r1, asr #5
 800867a:	f100 0414 	add.w	r4, r0, #20
 800867e:	dd45      	ble.n	800870c <rshift+0xa0>
 8008680:	f011 011f 	ands.w	r1, r1, #31
 8008684:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008688:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800868c:	d10c      	bne.n	80086a8 <rshift+0x3c>
 800868e:	f100 0710 	add.w	r7, r0, #16
 8008692:	4629      	mov	r1, r5
 8008694:	42b1      	cmp	r1, r6
 8008696:	d334      	bcc.n	8008702 <rshift+0x96>
 8008698:	1a9b      	subs	r3, r3, r2
 800869a:	009b      	lsls	r3, r3, #2
 800869c:	1eea      	subs	r2, r5, #3
 800869e:	4296      	cmp	r6, r2
 80086a0:	bf38      	it	cc
 80086a2:	2300      	movcc	r3, #0
 80086a4:	4423      	add	r3, r4
 80086a6:	e015      	b.n	80086d4 <rshift+0x68>
 80086a8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80086ac:	f1c1 0820 	rsb	r8, r1, #32
 80086b0:	40cf      	lsrs	r7, r1
 80086b2:	f105 0e04 	add.w	lr, r5, #4
 80086b6:	46a1      	mov	r9, r4
 80086b8:	4576      	cmp	r6, lr
 80086ba:	46f4      	mov	ip, lr
 80086bc:	d815      	bhi.n	80086ea <rshift+0x7e>
 80086be:	1a9a      	subs	r2, r3, r2
 80086c0:	0092      	lsls	r2, r2, #2
 80086c2:	3a04      	subs	r2, #4
 80086c4:	3501      	adds	r5, #1
 80086c6:	42ae      	cmp	r6, r5
 80086c8:	bf38      	it	cc
 80086ca:	2200      	movcc	r2, #0
 80086cc:	18a3      	adds	r3, r4, r2
 80086ce:	50a7      	str	r7, [r4, r2]
 80086d0:	b107      	cbz	r7, 80086d4 <rshift+0x68>
 80086d2:	3304      	adds	r3, #4
 80086d4:	1b1a      	subs	r2, r3, r4
 80086d6:	42a3      	cmp	r3, r4
 80086d8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80086dc:	bf08      	it	eq
 80086de:	2300      	moveq	r3, #0
 80086e0:	6102      	str	r2, [r0, #16]
 80086e2:	bf08      	it	eq
 80086e4:	6143      	streq	r3, [r0, #20]
 80086e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086ea:	f8dc c000 	ldr.w	ip, [ip]
 80086ee:	fa0c fc08 	lsl.w	ip, ip, r8
 80086f2:	ea4c 0707 	orr.w	r7, ip, r7
 80086f6:	f849 7b04 	str.w	r7, [r9], #4
 80086fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086fe:	40cf      	lsrs	r7, r1
 8008700:	e7da      	b.n	80086b8 <rshift+0x4c>
 8008702:	f851 cb04 	ldr.w	ip, [r1], #4
 8008706:	f847 cf04 	str.w	ip, [r7, #4]!
 800870a:	e7c3      	b.n	8008694 <rshift+0x28>
 800870c:	4623      	mov	r3, r4
 800870e:	e7e1      	b.n	80086d4 <rshift+0x68>

08008710 <__hexdig_fun>:
 8008710:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008714:	2b09      	cmp	r3, #9
 8008716:	d802      	bhi.n	800871e <__hexdig_fun+0xe>
 8008718:	3820      	subs	r0, #32
 800871a:	b2c0      	uxtb	r0, r0
 800871c:	4770      	bx	lr
 800871e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008722:	2b05      	cmp	r3, #5
 8008724:	d801      	bhi.n	800872a <__hexdig_fun+0x1a>
 8008726:	3847      	subs	r0, #71	@ 0x47
 8008728:	e7f7      	b.n	800871a <__hexdig_fun+0xa>
 800872a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800872e:	2b05      	cmp	r3, #5
 8008730:	d801      	bhi.n	8008736 <__hexdig_fun+0x26>
 8008732:	3827      	subs	r0, #39	@ 0x27
 8008734:	e7f1      	b.n	800871a <__hexdig_fun+0xa>
 8008736:	2000      	movs	r0, #0
 8008738:	4770      	bx	lr
	...

0800873c <__gethex>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	b085      	sub	sp, #20
 8008742:	468a      	mov	sl, r1
 8008744:	9302      	str	r3, [sp, #8]
 8008746:	680b      	ldr	r3, [r1, #0]
 8008748:	9001      	str	r0, [sp, #4]
 800874a:	4690      	mov	r8, r2
 800874c:	1c9c      	adds	r4, r3, #2
 800874e:	46a1      	mov	r9, r4
 8008750:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008754:	2830      	cmp	r0, #48	@ 0x30
 8008756:	d0fa      	beq.n	800874e <__gethex+0x12>
 8008758:	eba9 0303 	sub.w	r3, r9, r3
 800875c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008760:	f7ff ffd6 	bl	8008710 <__hexdig_fun>
 8008764:	4605      	mov	r5, r0
 8008766:	2800      	cmp	r0, #0
 8008768:	d168      	bne.n	800883c <__gethex+0x100>
 800876a:	49a0      	ldr	r1, [pc, #640]	@ (80089ec <__gethex+0x2b0>)
 800876c:	2201      	movs	r2, #1
 800876e:	4648      	mov	r0, r9
 8008770:	f7ff fe96 	bl	80084a0 <strncmp>
 8008774:	4607      	mov	r7, r0
 8008776:	2800      	cmp	r0, #0
 8008778:	d167      	bne.n	800884a <__gethex+0x10e>
 800877a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800877e:	4626      	mov	r6, r4
 8008780:	f7ff ffc6 	bl	8008710 <__hexdig_fun>
 8008784:	2800      	cmp	r0, #0
 8008786:	d062      	beq.n	800884e <__gethex+0x112>
 8008788:	4623      	mov	r3, r4
 800878a:	7818      	ldrb	r0, [r3, #0]
 800878c:	2830      	cmp	r0, #48	@ 0x30
 800878e:	4699      	mov	r9, r3
 8008790:	f103 0301 	add.w	r3, r3, #1
 8008794:	d0f9      	beq.n	800878a <__gethex+0x4e>
 8008796:	f7ff ffbb 	bl	8008710 <__hexdig_fun>
 800879a:	fab0 f580 	clz	r5, r0
 800879e:	096d      	lsrs	r5, r5, #5
 80087a0:	f04f 0b01 	mov.w	fp, #1
 80087a4:	464a      	mov	r2, r9
 80087a6:	4616      	mov	r6, r2
 80087a8:	3201      	adds	r2, #1
 80087aa:	7830      	ldrb	r0, [r6, #0]
 80087ac:	f7ff ffb0 	bl	8008710 <__hexdig_fun>
 80087b0:	2800      	cmp	r0, #0
 80087b2:	d1f8      	bne.n	80087a6 <__gethex+0x6a>
 80087b4:	498d      	ldr	r1, [pc, #564]	@ (80089ec <__gethex+0x2b0>)
 80087b6:	2201      	movs	r2, #1
 80087b8:	4630      	mov	r0, r6
 80087ba:	f7ff fe71 	bl	80084a0 <strncmp>
 80087be:	2800      	cmp	r0, #0
 80087c0:	d13f      	bne.n	8008842 <__gethex+0x106>
 80087c2:	b944      	cbnz	r4, 80087d6 <__gethex+0x9a>
 80087c4:	1c74      	adds	r4, r6, #1
 80087c6:	4622      	mov	r2, r4
 80087c8:	4616      	mov	r6, r2
 80087ca:	3201      	adds	r2, #1
 80087cc:	7830      	ldrb	r0, [r6, #0]
 80087ce:	f7ff ff9f 	bl	8008710 <__hexdig_fun>
 80087d2:	2800      	cmp	r0, #0
 80087d4:	d1f8      	bne.n	80087c8 <__gethex+0x8c>
 80087d6:	1ba4      	subs	r4, r4, r6
 80087d8:	00a7      	lsls	r7, r4, #2
 80087da:	7833      	ldrb	r3, [r6, #0]
 80087dc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80087e0:	2b50      	cmp	r3, #80	@ 0x50
 80087e2:	d13e      	bne.n	8008862 <__gethex+0x126>
 80087e4:	7873      	ldrb	r3, [r6, #1]
 80087e6:	2b2b      	cmp	r3, #43	@ 0x2b
 80087e8:	d033      	beq.n	8008852 <__gethex+0x116>
 80087ea:	2b2d      	cmp	r3, #45	@ 0x2d
 80087ec:	d034      	beq.n	8008858 <__gethex+0x11c>
 80087ee:	1c71      	adds	r1, r6, #1
 80087f0:	2400      	movs	r4, #0
 80087f2:	7808      	ldrb	r0, [r1, #0]
 80087f4:	f7ff ff8c 	bl	8008710 <__hexdig_fun>
 80087f8:	1e43      	subs	r3, r0, #1
 80087fa:	b2db      	uxtb	r3, r3
 80087fc:	2b18      	cmp	r3, #24
 80087fe:	d830      	bhi.n	8008862 <__gethex+0x126>
 8008800:	f1a0 0210 	sub.w	r2, r0, #16
 8008804:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008808:	f7ff ff82 	bl	8008710 <__hexdig_fun>
 800880c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008810:	fa5f fc8c 	uxtb.w	ip, ip
 8008814:	f1bc 0f18 	cmp.w	ip, #24
 8008818:	f04f 030a 	mov.w	r3, #10
 800881c:	d91e      	bls.n	800885c <__gethex+0x120>
 800881e:	b104      	cbz	r4, 8008822 <__gethex+0xe6>
 8008820:	4252      	negs	r2, r2
 8008822:	4417      	add	r7, r2
 8008824:	f8ca 1000 	str.w	r1, [sl]
 8008828:	b1ed      	cbz	r5, 8008866 <__gethex+0x12a>
 800882a:	f1bb 0f00 	cmp.w	fp, #0
 800882e:	bf0c      	ite	eq
 8008830:	2506      	moveq	r5, #6
 8008832:	2500      	movne	r5, #0
 8008834:	4628      	mov	r0, r5
 8008836:	b005      	add	sp, #20
 8008838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800883c:	2500      	movs	r5, #0
 800883e:	462c      	mov	r4, r5
 8008840:	e7b0      	b.n	80087a4 <__gethex+0x68>
 8008842:	2c00      	cmp	r4, #0
 8008844:	d1c7      	bne.n	80087d6 <__gethex+0x9a>
 8008846:	4627      	mov	r7, r4
 8008848:	e7c7      	b.n	80087da <__gethex+0x9e>
 800884a:	464e      	mov	r6, r9
 800884c:	462f      	mov	r7, r5
 800884e:	2501      	movs	r5, #1
 8008850:	e7c3      	b.n	80087da <__gethex+0x9e>
 8008852:	2400      	movs	r4, #0
 8008854:	1cb1      	adds	r1, r6, #2
 8008856:	e7cc      	b.n	80087f2 <__gethex+0xb6>
 8008858:	2401      	movs	r4, #1
 800885a:	e7fb      	b.n	8008854 <__gethex+0x118>
 800885c:	fb03 0002 	mla	r0, r3, r2, r0
 8008860:	e7ce      	b.n	8008800 <__gethex+0xc4>
 8008862:	4631      	mov	r1, r6
 8008864:	e7de      	b.n	8008824 <__gethex+0xe8>
 8008866:	eba6 0309 	sub.w	r3, r6, r9
 800886a:	3b01      	subs	r3, #1
 800886c:	4629      	mov	r1, r5
 800886e:	2b07      	cmp	r3, #7
 8008870:	dc0a      	bgt.n	8008888 <__gethex+0x14c>
 8008872:	9801      	ldr	r0, [sp, #4]
 8008874:	f000 faf4 	bl	8008e60 <_Balloc>
 8008878:	4604      	mov	r4, r0
 800887a:	b940      	cbnz	r0, 800888e <__gethex+0x152>
 800887c:	4b5c      	ldr	r3, [pc, #368]	@ (80089f0 <__gethex+0x2b4>)
 800887e:	4602      	mov	r2, r0
 8008880:	21e4      	movs	r1, #228	@ 0xe4
 8008882:	485c      	ldr	r0, [pc, #368]	@ (80089f4 <__gethex+0x2b8>)
 8008884:	f001 fbb8 	bl	8009ff8 <__assert_func>
 8008888:	3101      	adds	r1, #1
 800888a:	105b      	asrs	r3, r3, #1
 800888c:	e7ef      	b.n	800886e <__gethex+0x132>
 800888e:	f100 0a14 	add.w	sl, r0, #20
 8008892:	2300      	movs	r3, #0
 8008894:	4655      	mov	r5, sl
 8008896:	469b      	mov	fp, r3
 8008898:	45b1      	cmp	r9, r6
 800889a:	d337      	bcc.n	800890c <__gethex+0x1d0>
 800889c:	f845 bb04 	str.w	fp, [r5], #4
 80088a0:	eba5 050a 	sub.w	r5, r5, sl
 80088a4:	10ad      	asrs	r5, r5, #2
 80088a6:	6125      	str	r5, [r4, #16]
 80088a8:	4658      	mov	r0, fp
 80088aa:	f000 fbcb 	bl	8009044 <__hi0bits>
 80088ae:	016d      	lsls	r5, r5, #5
 80088b0:	f8d8 6000 	ldr.w	r6, [r8]
 80088b4:	1a2d      	subs	r5, r5, r0
 80088b6:	42b5      	cmp	r5, r6
 80088b8:	dd54      	ble.n	8008964 <__gethex+0x228>
 80088ba:	1bad      	subs	r5, r5, r6
 80088bc:	4629      	mov	r1, r5
 80088be:	4620      	mov	r0, r4
 80088c0:	f000 ff5c 	bl	800977c <__any_on>
 80088c4:	4681      	mov	r9, r0
 80088c6:	b178      	cbz	r0, 80088e8 <__gethex+0x1ac>
 80088c8:	1e6b      	subs	r3, r5, #1
 80088ca:	1159      	asrs	r1, r3, #5
 80088cc:	f003 021f 	and.w	r2, r3, #31
 80088d0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80088d4:	f04f 0901 	mov.w	r9, #1
 80088d8:	fa09 f202 	lsl.w	r2, r9, r2
 80088dc:	420a      	tst	r2, r1
 80088de:	d003      	beq.n	80088e8 <__gethex+0x1ac>
 80088e0:	454b      	cmp	r3, r9
 80088e2:	dc36      	bgt.n	8008952 <__gethex+0x216>
 80088e4:	f04f 0902 	mov.w	r9, #2
 80088e8:	4629      	mov	r1, r5
 80088ea:	4620      	mov	r0, r4
 80088ec:	f7ff febe 	bl	800866c <rshift>
 80088f0:	442f      	add	r7, r5
 80088f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088f6:	42bb      	cmp	r3, r7
 80088f8:	da42      	bge.n	8008980 <__gethex+0x244>
 80088fa:	9801      	ldr	r0, [sp, #4]
 80088fc:	4621      	mov	r1, r4
 80088fe:	f000 faef 	bl	8008ee0 <_Bfree>
 8008902:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008904:	2300      	movs	r3, #0
 8008906:	6013      	str	r3, [r2, #0]
 8008908:	25a3      	movs	r5, #163	@ 0xa3
 800890a:	e793      	b.n	8008834 <__gethex+0xf8>
 800890c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008910:	2a2e      	cmp	r2, #46	@ 0x2e
 8008912:	d012      	beq.n	800893a <__gethex+0x1fe>
 8008914:	2b20      	cmp	r3, #32
 8008916:	d104      	bne.n	8008922 <__gethex+0x1e6>
 8008918:	f845 bb04 	str.w	fp, [r5], #4
 800891c:	f04f 0b00 	mov.w	fp, #0
 8008920:	465b      	mov	r3, fp
 8008922:	7830      	ldrb	r0, [r6, #0]
 8008924:	9303      	str	r3, [sp, #12]
 8008926:	f7ff fef3 	bl	8008710 <__hexdig_fun>
 800892a:	9b03      	ldr	r3, [sp, #12]
 800892c:	f000 000f 	and.w	r0, r0, #15
 8008930:	4098      	lsls	r0, r3
 8008932:	ea4b 0b00 	orr.w	fp, fp, r0
 8008936:	3304      	adds	r3, #4
 8008938:	e7ae      	b.n	8008898 <__gethex+0x15c>
 800893a:	45b1      	cmp	r9, r6
 800893c:	d8ea      	bhi.n	8008914 <__gethex+0x1d8>
 800893e:	492b      	ldr	r1, [pc, #172]	@ (80089ec <__gethex+0x2b0>)
 8008940:	9303      	str	r3, [sp, #12]
 8008942:	2201      	movs	r2, #1
 8008944:	4630      	mov	r0, r6
 8008946:	f7ff fdab 	bl	80084a0 <strncmp>
 800894a:	9b03      	ldr	r3, [sp, #12]
 800894c:	2800      	cmp	r0, #0
 800894e:	d1e1      	bne.n	8008914 <__gethex+0x1d8>
 8008950:	e7a2      	b.n	8008898 <__gethex+0x15c>
 8008952:	1ea9      	subs	r1, r5, #2
 8008954:	4620      	mov	r0, r4
 8008956:	f000 ff11 	bl	800977c <__any_on>
 800895a:	2800      	cmp	r0, #0
 800895c:	d0c2      	beq.n	80088e4 <__gethex+0x1a8>
 800895e:	f04f 0903 	mov.w	r9, #3
 8008962:	e7c1      	b.n	80088e8 <__gethex+0x1ac>
 8008964:	da09      	bge.n	800897a <__gethex+0x23e>
 8008966:	1b75      	subs	r5, r6, r5
 8008968:	4621      	mov	r1, r4
 800896a:	9801      	ldr	r0, [sp, #4]
 800896c:	462a      	mov	r2, r5
 800896e:	f000 fccf 	bl	8009310 <__lshift>
 8008972:	1b7f      	subs	r7, r7, r5
 8008974:	4604      	mov	r4, r0
 8008976:	f100 0a14 	add.w	sl, r0, #20
 800897a:	f04f 0900 	mov.w	r9, #0
 800897e:	e7b8      	b.n	80088f2 <__gethex+0x1b6>
 8008980:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008984:	42bd      	cmp	r5, r7
 8008986:	dd6f      	ble.n	8008a68 <__gethex+0x32c>
 8008988:	1bed      	subs	r5, r5, r7
 800898a:	42ae      	cmp	r6, r5
 800898c:	dc34      	bgt.n	80089f8 <__gethex+0x2bc>
 800898e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008992:	2b02      	cmp	r3, #2
 8008994:	d022      	beq.n	80089dc <__gethex+0x2a0>
 8008996:	2b03      	cmp	r3, #3
 8008998:	d024      	beq.n	80089e4 <__gethex+0x2a8>
 800899a:	2b01      	cmp	r3, #1
 800899c:	d115      	bne.n	80089ca <__gethex+0x28e>
 800899e:	42ae      	cmp	r6, r5
 80089a0:	d113      	bne.n	80089ca <__gethex+0x28e>
 80089a2:	2e01      	cmp	r6, #1
 80089a4:	d10b      	bne.n	80089be <__gethex+0x282>
 80089a6:	9a02      	ldr	r2, [sp, #8]
 80089a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80089ac:	6013      	str	r3, [r2, #0]
 80089ae:	2301      	movs	r3, #1
 80089b0:	6123      	str	r3, [r4, #16]
 80089b2:	f8ca 3000 	str.w	r3, [sl]
 80089b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089b8:	2562      	movs	r5, #98	@ 0x62
 80089ba:	601c      	str	r4, [r3, #0]
 80089bc:	e73a      	b.n	8008834 <__gethex+0xf8>
 80089be:	1e71      	subs	r1, r6, #1
 80089c0:	4620      	mov	r0, r4
 80089c2:	f000 fedb 	bl	800977c <__any_on>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d1ed      	bne.n	80089a6 <__gethex+0x26a>
 80089ca:	9801      	ldr	r0, [sp, #4]
 80089cc:	4621      	mov	r1, r4
 80089ce:	f000 fa87 	bl	8008ee0 <_Bfree>
 80089d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80089d4:	2300      	movs	r3, #0
 80089d6:	6013      	str	r3, [r2, #0]
 80089d8:	2550      	movs	r5, #80	@ 0x50
 80089da:	e72b      	b.n	8008834 <__gethex+0xf8>
 80089dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d1f3      	bne.n	80089ca <__gethex+0x28e>
 80089e2:	e7e0      	b.n	80089a6 <__gethex+0x26a>
 80089e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d1dd      	bne.n	80089a6 <__gethex+0x26a>
 80089ea:	e7ee      	b.n	80089ca <__gethex+0x28e>
 80089ec:	0800a1d8 	.word	0x0800a1d8
 80089f0:	0800a240 	.word	0x0800a240
 80089f4:	0800a251 	.word	0x0800a251
 80089f8:	1e6f      	subs	r7, r5, #1
 80089fa:	f1b9 0f00 	cmp.w	r9, #0
 80089fe:	d130      	bne.n	8008a62 <__gethex+0x326>
 8008a00:	b127      	cbz	r7, 8008a0c <__gethex+0x2d0>
 8008a02:	4639      	mov	r1, r7
 8008a04:	4620      	mov	r0, r4
 8008a06:	f000 feb9 	bl	800977c <__any_on>
 8008a0a:	4681      	mov	r9, r0
 8008a0c:	117a      	asrs	r2, r7, #5
 8008a0e:	2301      	movs	r3, #1
 8008a10:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008a14:	f007 071f 	and.w	r7, r7, #31
 8008a18:	40bb      	lsls	r3, r7
 8008a1a:	4213      	tst	r3, r2
 8008a1c:	4629      	mov	r1, r5
 8008a1e:	4620      	mov	r0, r4
 8008a20:	bf18      	it	ne
 8008a22:	f049 0902 	orrne.w	r9, r9, #2
 8008a26:	f7ff fe21 	bl	800866c <rshift>
 8008a2a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008a2e:	1b76      	subs	r6, r6, r5
 8008a30:	2502      	movs	r5, #2
 8008a32:	f1b9 0f00 	cmp.w	r9, #0
 8008a36:	d047      	beq.n	8008ac8 <__gethex+0x38c>
 8008a38:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d015      	beq.n	8008a6c <__gethex+0x330>
 8008a40:	2b03      	cmp	r3, #3
 8008a42:	d017      	beq.n	8008a74 <__gethex+0x338>
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d109      	bne.n	8008a5c <__gethex+0x320>
 8008a48:	f019 0f02 	tst.w	r9, #2
 8008a4c:	d006      	beq.n	8008a5c <__gethex+0x320>
 8008a4e:	f8da 3000 	ldr.w	r3, [sl]
 8008a52:	ea49 0903 	orr.w	r9, r9, r3
 8008a56:	f019 0f01 	tst.w	r9, #1
 8008a5a:	d10e      	bne.n	8008a7a <__gethex+0x33e>
 8008a5c:	f045 0510 	orr.w	r5, r5, #16
 8008a60:	e032      	b.n	8008ac8 <__gethex+0x38c>
 8008a62:	f04f 0901 	mov.w	r9, #1
 8008a66:	e7d1      	b.n	8008a0c <__gethex+0x2d0>
 8008a68:	2501      	movs	r5, #1
 8008a6a:	e7e2      	b.n	8008a32 <__gethex+0x2f6>
 8008a6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a6e:	f1c3 0301 	rsb	r3, r3, #1
 8008a72:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d0f0      	beq.n	8008a5c <__gethex+0x320>
 8008a7a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008a7e:	f104 0314 	add.w	r3, r4, #20
 8008a82:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a86:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a8a:	f04f 0c00 	mov.w	ip, #0
 8008a8e:	4618      	mov	r0, r3
 8008a90:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a94:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008a98:	d01b      	beq.n	8008ad2 <__gethex+0x396>
 8008a9a:	3201      	adds	r2, #1
 8008a9c:	6002      	str	r2, [r0, #0]
 8008a9e:	2d02      	cmp	r5, #2
 8008aa0:	f104 0314 	add.w	r3, r4, #20
 8008aa4:	d13c      	bne.n	8008b20 <__gethex+0x3e4>
 8008aa6:	f8d8 2000 	ldr.w	r2, [r8]
 8008aaa:	3a01      	subs	r2, #1
 8008aac:	42b2      	cmp	r2, r6
 8008aae:	d109      	bne.n	8008ac4 <__gethex+0x388>
 8008ab0:	1171      	asrs	r1, r6, #5
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ab8:	f006 061f 	and.w	r6, r6, #31
 8008abc:	fa02 f606 	lsl.w	r6, r2, r6
 8008ac0:	421e      	tst	r6, r3
 8008ac2:	d13a      	bne.n	8008b3a <__gethex+0x3fe>
 8008ac4:	f045 0520 	orr.w	r5, r5, #32
 8008ac8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008aca:	601c      	str	r4, [r3, #0]
 8008acc:	9b02      	ldr	r3, [sp, #8]
 8008ace:	601f      	str	r7, [r3, #0]
 8008ad0:	e6b0      	b.n	8008834 <__gethex+0xf8>
 8008ad2:	4299      	cmp	r1, r3
 8008ad4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ad8:	d8d9      	bhi.n	8008a8e <__gethex+0x352>
 8008ada:	68a3      	ldr	r3, [r4, #8]
 8008adc:	459b      	cmp	fp, r3
 8008ade:	db17      	blt.n	8008b10 <__gethex+0x3d4>
 8008ae0:	6861      	ldr	r1, [r4, #4]
 8008ae2:	9801      	ldr	r0, [sp, #4]
 8008ae4:	3101      	adds	r1, #1
 8008ae6:	f000 f9bb 	bl	8008e60 <_Balloc>
 8008aea:	4681      	mov	r9, r0
 8008aec:	b918      	cbnz	r0, 8008af6 <__gethex+0x3ba>
 8008aee:	4b1a      	ldr	r3, [pc, #104]	@ (8008b58 <__gethex+0x41c>)
 8008af0:	4602      	mov	r2, r0
 8008af2:	2184      	movs	r1, #132	@ 0x84
 8008af4:	e6c5      	b.n	8008882 <__gethex+0x146>
 8008af6:	6922      	ldr	r2, [r4, #16]
 8008af8:	3202      	adds	r2, #2
 8008afa:	f104 010c 	add.w	r1, r4, #12
 8008afe:	0092      	lsls	r2, r2, #2
 8008b00:	300c      	adds	r0, #12
 8008b02:	f7ff fd52 	bl	80085aa <memcpy>
 8008b06:	4621      	mov	r1, r4
 8008b08:	9801      	ldr	r0, [sp, #4]
 8008b0a:	f000 f9e9 	bl	8008ee0 <_Bfree>
 8008b0e:	464c      	mov	r4, r9
 8008b10:	6923      	ldr	r3, [r4, #16]
 8008b12:	1c5a      	adds	r2, r3, #1
 8008b14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b18:	6122      	str	r2, [r4, #16]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	615a      	str	r2, [r3, #20]
 8008b1e:	e7be      	b.n	8008a9e <__gethex+0x362>
 8008b20:	6922      	ldr	r2, [r4, #16]
 8008b22:	455a      	cmp	r2, fp
 8008b24:	dd0b      	ble.n	8008b3e <__gethex+0x402>
 8008b26:	2101      	movs	r1, #1
 8008b28:	4620      	mov	r0, r4
 8008b2a:	f7ff fd9f 	bl	800866c <rshift>
 8008b2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b32:	3701      	adds	r7, #1
 8008b34:	42bb      	cmp	r3, r7
 8008b36:	f6ff aee0 	blt.w	80088fa <__gethex+0x1be>
 8008b3a:	2501      	movs	r5, #1
 8008b3c:	e7c2      	b.n	8008ac4 <__gethex+0x388>
 8008b3e:	f016 061f 	ands.w	r6, r6, #31
 8008b42:	d0fa      	beq.n	8008b3a <__gethex+0x3fe>
 8008b44:	4453      	add	r3, sl
 8008b46:	f1c6 0620 	rsb	r6, r6, #32
 8008b4a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008b4e:	f000 fa79 	bl	8009044 <__hi0bits>
 8008b52:	42b0      	cmp	r0, r6
 8008b54:	dbe7      	blt.n	8008b26 <__gethex+0x3ea>
 8008b56:	e7f0      	b.n	8008b3a <__gethex+0x3fe>
 8008b58:	0800a240 	.word	0x0800a240

08008b5c <L_shift>:
 8008b5c:	f1c2 0208 	rsb	r2, r2, #8
 8008b60:	0092      	lsls	r2, r2, #2
 8008b62:	b570      	push	{r4, r5, r6, lr}
 8008b64:	f1c2 0620 	rsb	r6, r2, #32
 8008b68:	6843      	ldr	r3, [r0, #4]
 8008b6a:	6804      	ldr	r4, [r0, #0]
 8008b6c:	fa03 f506 	lsl.w	r5, r3, r6
 8008b70:	432c      	orrs	r4, r5
 8008b72:	40d3      	lsrs	r3, r2
 8008b74:	6004      	str	r4, [r0, #0]
 8008b76:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b7a:	4288      	cmp	r0, r1
 8008b7c:	d3f4      	bcc.n	8008b68 <L_shift+0xc>
 8008b7e:	bd70      	pop	{r4, r5, r6, pc}

08008b80 <__match>:
 8008b80:	b530      	push	{r4, r5, lr}
 8008b82:	6803      	ldr	r3, [r0, #0]
 8008b84:	3301      	adds	r3, #1
 8008b86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b8a:	b914      	cbnz	r4, 8008b92 <__match+0x12>
 8008b8c:	6003      	str	r3, [r0, #0]
 8008b8e:	2001      	movs	r0, #1
 8008b90:	bd30      	pop	{r4, r5, pc}
 8008b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b96:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008b9a:	2d19      	cmp	r5, #25
 8008b9c:	bf98      	it	ls
 8008b9e:	3220      	addls	r2, #32
 8008ba0:	42a2      	cmp	r2, r4
 8008ba2:	d0f0      	beq.n	8008b86 <__match+0x6>
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	e7f3      	b.n	8008b90 <__match+0x10>

08008ba8 <__hexnan>:
 8008ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bac:	680b      	ldr	r3, [r1, #0]
 8008bae:	6801      	ldr	r1, [r0, #0]
 8008bb0:	115e      	asrs	r6, r3, #5
 8008bb2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008bb6:	f013 031f 	ands.w	r3, r3, #31
 8008bba:	b087      	sub	sp, #28
 8008bbc:	bf18      	it	ne
 8008bbe:	3604      	addne	r6, #4
 8008bc0:	2500      	movs	r5, #0
 8008bc2:	1f37      	subs	r7, r6, #4
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	4690      	mov	r8, r2
 8008bc8:	9301      	str	r3, [sp, #4]
 8008bca:	f846 5c04 	str.w	r5, [r6, #-4]
 8008bce:	46b9      	mov	r9, r7
 8008bd0:	463c      	mov	r4, r7
 8008bd2:	9502      	str	r5, [sp, #8]
 8008bd4:	46ab      	mov	fp, r5
 8008bd6:	784a      	ldrb	r2, [r1, #1]
 8008bd8:	1c4b      	adds	r3, r1, #1
 8008bda:	9303      	str	r3, [sp, #12]
 8008bdc:	b342      	cbz	r2, 8008c30 <__hexnan+0x88>
 8008bde:	4610      	mov	r0, r2
 8008be0:	9105      	str	r1, [sp, #20]
 8008be2:	9204      	str	r2, [sp, #16]
 8008be4:	f7ff fd94 	bl	8008710 <__hexdig_fun>
 8008be8:	2800      	cmp	r0, #0
 8008bea:	d151      	bne.n	8008c90 <__hexnan+0xe8>
 8008bec:	9a04      	ldr	r2, [sp, #16]
 8008bee:	9905      	ldr	r1, [sp, #20]
 8008bf0:	2a20      	cmp	r2, #32
 8008bf2:	d818      	bhi.n	8008c26 <__hexnan+0x7e>
 8008bf4:	9b02      	ldr	r3, [sp, #8]
 8008bf6:	459b      	cmp	fp, r3
 8008bf8:	dd13      	ble.n	8008c22 <__hexnan+0x7a>
 8008bfa:	454c      	cmp	r4, r9
 8008bfc:	d206      	bcs.n	8008c0c <__hexnan+0x64>
 8008bfe:	2d07      	cmp	r5, #7
 8008c00:	dc04      	bgt.n	8008c0c <__hexnan+0x64>
 8008c02:	462a      	mov	r2, r5
 8008c04:	4649      	mov	r1, r9
 8008c06:	4620      	mov	r0, r4
 8008c08:	f7ff ffa8 	bl	8008b5c <L_shift>
 8008c0c:	4544      	cmp	r4, r8
 8008c0e:	d952      	bls.n	8008cb6 <__hexnan+0x10e>
 8008c10:	2300      	movs	r3, #0
 8008c12:	f1a4 0904 	sub.w	r9, r4, #4
 8008c16:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c1a:	f8cd b008 	str.w	fp, [sp, #8]
 8008c1e:	464c      	mov	r4, r9
 8008c20:	461d      	mov	r5, r3
 8008c22:	9903      	ldr	r1, [sp, #12]
 8008c24:	e7d7      	b.n	8008bd6 <__hexnan+0x2e>
 8008c26:	2a29      	cmp	r2, #41	@ 0x29
 8008c28:	d157      	bne.n	8008cda <__hexnan+0x132>
 8008c2a:	3102      	adds	r1, #2
 8008c2c:	f8ca 1000 	str.w	r1, [sl]
 8008c30:	f1bb 0f00 	cmp.w	fp, #0
 8008c34:	d051      	beq.n	8008cda <__hexnan+0x132>
 8008c36:	454c      	cmp	r4, r9
 8008c38:	d206      	bcs.n	8008c48 <__hexnan+0xa0>
 8008c3a:	2d07      	cmp	r5, #7
 8008c3c:	dc04      	bgt.n	8008c48 <__hexnan+0xa0>
 8008c3e:	462a      	mov	r2, r5
 8008c40:	4649      	mov	r1, r9
 8008c42:	4620      	mov	r0, r4
 8008c44:	f7ff ff8a 	bl	8008b5c <L_shift>
 8008c48:	4544      	cmp	r4, r8
 8008c4a:	d936      	bls.n	8008cba <__hexnan+0x112>
 8008c4c:	f1a8 0204 	sub.w	r2, r8, #4
 8008c50:	4623      	mov	r3, r4
 8008c52:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c56:	f842 1f04 	str.w	r1, [r2, #4]!
 8008c5a:	429f      	cmp	r7, r3
 8008c5c:	d2f9      	bcs.n	8008c52 <__hexnan+0xaa>
 8008c5e:	1b3b      	subs	r3, r7, r4
 8008c60:	f023 0303 	bic.w	r3, r3, #3
 8008c64:	3304      	adds	r3, #4
 8008c66:	3401      	adds	r4, #1
 8008c68:	3e03      	subs	r6, #3
 8008c6a:	42b4      	cmp	r4, r6
 8008c6c:	bf88      	it	hi
 8008c6e:	2304      	movhi	r3, #4
 8008c70:	4443      	add	r3, r8
 8008c72:	2200      	movs	r2, #0
 8008c74:	f843 2b04 	str.w	r2, [r3], #4
 8008c78:	429f      	cmp	r7, r3
 8008c7a:	d2fb      	bcs.n	8008c74 <__hexnan+0xcc>
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	b91b      	cbnz	r3, 8008c88 <__hexnan+0xe0>
 8008c80:	4547      	cmp	r7, r8
 8008c82:	d128      	bne.n	8008cd6 <__hexnan+0x12e>
 8008c84:	2301      	movs	r3, #1
 8008c86:	603b      	str	r3, [r7, #0]
 8008c88:	2005      	movs	r0, #5
 8008c8a:	b007      	add	sp, #28
 8008c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c90:	3501      	adds	r5, #1
 8008c92:	2d08      	cmp	r5, #8
 8008c94:	f10b 0b01 	add.w	fp, fp, #1
 8008c98:	dd06      	ble.n	8008ca8 <__hexnan+0x100>
 8008c9a:	4544      	cmp	r4, r8
 8008c9c:	d9c1      	bls.n	8008c22 <__hexnan+0x7a>
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ca4:	2501      	movs	r5, #1
 8008ca6:	3c04      	subs	r4, #4
 8008ca8:	6822      	ldr	r2, [r4, #0]
 8008caa:	f000 000f 	and.w	r0, r0, #15
 8008cae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008cb2:	6020      	str	r0, [r4, #0]
 8008cb4:	e7b5      	b.n	8008c22 <__hexnan+0x7a>
 8008cb6:	2508      	movs	r5, #8
 8008cb8:	e7b3      	b.n	8008c22 <__hexnan+0x7a>
 8008cba:	9b01      	ldr	r3, [sp, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d0dd      	beq.n	8008c7c <__hexnan+0xd4>
 8008cc0:	f1c3 0320 	rsb	r3, r3, #32
 8008cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc8:	40da      	lsrs	r2, r3
 8008cca:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008cce:	4013      	ands	r3, r2
 8008cd0:	f846 3c04 	str.w	r3, [r6, #-4]
 8008cd4:	e7d2      	b.n	8008c7c <__hexnan+0xd4>
 8008cd6:	3f04      	subs	r7, #4
 8008cd8:	e7d0      	b.n	8008c7c <__hexnan+0xd4>
 8008cda:	2004      	movs	r0, #4
 8008cdc:	e7d5      	b.n	8008c8a <__hexnan+0xe2>
	...

08008ce0 <sbrk_aligned>:
 8008ce0:	b570      	push	{r4, r5, r6, lr}
 8008ce2:	4e0f      	ldr	r6, [pc, #60]	@ (8008d20 <sbrk_aligned+0x40>)
 8008ce4:	460c      	mov	r4, r1
 8008ce6:	6831      	ldr	r1, [r6, #0]
 8008ce8:	4605      	mov	r5, r0
 8008cea:	b911      	cbnz	r1, 8008cf2 <sbrk_aligned+0x12>
 8008cec:	f001 f974 	bl	8009fd8 <_sbrk_r>
 8008cf0:	6030      	str	r0, [r6, #0]
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	f001 f96f 	bl	8009fd8 <_sbrk_r>
 8008cfa:	1c43      	adds	r3, r0, #1
 8008cfc:	d103      	bne.n	8008d06 <sbrk_aligned+0x26>
 8008cfe:	f04f 34ff 	mov.w	r4, #4294967295
 8008d02:	4620      	mov	r0, r4
 8008d04:	bd70      	pop	{r4, r5, r6, pc}
 8008d06:	1cc4      	adds	r4, r0, #3
 8008d08:	f024 0403 	bic.w	r4, r4, #3
 8008d0c:	42a0      	cmp	r0, r4
 8008d0e:	d0f8      	beq.n	8008d02 <sbrk_aligned+0x22>
 8008d10:	1a21      	subs	r1, r4, r0
 8008d12:	4628      	mov	r0, r5
 8008d14:	f001 f960 	bl	8009fd8 <_sbrk_r>
 8008d18:	3001      	adds	r0, #1
 8008d1a:	d1f2      	bne.n	8008d02 <sbrk_aligned+0x22>
 8008d1c:	e7ef      	b.n	8008cfe <sbrk_aligned+0x1e>
 8008d1e:	bf00      	nop
 8008d20:	20000910 	.word	0x20000910

08008d24 <_malloc_r>:
 8008d24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d28:	1ccd      	adds	r5, r1, #3
 8008d2a:	f025 0503 	bic.w	r5, r5, #3
 8008d2e:	3508      	adds	r5, #8
 8008d30:	2d0c      	cmp	r5, #12
 8008d32:	bf38      	it	cc
 8008d34:	250c      	movcc	r5, #12
 8008d36:	2d00      	cmp	r5, #0
 8008d38:	4606      	mov	r6, r0
 8008d3a:	db01      	blt.n	8008d40 <_malloc_r+0x1c>
 8008d3c:	42a9      	cmp	r1, r5
 8008d3e:	d904      	bls.n	8008d4a <_malloc_r+0x26>
 8008d40:	230c      	movs	r3, #12
 8008d42:	6033      	str	r3, [r6, #0]
 8008d44:	2000      	movs	r0, #0
 8008d46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e20 <_malloc_r+0xfc>
 8008d4e:	f000 f87b 	bl	8008e48 <__malloc_lock>
 8008d52:	f8d8 3000 	ldr.w	r3, [r8]
 8008d56:	461c      	mov	r4, r3
 8008d58:	bb44      	cbnz	r4, 8008dac <_malloc_r+0x88>
 8008d5a:	4629      	mov	r1, r5
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f7ff ffbf 	bl	8008ce0 <sbrk_aligned>
 8008d62:	1c43      	adds	r3, r0, #1
 8008d64:	4604      	mov	r4, r0
 8008d66:	d158      	bne.n	8008e1a <_malloc_r+0xf6>
 8008d68:	f8d8 4000 	ldr.w	r4, [r8]
 8008d6c:	4627      	mov	r7, r4
 8008d6e:	2f00      	cmp	r7, #0
 8008d70:	d143      	bne.n	8008dfa <_malloc_r+0xd6>
 8008d72:	2c00      	cmp	r4, #0
 8008d74:	d04b      	beq.n	8008e0e <_malloc_r+0xea>
 8008d76:	6823      	ldr	r3, [r4, #0]
 8008d78:	4639      	mov	r1, r7
 8008d7a:	4630      	mov	r0, r6
 8008d7c:	eb04 0903 	add.w	r9, r4, r3
 8008d80:	f001 f92a 	bl	8009fd8 <_sbrk_r>
 8008d84:	4581      	cmp	r9, r0
 8008d86:	d142      	bne.n	8008e0e <_malloc_r+0xea>
 8008d88:	6821      	ldr	r1, [r4, #0]
 8008d8a:	1a6d      	subs	r5, r5, r1
 8008d8c:	4629      	mov	r1, r5
 8008d8e:	4630      	mov	r0, r6
 8008d90:	f7ff ffa6 	bl	8008ce0 <sbrk_aligned>
 8008d94:	3001      	adds	r0, #1
 8008d96:	d03a      	beq.n	8008e0e <_malloc_r+0xea>
 8008d98:	6823      	ldr	r3, [r4, #0]
 8008d9a:	442b      	add	r3, r5
 8008d9c:	6023      	str	r3, [r4, #0]
 8008d9e:	f8d8 3000 	ldr.w	r3, [r8]
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	bb62      	cbnz	r2, 8008e00 <_malloc_r+0xdc>
 8008da6:	f8c8 7000 	str.w	r7, [r8]
 8008daa:	e00f      	b.n	8008dcc <_malloc_r+0xa8>
 8008dac:	6822      	ldr	r2, [r4, #0]
 8008dae:	1b52      	subs	r2, r2, r5
 8008db0:	d420      	bmi.n	8008df4 <_malloc_r+0xd0>
 8008db2:	2a0b      	cmp	r2, #11
 8008db4:	d917      	bls.n	8008de6 <_malloc_r+0xc2>
 8008db6:	1961      	adds	r1, r4, r5
 8008db8:	42a3      	cmp	r3, r4
 8008dba:	6025      	str	r5, [r4, #0]
 8008dbc:	bf18      	it	ne
 8008dbe:	6059      	strne	r1, [r3, #4]
 8008dc0:	6863      	ldr	r3, [r4, #4]
 8008dc2:	bf08      	it	eq
 8008dc4:	f8c8 1000 	streq.w	r1, [r8]
 8008dc8:	5162      	str	r2, [r4, r5]
 8008dca:	604b      	str	r3, [r1, #4]
 8008dcc:	4630      	mov	r0, r6
 8008dce:	f000 f841 	bl	8008e54 <__malloc_unlock>
 8008dd2:	f104 000b 	add.w	r0, r4, #11
 8008dd6:	1d23      	adds	r3, r4, #4
 8008dd8:	f020 0007 	bic.w	r0, r0, #7
 8008ddc:	1ac2      	subs	r2, r0, r3
 8008dde:	bf1c      	itt	ne
 8008de0:	1a1b      	subne	r3, r3, r0
 8008de2:	50a3      	strne	r3, [r4, r2]
 8008de4:	e7af      	b.n	8008d46 <_malloc_r+0x22>
 8008de6:	6862      	ldr	r2, [r4, #4]
 8008de8:	42a3      	cmp	r3, r4
 8008dea:	bf0c      	ite	eq
 8008dec:	f8c8 2000 	streq.w	r2, [r8]
 8008df0:	605a      	strne	r2, [r3, #4]
 8008df2:	e7eb      	b.n	8008dcc <_malloc_r+0xa8>
 8008df4:	4623      	mov	r3, r4
 8008df6:	6864      	ldr	r4, [r4, #4]
 8008df8:	e7ae      	b.n	8008d58 <_malloc_r+0x34>
 8008dfa:	463c      	mov	r4, r7
 8008dfc:	687f      	ldr	r7, [r7, #4]
 8008dfe:	e7b6      	b.n	8008d6e <_malloc_r+0x4a>
 8008e00:	461a      	mov	r2, r3
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	42a3      	cmp	r3, r4
 8008e06:	d1fb      	bne.n	8008e00 <_malloc_r+0xdc>
 8008e08:	2300      	movs	r3, #0
 8008e0a:	6053      	str	r3, [r2, #4]
 8008e0c:	e7de      	b.n	8008dcc <_malloc_r+0xa8>
 8008e0e:	230c      	movs	r3, #12
 8008e10:	6033      	str	r3, [r6, #0]
 8008e12:	4630      	mov	r0, r6
 8008e14:	f000 f81e 	bl	8008e54 <__malloc_unlock>
 8008e18:	e794      	b.n	8008d44 <_malloc_r+0x20>
 8008e1a:	6005      	str	r5, [r0, #0]
 8008e1c:	e7d6      	b.n	8008dcc <_malloc_r+0xa8>
 8008e1e:	bf00      	nop
 8008e20:	20000914 	.word	0x20000914

08008e24 <__ascii_mbtowc>:
 8008e24:	b082      	sub	sp, #8
 8008e26:	b901      	cbnz	r1, 8008e2a <__ascii_mbtowc+0x6>
 8008e28:	a901      	add	r1, sp, #4
 8008e2a:	b142      	cbz	r2, 8008e3e <__ascii_mbtowc+0x1a>
 8008e2c:	b14b      	cbz	r3, 8008e42 <__ascii_mbtowc+0x1e>
 8008e2e:	7813      	ldrb	r3, [r2, #0]
 8008e30:	600b      	str	r3, [r1, #0]
 8008e32:	7812      	ldrb	r2, [r2, #0]
 8008e34:	1e10      	subs	r0, r2, #0
 8008e36:	bf18      	it	ne
 8008e38:	2001      	movne	r0, #1
 8008e3a:	b002      	add	sp, #8
 8008e3c:	4770      	bx	lr
 8008e3e:	4610      	mov	r0, r2
 8008e40:	e7fb      	b.n	8008e3a <__ascii_mbtowc+0x16>
 8008e42:	f06f 0001 	mvn.w	r0, #1
 8008e46:	e7f8      	b.n	8008e3a <__ascii_mbtowc+0x16>

08008e48 <__malloc_lock>:
 8008e48:	4801      	ldr	r0, [pc, #4]	@ (8008e50 <__malloc_lock+0x8>)
 8008e4a:	f7ff bbac 	b.w	80085a6 <__retarget_lock_acquire_recursive>
 8008e4e:	bf00      	nop
 8008e50:	2000090c 	.word	0x2000090c

08008e54 <__malloc_unlock>:
 8008e54:	4801      	ldr	r0, [pc, #4]	@ (8008e5c <__malloc_unlock+0x8>)
 8008e56:	f7ff bba7 	b.w	80085a8 <__retarget_lock_release_recursive>
 8008e5a:	bf00      	nop
 8008e5c:	2000090c 	.word	0x2000090c

08008e60 <_Balloc>:
 8008e60:	b570      	push	{r4, r5, r6, lr}
 8008e62:	69c6      	ldr	r6, [r0, #28]
 8008e64:	4604      	mov	r4, r0
 8008e66:	460d      	mov	r5, r1
 8008e68:	b976      	cbnz	r6, 8008e88 <_Balloc+0x28>
 8008e6a:	2010      	movs	r0, #16
 8008e6c:	f001 f8f6 	bl	800a05c <malloc>
 8008e70:	4602      	mov	r2, r0
 8008e72:	61e0      	str	r0, [r4, #28]
 8008e74:	b920      	cbnz	r0, 8008e80 <_Balloc+0x20>
 8008e76:	4b18      	ldr	r3, [pc, #96]	@ (8008ed8 <_Balloc+0x78>)
 8008e78:	4818      	ldr	r0, [pc, #96]	@ (8008edc <_Balloc+0x7c>)
 8008e7a:	216b      	movs	r1, #107	@ 0x6b
 8008e7c:	f001 f8bc 	bl	8009ff8 <__assert_func>
 8008e80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e84:	6006      	str	r6, [r0, #0]
 8008e86:	60c6      	str	r6, [r0, #12]
 8008e88:	69e6      	ldr	r6, [r4, #28]
 8008e8a:	68f3      	ldr	r3, [r6, #12]
 8008e8c:	b183      	cbz	r3, 8008eb0 <_Balloc+0x50>
 8008e8e:	69e3      	ldr	r3, [r4, #28]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e96:	b9b8      	cbnz	r0, 8008ec8 <_Balloc+0x68>
 8008e98:	2101      	movs	r1, #1
 8008e9a:	fa01 f605 	lsl.w	r6, r1, r5
 8008e9e:	1d72      	adds	r2, r6, #5
 8008ea0:	0092      	lsls	r2, r2, #2
 8008ea2:	4620      	mov	r0, r4
 8008ea4:	f001 f8c6 	bl	800a034 <_calloc_r>
 8008ea8:	b160      	cbz	r0, 8008ec4 <_Balloc+0x64>
 8008eaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008eae:	e00e      	b.n	8008ece <_Balloc+0x6e>
 8008eb0:	2221      	movs	r2, #33	@ 0x21
 8008eb2:	2104      	movs	r1, #4
 8008eb4:	4620      	mov	r0, r4
 8008eb6:	f001 f8bd 	bl	800a034 <_calloc_r>
 8008eba:	69e3      	ldr	r3, [r4, #28]
 8008ebc:	60f0      	str	r0, [r6, #12]
 8008ebe:	68db      	ldr	r3, [r3, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1e4      	bne.n	8008e8e <_Balloc+0x2e>
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	bd70      	pop	{r4, r5, r6, pc}
 8008ec8:	6802      	ldr	r2, [r0, #0]
 8008eca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ed4:	e7f7      	b.n	8008ec6 <_Balloc+0x66>
 8008ed6:	bf00      	nop
 8008ed8:	0800a2b1 	.word	0x0800a2b1
 8008edc:	0800a2c8 	.word	0x0800a2c8

08008ee0 <_Bfree>:
 8008ee0:	b570      	push	{r4, r5, r6, lr}
 8008ee2:	69c6      	ldr	r6, [r0, #28]
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	b976      	cbnz	r6, 8008f08 <_Bfree+0x28>
 8008eea:	2010      	movs	r0, #16
 8008eec:	f001 f8b6 	bl	800a05c <malloc>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	61e8      	str	r0, [r5, #28]
 8008ef4:	b920      	cbnz	r0, 8008f00 <_Bfree+0x20>
 8008ef6:	4b09      	ldr	r3, [pc, #36]	@ (8008f1c <_Bfree+0x3c>)
 8008ef8:	4809      	ldr	r0, [pc, #36]	@ (8008f20 <_Bfree+0x40>)
 8008efa:	218f      	movs	r1, #143	@ 0x8f
 8008efc:	f001 f87c 	bl	8009ff8 <__assert_func>
 8008f00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f04:	6006      	str	r6, [r0, #0]
 8008f06:	60c6      	str	r6, [r0, #12]
 8008f08:	b13c      	cbz	r4, 8008f1a <_Bfree+0x3a>
 8008f0a:	69eb      	ldr	r3, [r5, #28]
 8008f0c:	6862      	ldr	r2, [r4, #4]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f14:	6021      	str	r1, [r4, #0]
 8008f16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f1a:	bd70      	pop	{r4, r5, r6, pc}
 8008f1c:	0800a2b1 	.word	0x0800a2b1
 8008f20:	0800a2c8 	.word	0x0800a2c8

08008f24 <__multadd>:
 8008f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f28:	690d      	ldr	r5, [r1, #16]
 8008f2a:	4607      	mov	r7, r0
 8008f2c:	460c      	mov	r4, r1
 8008f2e:	461e      	mov	r6, r3
 8008f30:	f101 0c14 	add.w	ip, r1, #20
 8008f34:	2000      	movs	r0, #0
 8008f36:	f8dc 3000 	ldr.w	r3, [ip]
 8008f3a:	b299      	uxth	r1, r3
 8008f3c:	fb02 6101 	mla	r1, r2, r1, r6
 8008f40:	0c1e      	lsrs	r6, r3, #16
 8008f42:	0c0b      	lsrs	r3, r1, #16
 8008f44:	fb02 3306 	mla	r3, r2, r6, r3
 8008f48:	b289      	uxth	r1, r1
 8008f4a:	3001      	adds	r0, #1
 8008f4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f50:	4285      	cmp	r5, r0
 8008f52:	f84c 1b04 	str.w	r1, [ip], #4
 8008f56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f5a:	dcec      	bgt.n	8008f36 <__multadd+0x12>
 8008f5c:	b30e      	cbz	r6, 8008fa2 <__multadd+0x7e>
 8008f5e:	68a3      	ldr	r3, [r4, #8]
 8008f60:	42ab      	cmp	r3, r5
 8008f62:	dc19      	bgt.n	8008f98 <__multadd+0x74>
 8008f64:	6861      	ldr	r1, [r4, #4]
 8008f66:	4638      	mov	r0, r7
 8008f68:	3101      	adds	r1, #1
 8008f6a:	f7ff ff79 	bl	8008e60 <_Balloc>
 8008f6e:	4680      	mov	r8, r0
 8008f70:	b928      	cbnz	r0, 8008f7e <__multadd+0x5a>
 8008f72:	4602      	mov	r2, r0
 8008f74:	4b0c      	ldr	r3, [pc, #48]	@ (8008fa8 <__multadd+0x84>)
 8008f76:	480d      	ldr	r0, [pc, #52]	@ (8008fac <__multadd+0x88>)
 8008f78:	21ba      	movs	r1, #186	@ 0xba
 8008f7a:	f001 f83d 	bl	8009ff8 <__assert_func>
 8008f7e:	6922      	ldr	r2, [r4, #16]
 8008f80:	3202      	adds	r2, #2
 8008f82:	f104 010c 	add.w	r1, r4, #12
 8008f86:	0092      	lsls	r2, r2, #2
 8008f88:	300c      	adds	r0, #12
 8008f8a:	f7ff fb0e 	bl	80085aa <memcpy>
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4638      	mov	r0, r7
 8008f92:	f7ff ffa5 	bl	8008ee0 <_Bfree>
 8008f96:	4644      	mov	r4, r8
 8008f98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f9c:	3501      	adds	r5, #1
 8008f9e:	615e      	str	r6, [r3, #20]
 8008fa0:	6125      	str	r5, [r4, #16]
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fa8:	0800a240 	.word	0x0800a240
 8008fac:	0800a2c8 	.word	0x0800a2c8

08008fb0 <__s2b>:
 8008fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fb4:	460c      	mov	r4, r1
 8008fb6:	4615      	mov	r5, r2
 8008fb8:	461f      	mov	r7, r3
 8008fba:	2209      	movs	r2, #9
 8008fbc:	3308      	adds	r3, #8
 8008fbe:	4606      	mov	r6, r0
 8008fc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	db09      	blt.n	8008fe0 <__s2b+0x30>
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7ff ff47 	bl	8008e60 <_Balloc>
 8008fd2:	b940      	cbnz	r0, 8008fe6 <__s2b+0x36>
 8008fd4:	4602      	mov	r2, r0
 8008fd6:	4b19      	ldr	r3, [pc, #100]	@ (800903c <__s2b+0x8c>)
 8008fd8:	4819      	ldr	r0, [pc, #100]	@ (8009040 <__s2b+0x90>)
 8008fda:	21d3      	movs	r1, #211	@ 0xd3
 8008fdc:	f001 f80c 	bl	8009ff8 <__assert_func>
 8008fe0:	0052      	lsls	r2, r2, #1
 8008fe2:	3101      	adds	r1, #1
 8008fe4:	e7f0      	b.n	8008fc8 <__s2b+0x18>
 8008fe6:	9b08      	ldr	r3, [sp, #32]
 8008fe8:	6143      	str	r3, [r0, #20]
 8008fea:	2d09      	cmp	r5, #9
 8008fec:	f04f 0301 	mov.w	r3, #1
 8008ff0:	6103      	str	r3, [r0, #16]
 8008ff2:	dd16      	ble.n	8009022 <__s2b+0x72>
 8008ff4:	f104 0909 	add.w	r9, r4, #9
 8008ff8:	46c8      	mov	r8, r9
 8008ffa:	442c      	add	r4, r5
 8008ffc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009000:	4601      	mov	r1, r0
 8009002:	3b30      	subs	r3, #48	@ 0x30
 8009004:	220a      	movs	r2, #10
 8009006:	4630      	mov	r0, r6
 8009008:	f7ff ff8c 	bl	8008f24 <__multadd>
 800900c:	45a0      	cmp	r8, r4
 800900e:	d1f5      	bne.n	8008ffc <__s2b+0x4c>
 8009010:	f1a5 0408 	sub.w	r4, r5, #8
 8009014:	444c      	add	r4, r9
 8009016:	1b2d      	subs	r5, r5, r4
 8009018:	1963      	adds	r3, r4, r5
 800901a:	42bb      	cmp	r3, r7
 800901c:	db04      	blt.n	8009028 <__s2b+0x78>
 800901e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009022:	340a      	adds	r4, #10
 8009024:	2509      	movs	r5, #9
 8009026:	e7f6      	b.n	8009016 <__s2b+0x66>
 8009028:	f814 3b01 	ldrb.w	r3, [r4], #1
 800902c:	4601      	mov	r1, r0
 800902e:	3b30      	subs	r3, #48	@ 0x30
 8009030:	220a      	movs	r2, #10
 8009032:	4630      	mov	r0, r6
 8009034:	f7ff ff76 	bl	8008f24 <__multadd>
 8009038:	e7ee      	b.n	8009018 <__s2b+0x68>
 800903a:	bf00      	nop
 800903c:	0800a240 	.word	0x0800a240
 8009040:	0800a2c8 	.word	0x0800a2c8

08009044 <__hi0bits>:
 8009044:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009048:	4603      	mov	r3, r0
 800904a:	bf36      	itet	cc
 800904c:	0403      	lslcc	r3, r0, #16
 800904e:	2000      	movcs	r0, #0
 8009050:	2010      	movcc	r0, #16
 8009052:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009056:	bf3c      	itt	cc
 8009058:	021b      	lslcc	r3, r3, #8
 800905a:	3008      	addcc	r0, #8
 800905c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009060:	bf3c      	itt	cc
 8009062:	011b      	lslcc	r3, r3, #4
 8009064:	3004      	addcc	r0, #4
 8009066:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800906a:	bf3c      	itt	cc
 800906c:	009b      	lslcc	r3, r3, #2
 800906e:	3002      	addcc	r0, #2
 8009070:	2b00      	cmp	r3, #0
 8009072:	db05      	blt.n	8009080 <__hi0bits+0x3c>
 8009074:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009078:	f100 0001 	add.w	r0, r0, #1
 800907c:	bf08      	it	eq
 800907e:	2020      	moveq	r0, #32
 8009080:	4770      	bx	lr

08009082 <__lo0bits>:
 8009082:	6803      	ldr	r3, [r0, #0]
 8009084:	4602      	mov	r2, r0
 8009086:	f013 0007 	ands.w	r0, r3, #7
 800908a:	d00b      	beq.n	80090a4 <__lo0bits+0x22>
 800908c:	07d9      	lsls	r1, r3, #31
 800908e:	d421      	bmi.n	80090d4 <__lo0bits+0x52>
 8009090:	0798      	lsls	r0, r3, #30
 8009092:	bf49      	itett	mi
 8009094:	085b      	lsrmi	r3, r3, #1
 8009096:	089b      	lsrpl	r3, r3, #2
 8009098:	2001      	movmi	r0, #1
 800909a:	6013      	strmi	r3, [r2, #0]
 800909c:	bf5c      	itt	pl
 800909e:	6013      	strpl	r3, [r2, #0]
 80090a0:	2002      	movpl	r0, #2
 80090a2:	4770      	bx	lr
 80090a4:	b299      	uxth	r1, r3
 80090a6:	b909      	cbnz	r1, 80090ac <__lo0bits+0x2a>
 80090a8:	0c1b      	lsrs	r3, r3, #16
 80090aa:	2010      	movs	r0, #16
 80090ac:	b2d9      	uxtb	r1, r3
 80090ae:	b909      	cbnz	r1, 80090b4 <__lo0bits+0x32>
 80090b0:	3008      	adds	r0, #8
 80090b2:	0a1b      	lsrs	r3, r3, #8
 80090b4:	0719      	lsls	r1, r3, #28
 80090b6:	bf04      	itt	eq
 80090b8:	091b      	lsreq	r3, r3, #4
 80090ba:	3004      	addeq	r0, #4
 80090bc:	0799      	lsls	r1, r3, #30
 80090be:	bf04      	itt	eq
 80090c0:	089b      	lsreq	r3, r3, #2
 80090c2:	3002      	addeq	r0, #2
 80090c4:	07d9      	lsls	r1, r3, #31
 80090c6:	d403      	bmi.n	80090d0 <__lo0bits+0x4e>
 80090c8:	085b      	lsrs	r3, r3, #1
 80090ca:	f100 0001 	add.w	r0, r0, #1
 80090ce:	d003      	beq.n	80090d8 <__lo0bits+0x56>
 80090d0:	6013      	str	r3, [r2, #0]
 80090d2:	4770      	bx	lr
 80090d4:	2000      	movs	r0, #0
 80090d6:	4770      	bx	lr
 80090d8:	2020      	movs	r0, #32
 80090da:	4770      	bx	lr

080090dc <__i2b>:
 80090dc:	b510      	push	{r4, lr}
 80090de:	460c      	mov	r4, r1
 80090e0:	2101      	movs	r1, #1
 80090e2:	f7ff febd 	bl	8008e60 <_Balloc>
 80090e6:	4602      	mov	r2, r0
 80090e8:	b928      	cbnz	r0, 80090f6 <__i2b+0x1a>
 80090ea:	4b05      	ldr	r3, [pc, #20]	@ (8009100 <__i2b+0x24>)
 80090ec:	4805      	ldr	r0, [pc, #20]	@ (8009104 <__i2b+0x28>)
 80090ee:	f240 1145 	movw	r1, #325	@ 0x145
 80090f2:	f000 ff81 	bl	8009ff8 <__assert_func>
 80090f6:	2301      	movs	r3, #1
 80090f8:	6144      	str	r4, [r0, #20]
 80090fa:	6103      	str	r3, [r0, #16]
 80090fc:	bd10      	pop	{r4, pc}
 80090fe:	bf00      	nop
 8009100:	0800a240 	.word	0x0800a240
 8009104:	0800a2c8 	.word	0x0800a2c8

08009108 <__multiply>:
 8009108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800910c:	4614      	mov	r4, r2
 800910e:	690a      	ldr	r2, [r1, #16]
 8009110:	6923      	ldr	r3, [r4, #16]
 8009112:	429a      	cmp	r2, r3
 8009114:	bfa8      	it	ge
 8009116:	4623      	movge	r3, r4
 8009118:	460f      	mov	r7, r1
 800911a:	bfa4      	itt	ge
 800911c:	460c      	movge	r4, r1
 800911e:	461f      	movge	r7, r3
 8009120:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009124:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009128:	68a3      	ldr	r3, [r4, #8]
 800912a:	6861      	ldr	r1, [r4, #4]
 800912c:	eb0a 0609 	add.w	r6, sl, r9
 8009130:	42b3      	cmp	r3, r6
 8009132:	b085      	sub	sp, #20
 8009134:	bfb8      	it	lt
 8009136:	3101      	addlt	r1, #1
 8009138:	f7ff fe92 	bl	8008e60 <_Balloc>
 800913c:	b930      	cbnz	r0, 800914c <__multiply+0x44>
 800913e:	4602      	mov	r2, r0
 8009140:	4b44      	ldr	r3, [pc, #272]	@ (8009254 <__multiply+0x14c>)
 8009142:	4845      	ldr	r0, [pc, #276]	@ (8009258 <__multiply+0x150>)
 8009144:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009148:	f000 ff56 	bl	8009ff8 <__assert_func>
 800914c:	f100 0514 	add.w	r5, r0, #20
 8009150:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009154:	462b      	mov	r3, r5
 8009156:	2200      	movs	r2, #0
 8009158:	4543      	cmp	r3, r8
 800915a:	d321      	bcc.n	80091a0 <__multiply+0x98>
 800915c:	f107 0114 	add.w	r1, r7, #20
 8009160:	f104 0214 	add.w	r2, r4, #20
 8009164:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009168:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800916c:	9302      	str	r3, [sp, #8]
 800916e:	1b13      	subs	r3, r2, r4
 8009170:	3b15      	subs	r3, #21
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	3304      	adds	r3, #4
 8009178:	f104 0715 	add.w	r7, r4, #21
 800917c:	42ba      	cmp	r2, r7
 800917e:	bf38      	it	cc
 8009180:	2304      	movcc	r3, #4
 8009182:	9301      	str	r3, [sp, #4]
 8009184:	9b02      	ldr	r3, [sp, #8]
 8009186:	9103      	str	r1, [sp, #12]
 8009188:	428b      	cmp	r3, r1
 800918a:	d80c      	bhi.n	80091a6 <__multiply+0x9e>
 800918c:	2e00      	cmp	r6, #0
 800918e:	dd03      	ble.n	8009198 <__multiply+0x90>
 8009190:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009194:	2b00      	cmp	r3, #0
 8009196:	d05b      	beq.n	8009250 <__multiply+0x148>
 8009198:	6106      	str	r6, [r0, #16]
 800919a:	b005      	add	sp, #20
 800919c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a0:	f843 2b04 	str.w	r2, [r3], #4
 80091a4:	e7d8      	b.n	8009158 <__multiply+0x50>
 80091a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80091aa:	f1ba 0f00 	cmp.w	sl, #0
 80091ae:	d024      	beq.n	80091fa <__multiply+0xf2>
 80091b0:	f104 0e14 	add.w	lr, r4, #20
 80091b4:	46a9      	mov	r9, r5
 80091b6:	f04f 0c00 	mov.w	ip, #0
 80091ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091be:	f8d9 3000 	ldr.w	r3, [r9]
 80091c2:	fa1f fb87 	uxth.w	fp, r7
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80091cc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80091d0:	f8d9 7000 	ldr.w	r7, [r9]
 80091d4:	4463      	add	r3, ip
 80091d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80091da:	fb0a c70b 	mla	r7, sl, fp, ip
 80091de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80091e8:	4572      	cmp	r2, lr
 80091ea:	f849 3b04 	str.w	r3, [r9], #4
 80091ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80091f2:	d8e2      	bhi.n	80091ba <__multiply+0xb2>
 80091f4:	9b01      	ldr	r3, [sp, #4]
 80091f6:	f845 c003 	str.w	ip, [r5, r3]
 80091fa:	9b03      	ldr	r3, [sp, #12]
 80091fc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009200:	3104      	adds	r1, #4
 8009202:	f1b9 0f00 	cmp.w	r9, #0
 8009206:	d021      	beq.n	800924c <__multiply+0x144>
 8009208:	682b      	ldr	r3, [r5, #0]
 800920a:	f104 0c14 	add.w	ip, r4, #20
 800920e:	46ae      	mov	lr, r5
 8009210:	f04f 0a00 	mov.w	sl, #0
 8009214:	f8bc b000 	ldrh.w	fp, [ip]
 8009218:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800921c:	fb09 770b 	mla	r7, r9, fp, r7
 8009220:	4457      	add	r7, sl
 8009222:	b29b      	uxth	r3, r3
 8009224:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009228:	f84e 3b04 	str.w	r3, [lr], #4
 800922c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009230:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009234:	f8be 3000 	ldrh.w	r3, [lr]
 8009238:	fb09 330a 	mla	r3, r9, sl, r3
 800923c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009240:	4562      	cmp	r2, ip
 8009242:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009246:	d8e5      	bhi.n	8009214 <__multiply+0x10c>
 8009248:	9f01      	ldr	r7, [sp, #4]
 800924a:	51eb      	str	r3, [r5, r7]
 800924c:	3504      	adds	r5, #4
 800924e:	e799      	b.n	8009184 <__multiply+0x7c>
 8009250:	3e01      	subs	r6, #1
 8009252:	e79b      	b.n	800918c <__multiply+0x84>
 8009254:	0800a240 	.word	0x0800a240
 8009258:	0800a2c8 	.word	0x0800a2c8

0800925c <__pow5mult>:
 800925c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009260:	4615      	mov	r5, r2
 8009262:	f012 0203 	ands.w	r2, r2, #3
 8009266:	4607      	mov	r7, r0
 8009268:	460e      	mov	r6, r1
 800926a:	d007      	beq.n	800927c <__pow5mult+0x20>
 800926c:	4c25      	ldr	r4, [pc, #148]	@ (8009304 <__pow5mult+0xa8>)
 800926e:	3a01      	subs	r2, #1
 8009270:	2300      	movs	r3, #0
 8009272:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009276:	f7ff fe55 	bl	8008f24 <__multadd>
 800927a:	4606      	mov	r6, r0
 800927c:	10ad      	asrs	r5, r5, #2
 800927e:	d03d      	beq.n	80092fc <__pow5mult+0xa0>
 8009280:	69fc      	ldr	r4, [r7, #28]
 8009282:	b97c      	cbnz	r4, 80092a4 <__pow5mult+0x48>
 8009284:	2010      	movs	r0, #16
 8009286:	f000 fee9 	bl	800a05c <malloc>
 800928a:	4602      	mov	r2, r0
 800928c:	61f8      	str	r0, [r7, #28]
 800928e:	b928      	cbnz	r0, 800929c <__pow5mult+0x40>
 8009290:	4b1d      	ldr	r3, [pc, #116]	@ (8009308 <__pow5mult+0xac>)
 8009292:	481e      	ldr	r0, [pc, #120]	@ (800930c <__pow5mult+0xb0>)
 8009294:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009298:	f000 feae 	bl	8009ff8 <__assert_func>
 800929c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092a0:	6004      	str	r4, [r0, #0]
 80092a2:	60c4      	str	r4, [r0, #12]
 80092a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80092a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092ac:	b94c      	cbnz	r4, 80092c2 <__pow5mult+0x66>
 80092ae:	f240 2171 	movw	r1, #625	@ 0x271
 80092b2:	4638      	mov	r0, r7
 80092b4:	f7ff ff12 	bl	80090dc <__i2b>
 80092b8:	2300      	movs	r3, #0
 80092ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80092be:	4604      	mov	r4, r0
 80092c0:	6003      	str	r3, [r0, #0]
 80092c2:	f04f 0900 	mov.w	r9, #0
 80092c6:	07eb      	lsls	r3, r5, #31
 80092c8:	d50a      	bpl.n	80092e0 <__pow5mult+0x84>
 80092ca:	4631      	mov	r1, r6
 80092cc:	4622      	mov	r2, r4
 80092ce:	4638      	mov	r0, r7
 80092d0:	f7ff ff1a 	bl	8009108 <__multiply>
 80092d4:	4631      	mov	r1, r6
 80092d6:	4680      	mov	r8, r0
 80092d8:	4638      	mov	r0, r7
 80092da:	f7ff fe01 	bl	8008ee0 <_Bfree>
 80092de:	4646      	mov	r6, r8
 80092e0:	106d      	asrs	r5, r5, #1
 80092e2:	d00b      	beq.n	80092fc <__pow5mult+0xa0>
 80092e4:	6820      	ldr	r0, [r4, #0]
 80092e6:	b938      	cbnz	r0, 80092f8 <__pow5mult+0x9c>
 80092e8:	4622      	mov	r2, r4
 80092ea:	4621      	mov	r1, r4
 80092ec:	4638      	mov	r0, r7
 80092ee:	f7ff ff0b 	bl	8009108 <__multiply>
 80092f2:	6020      	str	r0, [r4, #0]
 80092f4:	f8c0 9000 	str.w	r9, [r0]
 80092f8:	4604      	mov	r4, r0
 80092fa:	e7e4      	b.n	80092c6 <__pow5mult+0x6a>
 80092fc:	4630      	mov	r0, r6
 80092fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009302:	bf00      	nop
 8009304:	0800a324 	.word	0x0800a324
 8009308:	0800a2b1 	.word	0x0800a2b1
 800930c:	0800a2c8 	.word	0x0800a2c8

08009310 <__lshift>:
 8009310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009314:	460c      	mov	r4, r1
 8009316:	6849      	ldr	r1, [r1, #4]
 8009318:	6923      	ldr	r3, [r4, #16]
 800931a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800931e:	68a3      	ldr	r3, [r4, #8]
 8009320:	4607      	mov	r7, r0
 8009322:	4691      	mov	r9, r2
 8009324:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009328:	f108 0601 	add.w	r6, r8, #1
 800932c:	42b3      	cmp	r3, r6
 800932e:	db0b      	blt.n	8009348 <__lshift+0x38>
 8009330:	4638      	mov	r0, r7
 8009332:	f7ff fd95 	bl	8008e60 <_Balloc>
 8009336:	4605      	mov	r5, r0
 8009338:	b948      	cbnz	r0, 800934e <__lshift+0x3e>
 800933a:	4602      	mov	r2, r0
 800933c:	4b28      	ldr	r3, [pc, #160]	@ (80093e0 <__lshift+0xd0>)
 800933e:	4829      	ldr	r0, [pc, #164]	@ (80093e4 <__lshift+0xd4>)
 8009340:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009344:	f000 fe58 	bl	8009ff8 <__assert_func>
 8009348:	3101      	adds	r1, #1
 800934a:	005b      	lsls	r3, r3, #1
 800934c:	e7ee      	b.n	800932c <__lshift+0x1c>
 800934e:	2300      	movs	r3, #0
 8009350:	f100 0114 	add.w	r1, r0, #20
 8009354:	f100 0210 	add.w	r2, r0, #16
 8009358:	4618      	mov	r0, r3
 800935a:	4553      	cmp	r3, sl
 800935c:	db33      	blt.n	80093c6 <__lshift+0xb6>
 800935e:	6920      	ldr	r0, [r4, #16]
 8009360:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009364:	f104 0314 	add.w	r3, r4, #20
 8009368:	f019 091f 	ands.w	r9, r9, #31
 800936c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009370:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009374:	d02b      	beq.n	80093ce <__lshift+0xbe>
 8009376:	f1c9 0e20 	rsb	lr, r9, #32
 800937a:	468a      	mov	sl, r1
 800937c:	2200      	movs	r2, #0
 800937e:	6818      	ldr	r0, [r3, #0]
 8009380:	fa00 f009 	lsl.w	r0, r0, r9
 8009384:	4310      	orrs	r0, r2
 8009386:	f84a 0b04 	str.w	r0, [sl], #4
 800938a:	f853 2b04 	ldr.w	r2, [r3], #4
 800938e:	459c      	cmp	ip, r3
 8009390:	fa22 f20e 	lsr.w	r2, r2, lr
 8009394:	d8f3      	bhi.n	800937e <__lshift+0x6e>
 8009396:	ebac 0304 	sub.w	r3, ip, r4
 800939a:	3b15      	subs	r3, #21
 800939c:	f023 0303 	bic.w	r3, r3, #3
 80093a0:	3304      	adds	r3, #4
 80093a2:	f104 0015 	add.w	r0, r4, #21
 80093a6:	4584      	cmp	ip, r0
 80093a8:	bf38      	it	cc
 80093aa:	2304      	movcc	r3, #4
 80093ac:	50ca      	str	r2, [r1, r3]
 80093ae:	b10a      	cbz	r2, 80093b4 <__lshift+0xa4>
 80093b0:	f108 0602 	add.w	r6, r8, #2
 80093b4:	3e01      	subs	r6, #1
 80093b6:	4638      	mov	r0, r7
 80093b8:	612e      	str	r6, [r5, #16]
 80093ba:	4621      	mov	r1, r4
 80093bc:	f7ff fd90 	bl	8008ee0 <_Bfree>
 80093c0:	4628      	mov	r0, r5
 80093c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80093ca:	3301      	adds	r3, #1
 80093cc:	e7c5      	b.n	800935a <__lshift+0x4a>
 80093ce:	3904      	subs	r1, #4
 80093d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80093d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80093d8:	459c      	cmp	ip, r3
 80093da:	d8f9      	bhi.n	80093d0 <__lshift+0xc0>
 80093dc:	e7ea      	b.n	80093b4 <__lshift+0xa4>
 80093de:	bf00      	nop
 80093e0:	0800a240 	.word	0x0800a240
 80093e4:	0800a2c8 	.word	0x0800a2c8

080093e8 <__mcmp>:
 80093e8:	690a      	ldr	r2, [r1, #16]
 80093ea:	4603      	mov	r3, r0
 80093ec:	6900      	ldr	r0, [r0, #16]
 80093ee:	1a80      	subs	r0, r0, r2
 80093f0:	b530      	push	{r4, r5, lr}
 80093f2:	d10e      	bne.n	8009412 <__mcmp+0x2a>
 80093f4:	3314      	adds	r3, #20
 80093f6:	3114      	adds	r1, #20
 80093f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80093fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009400:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009404:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009408:	4295      	cmp	r5, r2
 800940a:	d003      	beq.n	8009414 <__mcmp+0x2c>
 800940c:	d205      	bcs.n	800941a <__mcmp+0x32>
 800940e:	f04f 30ff 	mov.w	r0, #4294967295
 8009412:	bd30      	pop	{r4, r5, pc}
 8009414:	42a3      	cmp	r3, r4
 8009416:	d3f3      	bcc.n	8009400 <__mcmp+0x18>
 8009418:	e7fb      	b.n	8009412 <__mcmp+0x2a>
 800941a:	2001      	movs	r0, #1
 800941c:	e7f9      	b.n	8009412 <__mcmp+0x2a>
	...

08009420 <__mdiff>:
 8009420:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	4689      	mov	r9, r1
 8009426:	4606      	mov	r6, r0
 8009428:	4611      	mov	r1, r2
 800942a:	4648      	mov	r0, r9
 800942c:	4614      	mov	r4, r2
 800942e:	f7ff ffdb 	bl	80093e8 <__mcmp>
 8009432:	1e05      	subs	r5, r0, #0
 8009434:	d112      	bne.n	800945c <__mdiff+0x3c>
 8009436:	4629      	mov	r1, r5
 8009438:	4630      	mov	r0, r6
 800943a:	f7ff fd11 	bl	8008e60 <_Balloc>
 800943e:	4602      	mov	r2, r0
 8009440:	b928      	cbnz	r0, 800944e <__mdiff+0x2e>
 8009442:	4b3f      	ldr	r3, [pc, #252]	@ (8009540 <__mdiff+0x120>)
 8009444:	f240 2137 	movw	r1, #567	@ 0x237
 8009448:	483e      	ldr	r0, [pc, #248]	@ (8009544 <__mdiff+0x124>)
 800944a:	f000 fdd5 	bl	8009ff8 <__assert_func>
 800944e:	2301      	movs	r3, #1
 8009450:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009454:	4610      	mov	r0, r2
 8009456:	b003      	add	sp, #12
 8009458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800945c:	bfbc      	itt	lt
 800945e:	464b      	movlt	r3, r9
 8009460:	46a1      	movlt	r9, r4
 8009462:	4630      	mov	r0, r6
 8009464:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009468:	bfba      	itte	lt
 800946a:	461c      	movlt	r4, r3
 800946c:	2501      	movlt	r5, #1
 800946e:	2500      	movge	r5, #0
 8009470:	f7ff fcf6 	bl	8008e60 <_Balloc>
 8009474:	4602      	mov	r2, r0
 8009476:	b918      	cbnz	r0, 8009480 <__mdiff+0x60>
 8009478:	4b31      	ldr	r3, [pc, #196]	@ (8009540 <__mdiff+0x120>)
 800947a:	f240 2145 	movw	r1, #581	@ 0x245
 800947e:	e7e3      	b.n	8009448 <__mdiff+0x28>
 8009480:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009484:	6926      	ldr	r6, [r4, #16]
 8009486:	60c5      	str	r5, [r0, #12]
 8009488:	f109 0310 	add.w	r3, r9, #16
 800948c:	f109 0514 	add.w	r5, r9, #20
 8009490:	f104 0e14 	add.w	lr, r4, #20
 8009494:	f100 0b14 	add.w	fp, r0, #20
 8009498:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800949c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80094a0:	9301      	str	r3, [sp, #4]
 80094a2:	46d9      	mov	r9, fp
 80094a4:	f04f 0c00 	mov.w	ip, #0
 80094a8:	9b01      	ldr	r3, [sp, #4]
 80094aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80094ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80094b2:	9301      	str	r3, [sp, #4]
 80094b4:	fa1f f38a 	uxth.w	r3, sl
 80094b8:	4619      	mov	r1, r3
 80094ba:	b283      	uxth	r3, r0
 80094bc:	1acb      	subs	r3, r1, r3
 80094be:	0c00      	lsrs	r0, r0, #16
 80094c0:	4463      	add	r3, ip
 80094c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80094c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80094d0:	4576      	cmp	r6, lr
 80094d2:	f849 3b04 	str.w	r3, [r9], #4
 80094d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80094da:	d8e5      	bhi.n	80094a8 <__mdiff+0x88>
 80094dc:	1b33      	subs	r3, r6, r4
 80094de:	3b15      	subs	r3, #21
 80094e0:	f023 0303 	bic.w	r3, r3, #3
 80094e4:	3415      	adds	r4, #21
 80094e6:	3304      	adds	r3, #4
 80094e8:	42a6      	cmp	r6, r4
 80094ea:	bf38      	it	cc
 80094ec:	2304      	movcc	r3, #4
 80094ee:	441d      	add	r5, r3
 80094f0:	445b      	add	r3, fp
 80094f2:	461e      	mov	r6, r3
 80094f4:	462c      	mov	r4, r5
 80094f6:	4544      	cmp	r4, r8
 80094f8:	d30e      	bcc.n	8009518 <__mdiff+0xf8>
 80094fa:	f108 0103 	add.w	r1, r8, #3
 80094fe:	1b49      	subs	r1, r1, r5
 8009500:	f021 0103 	bic.w	r1, r1, #3
 8009504:	3d03      	subs	r5, #3
 8009506:	45a8      	cmp	r8, r5
 8009508:	bf38      	it	cc
 800950a:	2100      	movcc	r1, #0
 800950c:	440b      	add	r3, r1
 800950e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009512:	b191      	cbz	r1, 800953a <__mdiff+0x11a>
 8009514:	6117      	str	r7, [r2, #16]
 8009516:	e79d      	b.n	8009454 <__mdiff+0x34>
 8009518:	f854 1b04 	ldr.w	r1, [r4], #4
 800951c:	46e6      	mov	lr, ip
 800951e:	0c08      	lsrs	r0, r1, #16
 8009520:	fa1c fc81 	uxtah	ip, ip, r1
 8009524:	4471      	add	r1, lr
 8009526:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800952a:	b289      	uxth	r1, r1
 800952c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009530:	f846 1b04 	str.w	r1, [r6], #4
 8009534:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009538:	e7dd      	b.n	80094f6 <__mdiff+0xd6>
 800953a:	3f01      	subs	r7, #1
 800953c:	e7e7      	b.n	800950e <__mdiff+0xee>
 800953e:	bf00      	nop
 8009540:	0800a240 	.word	0x0800a240
 8009544:	0800a2c8 	.word	0x0800a2c8

08009548 <__ulp>:
 8009548:	b082      	sub	sp, #8
 800954a:	ed8d 0b00 	vstr	d0, [sp]
 800954e:	9a01      	ldr	r2, [sp, #4]
 8009550:	4b0f      	ldr	r3, [pc, #60]	@ (8009590 <__ulp+0x48>)
 8009552:	4013      	ands	r3, r2
 8009554:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009558:	2b00      	cmp	r3, #0
 800955a:	dc08      	bgt.n	800956e <__ulp+0x26>
 800955c:	425b      	negs	r3, r3
 800955e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009562:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009566:	da04      	bge.n	8009572 <__ulp+0x2a>
 8009568:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800956c:	4113      	asrs	r3, r2
 800956e:	2200      	movs	r2, #0
 8009570:	e008      	b.n	8009584 <__ulp+0x3c>
 8009572:	f1a2 0314 	sub.w	r3, r2, #20
 8009576:	2b1e      	cmp	r3, #30
 8009578:	bfda      	itte	le
 800957a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800957e:	40da      	lsrle	r2, r3
 8009580:	2201      	movgt	r2, #1
 8009582:	2300      	movs	r3, #0
 8009584:	4619      	mov	r1, r3
 8009586:	4610      	mov	r0, r2
 8009588:	ec41 0b10 	vmov	d0, r0, r1
 800958c:	b002      	add	sp, #8
 800958e:	4770      	bx	lr
 8009590:	7ff00000 	.word	0x7ff00000

08009594 <__b2d>:
 8009594:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009598:	6906      	ldr	r6, [r0, #16]
 800959a:	f100 0814 	add.w	r8, r0, #20
 800959e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80095a2:	1f37      	subs	r7, r6, #4
 80095a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80095a8:	4610      	mov	r0, r2
 80095aa:	f7ff fd4b 	bl	8009044 <__hi0bits>
 80095ae:	f1c0 0320 	rsb	r3, r0, #32
 80095b2:	280a      	cmp	r0, #10
 80095b4:	600b      	str	r3, [r1, #0]
 80095b6:	491b      	ldr	r1, [pc, #108]	@ (8009624 <__b2d+0x90>)
 80095b8:	dc15      	bgt.n	80095e6 <__b2d+0x52>
 80095ba:	f1c0 0c0b 	rsb	ip, r0, #11
 80095be:	fa22 f30c 	lsr.w	r3, r2, ip
 80095c2:	45b8      	cmp	r8, r7
 80095c4:	ea43 0501 	orr.w	r5, r3, r1
 80095c8:	bf34      	ite	cc
 80095ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095ce:	2300      	movcs	r3, #0
 80095d0:	3015      	adds	r0, #21
 80095d2:	fa02 f000 	lsl.w	r0, r2, r0
 80095d6:	fa23 f30c 	lsr.w	r3, r3, ip
 80095da:	4303      	orrs	r3, r0
 80095dc:	461c      	mov	r4, r3
 80095de:	ec45 4b10 	vmov	d0, r4, r5
 80095e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80095e6:	45b8      	cmp	r8, r7
 80095e8:	bf3a      	itte	cc
 80095ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80095ee:	f1a6 0708 	subcc.w	r7, r6, #8
 80095f2:	2300      	movcs	r3, #0
 80095f4:	380b      	subs	r0, #11
 80095f6:	d012      	beq.n	800961e <__b2d+0x8a>
 80095f8:	f1c0 0120 	rsb	r1, r0, #32
 80095fc:	fa23 f401 	lsr.w	r4, r3, r1
 8009600:	4082      	lsls	r2, r0
 8009602:	4322      	orrs	r2, r4
 8009604:	4547      	cmp	r7, r8
 8009606:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800960a:	bf8c      	ite	hi
 800960c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009610:	2200      	movls	r2, #0
 8009612:	4083      	lsls	r3, r0
 8009614:	40ca      	lsrs	r2, r1
 8009616:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800961a:	4313      	orrs	r3, r2
 800961c:	e7de      	b.n	80095dc <__b2d+0x48>
 800961e:	ea42 0501 	orr.w	r5, r2, r1
 8009622:	e7db      	b.n	80095dc <__b2d+0x48>
 8009624:	3ff00000 	.word	0x3ff00000

08009628 <__d2b>:
 8009628:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800962c:	460f      	mov	r7, r1
 800962e:	2101      	movs	r1, #1
 8009630:	ec59 8b10 	vmov	r8, r9, d0
 8009634:	4616      	mov	r6, r2
 8009636:	f7ff fc13 	bl	8008e60 <_Balloc>
 800963a:	4604      	mov	r4, r0
 800963c:	b930      	cbnz	r0, 800964c <__d2b+0x24>
 800963e:	4602      	mov	r2, r0
 8009640:	4b23      	ldr	r3, [pc, #140]	@ (80096d0 <__d2b+0xa8>)
 8009642:	4824      	ldr	r0, [pc, #144]	@ (80096d4 <__d2b+0xac>)
 8009644:	f240 310f 	movw	r1, #783	@ 0x30f
 8009648:	f000 fcd6 	bl	8009ff8 <__assert_func>
 800964c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009650:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009654:	b10d      	cbz	r5, 800965a <__d2b+0x32>
 8009656:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800965a:	9301      	str	r3, [sp, #4]
 800965c:	f1b8 0300 	subs.w	r3, r8, #0
 8009660:	d023      	beq.n	80096aa <__d2b+0x82>
 8009662:	4668      	mov	r0, sp
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	f7ff fd0c 	bl	8009082 <__lo0bits>
 800966a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800966e:	b1d0      	cbz	r0, 80096a6 <__d2b+0x7e>
 8009670:	f1c0 0320 	rsb	r3, r0, #32
 8009674:	fa02 f303 	lsl.w	r3, r2, r3
 8009678:	430b      	orrs	r3, r1
 800967a:	40c2      	lsrs	r2, r0
 800967c:	6163      	str	r3, [r4, #20]
 800967e:	9201      	str	r2, [sp, #4]
 8009680:	9b01      	ldr	r3, [sp, #4]
 8009682:	61a3      	str	r3, [r4, #24]
 8009684:	2b00      	cmp	r3, #0
 8009686:	bf0c      	ite	eq
 8009688:	2201      	moveq	r2, #1
 800968a:	2202      	movne	r2, #2
 800968c:	6122      	str	r2, [r4, #16]
 800968e:	b1a5      	cbz	r5, 80096ba <__d2b+0x92>
 8009690:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009694:	4405      	add	r5, r0
 8009696:	603d      	str	r5, [r7, #0]
 8009698:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800969c:	6030      	str	r0, [r6, #0]
 800969e:	4620      	mov	r0, r4
 80096a0:	b003      	add	sp, #12
 80096a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096a6:	6161      	str	r1, [r4, #20]
 80096a8:	e7ea      	b.n	8009680 <__d2b+0x58>
 80096aa:	a801      	add	r0, sp, #4
 80096ac:	f7ff fce9 	bl	8009082 <__lo0bits>
 80096b0:	9b01      	ldr	r3, [sp, #4]
 80096b2:	6163      	str	r3, [r4, #20]
 80096b4:	3020      	adds	r0, #32
 80096b6:	2201      	movs	r2, #1
 80096b8:	e7e8      	b.n	800968c <__d2b+0x64>
 80096ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80096be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80096c2:	6038      	str	r0, [r7, #0]
 80096c4:	6918      	ldr	r0, [r3, #16]
 80096c6:	f7ff fcbd 	bl	8009044 <__hi0bits>
 80096ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80096ce:	e7e5      	b.n	800969c <__d2b+0x74>
 80096d0:	0800a240 	.word	0x0800a240
 80096d4:	0800a2c8 	.word	0x0800a2c8

080096d8 <__ratio>:
 80096d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096dc:	4688      	mov	r8, r1
 80096de:	4669      	mov	r1, sp
 80096e0:	4681      	mov	r9, r0
 80096e2:	f7ff ff57 	bl	8009594 <__b2d>
 80096e6:	a901      	add	r1, sp, #4
 80096e8:	4640      	mov	r0, r8
 80096ea:	ec55 4b10 	vmov	r4, r5, d0
 80096ee:	f7ff ff51 	bl	8009594 <__b2d>
 80096f2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80096f6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80096fa:	1ad2      	subs	r2, r2, r3
 80096fc:	e9dd 3100 	ldrd	r3, r1, [sp]
 8009700:	1a5b      	subs	r3, r3, r1
 8009702:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8009706:	ec57 6b10 	vmov	r6, r7, d0
 800970a:	2b00      	cmp	r3, #0
 800970c:	bfd6      	itet	le
 800970e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009712:	462a      	movgt	r2, r5
 8009714:	463a      	movle	r2, r7
 8009716:	46ab      	mov	fp, r5
 8009718:	46a2      	mov	sl, r4
 800971a:	bfce      	itee	gt
 800971c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8009720:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8009724:	ee00 3a90 	vmovle	s1, r3
 8009728:	ec4b ab17 	vmov	d7, sl, fp
 800972c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8009730:	b003      	add	sp, #12
 8009732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009736 <__copybits>:
 8009736:	3901      	subs	r1, #1
 8009738:	b570      	push	{r4, r5, r6, lr}
 800973a:	1149      	asrs	r1, r1, #5
 800973c:	6914      	ldr	r4, [r2, #16]
 800973e:	3101      	adds	r1, #1
 8009740:	f102 0314 	add.w	r3, r2, #20
 8009744:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009748:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800974c:	1f05      	subs	r5, r0, #4
 800974e:	42a3      	cmp	r3, r4
 8009750:	d30c      	bcc.n	800976c <__copybits+0x36>
 8009752:	1aa3      	subs	r3, r4, r2
 8009754:	3b11      	subs	r3, #17
 8009756:	f023 0303 	bic.w	r3, r3, #3
 800975a:	3211      	adds	r2, #17
 800975c:	42a2      	cmp	r2, r4
 800975e:	bf88      	it	hi
 8009760:	2300      	movhi	r3, #0
 8009762:	4418      	add	r0, r3
 8009764:	2300      	movs	r3, #0
 8009766:	4288      	cmp	r0, r1
 8009768:	d305      	bcc.n	8009776 <__copybits+0x40>
 800976a:	bd70      	pop	{r4, r5, r6, pc}
 800976c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009770:	f845 6f04 	str.w	r6, [r5, #4]!
 8009774:	e7eb      	b.n	800974e <__copybits+0x18>
 8009776:	f840 3b04 	str.w	r3, [r0], #4
 800977a:	e7f4      	b.n	8009766 <__copybits+0x30>

0800977c <__any_on>:
 800977c:	f100 0214 	add.w	r2, r0, #20
 8009780:	6900      	ldr	r0, [r0, #16]
 8009782:	114b      	asrs	r3, r1, #5
 8009784:	4298      	cmp	r0, r3
 8009786:	b510      	push	{r4, lr}
 8009788:	db11      	blt.n	80097ae <__any_on+0x32>
 800978a:	dd0a      	ble.n	80097a2 <__any_on+0x26>
 800978c:	f011 011f 	ands.w	r1, r1, #31
 8009790:	d007      	beq.n	80097a2 <__any_on+0x26>
 8009792:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009796:	fa24 f001 	lsr.w	r0, r4, r1
 800979a:	fa00 f101 	lsl.w	r1, r0, r1
 800979e:	428c      	cmp	r4, r1
 80097a0:	d10b      	bne.n	80097ba <__any_on+0x3e>
 80097a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80097a6:	4293      	cmp	r3, r2
 80097a8:	d803      	bhi.n	80097b2 <__any_on+0x36>
 80097aa:	2000      	movs	r0, #0
 80097ac:	bd10      	pop	{r4, pc}
 80097ae:	4603      	mov	r3, r0
 80097b0:	e7f7      	b.n	80097a2 <__any_on+0x26>
 80097b2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80097b6:	2900      	cmp	r1, #0
 80097b8:	d0f5      	beq.n	80097a6 <__any_on+0x2a>
 80097ba:	2001      	movs	r0, #1
 80097bc:	e7f6      	b.n	80097ac <__any_on+0x30>

080097be <__ascii_wctomb>:
 80097be:	4603      	mov	r3, r0
 80097c0:	4608      	mov	r0, r1
 80097c2:	b141      	cbz	r1, 80097d6 <__ascii_wctomb+0x18>
 80097c4:	2aff      	cmp	r2, #255	@ 0xff
 80097c6:	d904      	bls.n	80097d2 <__ascii_wctomb+0x14>
 80097c8:	228a      	movs	r2, #138	@ 0x8a
 80097ca:	601a      	str	r2, [r3, #0]
 80097cc:	f04f 30ff 	mov.w	r0, #4294967295
 80097d0:	4770      	bx	lr
 80097d2:	700a      	strb	r2, [r1, #0]
 80097d4:	2001      	movs	r0, #1
 80097d6:	4770      	bx	lr

080097d8 <__sfputc_r>:
 80097d8:	6893      	ldr	r3, [r2, #8]
 80097da:	3b01      	subs	r3, #1
 80097dc:	2b00      	cmp	r3, #0
 80097de:	b410      	push	{r4}
 80097e0:	6093      	str	r3, [r2, #8]
 80097e2:	da08      	bge.n	80097f6 <__sfputc_r+0x1e>
 80097e4:	6994      	ldr	r4, [r2, #24]
 80097e6:	42a3      	cmp	r3, r4
 80097e8:	db01      	blt.n	80097ee <__sfputc_r+0x16>
 80097ea:	290a      	cmp	r1, #10
 80097ec:	d103      	bne.n	80097f6 <__sfputc_r+0x1e>
 80097ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097f2:	f7fe bdb8 	b.w	8008366 <__swbuf_r>
 80097f6:	6813      	ldr	r3, [r2, #0]
 80097f8:	1c58      	adds	r0, r3, #1
 80097fa:	6010      	str	r0, [r2, #0]
 80097fc:	7019      	strb	r1, [r3, #0]
 80097fe:	4608      	mov	r0, r1
 8009800:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009804:	4770      	bx	lr

08009806 <__sfputs_r>:
 8009806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009808:	4606      	mov	r6, r0
 800980a:	460f      	mov	r7, r1
 800980c:	4614      	mov	r4, r2
 800980e:	18d5      	adds	r5, r2, r3
 8009810:	42ac      	cmp	r4, r5
 8009812:	d101      	bne.n	8009818 <__sfputs_r+0x12>
 8009814:	2000      	movs	r0, #0
 8009816:	e007      	b.n	8009828 <__sfputs_r+0x22>
 8009818:	f814 1b01 	ldrb.w	r1, [r4], #1
 800981c:	463a      	mov	r2, r7
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff ffda 	bl	80097d8 <__sfputc_r>
 8009824:	1c43      	adds	r3, r0, #1
 8009826:	d1f3      	bne.n	8009810 <__sfputs_r+0xa>
 8009828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800982c <_vfiprintf_r>:
 800982c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009830:	460d      	mov	r5, r1
 8009832:	b09d      	sub	sp, #116	@ 0x74
 8009834:	4614      	mov	r4, r2
 8009836:	4698      	mov	r8, r3
 8009838:	4606      	mov	r6, r0
 800983a:	b118      	cbz	r0, 8009844 <_vfiprintf_r+0x18>
 800983c:	6a03      	ldr	r3, [r0, #32]
 800983e:	b90b      	cbnz	r3, 8009844 <_vfiprintf_r+0x18>
 8009840:	f7fe fca8 	bl	8008194 <__sinit>
 8009844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009846:	07d9      	lsls	r1, r3, #31
 8009848:	d405      	bmi.n	8009856 <_vfiprintf_r+0x2a>
 800984a:	89ab      	ldrh	r3, [r5, #12]
 800984c:	059a      	lsls	r2, r3, #22
 800984e:	d402      	bmi.n	8009856 <_vfiprintf_r+0x2a>
 8009850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009852:	f7fe fea8 	bl	80085a6 <__retarget_lock_acquire_recursive>
 8009856:	89ab      	ldrh	r3, [r5, #12]
 8009858:	071b      	lsls	r3, r3, #28
 800985a:	d501      	bpl.n	8009860 <_vfiprintf_r+0x34>
 800985c:	692b      	ldr	r3, [r5, #16]
 800985e:	b99b      	cbnz	r3, 8009888 <_vfiprintf_r+0x5c>
 8009860:	4629      	mov	r1, r5
 8009862:	4630      	mov	r0, r6
 8009864:	f7fe fdbe 	bl	80083e4 <__swsetup_r>
 8009868:	b170      	cbz	r0, 8009888 <_vfiprintf_r+0x5c>
 800986a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800986c:	07dc      	lsls	r4, r3, #31
 800986e:	d504      	bpl.n	800987a <_vfiprintf_r+0x4e>
 8009870:	f04f 30ff 	mov.w	r0, #4294967295
 8009874:	b01d      	add	sp, #116	@ 0x74
 8009876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987a:	89ab      	ldrh	r3, [r5, #12]
 800987c:	0598      	lsls	r0, r3, #22
 800987e:	d4f7      	bmi.n	8009870 <_vfiprintf_r+0x44>
 8009880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009882:	f7fe fe91 	bl	80085a8 <__retarget_lock_release_recursive>
 8009886:	e7f3      	b.n	8009870 <_vfiprintf_r+0x44>
 8009888:	2300      	movs	r3, #0
 800988a:	9309      	str	r3, [sp, #36]	@ 0x24
 800988c:	2320      	movs	r3, #32
 800988e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009892:	f8cd 800c 	str.w	r8, [sp, #12]
 8009896:	2330      	movs	r3, #48	@ 0x30
 8009898:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a48 <_vfiprintf_r+0x21c>
 800989c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098a0:	f04f 0901 	mov.w	r9, #1
 80098a4:	4623      	mov	r3, r4
 80098a6:	469a      	mov	sl, r3
 80098a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098ac:	b10a      	cbz	r2, 80098b2 <_vfiprintf_r+0x86>
 80098ae:	2a25      	cmp	r2, #37	@ 0x25
 80098b0:	d1f9      	bne.n	80098a6 <_vfiprintf_r+0x7a>
 80098b2:	ebba 0b04 	subs.w	fp, sl, r4
 80098b6:	d00b      	beq.n	80098d0 <_vfiprintf_r+0xa4>
 80098b8:	465b      	mov	r3, fp
 80098ba:	4622      	mov	r2, r4
 80098bc:	4629      	mov	r1, r5
 80098be:	4630      	mov	r0, r6
 80098c0:	f7ff ffa1 	bl	8009806 <__sfputs_r>
 80098c4:	3001      	adds	r0, #1
 80098c6:	f000 80a7 	beq.w	8009a18 <_vfiprintf_r+0x1ec>
 80098ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098cc:	445a      	add	r2, fp
 80098ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80098d0:	f89a 3000 	ldrb.w	r3, [sl]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	f000 809f 	beq.w	8009a18 <_vfiprintf_r+0x1ec>
 80098da:	2300      	movs	r3, #0
 80098dc:	f04f 32ff 	mov.w	r2, #4294967295
 80098e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098e4:	f10a 0a01 	add.w	sl, sl, #1
 80098e8:	9304      	str	r3, [sp, #16]
 80098ea:	9307      	str	r3, [sp, #28]
 80098ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80098f2:	4654      	mov	r4, sl
 80098f4:	2205      	movs	r2, #5
 80098f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098fa:	4853      	ldr	r0, [pc, #332]	@ (8009a48 <_vfiprintf_r+0x21c>)
 80098fc:	f7f6 fca0 	bl	8000240 <memchr>
 8009900:	9a04      	ldr	r2, [sp, #16]
 8009902:	b9d8      	cbnz	r0, 800993c <_vfiprintf_r+0x110>
 8009904:	06d1      	lsls	r1, r2, #27
 8009906:	bf44      	itt	mi
 8009908:	2320      	movmi	r3, #32
 800990a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800990e:	0713      	lsls	r3, r2, #28
 8009910:	bf44      	itt	mi
 8009912:	232b      	movmi	r3, #43	@ 0x2b
 8009914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009918:	f89a 3000 	ldrb.w	r3, [sl]
 800991c:	2b2a      	cmp	r3, #42	@ 0x2a
 800991e:	d015      	beq.n	800994c <_vfiprintf_r+0x120>
 8009920:	9a07      	ldr	r2, [sp, #28]
 8009922:	4654      	mov	r4, sl
 8009924:	2000      	movs	r0, #0
 8009926:	f04f 0c0a 	mov.w	ip, #10
 800992a:	4621      	mov	r1, r4
 800992c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009930:	3b30      	subs	r3, #48	@ 0x30
 8009932:	2b09      	cmp	r3, #9
 8009934:	d94b      	bls.n	80099ce <_vfiprintf_r+0x1a2>
 8009936:	b1b0      	cbz	r0, 8009966 <_vfiprintf_r+0x13a>
 8009938:	9207      	str	r2, [sp, #28]
 800993a:	e014      	b.n	8009966 <_vfiprintf_r+0x13a>
 800993c:	eba0 0308 	sub.w	r3, r0, r8
 8009940:	fa09 f303 	lsl.w	r3, r9, r3
 8009944:	4313      	orrs	r3, r2
 8009946:	9304      	str	r3, [sp, #16]
 8009948:	46a2      	mov	sl, r4
 800994a:	e7d2      	b.n	80098f2 <_vfiprintf_r+0xc6>
 800994c:	9b03      	ldr	r3, [sp, #12]
 800994e:	1d19      	adds	r1, r3, #4
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	9103      	str	r1, [sp, #12]
 8009954:	2b00      	cmp	r3, #0
 8009956:	bfbb      	ittet	lt
 8009958:	425b      	neglt	r3, r3
 800995a:	f042 0202 	orrlt.w	r2, r2, #2
 800995e:	9307      	strge	r3, [sp, #28]
 8009960:	9307      	strlt	r3, [sp, #28]
 8009962:	bfb8      	it	lt
 8009964:	9204      	strlt	r2, [sp, #16]
 8009966:	7823      	ldrb	r3, [r4, #0]
 8009968:	2b2e      	cmp	r3, #46	@ 0x2e
 800996a:	d10a      	bne.n	8009982 <_vfiprintf_r+0x156>
 800996c:	7863      	ldrb	r3, [r4, #1]
 800996e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009970:	d132      	bne.n	80099d8 <_vfiprintf_r+0x1ac>
 8009972:	9b03      	ldr	r3, [sp, #12]
 8009974:	1d1a      	adds	r2, r3, #4
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	9203      	str	r2, [sp, #12]
 800997a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800997e:	3402      	adds	r4, #2
 8009980:	9305      	str	r3, [sp, #20]
 8009982:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a58 <_vfiprintf_r+0x22c>
 8009986:	7821      	ldrb	r1, [r4, #0]
 8009988:	2203      	movs	r2, #3
 800998a:	4650      	mov	r0, sl
 800998c:	f7f6 fc58 	bl	8000240 <memchr>
 8009990:	b138      	cbz	r0, 80099a2 <_vfiprintf_r+0x176>
 8009992:	9b04      	ldr	r3, [sp, #16]
 8009994:	eba0 000a 	sub.w	r0, r0, sl
 8009998:	2240      	movs	r2, #64	@ 0x40
 800999a:	4082      	lsls	r2, r0
 800999c:	4313      	orrs	r3, r2
 800999e:	3401      	adds	r4, #1
 80099a0:	9304      	str	r3, [sp, #16]
 80099a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099a6:	4829      	ldr	r0, [pc, #164]	@ (8009a4c <_vfiprintf_r+0x220>)
 80099a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099ac:	2206      	movs	r2, #6
 80099ae:	f7f6 fc47 	bl	8000240 <memchr>
 80099b2:	2800      	cmp	r0, #0
 80099b4:	d03f      	beq.n	8009a36 <_vfiprintf_r+0x20a>
 80099b6:	4b26      	ldr	r3, [pc, #152]	@ (8009a50 <_vfiprintf_r+0x224>)
 80099b8:	bb1b      	cbnz	r3, 8009a02 <_vfiprintf_r+0x1d6>
 80099ba:	9b03      	ldr	r3, [sp, #12]
 80099bc:	3307      	adds	r3, #7
 80099be:	f023 0307 	bic.w	r3, r3, #7
 80099c2:	3308      	adds	r3, #8
 80099c4:	9303      	str	r3, [sp, #12]
 80099c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099c8:	443b      	add	r3, r7
 80099ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80099cc:	e76a      	b.n	80098a4 <_vfiprintf_r+0x78>
 80099ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80099d2:	460c      	mov	r4, r1
 80099d4:	2001      	movs	r0, #1
 80099d6:	e7a8      	b.n	800992a <_vfiprintf_r+0xfe>
 80099d8:	2300      	movs	r3, #0
 80099da:	3401      	adds	r4, #1
 80099dc:	9305      	str	r3, [sp, #20]
 80099de:	4619      	mov	r1, r3
 80099e0:	f04f 0c0a 	mov.w	ip, #10
 80099e4:	4620      	mov	r0, r4
 80099e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099ea:	3a30      	subs	r2, #48	@ 0x30
 80099ec:	2a09      	cmp	r2, #9
 80099ee:	d903      	bls.n	80099f8 <_vfiprintf_r+0x1cc>
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d0c6      	beq.n	8009982 <_vfiprintf_r+0x156>
 80099f4:	9105      	str	r1, [sp, #20]
 80099f6:	e7c4      	b.n	8009982 <_vfiprintf_r+0x156>
 80099f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099fc:	4604      	mov	r4, r0
 80099fe:	2301      	movs	r3, #1
 8009a00:	e7f0      	b.n	80099e4 <_vfiprintf_r+0x1b8>
 8009a02:	ab03      	add	r3, sp, #12
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	462a      	mov	r2, r5
 8009a08:	4b12      	ldr	r3, [pc, #72]	@ (8009a54 <_vfiprintf_r+0x228>)
 8009a0a:	a904      	add	r1, sp, #16
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	f3af 8000 	nop.w
 8009a12:	4607      	mov	r7, r0
 8009a14:	1c78      	adds	r0, r7, #1
 8009a16:	d1d6      	bne.n	80099c6 <_vfiprintf_r+0x19a>
 8009a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a1a:	07d9      	lsls	r1, r3, #31
 8009a1c:	d405      	bmi.n	8009a2a <_vfiprintf_r+0x1fe>
 8009a1e:	89ab      	ldrh	r3, [r5, #12]
 8009a20:	059a      	lsls	r2, r3, #22
 8009a22:	d402      	bmi.n	8009a2a <_vfiprintf_r+0x1fe>
 8009a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a26:	f7fe fdbf 	bl	80085a8 <__retarget_lock_release_recursive>
 8009a2a:	89ab      	ldrh	r3, [r5, #12]
 8009a2c:	065b      	lsls	r3, r3, #25
 8009a2e:	f53f af1f 	bmi.w	8009870 <_vfiprintf_r+0x44>
 8009a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a34:	e71e      	b.n	8009874 <_vfiprintf_r+0x48>
 8009a36:	ab03      	add	r3, sp, #12
 8009a38:	9300      	str	r3, [sp, #0]
 8009a3a:	462a      	mov	r2, r5
 8009a3c:	4b05      	ldr	r3, [pc, #20]	@ (8009a54 <_vfiprintf_r+0x228>)
 8009a3e:	a904      	add	r1, sp, #16
 8009a40:	4630      	mov	r0, r6
 8009a42:	f000 f879 	bl	8009b38 <_printf_i>
 8009a46:	e7e4      	b.n	8009a12 <_vfiprintf_r+0x1e6>
 8009a48:	0800a521 	.word	0x0800a521
 8009a4c:	0800a52b 	.word	0x0800a52b
 8009a50:	00000000 	.word	0x00000000
 8009a54:	08009807 	.word	0x08009807
 8009a58:	0800a527 	.word	0x0800a527

08009a5c <_printf_common>:
 8009a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a60:	4616      	mov	r6, r2
 8009a62:	4698      	mov	r8, r3
 8009a64:	688a      	ldr	r2, [r1, #8]
 8009a66:	690b      	ldr	r3, [r1, #16]
 8009a68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a6c:	4293      	cmp	r3, r2
 8009a6e:	bfb8      	it	lt
 8009a70:	4613      	movlt	r3, r2
 8009a72:	6033      	str	r3, [r6, #0]
 8009a74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009a78:	4607      	mov	r7, r0
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	b10a      	cbz	r2, 8009a82 <_printf_common+0x26>
 8009a7e:	3301      	adds	r3, #1
 8009a80:	6033      	str	r3, [r6, #0]
 8009a82:	6823      	ldr	r3, [r4, #0]
 8009a84:	0699      	lsls	r1, r3, #26
 8009a86:	bf42      	ittt	mi
 8009a88:	6833      	ldrmi	r3, [r6, #0]
 8009a8a:	3302      	addmi	r3, #2
 8009a8c:	6033      	strmi	r3, [r6, #0]
 8009a8e:	6825      	ldr	r5, [r4, #0]
 8009a90:	f015 0506 	ands.w	r5, r5, #6
 8009a94:	d106      	bne.n	8009aa4 <_printf_common+0x48>
 8009a96:	f104 0a19 	add.w	sl, r4, #25
 8009a9a:	68e3      	ldr	r3, [r4, #12]
 8009a9c:	6832      	ldr	r2, [r6, #0]
 8009a9e:	1a9b      	subs	r3, r3, r2
 8009aa0:	42ab      	cmp	r3, r5
 8009aa2:	dc26      	bgt.n	8009af2 <_printf_common+0x96>
 8009aa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009aa8:	6822      	ldr	r2, [r4, #0]
 8009aaa:	3b00      	subs	r3, #0
 8009aac:	bf18      	it	ne
 8009aae:	2301      	movne	r3, #1
 8009ab0:	0692      	lsls	r2, r2, #26
 8009ab2:	d42b      	bmi.n	8009b0c <_printf_common+0xb0>
 8009ab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ab8:	4641      	mov	r1, r8
 8009aba:	4638      	mov	r0, r7
 8009abc:	47c8      	blx	r9
 8009abe:	3001      	adds	r0, #1
 8009ac0:	d01e      	beq.n	8009b00 <_printf_common+0xa4>
 8009ac2:	6823      	ldr	r3, [r4, #0]
 8009ac4:	6922      	ldr	r2, [r4, #16]
 8009ac6:	f003 0306 	and.w	r3, r3, #6
 8009aca:	2b04      	cmp	r3, #4
 8009acc:	bf02      	ittt	eq
 8009ace:	68e5      	ldreq	r5, [r4, #12]
 8009ad0:	6833      	ldreq	r3, [r6, #0]
 8009ad2:	1aed      	subeq	r5, r5, r3
 8009ad4:	68a3      	ldr	r3, [r4, #8]
 8009ad6:	bf0c      	ite	eq
 8009ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009adc:	2500      	movne	r5, #0
 8009ade:	4293      	cmp	r3, r2
 8009ae0:	bfc4      	itt	gt
 8009ae2:	1a9b      	subgt	r3, r3, r2
 8009ae4:	18ed      	addgt	r5, r5, r3
 8009ae6:	2600      	movs	r6, #0
 8009ae8:	341a      	adds	r4, #26
 8009aea:	42b5      	cmp	r5, r6
 8009aec:	d11a      	bne.n	8009b24 <_printf_common+0xc8>
 8009aee:	2000      	movs	r0, #0
 8009af0:	e008      	b.n	8009b04 <_printf_common+0xa8>
 8009af2:	2301      	movs	r3, #1
 8009af4:	4652      	mov	r2, sl
 8009af6:	4641      	mov	r1, r8
 8009af8:	4638      	mov	r0, r7
 8009afa:	47c8      	blx	r9
 8009afc:	3001      	adds	r0, #1
 8009afe:	d103      	bne.n	8009b08 <_printf_common+0xac>
 8009b00:	f04f 30ff 	mov.w	r0, #4294967295
 8009b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b08:	3501      	adds	r5, #1
 8009b0a:	e7c6      	b.n	8009a9a <_printf_common+0x3e>
 8009b0c:	18e1      	adds	r1, r4, r3
 8009b0e:	1c5a      	adds	r2, r3, #1
 8009b10:	2030      	movs	r0, #48	@ 0x30
 8009b12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009b16:	4422      	add	r2, r4
 8009b18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009b1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009b20:	3302      	adds	r3, #2
 8009b22:	e7c7      	b.n	8009ab4 <_printf_common+0x58>
 8009b24:	2301      	movs	r3, #1
 8009b26:	4622      	mov	r2, r4
 8009b28:	4641      	mov	r1, r8
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	47c8      	blx	r9
 8009b2e:	3001      	adds	r0, #1
 8009b30:	d0e6      	beq.n	8009b00 <_printf_common+0xa4>
 8009b32:	3601      	adds	r6, #1
 8009b34:	e7d9      	b.n	8009aea <_printf_common+0x8e>
	...

08009b38 <_printf_i>:
 8009b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009b3c:	7e0f      	ldrb	r7, [r1, #24]
 8009b3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b40:	2f78      	cmp	r7, #120	@ 0x78
 8009b42:	4691      	mov	r9, r2
 8009b44:	4680      	mov	r8, r0
 8009b46:	460c      	mov	r4, r1
 8009b48:	469a      	mov	sl, r3
 8009b4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009b4e:	d807      	bhi.n	8009b60 <_printf_i+0x28>
 8009b50:	2f62      	cmp	r7, #98	@ 0x62
 8009b52:	d80a      	bhi.n	8009b6a <_printf_i+0x32>
 8009b54:	2f00      	cmp	r7, #0
 8009b56:	f000 80d2 	beq.w	8009cfe <_printf_i+0x1c6>
 8009b5a:	2f58      	cmp	r7, #88	@ 0x58
 8009b5c:	f000 80b9 	beq.w	8009cd2 <_printf_i+0x19a>
 8009b60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009b68:	e03a      	b.n	8009be0 <_printf_i+0xa8>
 8009b6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009b6e:	2b15      	cmp	r3, #21
 8009b70:	d8f6      	bhi.n	8009b60 <_printf_i+0x28>
 8009b72:	a101      	add	r1, pc, #4	@ (adr r1, 8009b78 <_printf_i+0x40>)
 8009b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b78:	08009bd1 	.word	0x08009bd1
 8009b7c:	08009be5 	.word	0x08009be5
 8009b80:	08009b61 	.word	0x08009b61
 8009b84:	08009b61 	.word	0x08009b61
 8009b88:	08009b61 	.word	0x08009b61
 8009b8c:	08009b61 	.word	0x08009b61
 8009b90:	08009be5 	.word	0x08009be5
 8009b94:	08009b61 	.word	0x08009b61
 8009b98:	08009b61 	.word	0x08009b61
 8009b9c:	08009b61 	.word	0x08009b61
 8009ba0:	08009b61 	.word	0x08009b61
 8009ba4:	08009ce5 	.word	0x08009ce5
 8009ba8:	08009c0f 	.word	0x08009c0f
 8009bac:	08009c9f 	.word	0x08009c9f
 8009bb0:	08009b61 	.word	0x08009b61
 8009bb4:	08009b61 	.word	0x08009b61
 8009bb8:	08009d07 	.word	0x08009d07
 8009bbc:	08009b61 	.word	0x08009b61
 8009bc0:	08009c0f 	.word	0x08009c0f
 8009bc4:	08009b61 	.word	0x08009b61
 8009bc8:	08009b61 	.word	0x08009b61
 8009bcc:	08009ca7 	.word	0x08009ca7
 8009bd0:	6833      	ldr	r3, [r6, #0]
 8009bd2:	1d1a      	adds	r2, r3, #4
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	6032      	str	r2, [r6, #0]
 8009bd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009bdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009be0:	2301      	movs	r3, #1
 8009be2:	e09d      	b.n	8009d20 <_printf_i+0x1e8>
 8009be4:	6833      	ldr	r3, [r6, #0]
 8009be6:	6820      	ldr	r0, [r4, #0]
 8009be8:	1d19      	adds	r1, r3, #4
 8009bea:	6031      	str	r1, [r6, #0]
 8009bec:	0606      	lsls	r6, r0, #24
 8009bee:	d501      	bpl.n	8009bf4 <_printf_i+0xbc>
 8009bf0:	681d      	ldr	r5, [r3, #0]
 8009bf2:	e003      	b.n	8009bfc <_printf_i+0xc4>
 8009bf4:	0645      	lsls	r5, r0, #25
 8009bf6:	d5fb      	bpl.n	8009bf0 <_printf_i+0xb8>
 8009bf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009bfc:	2d00      	cmp	r5, #0
 8009bfe:	da03      	bge.n	8009c08 <_printf_i+0xd0>
 8009c00:	232d      	movs	r3, #45	@ 0x2d
 8009c02:	426d      	negs	r5, r5
 8009c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c08:	4859      	ldr	r0, [pc, #356]	@ (8009d70 <_printf_i+0x238>)
 8009c0a:	230a      	movs	r3, #10
 8009c0c:	e011      	b.n	8009c32 <_printf_i+0xfa>
 8009c0e:	6821      	ldr	r1, [r4, #0]
 8009c10:	6833      	ldr	r3, [r6, #0]
 8009c12:	0608      	lsls	r0, r1, #24
 8009c14:	f853 5b04 	ldr.w	r5, [r3], #4
 8009c18:	d402      	bmi.n	8009c20 <_printf_i+0xe8>
 8009c1a:	0649      	lsls	r1, r1, #25
 8009c1c:	bf48      	it	mi
 8009c1e:	b2ad      	uxthmi	r5, r5
 8009c20:	2f6f      	cmp	r7, #111	@ 0x6f
 8009c22:	4853      	ldr	r0, [pc, #332]	@ (8009d70 <_printf_i+0x238>)
 8009c24:	6033      	str	r3, [r6, #0]
 8009c26:	bf14      	ite	ne
 8009c28:	230a      	movne	r3, #10
 8009c2a:	2308      	moveq	r3, #8
 8009c2c:	2100      	movs	r1, #0
 8009c2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009c32:	6866      	ldr	r6, [r4, #4]
 8009c34:	60a6      	str	r6, [r4, #8]
 8009c36:	2e00      	cmp	r6, #0
 8009c38:	bfa2      	ittt	ge
 8009c3a:	6821      	ldrge	r1, [r4, #0]
 8009c3c:	f021 0104 	bicge.w	r1, r1, #4
 8009c40:	6021      	strge	r1, [r4, #0]
 8009c42:	b90d      	cbnz	r5, 8009c48 <_printf_i+0x110>
 8009c44:	2e00      	cmp	r6, #0
 8009c46:	d04b      	beq.n	8009ce0 <_printf_i+0x1a8>
 8009c48:	4616      	mov	r6, r2
 8009c4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009c4e:	fb03 5711 	mls	r7, r3, r1, r5
 8009c52:	5dc7      	ldrb	r7, [r0, r7]
 8009c54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009c58:	462f      	mov	r7, r5
 8009c5a:	42bb      	cmp	r3, r7
 8009c5c:	460d      	mov	r5, r1
 8009c5e:	d9f4      	bls.n	8009c4a <_printf_i+0x112>
 8009c60:	2b08      	cmp	r3, #8
 8009c62:	d10b      	bne.n	8009c7c <_printf_i+0x144>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	07df      	lsls	r7, r3, #31
 8009c68:	d508      	bpl.n	8009c7c <_printf_i+0x144>
 8009c6a:	6923      	ldr	r3, [r4, #16]
 8009c6c:	6861      	ldr	r1, [r4, #4]
 8009c6e:	4299      	cmp	r1, r3
 8009c70:	bfde      	ittt	le
 8009c72:	2330      	movle	r3, #48	@ 0x30
 8009c74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009c78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009c7c:	1b92      	subs	r2, r2, r6
 8009c7e:	6122      	str	r2, [r4, #16]
 8009c80:	f8cd a000 	str.w	sl, [sp]
 8009c84:	464b      	mov	r3, r9
 8009c86:	aa03      	add	r2, sp, #12
 8009c88:	4621      	mov	r1, r4
 8009c8a:	4640      	mov	r0, r8
 8009c8c:	f7ff fee6 	bl	8009a5c <_printf_common>
 8009c90:	3001      	adds	r0, #1
 8009c92:	d14a      	bne.n	8009d2a <_printf_i+0x1f2>
 8009c94:	f04f 30ff 	mov.w	r0, #4294967295
 8009c98:	b004      	add	sp, #16
 8009c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c9e:	6823      	ldr	r3, [r4, #0]
 8009ca0:	f043 0320 	orr.w	r3, r3, #32
 8009ca4:	6023      	str	r3, [r4, #0]
 8009ca6:	4833      	ldr	r0, [pc, #204]	@ (8009d74 <_printf_i+0x23c>)
 8009ca8:	2778      	movs	r7, #120	@ 0x78
 8009caa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009cae:	6823      	ldr	r3, [r4, #0]
 8009cb0:	6831      	ldr	r1, [r6, #0]
 8009cb2:	061f      	lsls	r7, r3, #24
 8009cb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8009cb8:	d402      	bmi.n	8009cc0 <_printf_i+0x188>
 8009cba:	065f      	lsls	r7, r3, #25
 8009cbc:	bf48      	it	mi
 8009cbe:	b2ad      	uxthmi	r5, r5
 8009cc0:	6031      	str	r1, [r6, #0]
 8009cc2:	07d9      	lsls	r1, r3, #31
 8009cc4:	bf44      	itt	mi
 8009cc6:	f043 0320 	orrmi.w	r3, r3, #32
 8009cca:	6023      	strmi	r3, [r4, #0]
 8009ccc:	b11d      	cbz	r5, 8009cd6 <_printf_i+0x19e>
 8009cce:	2310      	movs	r3, #16
 8009cd0:	e7ac      	b.n	8009c2c <_printf_i+0xf4>
 8009cd2:	4827      	ldr	r0, [pc, #156]	@ (8009d70 <_printf_i+0x238>)
 8009cd4:	e7e9      	b.n	8009caa <_printf_i+0x172>
 8009cd6:	6823      	ldr	r3, [r4, #0]
 8009cd8:	f023 0320 	bic.w	r3, r3, #32
 8009cdc:	6023      	str	r3, [r4, #0]
 8009cde:	e7f6      	b.n	8009cce <_printf_i+0x196>
 8009ce0:	4616      	mov	r6, r2
 8009ce2:	e7bd      	b.n	8009c60 <_printf_i+0x128>
 8009ce4:	6833      	ldr	r3, [r6, #0]
 8009ce6:	6825      	ldr	r5, [r4, #0]
 8009ce8:	6961      	ldr	r1, [r4, #20]
 8009cea:	1d18      	adds	r0, r3, #4
 8009cec:	6030      	str	r0, [r6, #0]
 8009cee:	062e      	lsls	r6, r5, #24
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	d501      	bpl.n	8009cf8 <_printf_i+0x1c0>
 8009cf4:	6019      	str	r1, [r3, #0]
 8009cf6:	e002      	b.n	8009cfe <_printf_i+0x1c6>
 8009cf8:	0668      	lsls	r0, r5, #25
 8009cfa:	d5fb      	bpl.n	8009cf4 <_printf_i+0x1bc>
 8009cfc:	8019      	strh	r1, [r3, #0]
 8009cfe:	2300      	movs	r3, #0
 8009d00:	6123      	str	r3, [r4, #16]
 8009d02:	4616      	mov	r6, r2
 8009d04:	e7bc      	b.n	8009c80 <_printf_i+0x148>
 8009d06:	6833      	ldr	r3, [r6, #0]
 8009d08:	1d1a      	adds	r2, r3, #4
 8009d0a:	6032      	str	r2, [r6, #0]
 8009d0c:	681e      	ldr	r6, [r3, #0]
 8009d0e:	6862      	ldr	r2, [r4, #4]
 8009d10:	2100      	movs	r1, #0
 8009d12:	4630      	mov	r0, r6
 8009d14:	f7f6 fa94 	bl	8000240 <memchr>
 8009d18:	b108      	cbz	r0, 8009d1e <_printf_i+0x1e6>
 8009d1a:	1b80      	subs	r0, r0, r6
 8009d1c:	6060      	str	r0, [r4, #4]
 8009d1e:	6863      	ldr	r3, [r4, #4]
 8009d20:	6123      	str	r3, [r4, #16]
 8009d22:	2300      	movs	r3, #0
 8009d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d28:	e7aa      	b.n	8009c80 <_printf_i+0x148>
 8009d2a:	6923      	ldr	r3, [r4, #16]
 8009d2c:	4632      	mov	r2, r6
 8009d2e:	4649      	mov	r1, r9
 8009d30:	4640      	mov	r0, r8
 8009d32:	47d0      	blx	sl
 8009d34:	3001      	adds	r0, #1
 8009d36:	d0ad      	beq.n	8009c94 <_printf_i+0x15c>
 8009d38:	6823      	ldr	r3, [r4, #0]
 8009d3a:	079b      	lsls	r3, r3, #30
 8009d3c:	d413      	bmi.n	8009d66 <_printf_i+0x22e>
 8009d3e:	68e0      	ldr	r0, [r4, #12]
 8009d40:	9b03      	ldr	r3, [sp, #12]
 8009d42:	4298      	cmp	r0, r3
 8009d44:	bfb8      	it	lt
 8009d46:	4618      	movlt	r0, r3
 8009d48:	e7a6      	b.n	8009c98 <_printf_i+0x160>
 8009d4a:	2301      	movs	r3, #1
 8009d4c:	4632      	mov	r2, r6
 8009d4e:	4649      	mov	r1, r9
 8009d50:	4640      	mov	r0, r8
 8009d52:	47d0      	blx	sl
 8009d54:	3001      	adds	r0, #1
 8009d56:	d09d      	beq.n	8009c94 <_printf_i+0x15c>
 8009d58:	3501      	adds	r5, #1
 8009d5a:	68e3      	ldr	r3, [r4, #12]
 8009d5c:	9903      	ldr	r1, [sp, #12]
 8009d5e:	1a5b      	subs	r3, r3, r1
 8009d60:	42ab      	cmp	r3, r5
 8009d62:	dcf2      	bgt.n	8009d4a <_printf_i+0x212>
 8009d64:	e7eb      	b.n	8009d3e <_printf_i+0x206>
 8009d66:	2500      	movs	r5, #0
 8009d68:	f104 0619 	add.w	r6, r4, #25
 8009d6c:	e7f5      	b.n	8009d5a <_printf_i+0x222>
 8009d6e:	bf00      	nop
 8009d70:	0800a532 	.word	0x0800a532
 8009d74:	0800a543 	.word	0x0800a543

08009d78 <__sflush_r>:
 8009d78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d80:	0716      	lsls	r6, r2, #28
 8009d82:	4605      	mov	r5, r0
 8009d84:	460c      	mov	r4, r1
 8009d86:	d454      	bmi.n	8009e32 <__sflush_r+0xba>
 8009d88:	684b      	ldr	r3, [r1, #4]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	dc02      	bgt.n	8009d94 <__sflush_r+0x1c>
 8009d8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	dd48      	ble.n	8009e26 <__sflush_r+0xae>
 8009d94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d96:	2e00      	cmp	r6, #0
 8009d98:	d045      	beq.n	8009e26 <__sflush_r+0xae>
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009da0:	682f      	ldr	r7, [r5, #0]
 8009da2:	6a21      	ldr	r1, [r4, #32]
 8009da4:	602b      	str	r3, [r5, #0]
 8009da6:	d030      	beq.n	8009e0a <__sflush_r+0x92>
 8009da8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	0759      	lsls	r1, r3, #29
 8009dae:	d505      	bpl.n	8009dbc <__sflush_r+0x44>
 8009db0:	6863      	ldr	r3, [r4, #4]
 8009db2:	1ad2      	subs	r2, r2, r3
 8009db4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009db6:	b10b      	cbz	r3, 8009dbc <__sflush_r+0x44>
 8009db8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009dba:	1ad2      	subs	r2, r2, r3
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009dc0:	6a21      	ldr	r1, [r4, #32]
 8009dc2:	4628      	mov	r0, r5
 8009dc4:	47b0      	blx	r6
 8009dc6:	1c43      	adds	r3, r0, #1
 8009dc8:	89a3      	ldrh	r3, [r4, #12]
 8009dca:	d106      	bne.n	8009dda <__sflush_r+0x62>
 8009dcc:	6829      	ldr	r1, [r5, #0]
 8009dce:	291d      	cmp	r1, #29
 8009dd0:	d82b      	bhi.n	8009e2a <__sflush_r+0xb2>
 8009dd2:	4a2a      	ldr	r2, [pc, #168]	@ (8009e7c <__sflush_r+0x104>)
 8009dd4:	410a      	asrs	r2, r1
 8009dd6:	07d6      	lsls	r6, r2, #31
 8009dd8:	d427      	bmi.n	8009e2a <__sflush_r+0xb2>
 8009dda:	2200      	movs	r2, #0
 8009ddc:	6062      	str	r2, [r4, #4]
 8009dde:	04d9      	lsls	r1, r3, #19
 8009de0:	6922      	ldr	r2, [r4, #16]
 8009de2:	6022      	str	r2, [r4, #0]
 8009de4:	d504      	bpl.n	8009df0 <__sflush_r+0x78>
 8009de6:	1c42      	adds	r2, r0, #1
 8009de8:	d101      	bne.n	8009dee <__sflush_r+0x76>
 8009dea:	682b      	ldr	r3, [r5, #0]
 8009dec:	b903      	cbnz	r3, 8009df0 <__sflush_r+0x78>
 8009dee:	6560      	str	r0, [r4, #84]	@ 0x54
 8009df0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009df2:	602f      	str	r7, [r5, #0]
 8009df4:	b1b9      	cbz	r1, 8009e26 <__sflush_r+0xae>
 8009df6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009dfa:	4299      	cmp	r1, r3
 8009dfc:	d002      	beq.n	8009e04 <__sflush_r+0x8c>
 8009dfe:	4628      	mov	r0, r5
 8009e00:	f7fe fbea 	bl	80085d8 <_free_r>
 8009e04:	2300      	movs	r3, #0
 8009e06:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e08:	e00d      	b.n	8009e26 <__sflush_r+0xae>
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b0      	blx	r6
 8009e10:	4602      	mov	r2, r0
 8009e12:	1c50      	adds	r0, r2, #1
 8009e14:	d1c9      	bne.n	8009daa <__sflush_r+0x32>
 8009e16:	682b      	ldr	r3, [r5, #0]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0c6      	beq.n	8009daa <__sflush_r+0x32>
 8009e1c:	2b1d      	cmp	r3, #29
 8009e1e:	d001      	beq.n	8009e24 <__sflush_r+0xac>
 8009e20:	2b16      	cmp	r3, #22
 8009e22:	d11e      	bne.n	8009e62 <__sflush_r+0xea>
 8009e24:	602f      	str	r7, [r5, #0]
 8009e26:	2000      	movs	r0, #0
 8009e28:	e022      	b.n	8009e70 <__sflush_r+0xf8>
 8009e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e2e:	b21b      	sxth	r3, r3
 8009e30:	e01b      	b.n	8009e6a <__sflush_r+0xf2>
 8009e32:	690f      	ldr	r7, [r1, #16]
 8009e34:	2f00      	cmp	r7, #0
 8009e36:	d0f6      	beq.n	8009e26 <__sflush_r+0xae>
 8009e38:	0793      	lsls	r3, r2, #30
 8009e3a:	680e      	ldr	r6, [r1, #0]
 8009e3c:	bf08      	it	eq
 8009e3e:	694b      	ldreq	r3, [r1, #20]
 8009e40:	600f      	str	r7, [r1, #0]
 8009e42:	bf18      	it	ne
 8009e44:	2300      	movne	r3, #0
 8009e46:	eba6 0807 	sub.w	r8, r6, r7
 8009e4a:	608b      	str	r3, [r1, #8]
 8009e4c:	f1b8 0f00 	cmp.w	r8, #0
 8009e50:	dde9      	ble.n	8009e26 <__sflush_r+0xae>
 8009e52:	6a21      	ldr	r1, [r4, #32]
 8009e54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e56:	4643      	mov	r3, r8
 8009e58:	463a      	mov	r2, r7
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	47b0      	blx	r6
 8009e5e:	2800      	cmp	r0, #0
 8009e60:	dc08      	bgt.n	8009e74 <__sflush_r+0xfc>
 8009e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e6a:	81a3      	strh	r3, [r4, #12]
 8009e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e74:	4407      	add	r7, r0
 8009e76:	eba8 0800 	sub.w	r8, r8, r0
 8009e7a:	e7e7      	b.n	8009e4c <__sflush_r+0xd4>
 8009e7c:	dfbffffe 	.word	0xdfbffffe

08009e80 <_fflush_r>:
 8009e80:	b538      	push	{r3, r4, r5, lr}
 8009e82:	690b      	ldr	r3, [r1, #16]
 8009e84:	4605      	mov	r5, r0
 8009e86:	460c      	mov	r4, r1
 8009e88:	b913      	cbnz	r3, 8009e90 <_fflush_r+0x10>
 8009e8a:	2500      	movs	r5, #0
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	bd38      	pop	{r3, r4, r5, pc}
 8009e90:	b118      	cbz	r0, 8009e9a <_fflush_r+0x1a>
 8009e92:	6a03      	ldr	r3, [r0, #32]
 8009e94:	b90b      	cbnz	r3, 8009e9a <_fflush_r+0x1a>
 8009e96:	f7fe f97d 	bl	8008194 <__sinit>
 8009e9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0f3      	beq.n	8009e8a <_fflush_r+0xa>
 8009ea2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009ea4:	07d0      	lsls	r0, r2, #31
 8009ea6:	d404      	bmi.n	8009eb2 <_fflush_r+0x32>
 8009ea8:	0599      	lsls	r1, r3, #22
 8009eaa:	d402      	bmi.n	8009eb2 <_fflush_r+0x32>
 8009eac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009eae:	f7fe fb7a 	bl	80085a6 <__retarget_lock_acquire_recursive>
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	4621      	mov	r1, r4
 8009eb6:	f7ff ff5f 	bl	8009d78 <__sflush_r>
 8009eba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ebc:	07da      	lsls	r2, r3, #31
 8009ebe:	4605      	mov	r5, r0
 8009ec0:	d4e4      	bmi.n	8009e8c <_fflush_r+0xc>
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	059b      	lsls	r3, r3, #22
 8009ec6:	d4e1      	bmi.n	8009e8c <_fflush_r+0xc>
 8009ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009eca:	f7fe fb6d 	bl	80085a8 <__retarget_lock_release_recursive>
 8009ece:	e7dd      	b.n	8009e8c <_fflush_r+0xc>

08009ed0 <__swhatbuf_r>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	460c      	mov	r4, r1
 8009ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ed8:	2900      	cmp	r1, #0
 8009eda:	b096      	sub	sp, #88	@ 0x58
 8009edc:	4615      	mov	r5, r2
 8009ede:	461e      	mov	r6, r3
 8009ee0:	da0d      	bge.n	8009efe <__swhatbuf_r+0x2e>
 8009ee2:	89a3      	ldrh	r3, [r4, #12]
 8009ee4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009ee8:	f04f 0100 	mov.w	r1, #0
 8009eec:	bf14      	ite	ne
 8009eee:	2340      	movne	r3, #64	@ 0x40
 8009ef0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009ef4:	2000      	movs	r0, #0
 8009ef6:	6031      	str	r1, [r6, #0]
 8009ef8:	602b      	str	r3, [r5, #0]
 8009efa:	b016      	add	sp, #88	@ 0x58
 8009efc:	bd70      	pop	{r4, r5, r6, pc}
 8009efe:	466a      	mov	r2, sp
 8009f00:	f000 f848 	bl	8009f94 <_fstat_r>
 8009f04:	2800      	cmp	r0, #0
 8009f06:	dbec      	blt.n	8009ee2 <__swhatbuf_r+0x12>
 8009f08:	9901      	ldr	r1, [sp, #4]
 8009f0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009f0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009f12:	4259      	negs	r1, r3
 8009f14:	4159      	adcs	r1, r3
 8009f16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009f1a:	e7eb      	b.n	8009ef4 <__swhatbuf_r+0x24>

08009f1c <__smakebuf_r>:
 8009f1c:	898b      	ldrh	r3, [r1, #12]
 8009f1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f20:	079d      	lsls	r5, r3, #30
 8009f22:	4606      	mov	r6, r0
 8009f24:	460c      	mov	r4, r1
 8009f26:	d507      	bpl.n	8009f38 <__smakebuf_r+0x1c>
 8009f28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009f2c:	6023      	str	r3, [r4, #0]
 8009f2e:	6123      	str	r3, [r4, #16]
 8009f30:	2301      	movs	r3, #1
 8009f32:	6163      	str	r3, [r4, #20]
 8009f34:	b003      	add	sp, #12
 8009f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f38:	ab01      	add	r3, sp, #4
 8009f3a:	466a      	mov	r2, sp
 8009f3c:	f7ff ffc8 	bl	8009ed0 <__swhatbuf_r>
 8009f40:	9f00      	ldr	r7, [sp, #0]
 8009f42:	4605      	mov	r5, r0
 8009f44:	4639      	mov	r1, r7
 8009f46:	4630      	mov	r0, r6
 8009f48:	f7fe feec 	bl	8008d24 <_malloc_r>
 8009f4c:	b948      	cbnz	r0, 8009f62 <__smakebuf_r+0x46>
 8009f4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f52:	059a      	lsls	r2, r3, #22
 8009f54:	d4ee      	bmi.n	8009f34 <__smakebuf_r+0x18>
 8009f56:	f023 0303 	bic.w	r3, r3, #3
 8009f5a:	f043 0302 	orr.w	r3, r3, #2
 8009f5e:	81a3      	strh	r3, [r4, #12]
 8009f60:	e7e2      	b.n	8009f28 <__smakebuf_r+0xc>
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	6020      	str	r0, [r4, #0]
 8009f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f6a:	81a3      	strh	r3, [r4, #12]
 8009f6c:	9b01      	ldr	r3, [sp, #4]
 8009f6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009f72:	b15b      	cbz	r3, 8009f8c <__smakebuf_r+0x70>
 8009f74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f000 f81d 	bl	8009fb8 <_isatty_r>
 8009f7e:	b128      	cbz	r0, 8009f8c <__smakebuf_r+0x70>
 8009f80:	89a3      	ldrh	r3, [r4, #12]
 8009f82:	f023 0303 	bic.w	r3, r3, #3
 8009f86:	f043 0301 	orr.w	r3, r3, #1
 8009f8a:	81a3      	strh	r3, [r4, #12]
 8009f8c:	89a3      	ldrh	r3, [r4, #12]
 8009f8e:	431d      	orrs	r5, r3
 8009f90:	81a5      	strh	r5, [r4, #12]
 8009f92:	e7cf      	b.n	8009f34 <__smakebuf_r+0x18>

08009f94 <_fstat_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d07      	ldr	r5, [pc, #28]	@ (8009fb4 <_fstat_r+0x20>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	602b      	str	r3, [r5, #0]
 8009fa2:	f7f8 fccf 	bl	8002944 <_fstat>
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	d102      	bne.n	8009fb0 <_fstat_r+0x1c>
 8009faa:	682b      	ldr	r3, [r5, #0]
 8009fac:	b103      	cbz	r3, 8009fb0 <_fstat_r+0x1c>
 8009fae:	6023      	str	r3, [r4, #0]
 8009fb0:	bd38      	pop	{r3, r4, r5, pc}
 8009fb2:	bf00      	nop
 8009fb4:	20000908 	.word	0x20000908

08009fb8 <_isatty_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	4d06      	ldr	r5, [pc, #24]	@ (8009fd4 <_isatty_r+0x1c>)
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	4608      	mov	r0, r1
 8009fc2:	602b      	str	r3, [r5, #0]
 8009fc4:	f7f8 fcce 	bl	8002964 <_isatty>
 8009fc8:	1c43      	adds	r3, r0, #1
 8009fca:	d102      	bne.n	8009fd2 <_isatty_r+0x1a>
 8009fcc:	682b      	ldr	r3, [r5, #0]
 8009fce:	b103      	cbz	r3, 8009fd2 <_isatty_r+0x1a>
 8009fd0:	6023      	str	r3, [r4, #0]
 8009fd2:	bd38      	pop	{r3, r4, r5, pc}
 8009fd4:	20000908 	.word	0x20000908

08009fd8 <_sbrk_r>:
 8009fd8:	b538      	push	{r3, r4, r5, lr}
 8009fda:	4d06      	ldr	r5, [pc, #24]	@ (8009ff4 <_sbrk_r+0x1c>)
 8009fdc:	2300      	movs	r3, #0
 8009fde:	4604      	mov	r4, r0
 8009fe0:	4608      	mov	r0, r1
 8009fe2:	602b      	str	r3, [r5, #0]
 8009fe4:	f7f8 fcd6 	bl	8002994 <_sbrk>
 8009fe8:	1c43      	adds	r3, r0, #1
 8009fea:	d102      	bne.n	8009ff2 <_sbrk_r+0x1a>
 8009fec:	682b      	ldr	r3, [r5, #0]
 8009fee:	b103      	cbz	r3, 8009ff2 <_sbrk_r+0x1a>
 8009ff0:	6023      	str	r3, [r4, #0]
 8009ff2:	bd38      	pop	{r3, r4, r5, pc}
 8009ff4:	20000908 	.word	0x20000908

08009ff8 <__assert_func>:
 8009ff8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009ffa:	4614      	mov	r4, r2
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	4b09      	ldr	r3, [pc, #36]	@ (800a024 <__assert_func+0x2c>)
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4605      	mov	r5, r0
 800a004:	68d8      	ldr	r0, [r3, #12]
 800a006:	b954      	cbnz	r4, 800a01e <__assert_func+0x26>
 800a008:	4b07      	ldr	r3, [pc, #28]	@ (800a028 <__assert_func+0x30>)
 800a00a:	461c      	mov	r4, r3
 800a00c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a010:	9100      	str	r1, [sp, #0]
 800a012:	462b      	mov	r3, r5
 800a014:	4905      	ldr	r1, [pc, #20]	@ (800a02c <__assert_func+0x34>)
 800a016:	f000 f829 	bl	800a06c <fiprintf>
 800a01a:	f000 f839 	bl	800a090 <abort>
 800a01e:	4b04      	ldr	r3, [pc, #16]	@ (800a030 <__assert_func+0x38>)
 800a020:	e7f4      	b.n	800a00c <__assert_func+0x14>
 800a022:	bf00      	nop
 800a024:	20000184 	.word	0x20000184
 800a028:	0800a58f 	.word	0x0800a58f
 800a02c:	0800a561 	.word	0x0800a561
 800a030:	0800a554 	.word	0x0800a554

0800a034 <_calloc_r>:
 800a034:	b570      	push	{r4, r5, r6, lr}
 800a036:	fba1 5402 	umull	r5, r4, r1, r2
 800a03a:	b93c      	cbnz	r4, 800a04c <_calloc_r+0x18>
 800a03c:	4629      	mov	r1, r5
 800a03e:	f7fe fe71 	bl	8008d24 <_malloc_r>
 800a042:	4606      	mov	r6, r0
 800a044:	b928      	cbnz	r0, 800a052 <_calloc_r+0x1e>
 800a046:	2600      	movs	r6, #0
 800a048:	4630      	mov	r0, r6
 800a04a:	bd70      	pop	{r4, r5, r6, pc}
 800a04c:	220c      	movs	r2, #12
 800a04e:	6002      	str	r2, [r0, #0]
 800a050:	e7f9      	b.n	800a046 <_calloc_r+0x12>
 800a052:	462a      	mov	r2, r5
 800a054:	4621      	mov	r1, r4
 800a056:	f7fe fa1b 	bl	8008490 <memset>
 800a05a:	e7f5      	b.n	800a048 <_calloc_r+0x14>

0800a05c <malloc>:
 800a05c:	4b02      	ldr	r3, [pc, #8]	@ (800a068 <malloc+0xc>)
 800a05e:	4601      	mov	r1, r0
 800a060:	6818      	ldr	r0, [r3, #0]
 800a062:	f7fe be5f 	b.w	8008d24 <_malloc_r>
 800a066:	bf00      	nop
 800a068:	20000184 	.word	0x20000184

0800a06c <fiprintf>:
 800a06c:	b40e      	push	{r1, r2, r3}
 800a06e:	b503      	push	{r0, r1, lr}
 800a070:	4601      	mov	r1, r0
 800a072:	ab03      	add	r3, sp, #12
 800a074:	4805      	ldr	r0, [pc, #20]	@ (800a08c <fiprintf+0x20>)
 800a076:	f853 2b04 	ldr.w	r2, [r3], #4
 800a07a:	6800      	ldr	r0, [r0, #0]
 800a07c:	9301      	str	r3, [sp, #4]
 800a07e:	f7ff fbd5 	bl	800982c <_vfiprintf_r>
 800a082:	b002      	add	sp, #8
 800a084:	f85d eb04 	ldr.w	lr, [sp], #4
 800a088:	b003      	add	sp, #12
 800a08a:	4770      	bx	lr
 800a08c:	20000184 	.word	0x20000184

0800a090 <abort>:
 800a090:	b508      	push	{r3, lr}
 800a092:	2006      	movs	r0, #6
 800a094:	f000 f82c 	bl	800a0f0 <raise>
 800a098:	2001      	movs	r0, #1
 800a09a:	f7f8 fc1f 	bl	80028dc <_exit>

0800a09e <_raise_r>:
 800a09e:	291f      	cmp	r1, #31
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4605      	mov	r5, r0
 800a0a4:	460c      	mov	r4, r1
 800a0a6:	d904      	bls.n	800a0b2 <_raise_r+0x14>
 800a0a8:	2316      	movs	r3, #22
 800a0aa:	6003      	str	r3, [r0, #0]
 800a0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b0:	bd38      	pop	{r3, r4, r5, pc}
 800a0b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a0b4:	b112      	cbz	r2, 800a0bc <_raise_r+0x1e>
 800a0b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a0ba:	b94b      	cbnz	r3, 800a0d0 <_raise_r+0x32>
 800a0bc:	4628      	mov	r0, r5
 800a0be:	f000 f831 	bl	800a124 <_getpid_r>
 800a0c2:	4622      	mov	r2, r4
 800a0c4:	4601      	mov	r1, r0
 800a0c6:	4628      	mov	r0, r5
 800a0c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0cc:	f000 b818 	b.w	800a100 <_kill_r>
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d00a      	beq.n	800a0ea <_raise_r+0x4c>
 800a0d4:	1c59      	adds	r1, r3, #1
 800a0d6:	d103      	bne.n	800a0e0 <_raise_r+0x42>
 800a0d8:	2316      	movs	r3, #22
 800a0da:	6003      	str	r3, [r0, #0]
 800a0dc:	2001      	movs	r0, #1
 800a0de:	e7e7      	b.n	800a0b0 <_raise_r+0x12>
 800a0e0:	2100      	movs	r1, #0
 800a0e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	4798      	blx	r3
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	e7e0      	b.n	800a0b0 <_raise_r+0x12>
	...

0800a0f0 <raise>:
 800a0f0:	4b02      	ldr	r3, [pc, #8]	@ (800a0fc <raise+0xc>)
 800a0f2:	4601      	mov	r1, r0
 800a0f4:	6818      	ldr	r0, [r3, #0]
 800a0f6:	f7ff bfd2 	b.w	800a09e <_raise_r>
 800a0fa:	bf00      	nop
 800a0fc:	20000184 	.word	0x20000184

0800a100 <_kill_r>:
 800a100:	b538      	push	{r3, r4, r5, lr}
 800a102:	4d07      	ldr	r5, [pc, #28]	@ (800a120 <_kill_r+0x20>)
 800a104:	2300      	movs	r3, #0
 800a106:	4604      	mov	r4, r0
 800a108:	4608      	mov	r0, r1
 800a10a:	4611      	mov	r1, r2
 800a10c:	602b      	str	r3, [r5, #0]
 800a10e:	f7f8 fbd5 	bl	80028bc <_kill>
 800a112:	1c43      	adds	r3, r0, #1
 800a114:	d102      	bne.n	800a11c <_kill_r+0x1c>
 800a116:	682b      	ldr	r3, [r5, #0]
 800a118:	b103      	cbz	r3, 800a11c <_kill_r+0x1c>
 800a11a:	6023      	str	r3, [r4, #0]
 800a11c:	bd38      	pop	{r3, r4, r5, pc}
 800a11e:	bf00      	nop
 800a120:	20000908 	.word	0x20000908

0800a124 <_getpid_r>:
 800a124:	f7f8 bbc2 	b.w	80028ac <_getpid>

0800a128 <_init>:
 800a128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a12a:	bf00      	nop
 800a12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a12e:	bc08      	pop	{r3}
 800a130:	469e      	mov	lr, r3
 800a132:	4770      	bx	lr

0800a134 <_fini>:
 800a134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a136:	bf00      	nop
 800a138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a13a:	bc08      	pop	{r3}
 800a13c:	469e      	mov	lr, r3
 800a13e:	4770      	bx	lr
