// Seed: 3194195586
module module_0 (
    input supply0 id_0,
    input supply0 id_1
);
  wire id_3;
  assign id_4 = 1;
  supply1 id_5;
  supply1 id_6;
  id_7(
      id_6 ? -1'b0 : 1 * (-1), -1'b0
  );
  assign id_6 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output logic id_2,
    output tri1 id_3,
    input supply0 id_4,
    input logic id_5,
    output wire id_6,
    input tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri0 id_12,
    output uwire id_13,
    input supply1 id_14,
    input wand id_15,
    output wand id_16,
    input supply1 id_17,
    output tri0 id_18,
    output uwire id_19,
    input wand id_20,
    output wand id_21
);
  wire id_23;
  parameter id_24 = 1;
  tri id_25;
  parameter id_26 = 1;
  tri0 id_27, id_28;
  wire id_29;
  initial if (-1) id_2 <= 1 & id_4;
  always
    if (id_28) begin : LABEL_0
      @(id_15) id_25 = id_10;
    end else id_19 = -1;
  assign id_2 = id_5;
  assign id_1 = 1;
  wire id_30;
  assign id_19 = -1;
  genvar id_31;
  logic id_32 = id_5;
  assign id_6 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
