
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z045ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.dcp' for cell 'design_1_i/rst_processing_system7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 266 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2523.129 ; gain = 571.844 ; free physical = 26867 ; free virtual = 30769
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
Finished Parsing XDC File [/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26844 ; free virtual = 30751
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2739.234 ; gain = 1287.074 ; free physical = 26844 ; free virtual = 30751
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26828 ; free virtual = 30736

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 232bfd78f

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26828 ; free virtual = 30736

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e53e370

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26713 ; free virtual = 30621
INFO: [Opt 31-389] Phase Retarget created 88 cells and removed 169 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 255aef479

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26713 ; free virtual = 30621
INFO: [Opt 31-389] Phase Constant propagation created 39 cells and removed 136 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1dab93eb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26713 ; free virtual = 30621
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 727 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1dab93eb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26713 ; free virtual = 30621
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1dab93eb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26712 ; free virtual = 30621
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dab93eb7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26736 ; free virtual = 30645
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              88  |             169  |                                              0  |
|  Constant propagation         |              39  |             136  |                                              0  |
|  Sweep                        |               0  |             727  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26736 ; free virtual = 30645
Ending Logic Optimization Task | Checksum: 119096779

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2739.234 ; gain = 0.000 ; free physical = 26736 ; free virtual = 30645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.364 | TNS=0.000 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 119096779

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26700 ; free virtual = 30614
Ending Power Optimization Task | Checksum: 119096779

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2877.969 ; gain = 138.734 ; free physical = 26705 ; free virtual = 30619

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 119096779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26705 ; free virtual = 30619

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26705 ; free virtual = 30619
Ending Netlist Obfuscation Task | Checksum: 119096779

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26705 ; free virtual = 30619
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2877.969 ; gain = 138.734 ; free physical = 26705 ; free virtual = 30619
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26706 ; free virtual = 30620
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2877.969 ; gain = 0.000 ; free physical = 26699 ; free virtual = 30615
INFO: [Common 17-1381] The checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26699 ; free virtual = 30617
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 99b8f006

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26699 ; free virtual = 30617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26699 ; free virtual = 30617

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f3813338

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26690 ; free virtual = 30609

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2a6e53a55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26682 ; free virtual = 30602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2a6e53a55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26682 ; free virtual = 30602
Phase 1 Placer Initialization | Checksum: 2a6e53a55

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26682 ; free virtual = 30602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20b8383d7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26662 ; free virtual = 30583

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26619 ; free virtual = 30541

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1addf7a46

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26618 ; free virtual = 30541
Phase 2.2 Global Placement Core | Checksum: 1b8de08cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26614 ; free virtual = 30537
Phase 2 Global Placement | Checksum: 1b8de08cf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26617 ; free virtual = 30540

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 203d451d4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26616 ; free virtual = 30539

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28ec297fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f91fcd34

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e6727281

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 204e87d60

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26610 ; free virtual = 30533

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24844c53c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26610 ; free virtual = 30533

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d863d791

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26610 ; free virtual = 30533
Phase 3 Detail Placement | Checksum: 1d863d791

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26610 ; free virtual = 30533

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d1223250

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d1223250

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.275. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1a7082f88

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536
Phase 4.1 Post Commit Optimization | Checksum: 1a7082f88

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26613 ; free virtual = 30536

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a7082f88

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1a7082f88

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545
Phase 4.4 Final Placement Cleanup | Checksum: 1121dcb19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1121dcb19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545
Ending Placer Task | Checksum: c9a33d03

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26622 ; free virtual = 30545
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26679 ; free virtual = 30602
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26679 ; free virtual = 30602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26661 ; free virtual = 30591
INFO: [Common 17-1381] The checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26657 ; free virtual = 30583
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2958.008 ; gain = 0.000 ; free physical = 26676 ; free virtual = 30602
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c7ac2844 ConstDB: 0 ShapeSum: 1f714bf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: db7b5f0a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2975.906 ; gain = 17.898 ; free physical = 26422 ; free virtual = 30349
Post Restoration Checksum: NetGraph: 99551652 NumContArr: 422648b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: db7b5f0a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 2996.902 ; gain = 38.895 ; free physical = 26393 ; free virtual = 30320

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: db7b5f0a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3040.902 ; gain = 82.895 ; free physical = 26346 ; free virtual = 30273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: db7b5f0a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3040.902 ; gain = 82.895 ; free physical = 26346 ; free virtual = 30273
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d2829f32

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26334 ; free virtual = 30262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.926 | TNS=0.000  | WHS=-0.427 | THS=-260.689|

Phase 2 Router Initialization | Checksum: ba5c5f94

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26330 ; free virtual = 30258

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3352
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3352
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10e1feb22

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26326 ; free virtual = 30254

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 285
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.730 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18c4bb641

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30253
Phase 4 Rip-up And Reroute | Checksum: 18c4bb641

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30253

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18c4bb641

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30253

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18c4bb641

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30253
Phase 5 Delay and Skew Optimization | Checksum: 18c4bb641

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30253

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b8b2d2fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26324 ; free virtual = 30252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.770 | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b8b2d2fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26324 ; free virtual = 30252
Phase 6 Post Hold Fix | Checksum: 1b8b2d2fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26324 ; free virtual = 30252

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.189493 %
  Global Horizontal Routing Utilization  = 0.224162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 151c583f2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26324 ; free virtual = 30251

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 151c583f2

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26322 ; free virtual = 30250

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d27918a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26322 ; free virtual = 30249

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.770 | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d27918a8

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26325 ; free virtual = 30252
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:59 ; elapsed = 00:00:45 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26385 ; free virtual = 30312

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 3121.309 ; gain = 163.301 ; free physical = 26385 ; free virtual = 30312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3121.309 ; gain = 0.000 ; free physical = 26385 ; free virtual = 30312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3121.309 ; gain = 0.000 ; free physical = 26365 ; free virtual = 30301
INFO: [Common 17-1381] The checkpoint '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jan 18 21:37:51 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 3476.590 ; gain = 267.238 ; free physical = 26308 ; free virtual = 30263
INFO: [Common 17-206] Exiting Vivado at Sat Jan 18 21:37:51 2020...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1399.750 ; gain = 0.000 ; free physical = 23861 ; free virtual = 30583
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2402.375 ; gain = 7.938 ; free physical = 22807 ; free virtual = 29599
Restored from archive | CPU: 0.350000 secs | Memory: 5.155655 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2402.375 ; gain = 7.938 ; free physical = 22807 ; free virtual = 29599
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.375 ; gain = 0.000 ; free physical = 22807 ; free virtual = 29599
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 2402.375 ; gain = 1002.625 ; free physical = 22806 ; free virtual = 29598
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/scadder/project/team2/team2_v007_memory_reading/team2_v007_memory_reading.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Feb  6 15:15:35 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2984.875 ; gain = 574.496 ; free physical = 22747 ; free virtual = 29544
INFO: [Common 17-206] Exiting Vivado at Thu Feb  6 15:15:35 2020...
