Circuit optimization techniques to mitigate the effects of soft errors in combinational logic