Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 19 15:06:52 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 vcount_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgbtoycrcb_m/cbg_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 2.023ns (52.684%)  route 1.817ns (47.316%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 13.147 - 15.385 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  clk_gen/clkout1_buf/O
                         net (fo=1492, unplaced)      0.584    -1.562    clk_65mhz
                         FDRE                                         r  vcount_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 f  vcount_pipe_reg[0]/Q
                         net (fo=3, unplaced)         0.488    -0.596    vcount_pipe[0]
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.275 r  yb_reg_i_18/O
                         net (fo=1, unplaced)         0.000    -0.275    yb_reg_i_18_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     0.301 r  yb_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     0.301    yb_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     0.582 r  yb_reg_i_6/CO[0]
                         net (fo=17, unplaced)        0.526     1.108    frame_buffer/CO[0]
                         LUT3 (Prop_lut3_I0_O)        0.367     1.475 r  frame_buffer/y1_reg_i_6/O
                         net (fo=3, unplaced)         0.803     2.278    rgbtoycrcb_m/g_in[0]
                         DSP48E1                                      r  rgbtoycrcb_m/cbg_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.235    clk_gen/clk_in1_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    11.854 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.617    clk_gen/clk_out1_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    12.708 r  clk_gen/clkout1_buf/O
                         net (fo=1492, unplaced)      0.439    13.147    rgbtoycrcb_m/clk_out1
                         DSP48E1                                      r  rgbtoycrcb_m/cbg_reg/CLK
                         clock pessimism              0.531    13.677    
                         clock uncertainty           -0.130    13.547    
                         DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722     9.825    rgbtoycrcb_m/cbg_reg
  -------------------------------------------------------------------
                         required time                          9.825    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                  7.547    




