Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Jul  5 14:16:55 2017
| Host         : samba running 64-bit Scientific Linux release 7.3 (Nitrogen)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file alu_timing_summary_routed.rpt -rpx alu_timing_summary_routed.rpx
| Design       : alu
| Device       : 7vx330t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.484        0.000                      0                  217        0.123        0.000                      0                  217        9.450        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
system_clock  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_clock       17.484        0.000                      0                  217        0.123        0.000                      0                  217        9.450        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_clock
  To Clock:  system_clock

Setup :            0  Failing Endpoints,  Worst Slack       17.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.484ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 0.929ns (38.502%)  route 1.484ns (61.498%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 24.573 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.647 r  out_1_reg_44_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    out_1_reg_44_reg[11]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.800 r  out_1_reg_44_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.431     7.231    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[13]
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.119     7.350 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[13]_i_1/O
                         net (fo=1, routed)           0.000     7.350    alu_mul_mul_16s_16s_16_1_U2_n_2
    SLICE_X13Y6          FDRE                                         r  out_1_reg_44_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501    24.573    ap_clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  out_1_reg_44_reg[13]/C
                         clock pessimism              0.265    24.839    
                         clock uncertainty           -0.035    24.803    
    SLICE_X13Y6          FDRE (Setup_fdre_C_D)        0.031    24.834    out_1_reg_44_reg[13]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                 17.484    

Slack (MET) :             17.487ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.831ns (33.988%)  route 1.614ns (66.012%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.702 r  out_1_reg_44_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.561     7.264    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[5]
    SLICE_X12Y1          LUT6 (Prop_lut6_I4_O)        0.119     7.383 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[5]_i_1/O
                         net (fo=1, routed)           0.000     7.383    alu_mul_mul_16s_16s_16_1_U2_n_10
    SLICE_X12Y1          FDRE                                         r  out_1_reg_44_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X12Y1          FDRE                                         r  out_1_reg_44_reg[5]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.065    24.869    out_1_reg_44_reg[5]
  -------------------------------------------------------------------
                         required time                         24.869    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                 17.487    

Slack (MET) :             17.489ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 0.882ns (36.141%)  route 1.558ns (63.859%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 24.573 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.647 r  out_1_reg_44_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    out_1_reg_44_reg[11]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.754 r  out_1_reg_44_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.506     7.260    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[14]
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.118     7.378 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[14]_i_1/O
                         net (fo=1, routed)           0.000     7.378    alu_mul_mul_16s_16s_16_1_U2_n_1
    SLICE_X12Y6          FDRE                                         r  out_1_reg_44_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501    24.573    ap_clk_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  out_1_reg_44_reg[14]/C
                         clock pessimism              0.265    24.839    
                         clock uncertainty           -0.035    24.803    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.064    24.867    out_1_reg_44_reg[14]
  -------------------------------------------------------------------
                         required time                         24.867    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 17.489    

Slack (MET) :             17.574ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.832ns (35.807%)  route 1.492ns (64.193%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     6.702 r  out_1_reg_44_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.439     7.141    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[8]
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.120     7.261 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[8]_i_1/O
                         net (fo=1, routed)           0.000     7.261    alu_mul_mul_16s_16s_16_1_U2_n_7
    SLICE_X13Y1          FDRE                                         r  out_1_reg_44_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  out_1_reg_44_reg[8]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031    24.835    out_1_reg_44_reg[8]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 17.574    

Slack (MET) :             17.575ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.873ns (37.586%)  route 1.450ns (62.414%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.743 r  out_1_reg_44_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.397     7.140    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[11]
    SLICE_X13Y3          LUT6 (Prop_lut6_I4_O)        0.120     7.260 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[11]_i_1/O
                         net (fo=1, routed)           0.000     7.260    alu_mul_mul_16s_16s_16_1_U2_n_4
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[11]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.031    24.835    out_1_reg_44_reg[11]
  -------------------------------------------------------------------
                         required time                         24.835    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                 17.575    

Slack (MET) :             17.598ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.824ns (35.814%)  route 1.477ns (64.186%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.694 r  out_1_reg_44_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.424     7.118    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[7]
    SLICE_X13Y1          LUT6 (Prop_lut6_I4_O)        0.120     7.238 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[7]_i_1/O
                         net (fo=1, routed)           0.000     7.238    alu_mul_mul_16s_16s_16_1_U2_n_8
    SLICE_X13Y1          FDRE                                         r  out_1_reg_44_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X13Y1          FDRE                                         r  out_1_reg_44_reg[7]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.032    24.836    out_1_reg_44_reg[7]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                 17.598    

Slack (MET) :             17.616ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.833ns (36.491%)  route 1.450ns (63.509%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.705 r  out_1_reg_44_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.397     7.102    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[10]
    SLICE_X13Y3          LUT6 (Prop_lut6_I4_O)        0.118     7.220 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[10]_i_1/O
                         net (fo=1, routed)           0.000     7.220    alu_mul_mul_16s_16s_16_1_U2_n_5
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[10]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.032    24.836    out_1_reg_44_reg[10]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                 17.616    

Slack (MET) :             17.633ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.922ns (40.128%)  route 1.376ns (59.872%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 24.573 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.647 r  out_1_reg_44_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.647    out_1_reg_44_reg[11]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.792 r  out_1_reg_44_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.323     7.115    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[15]
    SLICE_X12Y6          LUT6 (Prop_lut6_I4_O)        0.120     7.235 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[15]_i_3/O
                         net (fo=1, routed)           0.000     7.235    alu_mul_mul_16s_16s_16_1_U2_n_0
    SLICE_X12Y6          FDRE                                         r  out_1_reg_44_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.501    24.573    ap_clk_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  out_1_reg_44_reg[15]/C
                         clock pessimism              0.265    24.839    
                         clock uncertainty           -0.035    24.803    
    SLICE_X12Y6          FDRE (Setup_fdre_C_D)        0.065    24.868    out_1_reg_44_reg[15]
  -------------------------------------------------------------------
                         required time                         24.868    
                         arrival time                          -7.235    
  -------------------------------------------------------------------
                         slack                                 17.633    

Slack (MET) :             17.648ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.880ns (39.080%)  route 1.372ns (60.920%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.450     6.249    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.292 r  out_1_reg_44[3]_i_6/O
                         net (fo=1, routed)           0.000     6.292    out_1_reg_44[3]_i_6_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.549 r  out_1_reg_44_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.549    out_1_reg_44_reg[3]_i_2_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.598 r  out_1_reg_44_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.598    out_1_reg_44_reg[7]_i_2_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.751 r  out_1_reg_44_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.319     7.070    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[9]
    SLICE_X13Y3          LUT6 (Prop_lut6_I4_O)        0.119     7.189 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[9]_i_1/O
                         net (fo=1, routed)           0.000     7.189    alu_mul_mul_16s_16s_16_1_U2_n_6
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  out_1_reg_44_reg[9]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.033    24.837    out_1_reg_44_reg[9]
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 17.648    

Slack (MET) :             17.688ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            out_1_reg_44_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_clock rise@20.000ns - system_clock rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.628ns (27.999%)  route 1.615ns (72.001%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.574ns = ( 24.574 - 20.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.771     0.771 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.402     3.173    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.253 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.685     4.938    ap_clk_IBUF_BUFG
    SLICE_X7Y2           FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDSE (Prop_fdse_C_Q)         0.216     5.154 r  ap_CS_fsm_reg[0]/Q
                         net (fo=8, routed)           0.603     5.756    ap_CS_fsm_reg_n_0_[0]
    SLICE_X8Y4           LUT5 (Prop_lut5_I0_O)        0.043     5.799 r  out_1_reg_44[3]_i_3/O
                         net (fo=17, routed)          0.451     6.250    out_1_reg_4416_out
    SLICE_X11Y3          LUT3 (Prop_lut3_I1_O)        0.043     6.293 r  out_1_reg_44[3]_i_7/O
                         net (fo=1, routed)           0.000     6.293    out_1_reg_44[3]_i_7_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.207     6.500 r  out_1_reg_44_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.561     7.062    alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[1]
    SLICE_X12Y0          LUT6 (Prop_lut6_I4_O)        0.119     7.181 r  alu_mul_mul_16s_16s_16_1_U2/alu_mul_mul_16s_16s_16_1_DSP48_0_U/out_1_reg_44[1]_i_1/O
                         net (fo=1, routed)           0.000     7.181    alu_mul_mul_16s_16s_16_1_U2_n_14
    SLICE_X12Y0          FDRE                                         r  out_1_reg_44_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                     20.000    20.000 r  
    AU32                                              0.000    20.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    20.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.695    20.695 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.305    23.000    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    23.072 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.502    24.574    ap_clk_IBUF_BUFG
    SLICE_X12Y0          FDRE                                         r  out_1_reg_44_reg[1]/C
                         clock pessimism              0.265    24.840    
                         clock uncertainty           -0.035    24.804    
    SLICE_X12Y0          FDRE (Setup_fdre_C_D)        0.064    24.868    out_1_reg_44_reg[1]
  -------------------------------------------------------------------
                         required time                         24.868    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 17.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.130ns (56.637%)  route 0.100ns (43.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/Q
                         net (fo=63, routed)          0.100     2.375    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X14Y1          LUT3 (Prop_lut3_I2_O)        0.030     2.405 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.405    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[6]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.005     2.762    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[6]/C
                         clock pessimism             -0.575     2.186    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.096     2.282    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.132ns (56.523%)  route 0.102ns (43.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/Q
                         net (fo=63, routed)          0.102     2.377    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X14Y1          LUT3 (Prop_lut3_I2_O)        0.032     2.409 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     2.409    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[8]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.005     2.762    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[8]/C
                         clock pessimism             -0.575     2.186    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.096     2.282    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.256%)  route 0.100ns (43.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/Q
                         net (fo=63, routed)          0.100     2.375    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X14Y1          LUT3 (Prop_lut3_I2_O)        0.028     2.403 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.403    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[2]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.005     2.762    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[2]/C
                         clock pessimism             -0.575     2.186    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.087     2.273    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.766%)  route 0.102ns (44.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X15Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[0]/Q
                         net (fo=63, routed)          0.102     2.377    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X14Y1          LUT3 (Prop_lut3_I2_O)        0.028     2.405 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.405    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp[7]_i_1_n_0
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.005     2.762    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X14Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[7]/C
                         clock pessimism             -0.575     2.186    
    SLICE_X14Y1          FDRE (Hold_fdre_C_D)         0.087     2.273    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X17Y2          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_5/Q
                         net (fo=1, routed)           0.090     2.365    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_5_n_0
    SLICE_X17Y3          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.004     2.761    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X17Y3          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_6/C
                         clock pessimism             -0.572     2.188    
    SLICE_X17Y3          FDRE (Hold_fdre_C_D)         0.041     2.229    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_6
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_13/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.171ns (76.371%)  route 0.053ns (23.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.742     2.174    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X16Y5          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.107     2.281 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_13/Q
                         net (fo=1, routed)           0.053     2.334    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_13_n_0
    SLICE_X16Y5          LUT2 (Prop_lut2_I1_O)        0.064     2.398 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_gate/O
                         net (fo=1, routed)           0.000     2.398    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_gate_n_0
    SLICE_X16Y5          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.004     2.761    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X16Y5          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[16]/C
                         clock pessimism             -0.586     2.174    
    SLICE_X16Y5          FDRE (Hold_fdre_C_D)         0.087     2.261    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_10/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_11/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.708%)  route 0.097ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.761ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.743     2.175    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X17Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDRE (Prop_fdre_C_Q)         0.100     2.275 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_10/Q
                         net (fo=1, routed)           0.097     2.373    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_10_n_0
    SLICE_X17Y3          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.004     2.761    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X17Y3          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_11/C
                         clock pessimism             -0.572     2.188    
    SLICE_X17Y3          FDRE (Hold_fdre_C_D)         0.040     2.228    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg_r_11
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.148ns (63.531%)  route 0.085ns (36.469%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.744     2.176    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/ap_clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.118     2.294 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[7]/Q
                         net (fo=2, routed)           0.085     2.379    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg_n_0_[7]
    SLICE_X11Y1          LUT3 (Prop_lut3_I1_O)        0.030     2.409 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0[7]_i_1/O
                         net (fo=1, routed)           0.000     2.409    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/D[6]
    SLICE_X11Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.006     2.763    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X11Y1          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]/C
                         clock pessimism             -0.575     2.187    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.075     2.262    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ap_CS_fsm_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.610%)  route 0.090ns (43.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.744     2.176    ap_clk_IBUF_BUFG
    SLICE_X8Y1           FDRE                                         r  ap_CS_fsm_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.118     2.294 r  ap_CS_fsm_reg[14]/Q
                         net (fo=2, routed)           0.090     2.385    ap_CS_fsm_reg_n_0_[14]
    SLICE_X9Y2           FDRE                                         r  ap_CS_fsm_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.006     2.763    ap_clk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ap_CS_fsm_reg[15]/C
                         clock pessimism             -0.572     2.190    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.047     2.237    ap_CS_fsm_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by system_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             system_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_clock rise@0.000ns - system_clock rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.148ns (63.347%)  route 0.086ns (36.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.133     0.133 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.273     1.406    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.432 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.744     2.176    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/ap_clk_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.118     2.294 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg[9]/Q
                         net (fo=2, routed)           0.086     2.380    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0_reg_n_0_[9]
    SLICE_X11Y2          LUT3 (Prop_lut3_I1_O)        0.030     2.410 r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/dividend0[9]_i_1/O
                         net (fo=1, routed)           0.000     2.410    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/D[8]
    SLICE_X11Y2          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clock rise edge)
                                                      0.000     0.000 r  
    AU32                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.382     0.382 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.345     1.727    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.757 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.006     2.763    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/ap_clk_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]/C
                         clock pessimism             -0.575     2.187    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.075     2.262    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.349         20.000      18.651     BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[13]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X16Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         20.000      19.250     SLICE_X15Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.550         10.000      9.450      SLICE_X16Y4    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[14]_srl14___alu_sdiv_16s_16s_16_20_seq_U1_alu_sdiv_16s_16s_16_20_seq_div_U_alu_sdiv_16s_16s_16_20_seq_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.550         10.000      9.450      SLICE_X16Y4    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[14]_srl14___alu_sdiv_16s_16s_16_20_seq_U1_alu_sdiv_16s_16s_16_20_seq_div_U_alu_sdiv_16s_16s_16_20_seq_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[6]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[7]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[9]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         10.000      9.600      SLICE_X16Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend_tmp_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.550         10.000      9.450      SLICE_X16Y4    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[14]_srl14___alu_sdiv_16s_16s_16_20_seq_U1_alu_sdiv_16s_16s_16_20_seq_div_U_alu_sdiv_16s_16s_16_20_seq_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.550         10.000      9.450      SLICE_X16Y4    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/r_stage_reg[14]_srl14___alu_sdiv_16s_16s_16_20_seq_U1_alu_sdiv_16s_16s_16_20_seq_div_U_alu_sdiv_16s_16s_16_20_seq_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X12Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[10]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[11]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[12]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[13]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[14]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X13Y2    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[15]/C
High Pulse Width  Fast    FDRE/C      n/a            0.350         10.000      9.650      SLICE_X11Y1    alu_sdiv_16s_16s_16_20_seq_U1/alu_sdiv_16s_16s_16_20_seq_div_U/alu_sdiv_16s_16s_16_20_seq_div_u_0/dividend0_reg[1]/C



