Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/vince/Desktop/Xilinx Projects/INEL5206-Connect4/Connect4/Connect4_isim_beh.exe -prj C:/Users/vince/Desktop/Xilinx Projects/INEL5206-Connect4/Connect4/Connect4_beh.prj work.Connect4 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/vince/Desktop/Xilinx Projects/INEL5206-Connect4/Connect4/connect4_top.v" into library work
Analyzing Verilog file "C:/Users/vince/Desktop/Xilinx Projects/INEL5206-Connect4/Connect4/Connect4.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ColumnCounter
Compiling module ColumnSelectorV2
Compiling module connect4_top
Compiling module Connect4
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/vince/Desktop/Xilinx Projects/INEL5206-Connect4/Connect4/Connect4_isim_beh.exe
Fuse Memory Usage: 29580 KB
Fuse CPU Usage: 749 ms
