#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18be370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18be500 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18b02d0 .functor NOT 1, L_0x1912760, C4<0>, C4<0>, C4<0>;
L_0x1912540 .functor XOR 2, L_0x19123e0, L_0x19124a0, C4<00>, C4<00>;
L_0x1912650 .functor XOR 2, L_0x1912540, L_0x19125b0, C4<00>, C4<00>;
v0x190c500_0 .net *"_ivl_10", 1 0, L_0x19125b0;  1 drivers
v0x190c600_0 .net *"_ivl_12", 1 0, L_0x1912650;  1 drivers
v0x190c6e0_0 .net *"_ivl_2", 1 0, L_0x190f870;  1 drivers
v0x190c7a0_0 .net *"_ivl_4", 1 0, L_0x19123e0;  1 drivers
v0x190c880_0 .net *"_ivl_6", 1 0, L_0x19124a0;  1 drivers
v0x190c9b0_0 .net *"_ivl_8", 1 0, L_0x1912540;  1 drivers
v0x190ca90_0 .net "a", 0 0, v0x1908830_0;  1 drivers
v0x190cb30_0 .net "b", 0 0, v0x19088d0_0;  1 drivers
v0x190cbd0_0 .net "c", 0 0, v0x1908970_0;  1 drivers
v0x190cc70_0 .var "clk", 0 0;
v0x190cd10_0 .net "d", 0 0, v0x1908ab0_0;  1 drivers
v0x190cdb0_0 .net "out_pos_dut", 0 0, L_0x1912260;  1 drivers
v0x190ce50_0 .net "out_pos_ref", 0 0, L_0x190e380;  1 drivers
v0x190cef0_0 .net "out_sop_dut", 0 0, L_0x190f410;  1 drivers
v0x190cf90_0 .net "out_sop_ref", 0 0, L_0x18e2fe0;  1 drivers
v0x190d030_0 .var/2u "stats1", 223 0;
v0x190d0d0_0 .var/2u "strobe", 0 0;
v0x190d170_0 .net "tb_match", 0 0, L_0x1912760;  1 drivers
v0x190d240_0 .net "tb_mismatch", 0 0, L_0x18b02d0;  1 drivers
v0x190d2e0_0 .net "wavedrom_enable", 0 0, v0x1908d80_0;  1 drivers
v0x190d3b0_0 .net "wavedrom_title", 511 0, v0x1908e20_0;  1 drivers
L_0x190f870 .concat [ 1 1 0 0], L_0x190e380, L_0x18e2fe0;
L_0x19123e0 .concat [ 1 1 0 0], L_0x190e380, L_0x18e2fe0;
L_0x19124a0 .concat [ 1 1 0 0], L_0x1912260, L_0x190f410;
L_0x19125b0 .concat [ 1 1 0 0], L_0x190e380, L_0x18e2fe0;
L_0x1912760 .cmp/eeq 2, L_0x190f870, L_0x1912650;
S_0x18be690 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18be500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18b06b0 .functor AND 1, v0x1908970_0, v0x1908ab0_0, C4<1>, C4<1>;
L_0x18b0a90 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x18b0e70 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x18b10f0 .functor AND 1, L_0x18b0a90, L_0x18b0e70, C4<1>, C4<1>;
L_0x18c8f00 .functor AND 1, L_0x18b10f0, v0x1908970_0, C4<1>, C4<1>;
L_0x18e2fe0 .functor OR 1, L_0x18b06b0, L_0x18c8f00, C4<0>, C4<0>;
L_0x190d800 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x190d870 .functor OR 1, L_0x190d800, v0x1908ab0_0, C4<0>, C4<0>;
L_0x190d980 .functor AND 1, v0x1908970_0, L_0x190d870, C4<1>, C4<1>;
L_0x190da40 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x190db10 .functor OR 1, L_0x190da40, v0x19088d0_0, C4<0>, C4<0>;
L_0x190db80 .functor AND 1, L_0x190d980, L_0x190db10, C4<1>, C4<1>;
L_0x190dd00 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x190dd70 .functor OR 1, L_0x190dd00, v0x1908ab0_0, C4<0>, C4<0>;
L_0x190dc90 .functor AND 1, v0x1908970_0, L_0x190dd70, C4<1>, C4<1>;
L_0x190df00 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x190e000 .functor OR 1, L_0x190df00, v0x1908ab0_0, C4<0>, C4<0>;
L_0x190e0c0 .functor AND 1, L_0x190dc90, L_0x190e000, C4<1>, C4<1>;
L_0x190e270 .functor XNOR 1, L_0x190db80, L_0x190e0c0, C4<0>, C4<0>;
v0x18afc00_0 .net *"_ivl_0", 0 0, L_0x18b06b0;  1 drivers
v0x18b0000_0 .net *"_ivl_12", 0 0, L_0x190d800;  1 drivers
v0x18b03e0_0 .net *"_ivl_14", 0 0, L_0x190d870;  1 drivers
v0x18b07c0_0 .net *"_ivl_16", 0 0, L_0x190d980;  1 drivers
v0x18b0ba0_0 .net *"_ivl_18", 0 0, L_0x190da40;  1 drivers
v0x18b0f80_0 .net *"_ivl_2", 0 0, L_0x18b0a90;  1 drivers
v0x18b1200_0 .net *"_ivl_20", 0 0, L_0x190db10;  1 drivers
v0x1906da0_0 .net *"_ivl_24", 0 0, L_0x190dd00;  1 drivers
v0x1906e80_0 .net *"_ivl_26", 0 0, L_0x190dd70;  1 drivers
v0x1906f60_0 .net *"_ivl_28", 0 0, L_0x190dc90;  1 drivers
v0x1907040_0 .net *"_ivl_30", 0 0, L_0x190df00;  1 drivers
v0x1907120_0 .net *"_ivl_32", 0 0, L_0x190e000;  1 drivers
v0x1907200_0 .net *"_ivl_36", 0 0, L_0x190e270;  1 drivers
L_0x7fa1e6866018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19072c0_0 .net *"_ivl_38", 0 0, L_0x7fa1e6866018;  1 drivers
v0x19073a0_0 .net *"_ivl_4", 0 0, L_0x18b0e70;  1 drivers
v0x1907480_0 .net *"_ivl_6", 0 0, L_0x18b10f0;  1 drivers
v0x1907560_0 .net *"_ivl_8", 0 0, L_0x18c8f00;  1 drivers
v0x1907640_0 .net "a", 0 0, v0x1908830_0;  alias, 1 drivers
v0x1907700_0 .net "b", 0 0, v0x19088d0_0;  alias, 1 drivers
v0x19077c0_0 .net "c", 0 0, v0x1908970_0;  alias, 1 drivers
v0x1907880_0 .net "d", 0 0, v0x1908ab0_0;  alias, 1 drivers
v0x1907940_0 .net "out_pos", 0 0, L_0x190e380;  alias, 1 drivers
v0x1907a00_0 .net "out_sop", 0 0, L_0x18e2fe0;  alias, 1 drivers
v0x1907ac0_0 .net "pos0", 0 0, L_0x190db80;  1 drivers
v0x1907b80_0 .net "pos1", 0 0, L_0x190e0c0;  1 drivers
L_0x190e380 .functor MUXZ 1, L_0x7fa1e6866018, L_0x190db80, L_0x190e270, C4<>;
S_0x1907d00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18be500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1908830_0 .var "a", 0 0;
v0x19088d0_0 .var "b", 0 0;
v0x1908970_0 .var "c", 0 0;
v0x1908a10_0 .net "clk", 0 0, v0x190cc70_0;  1 drivers
v0x1908ab0_0 .var "d", 0 0;
v0x1908ba0_0 .var/2u "fail", 0 0;
v0x1908c40_0 .var/2u "fail1", 0 0;
v0x1908ce0_0 .net "tb_match", 0 0, L_0x1912760;  alias, 1 drivers
v0x1908d80_0 .var "wavedrom_enable", 0 0;
v0x1908e20_0 .var "wavedrom_title", 511 0;
E_0x18bcce0/0 .event negedge, v0x1908a10_0;
E_0x18bcce0/1 .event posedge, v0x1908a10_0;
E_0x18bcce0 .event/or E_0x18bcce0/0, E_0x18bcce0/1;
S_0x1908030 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1907d00;
 .timescale -12 -12;
v0x1908270_0 .var/2s "i", 31 0;
E_0x18bcb80 .event posedge, v0x1908a10_0;
S_0x1908370 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1907d00;
 .timescale -12 -12;
v0x1908570_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1908650 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1907d00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1909000 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18be500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x190e530 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x190e5c0 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x190e760 .functor AND 1, L_0x190e530, L_0x190e5c0, C4<1>, C4<1>;
L_0x190e870 .functor AND 1, L_0x190e760, v0x1908970_0, C4<1>, C4<1>;
L_0x190ea70 .functor AND 1, L_0x190e870, v0x1908ab0_0, C4<1>, C4<1>;
L_0x190ec40 .functor AND 1, v0x1908830_0, v0x19088d0_0, C4<1>, C4<1>;
L_0x190ee00 .functor AND 1, L_0x190ec40, v0x1908970_0, C4<1>, C4<1>;
L_0x190eec0 .functor NOT 1, v0x1908ab0_0, C4<0>, C4<0>, C4<0>;
L_0x190ef80 .functor AND 1, L_0x190ee00, L_0x190eec0, C4<1>, C4<1>;
L_0x190f090 .functor OR 1, L_0x190ea70, L_0x190ef80, C4<0>, C4<0>;
L_0x190f200 .functor AND 1, v0x1908830_0, v0x19088d0_0, C4<1>, C4<1>;
L_0x190f270 .functor AND 1, L_0x190f200, v0x1908970_0, C4<1>, C4<1>;
L_0x190f350 .functor AND 1, L_0x190f270, v0x1908ab0_0, C4<1>, C4<1>;
L_0x190f410 .functor OR 1, L_0x190f090, L_0x190f350, C4<0>, C4<0>;
L_0x190f2e0 .functor OR 1, v0x1908830_0, v0x19088d0_0, C4<0>, C4<0>;
L_0x190f5f0 .functor NOT 1, v0x1908970_0, C4<0>, C4<0>, C4<0>;
L_0x190f6f0 .functor OR 1, L_0x190f2e0, L_0x190f5f0, C4<0>, C4<0>;
L_0x190f800 .functor NOT 1, v0x1908ab0_0, C4<0>, C4<0>, C4<0>;
L_0x190f910 .functor OR 1, L_0x190f6f0, L_0x190f800, C4<0>, C4<0>;
L_0x190fa20 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x190fb40 .functor OR 1, v0x1908830_0, L_0x190fa20, C4<0>, C4<0>;
L_0x190fc00 .functor NOT 1, v0x1908970_0, C4<0>, C4<0>, C4<0>;
L_0x190fd30 .functor OR 1, L_0x190fb40, L_0x190fc00, C4<0>, C4<0>;
L_0x190fe40 .functor OR 1, L_0x190fd30, v0x1908ab0_0, C4<0>, C4<0>;
L_0x190ffd0 .functor AND 1, L_0x190f910, L_0x190fe40, C4<1>, C4<1>;
L_0x19100e0 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x1910230 .functor OR 1, v0x1908830_0, L_0x19100e0, C4<0>, C4<0>;
L_0x19102f0 .functor OR 1, L_0x1910230, v0x1908970_0, C4<0>, C4<0>;
L_0x19104a0 .functor OR 1, L_0x19102f0, v0x1908ab0_0, C4<0>, C4<0>;
L_0x1910560 .functor AND 1, L_0x190ffd0, L_0x19104a0, C4<1>, C4<1>;
L_0x1910770 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x19107e0 .functor NOT 1, v0x19088d0_0, C4<0>, C4<0>, C4<0>;
L_0x1910960 .functor OR 1, L_0x1910770, L_0x19107e0, C4<0>, C4<0>;
L_0x1910a70 .functor OR 1, L_0x1910960, v0x1908970_0, C4<0>, C4<0>;
L_0x1910c50 .functor NOT 1, v0x1908ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1910cc0 .functor OR 1, L_0x1910a70, L_0x1910c50, C4<0>, C4<0>;
L_0x1910f00 .functor AND 1, L_0x1910560, L_0x1910cc0, C4<1>, C4<1>;
L_0x1911010 .functor NOT 1, v0x1908830_0, C4<0>, C4<0>, C4<0>;
L_0x1910dd0 .functor OR 1, L_0x1911010, v0x19088d0_0, C4<0>, C4<0>;
L_0x1910e90 .functor OR 1, L_0x1910dd0, v0x1908970_0, C4<0>, C4<0>;
L_0x1911360 .functor OR 1, L_0x1910e90, v0x1908ab0_0, C4<0>, C4<0>;
L_0x1911420 .functor AND 1, L_0x1910f00, L_0x1911360, C4<1>, C4<1>;
L_0x1911690 .functor OR 1, v0x1908830_0, v0x19088d0_0, C4<0>, C4<0>;
L_0x1911910 .functor NOT 1, v0x1908970_0, C4<0>, C4<0>, C4<0>;
L_0x1911d00 .functor OR 1, L_0x1911690, L_0x1911910, C4<0>, C4<0>;
L_0x1911e10 .functor OR 1, L_0x1911d00, v0x1908ab0_0, C4<0>, C4<0>;
L_0x1912260 .functor AND 1, L_0x1911420, L_0x1911e10, C4<1>, C4<1>;
v0x19091c0_0 .net *"_ivl_0", 0 0, L_0x190e530;  1 drivers
v0x19092a0_0 .net *"_ivl_10", 0 0, L_0x190ec40;  1 drivers
v0x1909380_0 .net *"_ivl_12", 0 0, L_0x190ee00;  1 drivers
v0x1909470_0 .net *"_ivl_14", 0 0, L_0x190eec0;  1 drivers
v0x1909550_0 .net *"_ivl_16", 0 0, L_0x190ef80;  1 drivers
v0x1909680_0 .net *"_ivl_18", 0 0, L_0x190f090;  1 drivers
v0x1909760_0 .net *"_ivl_2", 0 0, L_0x190e5c0;  1 drivers
v0x1909840_0 .net *"_ivl_20", 0 0, L_0x190f200;  1 drivers
v0x1909920_0 .net *"_ivl_22", 0 0, L_0x190f270;  1 drivers
v0x1909a90_0 .net *"_ivl_24", 0 0, L_0x190f350;  1 drivers
v0x1909b70_0 .net *"_ivl_28", 0 0, L_0x190f2e0;  1 drivers
v0x1909c50_0 .net *"_ivl_30", 0 0, L_0x190f5f0;  1 drivers
v0x1909d30_0 .net *"_ivl_32", 0 0, L_0x190f6f0;  1 drivers
v0x1909e10_0 .net *"_ivl_34", 0 0, L_0x190f800;  1 drivers
v0x1909ef0_0 .net *"_ivl_36", 0 0, L_0x190f910;  1 drivers
v0x1909fd0_0 .net *"_ivl_38", 0 0, L_0x190fa20;  1 drivers
v0x190a0b0_0 .net *"_ivl_4", 0 0, L_0x190e760;  1 drivers
v0x190a2a0_0 .net *"_ivl_40", 0 0, L_0x190fb40;  1 drivers
v0x190a380_0 .net *"_ivl_42", 0 0, L_0x190fc00;  1 drivers
v0x190a460_0 .net *"_ivl_44", 0 0, L_0x190fd30;  1 drivers
v0x190a540_0 .net *"_ivl_46", 0 0, L_0x190fe40;  1 drivers
v0x190a620_0 .net *"_ivl_48", 0 0, L_0x190ffd0;  1 drivers
v0x190a700_0 .net *"_ivl_50", 0 0, L_0x19100e0;  1 drivers
v0x190a7e0_0 .net *"_ivl_52", 0 0, L_0x1910230;  1 drivers
v0x190a8c0_0 .net *"_ivl_54", 0 0, L_0x19102f0;  1 drivers
v0x190a9a0_0 .net *"_ivl_56", 0 0, L_0x19104a0;  1 drivers
v0x190aa80_0 .net *"_ivl_58", 0 0, L_0x1910560;  1 drivers
v0x190ab60_0 .net *"_ivl_6", 0 0, L_0x190e870;  1 drivers
v0x190ac40_0 .net *"_ivl_60", 0 0, L_0x1910770;  1 drivers
v0x190ad20_0 .net *"_ivl_62", 0 0, L_0x19107e0;  1 drivers
v0x190ae00_0 .net *"_ivl_64", 0 0, L_0x1910960;  1 drivers
v0x190aee0_0 .net *"_ivl_66", 0 0, L_0x1910a70;  1 drivers
v0x190afc0_0 .net *"_ivl_68", 0 0, L_0x1910c50;  1 drivers
v0x190b2b0_0 .net *"_ivl_70", 0 0, L_0x1910cc0;  1 drivers
v0x190b390_0 .net *"_ivl_72", 0 0, L_0x1910f00;  1 drivers
v0x190b470_0 .net *"_ivl_74", 0 0, L_0x1911010;  1 drivers
v0x190b550_0 .net *"_ivl_76", 0 0, L_0x1910dd0;  1 drivers
v0x190b630_0 .net *"_ivl_78", 0 0, L_0x1910e90;  1 drivers
v0x190b710_0 .net *"_ivl_8", 0 0, L_0x190ea70;  1 drivers
v0x190b7f0_0 .net *"_ivl_80", 0 0, L_0x1911360;  1 drivers
v0x190b8d0_0 .net *"_ivl_82", 0 0, L_0x1911420;  1 drivers
v0x190b9b0_0 .net *"_ivl_84", 0 0, L_0x1911690;  1 drivers
v0x190ba90_0 .net *"_ivl_86", 0 0, L_0x1911910;  1 drivers
v0x190bb70_0 .net *"_ivl_88", 0 0, L_0x1911d00;  1 drivers
v0x190bc50_0 .net *"_ivl_90", 0 0, L_0x1911e10;  1 drivers
v0x190bd30_0 .net "a", 0 0, v0x1908830_0;  alias, 1 drivers
v0x190bdd0_0 .net "b", 0 0, v0x19088d0_0;  alias, 1 drivers
v0x190bec0_0 .net "c", 0 0, v0x1908970_0;  alias, 1 drivers
v0x190bfb0_0 .net "d", 0 0, v0x1908ab0_0;  alias, 1 drivers
v0x190c0a0_0 .net "out_pos", 0 0, L_0x1912260;  alias, 1 drivers
v0x190c160_0 .net "out_sop", 0 0, L_0x190f410;  alias, 1 drivers
S_0x190c2e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18be500;
 .timescale -12 -12;
E_0x18a59f0 .event anyedge, v0x190d0d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x190d0d0_0;
    %nor/r;
    %assign/vec4 v0x190d0d0_0, 0;
    %wait E_0x18a59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1907d00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1908ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1908c40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1907d00;
T_4 ;
    %wait E_0x18bcce0;
    %load/vec4 v0x1908ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1908ba0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1907d00;
T_5 ;
    %wait E_0x18bcb80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %wait E_0x18bcb80;
    %load/vec4 v0x1908ba0_0;
    %store/vec4 v0x1908c40_0, 0, 1;
    %fork t_1, S_0x1908030;
    %jmp t_0;
    .scope S_0x1908030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1908270_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1908270_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18bcb80;
    %load/vec4 v0x1908270_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1908270_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1908270_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1907d00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18bcce0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1908ab0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1908970_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19088d0_0, 0;
    %assign/vec4 v0x1908830_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1908ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1908c40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18be500;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x190cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x190d0d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18be500;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x190cc70_0;
    %inv;
    %store/vec4 v0x190cc70_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18be500;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1908a10_0, v0x190d240_0, v0x190ca90_0, v0x190cb30_0, v0x190cbd0_0, v0x190cd10_0, v0x190cf90_0, v0x190cef0_0, v0x190ce50_0, v0x190cdb0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18be500;
T_9 ;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x190d030_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18be500;
T_10 ;
    %wait E_0x18bcce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x190d030_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
    %load/vec4 v0x190d170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x190d030_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x190cf90_0;
    %load/vec4 v0x190cf90_0;
    %load/vec4 v0x190cef0_0;
    %xor;
    %load/vec4 v0x190cf90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x190ce50_0;
    %load/vec4 v0x190ce50_0;
    %load/vec4 v0x190cdb0_0;
    %xor;
    %load/vec4 v0x190ce50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x190d030_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x190d030_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
