INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/ReLu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/input_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/neural_network.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/neuron_inputlayer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/softmax.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax
INFO: [VRFC 10-311] analyzing module argmax
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/IIT Madras/ns_snn_ann/src/test/tb_neuralnetwork.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_neuralnetwork
