TimeQuest Timing Analyzer report for NeuralNetworks
Sun Jun 05 12:03:55 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 900mV 100C Model Fmax Summary
  6. Slow 900mV 100C Model Setup Summary
  7. Slow 900mV 100C Model Hold Summary
  8. Slow 900mV 100C Model Recovery Summary
  9. Slow 900mV 100C Model Removal Summary
 10. Slow 900mV 100C Model Minimum Pulse Width Summary
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 900mV 100C Model Metastability Report
 16. Slow 900mV -40C Model Fmax Summary
 17. Slow 900mV -40C Model Setup Summary
 18. Slow 900mV -40C Model Hold Summary
 19. Slow 900mV -40C Model Recovery Summary
 20. Slow 900mV -40C Model Removal Summary
 21. Slow 900mV -40C Model Minimum Pulse Width Summary
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 900mV -40C Model Metastability Report
 27. Fast 900mV -40C Model Setup Summary
 28. Fast 900mV -40C Model Hold Summary
 29. Fast 900mV -40C Model Recovery Summary
 30. Fast 900mV -40C Model Removal Summary
 31. Fast 900mV -40C Model Minimum Pulse Width Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Fast 900mV -40C Model Metastability Report
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Board Trace Model Assignments
 43. Input Transition Times
 44. Slow Corner Signal Integrity Metrics
 45. Fast Corner Signal Integrity Metrics
 46. Setup Transfers
 47. Hold Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths
 51. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; NeuralNetworks                                                 ;
; Device Family      ; Stratix III                                                    ;
; Device Name        ; EP3SE50F780I4L                                                 ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 53.5 MHz ; 53.5 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 900mV 100C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -17.692 ; -21425.206        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.448 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 900mV 100C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 900mV 100C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -1.666 ; -5034.723                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 9.657 ; 9.043 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -2.274 ; -1.867 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 8.050 ; 7.884 ; Rise       ; clk             ;
; ya2       ; clk        ; 9.166 ; 9.063 ; Rise       ; clk             ;
; ya3       ; clk        ; 8.790 ; 8.625 ; Rise       ; clk             ;
; ya4       ; clk        ; 7.911 ; 7.831 ; Rise       ; clk             ;
; ya5       ; clk        ; 7.967 ; 7.875 ; Rise       ; clk             ;
; ya6       ; clk        ; 8.286 ; 8.196 ; Rise       ; clk             ;
; ya7       ; clk        ; 8.263 ; 8.028 ; Rise       ; clk             ;
; ya8       ; clk        ; 8.179 ; 7.923 ; Rise       ; clk             ;
; ya9       ; clk        ; 8.393 ; 8.172 ; Rise       ; clk             ;
; ya10      ; clk        ; 8.727 ; 8.530 ; Rise       ; clk             ;
; ya11      ; clk        ; 8.246 ; 8.183 ; Rise       ; clk             ;
; ya12      ; clk        ; 7.640 ; 7.429 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 7.681 ; 7.522 ; Rise       ; clk             ;
; ya2       ; clk        ; 8.740 ; 8.641 ; Rise       ; clk             ;
; ya3       ; clk        ; 8.380 ; 8.222 ; Rise       ; clk             ;
; ya4       ; clk        ; 7.547 ; 7.470 ; Rise       ; clk             ;
; ya5       ; clk        ; 7.600 ; 7.511 ; Rise       ; clk             ;
; ya6       ; clk        ; 7.900 ; 7.813 ; Rise       ; clk             ;
; ya7       ; clk        ; 7.881 ; 7.657 ; Rise       ; clk             ;
; ya8       ; clk        ; 7.778 ; 7.534 ; Rise       ; clk             ;
; ya9       ; clk        ; 7.980 ; 7.768 ; Rise       ; clk             ;
; ya10      ; clk        ; 8.321 ; 8.132 ; Rise       ; clk             ;
; ya11      ; clk        ; 7.840 ; 7.779 ; Rise       ; clk             ;
; ya12      ; clk        ; 7.265 ; 7.062 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 900mV 100C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 900mV -40C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 52.1 MHz ; 52.1 MHz        ; clk        ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 900mV -40C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -18.194 ; -21643.777        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.427 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 900mV -40C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 900mV -40C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 900mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -1.666 ; -5040.648                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 9.741 ; 8.859 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -2.237 ; -1.841 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 8.028 ; 7.805 ; Rise       ; clk             ;
; ya2       ; clk        ; 9.221 ; 9.030 ; Rise       ; clk             ;
; ya3       ; clk        ; 8.813 ; 8.579 ; Rise       ; clk             ;
; ya4       ; clk        ; 7.881 ; 7.720 ; Rise       ; clk             ;
; ya5       ; clk        ; 7.946 ; 7.763 ; Rise       ; clk             ;
; ya6       ; clk        ; 8.304 ; 8.145 ; Rise       ; clk             ;
; ya7       ; clk        ; 8.224 ; 7.934 ; Rise       ; clk             ;
; ya8       ; clk        ; 8.193 ; 7.849 ; Rise       ; clk             ;
; ya9       ; clk        ; 8.378 ; 8.062 ; Rise       ; clk             ;
; ya10      ; clk        ; 8.743 ; 8.473 ; Rise       ; clk             ;
; ya11      ; clk        ; 8.222 ; 8.071 ; Rise       ; clk             ;
; ya12      ; clk        ; 7.612 ; 7.390 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 7.676 ; 7.461 ; Rise       ; clk             ;
; ya2       ; clk        ; 8.808 ; 8.624 ; Rise       ; clk             ;
; ya3       ; clk        ; 8.418 ; 8.193 ; Rise       ; clk             ;
; ya4       ; clk        ; 7.535 ; 7.381 ; Rise       ; clk             ;
; ya5       ; clk        ; 7.596 ; 7.420 ; Rise       ; clk             ;
; ya6       ; clk        ; 7.933 ; 7.780 ; Rise       ; clk             ;
; ya7       ; clk        ; 7.860 ; 7.582 ; Rise       ; clk             ;
; ya8       ; clk        ; 7.807 ; 7.478 ; Rise       ; clk             ;
; ya9       ; clk        ; 7.980 ; 7.677 ; Rise       ; clk             ;
; ya10      ; clk        ; 8.352 ; 8.092 ; Rise       ; clk             ;
; ya11      ; clk        ; 7.834 ; 7.688 ; Rise       ; clk             ;
; ya12      ; clk        ; 7.254 ; 7.040 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 900mV -40C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV -40C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -7.888 ; -10246.092         ;
+-------+--------+--------------------+


+------------------------------------+
; Fast 900mV -40C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.183 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Fast 900mV -40C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 900mV -40C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 900mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -0.350 ; -1335.835                        ;
+-------+--------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 5.604 ; 5.897 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.172 ; -1.138 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 4.339 ; 4.304 ; Rise       ; clk             ;
; ya2       ; clk        ; 5.195 ; 5.311 ; Rise       ; clk             ;
; ya3       ; clk        ; 4.875 ; 4.945 ; Rise       ; clk             ;
; ya4       ; clk        ; 4.245 ; 4.254 ; Rise       ; clk             ;
; ya5       ; clk        ; 4.283 ; 4.286 ; Rise       ; clk             ;
; ya6       ; clk        ; 4.572 ; 4.624 ; Rise       ; clk             ;
; ya7       ; clk        ; 4.468 ; 4.454 ; Rise       ; clk             ;
; ya8       ; clk        ; 4.380 ; 4.323 ; Rise       ; clk             ;
; ya9       ; clk        ; 4.518 ; 4.487 ; Rise       ; clk             ;
; ya10      ; clk        ; 4.846 ; 4.878 ; Rise       ; clk             ;
; ya11      ; clk        ; 4.453 ; 4.482 ; Rise       ; clk             ;
; ya12      ; clk        ; 4.105 ; 4.045 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 4.141 ; 4.106 ; Rise       ; clk             ;
; ya2       ; clk        ; 4.960 ; 5.068 ; Rise       ; clk             ;
; ya3       ; clk        ; 4.653 ; 4.717 ; Rise       ; clk             ;
; ya4       ; clk        ; 4.053 ; 4.059 ; Rise       ; clk             ;
; ya5       ; clk        ; 4.089 ; 4.090 ; Rise       ; clk             ;
; ya6       ; clk        ; 4.363 ; 4.410 ; Rise       ; clk             ;
; ya7       ; clk        ; 4.265 ; 4.251 ; Rise       ; clk             ;
; ya8       ; clk        ; 4.168 ; 4.112 ; Rise       ; clk             ;
; ya9       ; clk        ; 4.300 ; 4.269 ; Rise       ; clk             ;
; ya10      ; clk        ; 4.625 ; 4.655 ; Rise       ; clk             ;
; ya11      ; clk        ; 4.237 ; 4.263 ; Rise       ; clk             ;
; ya12      ; clk        ; 3.907 ; 3.849 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Fast 900mV -40C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -18.194    ; 0.183 ; N/A      ; N/A     ; -1.666              ;
;  clk             ; -18.194    ; 0.183 ; N/A      ; N/A     ; -1.666              ;
; Design-wide TNS  ; -21643.777 ; 0.0   ; 0.0      ; 0.0     ; -5040.648           ;
;  clk             ; -21643.777 ; 0.000 ; N/A      ; N/A     ; -5040.648           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; rst       ; clk        ; 9.741 ; 9.043 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; rst       ; clk        ; -1.172 ; -1.138 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 8.050 ; 7.884 ; Rise       ; clk             ;
; ya2       ; clk        ; 9.221 ; 9.063 ; Rise       ; clk             ;
; ya3       ; clk        ; 8.813 ; 8.625 ; Rise       ; clk             ;
; ya4       ; clk        ; 7.911 ; 7.831 ; Rise       ; clk             ;
; ya5       ; clk        ; 7.967 ; 7.875 ; Rise       ; clk             ;
; ya6       ; clk        ; 8.304 ; 8.196 ; Rise       ; clk             ;
; ya7       ; clk        ; 8.263 ; 8.028 ; Rise       ; clk             ;
; ya8       ; clk        ; 8.193 ; 7.923 ; Rise       ; clk             ;
; ya9       ; clk        ; 8.393 ; 8.172 ; Rise       ; clk             ;
; ya10      ; clk        ; 8.743 ; 8.530 ; Rise       ; clk             ;
; ya11      ; clk        ; 8.246 ; 8.183 ; Rise       ; clk             ;
; ya12      ; clk        ; 7.640 ; 7.429 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ya1       ; clk        ; 4.141 ; 4.106 ; Rise       ; clk             ;
; ya2       ; clk        ; 4.960 ; 5.068 ; Rise       ; clk             ;
; ya3       ; clk        ; 4.653 ; 4.717 ; Rise       ; clk             ;
; ya4       ; clk        ; 4.053 ; 4.059 ; Rise       ; clk             ;
; ya5       ; clk        ; 4.089 ; 4.090 ; Rise       ; clk             ;
; ya6       ; clk        ; 4.363 ; 4.410 ; Rise       ; clk             ;
; ya7       ; clk        ; 4.265 ; 4.251 ; Rise       ; clk             ;
; ya8       ; clk        ; 4.168 ; 4.112 ; Rise       ; clk             ;
; ya9       ; clk        ; 4.300 ; 4.269 ; Rise       ; clk             ;
; ya10      ; clk        ; 4.625 ; 4.655 ; Rise       ; clk             ;
; ya11      ; clk        ; 4.237 ; 4.263 ; Rise       ; clk             ;
; ya12      ; clk        ; 3.907 ; 3.849 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                           ;
+------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ya1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya3  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya4  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya5  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya6  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya7  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya8  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya9  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya10 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya11 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ya12 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ya1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.00256 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-010 s                 ; 6.39e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.00256 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-010 s                ; 6.39e-010 s                ; Yes                       ; Yes                       ;
; ya2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya4  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.00256 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-010 s                 ; 6.39e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.00256 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-010 s                ; 6.39e-010 s                ; Yes                       ; Yes                       ;
; ya5  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya6  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya7  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya8  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.00256 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-010 s                 ; 6.39e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.00256 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-010 s                ; 6.39e-010 s                ; Yes                       ; Yes                       ;
; ya9  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.0019 V           ; 0.072 V                              ; 0.045 V                              ; 5.45e-010 s                 ; 5.02e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.0019 V          ; 0.072 V                             ; 0.045 V                             ; 5.45e-010 s                ; 5.02e-010 s                ; Yes                       ; Yes                       ;
; ya10 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.98e-006 V                  ; 2.38 V              ; -0.00176 V          ; 0.075 V                              ; 0.043 V                              ; 5.48e-010 s                 ; 5.01e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.98e-006 V                 ; 2.38 V             ; -0.00176 V         ; 0.075 V                             ; 0.043 V                             ; 5.48e-010 s                ; 5.01e-010 s                ; Yes                       ; Yes                       ;
; ya11 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.00256 V          ; 0.161 V                              ; 0.029 V                              ; 7.05e-010 s                 ; 6.39e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.00256 V         ; 0.161 V                             ; 0.029 V                             ; 7.05e-010 s                ; 6.39e-010 s                ; Yes                       ; Yes                       ;
; ya12 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.37 V                       ; 1.05e-006 V                  ; 2.38 V              ; -0.0019 V           ; 0.072 V                              ; 0.045 V                              ; 5.45e-010 s                 ; 5.02e-010 s                 ; Yes                        ; Yes                        ; 2.37 V                      ; 1.05e-006 V                 ; 2.38 V             ; -0.0019 V          ; 0.072 V                             ; 0.045 V                             ; 5.45e-010 s                ; 5.02e-010 s                ; Yes                       ; Yes                       ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ya1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-007 V                  ; 2.67 V              ; -0.0361 V           ; 0.219 V                              ; 0.143 V                              ; 3.76e-010 s                 ; 3.58e-010 s                 ; No                         ; No                         ; 2.62 V                      ; 1.04e-007 V                 ; 2.67 V             ; -0.0361 V          ; 0.219 V                             ; 0.143 V                             ; 3.76e-010 s                ; 3.58e-010 s                ; No                        ; No                        ;
; ya2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya3  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya4  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-007 V                  ; 2.67 V              ; -0.0361 V           ; 0.219 V                              ; 0.143 V                              ; 3.76e-010 s                 ; 3.58e-010 s                 ; No                         ; No                         ; 2.62 V                      ; 1.04e-007 V                 ; 2.67 V             ; -0.0361 V          ; 0.219 V                             ; 0.143 V                             ; 3.76e-010 s                ; 3.58e-010 s                ; No                        ; No                        ;
; ya5  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya6  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya7  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya8  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-007 V                  ; 2.67 V              ; -0.0361 V           ; 0.219 V                              ; 0.143 V                              ; 3.76e-010 s                 ; 3.58e-010 s                 ; No                         ; No                         ; 2.62 V                      ; 1.04e-007 V                 ; 2.67 V             ; -0.0361 V          ; 0.219 V                             ; 0.143 V                             ; 3.76e-010 s                ; 3.58e-010 s                ; No                        ; No                        ;
; ya9  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.03e-007 V                  ; 2.65 V              ; -0.0297 V           ; 0.258 V                              ; 0.194 V                              ; 2.63e-010 s                 ; 2.51e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.03e-007 V                 ; 2.65 V             ; -0.0297 V          ; 0.258 V                             ; 0.194 V                             ; 2.63e-010 s                ; 2.51e-010 s                ; No                        ; Yes                       ;
; ya10 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.63e-007 V                  ; 2.65 V              ; -0.0283 V           ; 0.256 V                              ; 0.187 V                              ; 2.62e-010 s                 ; 2.5e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.63e-007 V                 ; 2.65 V             ; -0.0283 V          ; 0.256 V                             ; 0.187 V                             ; 2.62e-010 s                ; 2.5e-010 s                 ; No                        ; Yes                       ;
; ya11 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.04e-007 V                  ; 2.67 V              ; -0.0361 V           ; 0.219 V                              ; 0.143 V                              ; 3.76e-010 s                 ; 3.58e-010 s                 ; No                         ; No                         ; 2.62 V                      ; 1.04e-007 V                 ; 2.67 V             ; -0.0361 V          ; 0.219 V                             ; 0.143 V                             ; 3.76e-010 s                ; 3.58e-010 s                ; No                        ; No                        ;
; ya12 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.03e-007 V                  ; 2.65 V              ; -0.0297 V           ; 0.258 V                              ; 0.194 V                              ; 2.63e-010 s                 ; 2.51e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 1.03e-007 V                 ; 2.65 V             ; -0.0297 V          ; 0.258 V                             ; 0.194 V                             ; 2.63e-010 s                ; 2.51e-010 s                ; No                        ; Yes                       ;
+------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2221  ; 2221 ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 05 12:03:27 2011
Info: Command: quartus_sta NeuralNetworks -c NeuralNetworks
Info: qsta_default_script.tcl version: #1
Info: Core supply voltage is 0.9V
Info: Low junction temperature is -40 degrees C
Info: High junction temperature is 100 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'NeuralNetworks.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Info: Analyzing Slow 900mV 100C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -17.692
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -17.692    -21425.206 clk 
Info: Worst-case hold slack is 0.448
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.448         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.666
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.666     -5034.723 clk 
Info: Analyzing Slow 900mV -40C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -18.194
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:   -18.194    -21643.777 clk 
Info: Worst-case hold slack is 0.427
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.427         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -1.666
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.666     -5040.648 clk 
Info: Analyzing Fast 900mV -40C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -hold 0.020
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.888
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.888    -10246.092 clk 
Info: Worst-case hold slack is 0.183
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.183         0.000 clk 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -0.350
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.350     -1335.835 clk 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 288 megabytes
    Info: Processing ended: Sun Jun 05 12:03:55 2011
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:24


