// Seed: 3095694286
module module_0;
  id_1 :
  assert property (@(1 or negedge (1)) id_1)
  else;
  reg id_3;
  always begin : LABEL_0
    id_3 <= 1 - 1;
    id_1 <= 1;
    id_2 <= id_2;
    assert (1);
  end
  string id_5 = "";
  id_6(
      .id_0(id_3), .id_1(!1), .id_2(id_1), .id_3(1'b0)
  );
endmodule
module module_1;
  always_ff begin : LABEL_0
    `define pp_1 0
  end
  module_0 modCall_1 ();
  assign modCall_1.id_5 = "";
  wire id_2;
endmodule
