INFO-FLOW: Workspace /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1 opened at Wed Sep 06 16:46:37 -03 2023
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 0.74 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.85 sec.
Execute     create_clock -period 11 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 11 -name default 
Execute       ap_set_clock -name default -period 11 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
Execute     csim_design -argv 11 
INFO: [HLS 200-1510] Running: csim_design -argv 11 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 5.85 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 20.64 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.13 seconds. CPU system time: 0.86 seconds. Elapsed time: 20.64 seconds; current allocated memory: 0.141 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 190.324 MB.
Execute         set_directive_top RK4_LBE -name=RK4_LBE 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'codes/topfunc.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling codes/topfunc.cpp as C++
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang codes/topfunc.cpp -foptimization-record-file=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.cpp.clang.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/clang.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/.systemc_flag -fix-errors /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.46 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/all.directive.json -fix-errors /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.26 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.05 seconds. CPU system time: 1.15 seconds. Elapsed time: 24.26 seconds; current allocated memory: 196.578 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/topfunc.g.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.65 sec.
Execute         run_link_or_opt -opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=RK4_LBE -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=RK4_LBE -reflow-float-conversion -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.78 sec.
Execute         run_link_or_opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.15 sec.
Execute         run_link_or_opt -opt -out /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=RK4_LBE 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.16 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=RK4_LBE -mllvm -hls-db-dir -mllvm /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=11 -x ir /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e 2> /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,652 Compile/Link /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,652 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 477 Unroll/Inline /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 477 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 353 Performance/Pipeline /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 353 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 364 Optimizations /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 364 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'RK4_LBE(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, unsigned int)' (codes/topfunc.cpp:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.4 seconds. Elapsed time: 7.99 seconds; current allocated memory: 197.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 197.020 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top RK4_LBE -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.0.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 198.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.1.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 199.734 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.g.1.bc to /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.1.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (codes/topfunc.cpp:29:14) to (codes/topfunc.cpp:74:18) in function 'RK4_LBE'... converting 25 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 223.824 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.2.bc -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 224.074 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.15 sec.
Command       elaborate done; 32.4 sec.
Execute       ap_eval exec zip -j /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'RK4_LBE' ...
Execute         ap_set_top_model RK4_LBE 
Execute         get_model_list RK4_LBE -filter all-wo-channel -topdown 
Execute         preproc_iomode -model RK4_LBE 
Execute         get_model_list RK4_LBE -filter all-wo-channel 
INFO-FLOW: Model list for configure: RK4_LBE
INFO-FLOW: Configuring Module : RK4_LBE ...
Execute         set_default_model RK4_LBE 
Execute         apply_spec_resource_limit RK4_LBE 
INFO-FLOW: Model list for preprocess: RK4_LBE
INFO-FLOW: Preprocessing Module: RK4_LBE ...
Execute         set_default_model RK4_LBE 
Execute         cdfg_preprocess -model RK4_LBE 
Execute         rtl_gen_preprocess RK4_LBE 
INFO-FLOW: Model list for synthesis: RK4_LBE
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RK4_LBE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RK4_LBE 
Execute         schedule -model RK4_LBE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.76 seconds; current allocated memory: 224.074 MB.
Execute         syn_report -verbosereport -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.verbose.sched.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.97 sec.
Execute         db_write -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.sched.adb -f 
INFO-FLOW: Finish scheduling RK4_LBE.
Execute         set_default_model RK4_LBE 
Execute         bind -model RK4_LBE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.59 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 224.074 MB.
Execute         syn_report -verbosereport -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.verbose.bind.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.bind.adb -f 
INFO-FLOW: Finish binding RK4_LBE.
Execute         get_model_list RK4_LBE -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess RK4_LBE 
INFO-FLOW: Model list for RTL generation: RK4_LBE
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RK4_LBE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RK4_LBE -top_prefix  -sub_prefix RK4_LBE_ -mg_file /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/output_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'RK4_LBE/media' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'RK4_LBE' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'media' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_9_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RK4_LBE'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 225.430 MB.
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute         gen_rtl RK4_LBE -istop -style xilinx -f -lang vhdl -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/vhdl/RK4_LBE 
Execute         gen_rtl RK4_LBE -istop -style xilinx -f -lang vlog -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/verilog/RK4_LBE 
Execute         syn_report -csynth -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/RK4_LBE_csynth.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -rtlxml -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/RK4_LBE_csynth.xml 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -verbosereport -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.verbose.rpt 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command         syn_report done; 0.28 sec.
Execute         db_write -model RK4_LBE -f -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.adb 
Execute         db_write -model RK4_LBE -bindview -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RK4_LBE -p /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE 
Execute         export_constraint_db -f -tool general -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.constraint.tcl 
Execute         syn_report -designview -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.design.xml 
Execute         syn_report -csynthDesign -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth.rpt -MHOut /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xczu7ev-ffvc1156-2-e 
Execute             ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute             ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute         syn_report -wcfg -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model RK4_LBE -o /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.protoinst 
Execute         sc_get_clocks RK4_LBE 
Execute         sc_get_portdomain RK4_LBE 
INFO-FLOW: Model list for RTL component generation: RK4_LBE
INFO-FLOW: Handling components in module [RK4_LBE] ... 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.tcl 
INFO-FLOW: Found component RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1.
INFO-FLOW: Append model RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: Found component RK4_LBE_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model RK4_LBE_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component RK4_LBE_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model RK4_LBE_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1.
INFO-FLOW: Append model RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1
INFO-FLOW: Found component RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component RK4_LBE_CTRL_s_axi.
INFO-FLOW: Append model RK4_LBE_CTRL_s_axi
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Found component RK4_LBE_regslice_both.
INFO-FLOW: Append model RK4_LBE_regslice_both
INFO-FLOW: Append model RK4_LBE
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1 RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1 RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1 RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1 RK4_LBE_fptrunc_64ns_32_2_no_dsp_1 RK4_LBE_fpext_32ns_64_2_no_dsp_1 RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1 RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1 RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1 RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1 RK4_LBE_CTRL_s_axi RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE_regslice_both RK4_LBE
INFO-FLOW: Generating /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1
INFO-FLOW: To file: write model RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model RK4_LBE_CTRL_s_axi
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE_regslice_both
INFO-FLOW: To file: write model RK4_LBE
INFO-FLOW: Generating /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=11.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/vhdl' dstVlogDir='/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/vlog' tclDir='/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db' modelList='RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1
RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1
RK4_LBE_fptrunc_64ns_32_2_no_dsp_1
RK4_LBE_fpext_32ns_64_2_no_dsp_1
RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1
RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1
RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1
RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1
RK4_LBE_CTRL_s_axi
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE
' expOnly='0'
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.tcl 
Execute           source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 235.531 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='RK4_LBE_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1
RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1
RK4_LBE_fptrunc_64ns_32_2_no_dsp_1
RK4_LBE_fpext_32ns_64_2_no_dsp_1
RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1
RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1
RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1
RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1
RK4_LBE_CTRL_s_axi
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.constraint.tcl 
Execute         sc_get_clocks RK4_LBE 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute         source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE RK4_LBE LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST RK4_LBE MODULE2INSTS {RK4_LBE RK4_LBE} INST2MODULE {RK4_LBE RK4_LBE} INSTDATA {RK4_LBE {DEPTH 1 CHILDREN {}}} MODULEDATA {RK4_LBE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_664_p2 SOURCE codes/topfunc.cpp:74 VARIABLE i_2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:76 VARIABLE sub LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:76 VARIABLE dc LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 8 OPTYPE flog PRAGMA {} RTLNAME flog_32ns_32ns_32_9_full_dsp_1_U25 SOURCE codes/topfunc.cpp:77 VARIABLE xeq LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 DISPNAME {bind_op flog}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:109 VARIABLE mul LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:109 VARIABLE id LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:112 VARIABLE id_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:115 VARIABLE id_2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:118 VARIABLE sub1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:118 VARIABLE div LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:118 VARIABLE sub2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:118 VARIABLE K1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:119 VARIABLE sub3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:119 VARIABLE div1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:119 VARIABLE add LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:119 VARIABLE L1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:120 VARIABLE M1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:122 VARIABLE mul5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:122 VARIABLE add1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:123 VARIABLE mul6 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:123 VARIABLE add2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:124 VARIABLE mul7 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:124 VARIABLE add3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:127 VARIABLE mul8 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:127 VARIABLE id_5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:130 VARIABLE id_6 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:133 VARIABLE id_7 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:136 VARIABLE sub4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:136 VARIABLE div2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:136 VARIABLE sub5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:136 VARIABLE K2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:137 VARIABLE sub6 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:137 VARIABLE div3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:137 VARIABLE add6 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:137 VARIABLE L2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:138 VARIABLE M2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:141 VARIABLE mul1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:141 VARIABLE add7 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:142 VARIABLE mul2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:142 VARIABLE add8 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:143 VARIABLE mul3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:143 VARIABLE add9 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:146 VARIABLE mul4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:146 VARIABLE id_10 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:149 VARIABLE id_11 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:152 VARIABLE id_12 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:154 VARIABLE sub7 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:154 VARIABLE div4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:154 VARIABLE sub8 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:154 VARIABLE K3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:155 VARIABLE sub9 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:155 VARIABLE div5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:155 VARIABLE add4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:155 VARIABLE L3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:156 VARIABLE M3 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:158 VARIABLE mul9 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:158 VARIABLE xd_2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:159 VARIABLE mul10 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:159 VARIABLE yd_2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:160 VARIABLE mul11 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:160 VARIABLE zd_2 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:163 VARIABLE mul12 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:163 VARIABLE id_15 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:166 VARIABLE id_16 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:169 VARIABLE id_17 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:172 VARIABLE sub10 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:172 VARIABLE div6 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:172 VARIABLE sub11 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U6 SOURCE codes/topfunc.cpp:172 VARIABLE K4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:173 VARIABLE sub12 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:173 VARIABLE div7 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:173 VARIABLE add5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:173 VARIABLE L4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:174 VARIABLE M4 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE codes/topfunc.cpp:176 VARIABLE mul13 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:176 VARIABLE add10 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:176 VARIABLE mul14 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:176 VARIABLE add11 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:176 VARIABLE add12 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:176 VARIABLE mul15 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:176 VARIABLE add13 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE codes/topfunc.cpp:177 VARIABLE mul16 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:177 VARIABLE add14 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:177 VARIABLE mul17 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:177 VARIABLE add15 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:177 VARIABLE add16 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:177 VARIABLE mul18 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:177 VARIABLE add17 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:178 VARIABLE mul19 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:178 VARIABLE add18 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:178 VARIABLE mul20 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:178 VARIABLE add19 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:178 VARIABLE add20 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE codes/topfunc.cpp:178 VARIABLE mul21 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U26 SOURCE codes/topfunc.cpp:178 VARIABLE add21 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:204 VARIABLE mul22 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:204 VARIABLE id_20 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:207 VARIABLE id_21 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:210 VARIABLE id_22 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:214 VARIABLE div8 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:214 VARIABLE div9 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U5 SOURCE codes/topfunc.cpp:214 VARIABLE sub13 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:214 VARIABLE sub14 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:214 VARIABLE K1_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:215 VARIABLE sub15 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U12 SOURCE codes/topfunc.cpp:215 VARIABLE div10 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:215 VARIABLE add22 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:215 VARIABLE L1_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:216 VARIABLE M1_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE codes/topfunc.cpp:219 VARIABLE mul23 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:219 VARIABLE add23 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE codes/topfunc.cpp:220 VARIABLE mul24 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:220 VARIABLE add24 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:221 VARIABLE mul25 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:221 VARIABLE add25 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:225 VARIABLE mul26 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:225 VARIABLE id_25 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:228 VARIABLE id_26 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:231 VARIABLE id_27 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:234 VARIABLE div11 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:234 VARIABLE div12 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U5 SOURCE codes/topfunc.cpp:234 VARIABLE sub16 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:234 VARIABLE sub17 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:234 VARIABLE K2_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:235 VARIABLE sub18 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U12 SOURCE codes/topfunc.cpp:235 VARIABLE div13 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:235 VARIABLE add26 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:235 VARIABLE L2_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:236 VARIABLE M2_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U38 SOURCE codes/topfunc.cpp:238 VARIABLE mul27 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U30 SOURCE codes/topfunc.cpp:238 VARIABLE add27 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U39 SOURCE codes/topfunc.cpp:239 VARIABLE mul28 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U31 SOURCE codes/topfunc.cpp:239 VARIABLE add28 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE codes/topfunc.cpp:240 VARIABLE mul29 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:240 VARIABLE add29 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:243 VARIABLE mul30 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:243 VARIABLE id_30 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:246 VARIABLE id_31 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:249 VARIABLE id_32 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:251 VARIABLE div14 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:251 VARIABLE div15 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U5 SOURCE codes/topfunc.cpp:251 VARIABLE sub19 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:251 VARIABLE sub20 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:251 VARIABLE K3_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:252 VARIABLE sub21 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U12 SOURCE codes/topfunc.cpp:252 VARIABLE div16 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:252 VARIABLE add30 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:252 VARIABLE L3_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:253 VARIABLE M3_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:256 VARIABLE mul31 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:256 VARIABLE xd_5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:257 VARIABLE mul32 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:257 VARIABLE yd_5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:258 VARIABLE mul33 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U2 SOURCE codes/topfunc.cpp:258 VARIABLE zd_5 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:265 VARIABLE mul34 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:262 VARIABLE id_35 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:265 VARIABLE id_36 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U7 SOURCE codes/topfunc.cpp:268 VARIABLE id_37 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U10 SOURCE codes/topfunc.cpp:271 VARIABLE div17 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U11 SOURCE codes/topfunc.cpp:271 VARIABLE div18 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U1 SOURCE codes/topfunc.cpp:271 VARIABLE sub22 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:271 VARIABLE sub23 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U8 SOURCE codes/topfunc.cpp:271 VARIABLE K4_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U3 SOURCE codes/topfunc.cpp:272 VARIABLE sub24 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 8 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_9_no_dsp_1_U12 SOURCE codes/topfunc.cpp:272 VARIABLE div19 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U4 SOURCE codes/topfunc.cpp:272 VARIABLE add31 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:272 VARIABLE L4_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U9 SOURCE codes/topfunc.cpp:273 VARIABLE M4_1 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U40 SOURCE codes/topfunc.cpp:276 VARIABLE mul35 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U32 SOURCE codes/topfunc.cpp:276 VARIABLE add32 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE codes/topfunc.cpp:276 VARIABLE mul36 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:276 VARIABLE add33 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:276 VARIABLE add34 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U36 SOURCE codes/topfunc.cpp:276 VARIABLE mul37 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U28 SOURCE codes/topfunc.cpp:276 VARIABLE add35 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U41 SOURCE codes/topfunc.cpp:277 VARIABLE mul38 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U33 SOURCE codes/topfunc.cpp:277 VARIABLE add36 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE codes/topfunc.cpp:277 VARIABLE mul39 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:277 VARIABLE add37 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:277 VARIABLE add38 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE codes/topfunc.cpp:277 VARIABLE mul40 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:277 VARIABLE add39 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U37 SOURCE codes/topfunc.cpp:278 VARIABLE mul41 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U29 SOURCE codes/topfunc.cpp:278 VARIABLE add40 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:278 VARIABLE mul42 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:278 VARIABLE add41 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:278 VARIABLE add42 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U35 SOURCE codes/topfunc.cpp:278 VARIABLE mul43 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U27 SOURCE codes/topfunc.cpp:278 VARIABLE add43 LOOP VITIS_LOOP_74_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}}} AREA {DSP 147 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 242.273 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for RK4_LBE.
INFO: [VLOG 209-307] Generating Verilog RTL for RK4_LBE.
Execute         syn_report -model RK4_LBE -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.63 MHz
Command       autosyn done; 6.91 sec.
Command     csynth_design done; 39.41 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 33.61 seconds. CPU system time: 1.66 seconds. Elapsed time: 39.41 seconds; current allocated memory: 52.297 MB.
Execute     export_design -rtl verilog -format ip_catalog -output hw/ip_repo/ 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output hw/ip_repo/ 
Execute       config_export -format=ip_catalog -output=hw/ip_repo/ -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=RK4_LBE xml_exists=0
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to RK4_LBE
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1
RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1
RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1
RK4_LBE_fptrunc_64ns_32_2_no_dsp_1
RK4_LBE_fpext_32ns_64_2_no_dsp_1
RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1
RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1
RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1
RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1
RK4_LBE_CTRL_s_axi
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE_regslice_both
RK4_LBE
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.constraint.tcl 
Execute       sc_get_clocks RK4_LBE 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_flog_32ns_32ns_32_9_full_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fptrunc_64ns_32_2_no_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/misc/RK4_LBE_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to RK4_LBE
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.compgen.dataonly.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=RK4_LBE
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.rtl_wrap.cfg.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.constraint.tcl 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/RK4_LBE.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/arthur/ChuaFinitePrecision/ChuaFinitePrecision/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s hw/ip_repo/export.zip 
INFO: [HLS 200-802] Generated output file hw/ip_repo/export.zip
Command     export_design done; 48.47 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.94 seconds. CPU system time: 1.72 seconds. Elapsed time: 48.47 seconds; current allocated memory: 5.648 MB.
Execute     cleanup_all 
