<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/Generated_Source/PSoC5/UART_LR_Cmd_1.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_feabb2d18a81bafd00d5c0766b0362e3.html">Generated_Source</a></li><li class="navelem"><a class="el" href="dir_c19a56f5bc071619abcc775953a4e230.html">PSoC5</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">UART_LR_Cmd_1.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#if !defined(CY_UART_UART_LR_Cmd_1_H)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define CY_UART_UART_LR_Cmd_1_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="_generated___source_2_p_so_c5_2_cy_lib_8h.html">CyLib.h</a>&quot;</span> <span class="comment">/* For CyEnterCriticalSection() and CyExitCriticalSection() functions */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a42703a83173975220ea3411189379daa">   31</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RX_ENABLED                     (1u)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#afffe8438973718923e6427d5fab66565">   32</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TX_ENABLED                     (0u)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a797cbc8e1d06101dfd79af69431a2c4e">   33</a></span><span class="preprocessor">#define UART_LR_Cmd_1_HD_ENABLED                     (0u)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7684c4c6e50a13a6c9c913bad401d9e0">   34</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RX_INTERRUPT_ENABLED           (0u)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a563cf5001b637b36551fc15fa39be740">   35</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TX_INTERRUPT_ENABLED           (0u)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ade22ba2786c078b0bed4385ff70f3008">   36</a></span><span class="preprocessor">#define UART_LR_Cmd_1_INTERNAL_CLOCK_USED            (0u)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a19260c0c6fd1f35e4d79002963049b08">   37</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED           (0u)</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">   38</a></span><span class="preprocessor">#define UART_LR_Cmd_1_OVER_SAMPLE_COUNT              (8u)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a627b4674c01073ce001aa662bdf97285">   39</a></span><span class="preprocessor">#define UART_LR_Cmd_1_PARITY_TYPE                    (0u)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab8371b849ca3e69334c6fd0b1f5e9375">   40</a></span><span class="preprocessor">#define UART_LR_Cmd_1_PARITY_TYPE_SW                 (0u)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adf0f59b6d0c6fbb62d394de4f71837e4">   41</a></span><span class="preprocessor">#define UART_LR_Cmd_1_BREAK_DETECT                   (0u)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">   42</a></span><span class="preprocessor">#define UART_LR_Cmd_1_BREAK_BITS_TX                  (13u)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa7d64301d87234b723e835eb501b93cf">   43</a></span><span class="preprocessor">#define UART_LR_Cmd_1_BREAK_BITS_RX                  (13u)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af95c46bf1f09f0937936f0e8ed86ccf4">   44</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TXCLKGEN_DP                    (1u)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a5675978784573115326f71642250efe5">   45</a></span><span class="preprocessor">#define UART_LR_Cmd_1_USE23POLLING                   (1u)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#acd62389cdaa1e8cf5338d91dff5082c6">   46</a></span><span class="preprocessor">#define UART_LR_Cmd_1_FLOW_CONTROL                   (0u)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a05324eb6dfb698a58f70620f042a7c65">   47</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CLK_FREQ                       (0u)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">   48</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TX_BUFFER_SIZE                 (4u)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">   49</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RX_BUFFER_SIZE                 (4u)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* Check to see if required defines such as CY_PSOC5LP are available */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">/* They are defined starting with cy_boot v3.0 */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#if !defined (CY_PSOC5LP)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">    #error Component UART_v2_50 requires cy_boot v3.0 or later</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif </span><span class="comment">/* (CY_PSOC5LP) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#if defined(UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">    #define UART_LR_Cmd_1_CONTROL_REG_REMOVED            (0u)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af9599e0261f4ac95394d521e2bedfd5a">   60</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_CONTROL_REG_REMOVED            (1u)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/* Sleep Mode API Support */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html">UART_LR_Cmd_1_backupStruct_</a></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>{</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html#a0d9eac82e0d9647810c46a0da6e36302">enableState</a>;</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">    #if(UART_LR_Cmd_1_CONTROL_REG_REMOVED == 0u)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> cr;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">    #endif </span><span class="comment">/* End UART_LR_Cmd_1_CONTROL_REG_REMOVED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab14346ff18f24d0a8cce69a82348a2f9">   77</a></span>} <a class="code hl_typedef" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab14346ff18f24d0a8cce69a82348a2f9">UART_LR_Cmd_1_BACKUP_STRUCT</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5605da476a9ba1650a6e9bbb3826fe47">UART_LR_Cmd_1_Stop</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab77cbed645ef50f7577c37058fa4c414">UART_LR_Cmd_1_ReadControlRegister</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a70f3a0adc72b4d3c74017459baf67053">UART_LR_Cmd_1_WriteControlRegister</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> control) ;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a985a1b2a7638b8a125a9ddb2c2797d6c">UART_LR_Cmd_1_Init</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae7bbbc9ebbaf7bcd4924d50ad620c70a">UART_LR_Cmd_1_Enable</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a59fef4839013cf9ad17bd7bd43e30b38">UART_LR_Cmd_1_SaveConfig</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7c2005958191467fa49d87b2faa46d91">UART_LR_Cmd_1_RestoreConfig</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aaa33959e25c0faa01670bb6375ed01d2">UART_LR_Cmd_1_Wakeup</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* Only if RX is enabled */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#if( (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">    #if (UART_LR_Cmd_1_RX_INTERRUPT_ENABLED)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">        #define UART_LR_Cmd_1_EnableRxInt()  CyIntEnable (UART_LR_Cmd_1_RX_VECT_NUM)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">        #define UART_LR_Cmd_1_DisableRxInt() CyIntDisable(UART_LR_Cmd_1_RX_VECT_NUM)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        <a class="code hl_define" href="codegentemp_2cytypes_8h.html#af6e3b0c8724c0d352c0da6e17c8e3cdf">CY_ISR_PROTO</a>(UART_LR_Cmd_1_RXISR);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_RX_INTERRUPT_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1c0dc08ef19aa01474cee21f3836fab2">UART_LR_Cmd_1_SetRxAddressMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> addressMode)</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                                                           ;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb414e82c801d9c0dbd84e404839f4c5">UART_LR_Cmd_1_SetRxAddress1</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> address) ;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aafdd6b1d2d87c0a769296113b8cc79d1">UART_LR_Cmd_1_SetRxAddress2</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> address) ;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="keywordtype">void</span>  <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0de1180ceeb41b908260a1fc04312e46">UART_LR_Cmd_1_SetRxInterruptMode</a>(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> intSrc) ;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa71bea492870c3bb2f122fb2d56ef75c">UART_LR_Cmd_1_ReadRxData</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a65ff026754a9a498a33d027642d54720">UART_LR_Cmd_1_ReadRxStatus</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1adb402905324485307f9a7ddc067c21">UART_LR_Cmd_1_GetChar</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae82690ea0737637e3ec0d7c57a49423c">UART_LR_Cmd_1_GetByte</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a3cf4506a9e50d6e6bb248a7aa610a576">UART_LR_Cmd_1_GetRxBufferSize</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                                                            ;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="keywordtype">void</span> <a class="code hl_function" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a56ebaa7e86e42ecc0ea4074a100aa52c">UART_LR_Cmd_1_ClearRxBuffer</a>(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">/* Obsolete functions, defines for backward compatible */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a99515e8744e1e69098cfa715758d9e9a">  120</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_GetRxInterruptSource   UART_LR_Cmd_1_ReadRxStatus</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif </span><span class="comment">/* End (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Only if TX is enabled */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#if(UART_LR_Cmd_1_TX_ENABLED || UART_LR_Cmd_1_HD_ENABLED)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">    #if(UART_LR_Cmd_1_TX_INTERRUPT_ENABLED)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">        #define UART_LR_Cmd_1_EnableTxInt()  CyIntEnable (UART_LR_Cmd_1_TX_VECT_NUM)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">        #define UART_LR_Cmd_1_DisableTxInt() CyIntDisable(UART_LR_Cmd_1_TX_VECT_NUM)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">        #define UART_LR_Cmd_1_SetPendingTxInt() CyIntSetPending(UART_LR_Cmd_1_TX_VECT_NUM)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">        #define UART_LR_Cmd_1_ClearPendingTxInt() CyIntClearPending(UART_LR_Cmd_1_TX_VECT_NUM)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>        <a class="code hl_define" href="codegentemp_2cytypes_8h.html#af6e3b0c8724c0d352c0da6e17c8e3cdf">CY_ISR_PROTO</a>(UART_LR_Cmd_1_TXISR);</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_TX_INTERRUPT_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_SetTxInterruptMode(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> intSrc) ;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_WriteTxData(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte) ;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_ReadTxStatus(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_PutChar(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte) ;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_PutString(<span class="keyword">const</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#ac9e1c0f508ae0f5f8a2b704a91e1ae86">char8</a> <span class="keywordtype">string</span>[]) ;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_PutArray(<span class="keyword">const</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <span class="keywordtype">string</span>[], <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> byteCount)</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                                                            ;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_PutCRLF(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> txDataByte) ;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_ClearTxBuffer(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_SetTxAddressMode(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> addressMode) ;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_SendBreak(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> retMode) ;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_GetTxBufferSize(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                                                            ;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">/* Obsolete functions, defines for backward compatible */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">    #define UART_LR_Cmd_1_PutStringConst         UART_LR_Cmd_1_PutString</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    #define UART_LR_Cmd_1_PutArrayConst          UART_LR_Cmd_1_PutArray</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">    #define UART_LR_Cmd_1_GetTxInterruptSource   UART_LR_Cmd_1_ReadTxStatus</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_TX_ENABLED || UART_LR_Cmd_1_HD_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#if(UART_LR_Cmd_1_HD_ENABLED)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_LoadRxConfig(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="keywordtype">void</span> UART_LR_Cmd_1_LoadTxConfig(<span class="keywordtype">void</span>) ;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_HD_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/* Communication bootloader APIs */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#if defined(CYDEV_BOOTLOADER_IO_COMP) &amp;&amp; ((CYDEV_BOOTLOADER_IO_COMP == CyBtldr_UART_LR_Cmd_1) || \</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">                                          (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_Custom_Interface))</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="comment">/* Physical layer functions */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="keywordtype">void</span>    UART_LR_Cmd_1_CyBtldrCommStart(<span class="keywordtype">void</span>) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a> ;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keywordtype">void</span>    UART_LR_Cmd_1_CyBtldrCommStop(<span class="keywordtype">void</span>) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a> ;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="keywordtype">void</span>    UART_LR_Cmd_1_CyBtldrCommReset(<span class="keywordtype">void</span>) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a> ;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a> UART_LR_Cmd_1_CyBtldrCommWrite(<span class="keyword">const</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> pData[], <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> size, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> * count, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> timeOut) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>             ;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a> UART_LR_Cmd_1_CyBtldrCommRead(<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> pData[], <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> size, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> * count, <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> timeOut) <a class="code hl_define" href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>             ;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #if (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_UART_LR_Cmd_1)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">        #define CyBtldrCommStart    UART_LR_Cmd_1_CyBtldrCommStart</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">        #define CyBtldrCommStop     UART_LR_Cmd_1_CyBtldrCommStop</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">        #define CyBtldrCommReset    UART_LR_Cmd_1_CyBtldrCommReset</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">        #define CyBtldrCommWrite    UART_LR_Cmd_1_CyBtldrCommWrite</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">        #define CyBtldrCommRead     UART_LR_Cmd_1_CyBtldrCommRead</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">    #endif  </span><span class="comment">/* (CYDEV_BOOTLOADER_IO_COMP == CyBtldr_UART_LR_Cmd_1) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">/* Byte to Byte time out for detecting end of block data from host */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">    #define UART_LR_Cmd_1_BYTE2BYTE_TIME_OUT (25u)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    #define UART_LR_Cmd_1_PACKET_EOP         (0x17u) </span><span class="comment">/* End of packet defined by bootloader */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">    #define UART_LR_Cmd_1_WAIT_EOP_DELAY     (5u)    </span><span class="comment">/* Additional 5ms to wait for End of packet */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">    #define UART_LR_Cmd_1_BL_CHK_DELAY_MS    (1u)    </span><span class="comment">/* Time Out quantity equal 1mS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#endif </span><span class="comment">/* CYDEV_BOOTLOADER_IO_COMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* Parameters for SetTxAddressMode API*/</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa0929ffba930bec8c5b42aa5928323e0">  194</a></span><span class="preprocessor">#define UART_LR_Cmd_1_SET_SPACE      (0x00u)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a2dbb12058f31ca357dd75b8e848f6e91">  195</a></span><span class="preprocessor">#define UART_LR_Cmd_1_SET_MARK       (0x01u)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">/* Status Register definitions */</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#if( (UART_LR_Cmd_1_TX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">    #if(UART_LR_Cmd_1_TX_INTERRUPT_ENABLED)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">        #define UART_LR_Cmd_1_TX_VECT_NUM            (uint8)UART_LR_Cmd_1_TXInternalInterrupt__INTC_NUMBER</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">        #define UART_LR_Cmd_1_TX_PRIOR_NUM           (uint8)UART_LR_Cmd_1_TXInternalInterrupt__INTC_PRIOR_NUM</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_TX_INTERRUPT_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_COMPLETE_SHIFT          (0x00u)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_FIFO_EMPTY_SHIFT        (0x01u)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_FIFO_NOT_FULL_SHIFT     (0x03u)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">    #if(UART_LR_Cmd_1_TX_ENABLED)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">        #define UART_LR_Cmd_1_TX_STS_FIFO_FULL_SHIFT     (0x02u)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">    #else </span><span class="comment">/* (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">        #define UART_LR_Cmd_1_TX_STS_FIFO_FULL_SHIFT     (0x05u)  </span><span class="comment">/* Needs MD=0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">    #endif </span><span class="comment">/* (UART_LR_Cmd_1_TX_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_COMPLETE            (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_TX_STS_COMPLETE_SHIFT)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_FIFO_EMPTY          (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_FIFO_FULL           (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_FULL_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_STS_FIFO_NOT_FULL       (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_NOT_FULL_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#endif </span><span class="comment">/* End (UART_LR_Cmd_1_TX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED)*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if( (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">    #if(UART_LR_Cmd_1_RX_INTERRUPT_ENABLED)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">        #define UART_LR_Cmd_1_RX_VECT_NUM            (uint8)UART_LR_Cmd_1_RXInternalInterrupt__INTC_NUMBER</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">        #define UART_LR_Cmd_1_RX_PRIOR_NUM           (uint8)UART_LR_Cmd_1_RXInternalInterrupt__INTC_PRIOR_NUM</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_RX_INTERRUPT_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">  224</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT            (0x00u)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">  225</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_BREAK_SHIFT             (0x01u)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">  226</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT         (0x02u)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">  227</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT        (0x03u)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">  228</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT           (0x04u)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">  229</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT     (0x05u)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">  230</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT        (0x06u)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1cc098a83ad2dd2c2da205762dd60958">  231</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT    (0x07u)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae1367868ff9e6c8bf6d5e110a3dd5b37">  233</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_MRKSPC           (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a316699d6babac0fe57b243f22bf88af8">  234</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_BREAK            (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_BREAK_SHIFT)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aee72acdb59fd5f12cc29425960662d59">  235</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_PAR_ERROR        (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a61ebd043a7668adf77e9b9330dfe8fa0">  236</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_STOP_ERROR       (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a99e99e30780f545e28f3756b0d4d5bc4">  237</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_OVERRUN          (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a800f8de7214d439d9cc0cff68bf67a17">  238</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY    (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a5c5810029b49672c7c20de9701b35c0c">  239</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_ADDR_MATCH       (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af74a99635550c7c279188174e762d251">  240</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER   (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a5669e032f81bd4b5b95e591782a9d7de">  241</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_HW_MASK                     (0x7Fu)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#endif </span><span class="comment">/* End (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/* Control Register definitions */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#abdba03c33e9601acb54951970800ad1c">  245</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT                 (0x00u) </span><span class="comment">/* 1 enable TX part in Half Duplex mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0d0a0d538ab2edfb470f971210a57ccb">  246</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT           (0x01u) </span><span class="comment">/* 1 send BREAK signal in Half Duplez mode */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab5d2549233c58d0452cda0538d198f42">  247</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_MARK_SHIFT                    (0x02u) </span><span class="comment">/* 1 sets mark, 0 sets space */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a30bde57a311ef4017557bbc2b96b264a">  248</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT            (0x03u) </span><span class="comment">/* Defines the type of parity implemented */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa57da46cf2479e1d469beff70d6298fe">  249</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE1_SHIFT            (0x04u) </span><span class="comment">/* Defines the type of parity implemented */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae0111f838c680b31d5b1373bfb8f5b2a">  250</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT            (0x05u)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a354652f4887a14cd7b581e05f5b25238">  251</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE1_SHIFT            (0x06u)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a2d2b5911d2f1a812d1ff64d638a72eb7">  252</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE2_SHIFT            (0x07u)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a120fdeafe416a72319b3b44c567dc81a">  254</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_HD_SEND               (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a2b676f84aaacbaf5569a23e4e386acd7">  255</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_HD_SEND_BREAK         (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae113b281946d524474aa07272ad363f0">  256</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_MARK                  (uint8)(0x01u &lt;&lt; UART_LR_Cmd_1_CTRL_MARK_SHIFT)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad6b91d9e1109f5769bc62867b44bd8e9">  257</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE_MASK      (uint8)(0x03u &lt;&lt; UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aec382a4156ee41108866e807b36bbd2c">  258</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE_MASK      (uint8)(0x07u &lt;&lt; UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* StatusI Register Interrupt Enable Control Bits. As defined by the Register map for the AUX Control Register */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a252b6d6f3b267f6f7f544effd5ccc04e">  261</a></span><span class="preprocessor">#define UART_LR_Cmd_1_INT_ENABLE                         (0x10u)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">/* Bit Counter (7-bit) Control Register Bit Definitions. As defined by the Register map for the AUX Control Register */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af915d2f3f54f986e36da7aa311357167">  264</a></span><span class="preprocessor">#define UART_LR_Cmd_1_CNTR_ENABLE                        (0x20u)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/*   Constants for SendBreak() &quot;retMode&quot; parameter  */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1c9a7a1060676659f6b45531da95472a">  267</a></span><span class="preprocessor">#define UART_LR_Cmd_1_SEND_BREAK                         (0x00u)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a301436b51d32aa6bc6d8d4bcc6bb86c9">  268</a></span><span class="preprocessor">#define UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT           (0x01u)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7cf1d872fa8f5900967bbfa04bcfd68b">  269</a></span><span class="preprocessor">#define UART_LR_Cmd_1_REINIT                             (0x02u)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a11fa5b7f71ae68c630df593766c0e3c4">  270</a></span><span class="preprocessor">#define UART_LR_Cmd_1_SEND_WAIT_REINIT                   (0x03u)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa021dbfabba792f57c2de143d2dfd176">  272</a></span><span class="preprocessor">#define UART_LR_Cmd_1_OVER_SAMPLE_8                      (8u)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ac6fcfae914dba1a484f77f7b7a1815ae">  273</a></span><span class="preprocessor">#define UART_LR_Cmd_1_OVER_SAMPLE_16                     (16u)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0b9d6ffc432787233be1cb052565496f">  275</a></span><span class="preprocessor">#define UART_LR_Cmd_1_BIT_CENTER                         (UART_LR_Cmd_1_OVER_SAMPLE_COUNT - 2u)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a92b24a7e8e0e4d5dbe4f9e5fc50577be">  277</a></span><span class="preprocessor">#define UART_LR_Cmd_1_FIFO_LENGTH                        (4u)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a9b6b9b578ee7fa0a337ae1c65abb3380">  278</a></span><span class="preprocessor">#define UART_LR_Cmd_1_NUMBER_OF_START_BIT                (1u)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7fcf6c1035538cbd34ea35f0dc6d7d11">  279</a></span><span class="preprocessor">#define UART_LR_Cmd_1_MAX_BYTE_VALUE                     (0xFFu)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/* 8X always for count7 implementation */</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a82b137ab552953752026637d2934bcb6">  282</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TXBITCTR_BREAKBITS8X   ((UART_LR_Cmd_1_BREAK_BITS_TX * UART_LR_Cmd_1_OVER_SAMPLE_8) - 1u)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/* 8X or 16X for DP implementation */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a68e3c0744e27c42a3d9cf7114bc34454">  284</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TXBITCTR_BREAKBITS ((UART_LR_Cmd_1_BREAK_BITS_TX * UART_LR_Cmd_1_OVER_SAMPLE_COUNT) - 1u)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a83918604f442f80f76707c5e31c5b678">  286</a></span><span class="preprocessor">#define UART_LR_Cmd_1_HALF_BIT_COUNT   \</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">                            (((UART_LR_Cmd_1_OVER_SAMPLE_COUNT / 2u) + (UART_LR_Cmd_1_USE23POLLING * 1u)) - 2u)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#if (UART_LR_Cmd_1_OVER_SAMPLE_COUNT == UART_LR_Cmd_1_OVER_SAMPLE_8)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1bebb301e6c7f6f511f3d07b936835cc">  289</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_HD_TXBITCTR_INIT   (((UART_LR_Cmd_1_BREAK_BITS_TX + \</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">                            UART_LR_Cmd_1_NUMBER_OF_START_BIT) * UART_LR_Cmd_1_OVER_SAMPLE_COUNT) - 1u)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    <span class="comment">/* This parameter is increased on the 2 in 2 out of 3 mode to sample voting in the middle */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae35b3629d7fd1274dcec7a6c2b6bedd8">  293</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_INIT  ((((UART_LR_Cmd_1_BREAK_BITS_RX + UART_LR_Cmd_1_NUMBER_OF_START_BIT) \</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">                            * UART_LR_Cmd_1_OVER_SAMPLE_COUNT) + UART_LR_Cmd_1_HALF_BIT_COUNT) - 1u)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#else </span><span class="comment">/* UART_LR_Cmd_1_OVER_SAMPLE_COUNT == UART_LR_Cmd_1_OVER_SAMPLE_16 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">    #define UART_LR_Cmd_1_HD_TXBITCTR_INIT   ((8u * UART_LR_Cmd_1_OVER_SAMPLE_COUNT) - 1u)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="comment">/* 7bit counter need one more bit for OverSampleCount = 16 */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_INIT      (((7u * UART_LR_Cmd_1_OVER_SAMPLE_COUNT) - 1u) + \</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">                                                      UART_LR_Cmd_1_HALF_BIT_COUNT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_OVER_SAMPLE_COUNT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa6345d3074af55b3f345ab9832abcc08">  303</a></span><span class="preprocessor">#define UART_LR_Cmd_1_HD_RXBITCTR_INIT                   UART_LR_Cmd_1_RXBITCTR_INIT</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> <a class="code hl_variable" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb524ae4f92fe096a17e280860915535">UART_LR_Cmd_1_initVar</a>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#if (UART_LR_Cmd_1_TX_INTERRUPT_ENABLED &amp;&amp; UART_LR_Cmd_1_TX_ENABLED)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_txBuffer[<a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">UART_LR_Cmd_1_TX_BUFFER_SIZE</a>];</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_txBufferRead;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_txBufferWrite;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#endif </span><span class="comment">/* (UART_LR_Cmd_1_TX_INTERRUPT_ENABLED &amp;&amp; UART_LR_Cmd_1_TX_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#if (UART_LR_Cmd_1_RX_INTERRUPT_ENABLED &amp;&amp; (UART_LR_Cmd_1_RX_ENABLED || UART_LR_Cmd_1_HD_ENABLED))</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    <span class="keyword">extern</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_errorStatus;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxBuffer[<a class="code hl_define" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">UART_LR_Cmd_1_RX_BUFFER_SIZE</a>];</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxBufferRead;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxBufferWrite;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxBufferLoopDetect;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxBufferOverflow;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">    #if (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>        <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxAddressMode;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>        <span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_rxAddressDetected;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">    #endif </span><span class="comment">/* (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif </span><span class="comment">/* (UART_LR_Cmd_1_RX_INTERRUPT_ENABLED &amp;&amp; (UART_LR_Cmd_1_RX_ENABLED || UART_LR_Cmd_1_HD_ENABLED)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad52f416af93f51367e4598931d84829f">  334</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__AM_SW_BYTE_BYTE 1</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aec86e194dd1abc83716621b6182e72ea">  335</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__AM_SW_DETECT_TO_BUFFER 2</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a45bf15e47a86022095cae6eac737f331">  336</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__AM_HW_BYTE_BY_BYTE 3</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6652d5f6b2f788551a0a32c22c204018">  337</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__AM_HW_DETECT_TO_BUFFER 4</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af465f1a1847448008206aa65ab9cde31">  338</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__AM_NONE 0</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab9d533d6688de12062e44476400660e8">  340</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__NONE_REVB 0</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ac480f4bb438a19624ceff88e1f8287ce">  341</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__EVEN_REVB 1</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0dad20b27f5063ef65ee3c0d6524cbf6">  342</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__ODD_REVB 2</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6bd272dcbb48c08a14b7b570fef00906">  343</a></span><span class="preprocessor">#define UART_LR_Cmd_1__B_UART__MARK_SPACE_REVB 3</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">/* UART shifts max 8 bits, Mark/Space functionality working if 9 selected */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1a638d4a0bd220f5c99ea9da1ad95f96">  352</a></span><span class="preprocessor">#define UART_LR_Cmd_1_NUMBER_OF_DATA_BITS    ((8u &gt; 8u) ? 8u : 8u)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae9720445c15aa5af133daf02eb556dc4">  353</a></span><span class="preprocessor">#define UART_LR_Cmd_1_NUMBER_OF_STOP_BITS    (1u)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#if (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_ADDRESS_MODE    (0u)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_HW_ADDRESS1     (0u)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_HW_ADDRESS2     (0u)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#endif </span><span class="comment">/* (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6b3407a9f991403f6240ed28d013d705">  361</a></span><span class="preprocessor">#define UART_LR_Cmd_1_INIT_RX_INTERRUPTS_MASK \</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">                                  (uint8)((1 &lt;&lt; UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT) \</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT) \</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT) \</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT) \</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT) \</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_BREAK_SHIFT) \</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT))</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a49a4545b81417ca8f07d0b1350419777">  370</a></span><span class="preprocessor">#define UART_LR_Cmd_1_INIT_TX_INTERRUPTS_MASK \</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">                                  (uint8)((0 &lt;&lt; UART_LR_Cmd_1_TX_STS_COMPLETE_SHIFT) \</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_EMPTY_SHIFT) \</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_FULL_SHIFT) \</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_NOT_FULL_SHIFT))</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="preprocessor">#ifdef UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">    #define UART_LR_Cmd_1_CONTROL_REG \</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">                            (* (reg8 *) UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG )</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">    #define UART_LR_Cmd_1_CONTROL_PTR \</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="preprocessor">                            (  (reg8 *) UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG )</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#if(UART_LR_Cmd_1_TX_ENABLED)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_REG          (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxShifter_u0__F0_REG)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_PTR          (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxShifter_u0__F0_REG)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_AUX_CTL_REG  (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_AUX_CTL_PTR  (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_REG        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__STATUS_REG)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_PTR        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__STATUS_REG)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK_REG   (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__MASK_REG)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK_PTR   (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__MASK_REG)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL_REG   (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL_PTR   (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="comment">/* DP clock */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="preprocessor">    #if(UART_LR_Cmd_1_TXCLKGEN_DP)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKGEN_CTR_REG        \</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKGEN_CTR_PTR        \</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKTX_COMPLETE_REG    \</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKTX_COMPLETE_PTR    \</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="preprocessor">    #else     </span><span class="comment">/* Count7 clock*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_PERIOD_REG    \</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_PERIOD_PTR    \</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__PERIOD_REG)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_CONTROL_REG   \</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_CONTROL_PTR   \</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__CONTROL_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_COUNTER_REG   \</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_COUNTER_PTR   \</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sTX_sCLOCK_TxBitCounter__COUNT_REG)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_TXCLKGEN_DP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_TX_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="preprocessor">#if(UART_LR_Cmd_1_HD_ENABLED)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_REG             (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F1_REG )</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_PTR             (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F1_REG )</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_AUX_CTL_REG     (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA_AUX_CTL_PTR     (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_REG           (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG )</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_PTR           (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG )</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK_REG      (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG )</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK_PTR      (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG )</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL_REG      (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL_PTR      (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_HD_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="preprocessor">#if( (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab49f83980714e6c4c0b368e0ba961d0d">  443</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXDATA_REG             (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG )</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a2293f002bc15378ee78c611c2f83cecf">  444</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXDATA_PTR             (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG )</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a20c8322ffaf1c9dc6082c6c62f2e9871">  445</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS1_REG         (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG )</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a181c7fa58d4c502e0645bee97cd83fd6">  446</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS1_PTR         (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG )</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7d075cdb48dc67c3c0f4f5461e22739d">  447</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS2_REG         (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG )</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#abc216847c521c0129896255ff48dea3d">  448</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS2_PTR         (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG )</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a29187409ac1faef85700dbb8e0e57a92">  449</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXDATA_AUX_CTL_REG     (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0eaabae52805782c96861dc8156ef78a">  451</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_PERIOD_REG    (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG )</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a333a749705315bc48604883ce9ff20a0">  452</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_PERIOD_PTR    (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG )</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a8a7003f5f1fab680b8a1cf4605166ec3">  453</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_CONTROL_REG   \</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="preprocessor">                                        (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad9ce606971f9292a6c7f900bd811fdc4">  455</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_CONTROL_PTR   \</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">                                        (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af15ca72431aaa98154b36bbe6fb05e8c">  457</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_COUNTER_REG   (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG )</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adfc95fed62c9de72c9751d8bba52c155">  458</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_COUNTER_PTR   (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG )</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aadf37df0c87adf1986fbeb90fb3987dd">  460</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_REG           (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG )</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#abd0a41546759b9eef6e4da970bc4e990">  461</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_PTR           (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG )</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1772e5957436ac3525de37b3a1db9908">  462</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_MASK_REG      (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG )</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa1a1f62b2259a1d6f8c59b0491c42f2e">  463</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_MASK_PTR      (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG )</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a3c43667663fa62d26a1a36b6ce2391e9">  464</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_ACTL_REG      (* (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a524e37672663538aab8445cdc2a9f9d7">  465</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_ACTL_PTR      (  (reg8 *) UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG )</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="preprocessor">#endif </span><span class="comment">/* End  (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="preprocessor">#if(UART_LR_Cmd_1_INTERNAL_CLOCK_USED)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>    <span class="comment">/* Register to enable or disable the digital clocks */</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="preprocessor">    #define UART_LR_Cmd_1_INTCLOCK_CLKEN_REG     (* (reg8 *) UART_LR_Cmd_1_IntClock__PM_ACT_CFG)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="preprocessor">    #define UART_LR_Cmd_1_INTCLOCK_CLKEN_PTR     (  (reg8 *) UART_LR_Cmd_1_IntClock__PM_ACT_CFG)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="comment">/* Clock mask for this clock. */</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="preprocessor">    #define UART_LR_Cmd_1_INTCLOCK_CLKEN_MASK    UART_LR_Cmd_1_IntClock__PM_ACT_MSK</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_INTERNAL_CLOCK_USED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="preprocessor">#if(UART_LR_Cmd_1_TX_ENABLED)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_FIFO_CLR            (0x01u) </span><span class="comment">/* FIFO0 CLR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_TX_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="preprocessor">#if(UART_LR_Cmd_1_HD_ENABLED)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="preprocessor">    #define UART_LR_Cmd_1_TX_FIFO_CLR            (0x02u) </span><span class="comment">/* FIFO1 CLR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_HD_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="preprocessor">#if( (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a778282799402e53529d3a53df5aac6c6">  491</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RX_FIFO_CLR            (0x01u) </span><span class="comment">/* FIFO0 CLR */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#endif </span><span class="comment">/* End  (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/* UART v2_40 obsolete definitions */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a882e9922ddb3738603045b0dcdc42ea5">  501</a></span><span class="preprocessor">#define UART_LR_Cmd_1_WAIT_1_MS      UART_LR_Cmd_1_BL_CHK_DELAY_MS   </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a9b53aa8f8b860af0788f5964c85f4de6">  503</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TXBUFFERSIZE   UART_LR_Cmd_1_TX_BUFFER_SIZE</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa03b6739de6c2f5d1c53ed0aa9592d1b">  504</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RXBUFFERSIZE   UART_LR_Cmd_1_RX_BUFFER_SIZE</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#if (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESSMODE  UART_LR_Cmd_1_RX_ADDRESS_MODE</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXHWADDRESS1   UART_LR_Cmd_1_RX_HW_ADDRESS1</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXHWADDRESS2   UART_LR_Cmd_1_RX_HW_ADDRESS2</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    <span class="comment">/* Backward compatible define */</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXAddressMode  UART_LR_Cmd_1_RXADDRESSMODE</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#endif </span><span class="comment">/* (UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">/* UART v2_30 obsolete definitions */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6c0132cde57d9c216916a98637d62b03">  515</a></span><span class="preprocessor">#define UART_LR_Cmd_1_initvar                    UART_LR_Cmd_1_initVar</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a51e5b824054e600e184c6bd840654aee">  517</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RX_Enabled                 UART_LR_Cmd_1_RX_ENABLED</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ade642e74ab4336e795d90343d1dfa70c">  518</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TX_Enabled                 UART_LR_Cmd_1_TX_ENABLED</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa4ca2c33dfd0dd795eb09b3e46d86497">  519</a></span><span class="preprocessor">#define UART_LR_Cmd_1_HD_Enabled                 UART_LR_Cmd_1_HD_ENABLED</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a31f646f42db027083dfcc32c4fa11984">  520</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RX_IntInterruptEnabled     UART_LR_Cmd_1_RX_INTERRUPT_ENABLED</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a06050fb6fa9b8e2427fe82e813efbbc9">  521</a></span><span class="preprocessor">#define UART_LR_Cmd_1_TX_IntInterruptEnabled     UART_LR_Cmd_1_TX_INTERRUPT_ENABLED</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a263f32b7c06861ac800c4b63ca3e5c24">  522</a></span><span class="preprocessor">#define UART_LR_Cmd_1_InternalClockUsed          UART_LR_Cmd_1_INTERNAL_CLOCK_USED</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6f0b977c46f616aded916cd3bc9708db">  523</a></span><span class="preprocessor">#define UART_LR_Cmd_1_RXHW_Address_Enabled       UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a07f5d4065d42168fc0e4b55e20856c0b">  524</a></span><span class="preprocessor">#define UART_LR_Cmd_1_OverSampleCount            UART_LR_Cmd_1_OVER_SAMPLE_COUNT</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a594e9b0c5294eff7fb3bd902f7f4035e">  525</a></span><span class="preprocessor">#define UART_LR_Cmd_1_ParityType                 UART_LR_Cmd_1_PARITY_TYPE</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="preprocessor">#if( UART_LR_Cmd_1_TX_ENABLED &amp;&amp; (UART_LR_Cmd_1_TXBUFFERSIZE &gt; UART_LR_Cmd_1_FIFO_LENGTH))</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXBUFFER               UART_LR_Cmd_1_txBuffer</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXBUFFERREAD           UART_LR_Cmd_1_txBufferRead</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXBUFFERWRITE          UART_LR_Cmd_1_txBufferWrite</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_TX_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#if( ( UART_LR_Cmd_1_RX_ENABLED || UART_LR_Cmd_1_HD_ENABLED ) &amp;&amp; \</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">     (UART_LR_Cmd_1_RXBUFFERSIZE &gt; UART_LR_Cmd_1_FIFO_LENGTH) )</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBUFFER               UART_LR_Cmd_1_rxBuffer</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBUFFERREAD           UART_LR_Cmd_1_rxBufferRead</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBUFFERWRITE          UART_LR_Cmd_1_rxBufferWrite</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBUFFERLOOPDETECT     UART_LR_Cmd_1_rxBufferLoopDetect</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBUFFER_OVERFLOW      UART_LR_Cmd_1_rxBufferOverflow</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_RX_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="preprocessor">#ifdef UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="preprocessor">    #define UART_LR_Cmd_1_CONTROL                UART_LR_Cmd_1_CONTROL_REG</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="preprocessor">#if(UART_LR_Cmd_1_TX_ENABLED)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA                 UART_LR_Cmd_1_TXDATA_REG</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS               UART_LR_Cmd_1_TXSTATUS_REG</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK          UART_LR_Cmd_1_TXSTATUS_MASK_REG</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL          UART_LR_Cmd_1_TXSTATUS_ACTL_REG</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>    <span class="comment">/* DP clock */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="preprocessor">    #if(UART_LR_Cmd_1_TXCLKGEN_DP)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKGEN_CTR        UART_LR_Cmd_1_TXBITCLKGEN_CTR_REG</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCLKTX_COMPLETE    UART_LR_Cmd_1_TXBITCLKTX_COMPLETE_REG</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">    #else     </span><span class="comment">/* Count7 clock*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_PERIOD        UART_LR_Cmd_1_TXBITCTR_PERIOD_REG</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_CONTROL       UART_LR_Cmd_1_TXBITCTR_CONTROL_REG</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">        #define UART_LR_Cmd_1_TXBITCTR_COUNTER       UART_LR_Cmd_1_TXBITCTR_COUNTER_REG</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">    #endif </span><span class="comment">/* UART_LR_Cmd_1_TXCLKGEN_DP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_TX_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="preprocessor">#if(UART_LR_Cmd_1_HD_ENABLED)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXDATA                 UART_LR_Cmd_1_TXDATA_REG</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS               UART_LR_Cmd_1_TXSTATUS_REG</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_MASK          UART_LR_Cmd_1_TXSTATUS_MASK_REG</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">    #define UART_LR_Cmd_1_TXSTATUS_ACTL          UART_LR_Cmd_1_TXSTATUS_ACTL_REG</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_HD_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#if( (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) )</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af83466bb4ca6488c6ed1f267b2c38d05">  569</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXDATA                 UART_LR_Cmd_1_RXDATA_REG</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a8b57c71405500dfa400db1fb6cfdba93">  570</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS1             UART_LR_Cmd_1_RXADDRESS1_REG</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a35c476333e561b6505c8e6f0cefa50d2">  571</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXADDRESS2             UART_LR_Cmd_1_RXADDRESS2_REG</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae95209a989fe18229ef521d23dae699d">  572</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_PERIOD        UART_LR_Cmd_1_RXBITCTR_PERIOD_REG</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a13eccf60b5b06549a324b49d6360f5a0">  573</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_CONTROL       UART_LR_Cmd_1_RXBITCTR_CONTROL_REG</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6a96b8e841233c1c86ab5ab30a773090">  574</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXBITCTR_COUNTER       UART_LR_Cmd_1_RXBITCTR_COUNTER_REG</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7bdd2aa61119e88e6c1655de0c38e885">  575</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS               UART_LR_Cmd_1_RXSTATUS_REG</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a947c63a3c989b2f561079f05af732372">  576</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_MASK          UART_LR_Cmd_1_RXSTATUS_MASK_REG</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a733e47d8fd4052f2f5021711d4de770f">  577</a></span><span class="preprocessor">    #define UART_LR_Cmd_1_RXSTATUS_ACTL          UART_LR_Cmd_1_RXSTATUS_ACTL_REG</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#endif </span><span class="comment">/* End  (UART_LR_Cmd_1_RX_ENABLED) || (UART_LR_Cmd_1_HD_ENABLED) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#if(UART_LR_Cmd_1_INTERNAL_CLOCK_USED)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">    #define UART_LR_Cmd_1_INTCLOCK_CLKEN         UART_LR_Cmd_1_INTCLOCK_CLKEN_REG</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#endif </span><span class="comment">/* End UART_LR_Cmd_1_INTERNAL_CLOCK_USED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0735e610871693231d3804e319187ef0">  584</a></span><span class="preprocessor">#define UART_LR_Cmd_1_WAIT_FOR_COMLETE_REINIT    UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#endif  </span><span class="comment">/* CY_UART_UART_LR_Cmd_1_H */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span> </div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/* [] END OF FILE */</span></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_cy_lib_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_cy_lib_8h.html">CyLib.h</a></div><div class="ttdoc">Provides the function definitions for the system, clocking, interrupts and watchdog timer API.</div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h_html_ad2eb3c517218d3a2a6fcba17bd66fdfb"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">UART_LR_Cmd_1_RX_BUFFER_SIZE</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_BUFFER_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00049">UART_LR_Cmd_1.h:49</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h_html_adedd94a94a0bd6e0aaf6fac7ebfc1a1b"><div class="ttname"><a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">UART_LR_Cmd_1_TX_BUFFER_SIZE</a></div><div class="ttdeci">#define UART_LR_Cmd_1_TX_BUFFER_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00048">UART_LR_Cmd_1.h:48</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cyfitter_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cyfitter_8h.html">cyfitter.h</a></div></div>
<div class="ttc" id="a_generated___source_2_p_so_c5_2cytypes_8h_html"><div class="ttname"><a href="_generated___source_2_p_so_c5_2cytypes_8h.html">cytypes.h</a></div><div class="ttdoc">CyTypes provides register access macros and approved types for use in firmware.</div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a0de1180ceeb41b908260a1fc04312e46"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0de1180ceeb41b908260a1fc04312e46">UART_LR_Cmd_1_SetRxInterruptMode</a></div><div class="ttdeci">void UART_LR_Cmd_1_SetRxInterruptMode(uint8 intSrc)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00359">UART_LR_Cmd_1.c:359</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a1adb402905324485307f9a7ddc067c21"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1adb402905324485307f9a7ddc067c21">UART_LR_Cmd_1_GetChar</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_GetChar(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00532">UART_LR_Cmd_1.c:532</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a1c0dc08ef19aa01474cee21f3836fab2"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1c0dc08ef19aa01474cee21f3836fab2">UART_LR_Cmd_1_SetRxAddressMode</a></div><div class="ttdeci">void UART_LR_Cmd_1_SetRxAddressMode(uint8 addressMode)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00813">UART_LR_Cmd_1.c:813</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a34748e88fa7167a4cad0a9f0af3fc8df"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep</a></div><div class="ttdeci">void UART_LR_Cmd_1_Sleep(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00120">UART_LR_Cmd_1_PM.c:120</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a3cf4506a9e50d6e6bb248a7aa610a576"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a3cf4506a9e50d6e6bb248a7aa610a576">UART_LR_Cmd_1_GetRxBufferSize</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_GetRxBufferSize(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00683">UART_LR_Cmd_1.c:683</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a5140bac4f896238518eb577927a04da5"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start</a></div><div class="ttdeci">void UART_LR_Cmd_1_Start(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00076">UART_LR_Cmd_1.c:76</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a5605da476a9ba1650a6e9bbb3826fe47"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5605da476a9ba1650a6e9bbb3826fe47">UART_LR_Cmd_1_Stop</a></div><div class="ttdeci">void UART_LR_Cmd_1_Stop(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00240">UART_LR_Cmd_1.c:240</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a56ebaa7e86e42ecc0ea4074a100aa52c"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a56ebaa7e86e42ecc0ea4074a100aa52c">UART_LR_Cmd_1_ClearRxBuffer</a></div><div class="ttdeci">void UART_LR_Cmd_1_ClearRxBuffer(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00757">UART_LR_Cmd_1.c:757</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a59fef4839013cf9ad17bd7bd43e30b38"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a59fef4839013cf9ad17bd7bd43e30b38">UART_LR_Cmd_1_SaveConfig</a></div><div class="ttdeci">void UART_LR_Cmd_1_SaveConfig(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00054">UART_LR_Cmd_1_PM.c:54</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a65ff026754a9a498a33d027642d54720"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a65ff026754a9a498a33d027642d54720">UART_LR_Cmd_1_ReadRxStatus</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_ReadRxStatus(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00485">UART_LR_Cmd_1.c:485</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a70f3a0adc72b4d3c74017459baf67053"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a70f3a0adc72b4d3c74017459baf67053">UART_LR_Cmd_1_WriteControlRegister</a></div><div class="ttdeci">void UART_LR_Cmd_1_WriteControlRegister(uint8 control)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00319">UART_LR_Cmd_1.c:319</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a7c2005958191467fa49d87b2faa46d91"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7c2005958191467fa49d87b2faa46d91">UART_LR_Cmd_1_RestoreConfig</a></div><div class="ttdeci">void UART_LR_Cmd_1_RestoreConfig(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00087">UART_LR_Cmd_1_PM.c:87</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a985a1b2a7638b8a125a9ddb2c2797d6c"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a985a1b2a7638b8a125a9ddb2c2797d6c">UART_LR_Cmd_1_Init</a></div><div class="ttdeci">void UART_LR_Cmd_1_Init(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00106">UART_LR_Cmd_1.c:106</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_aa71bea492870c3bb2f122fb2d56ef75c"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa71bea492870c3bb2f122fb2d56ef75c">UART_LR_Cmd_1_ReadRxData</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_ReadRxData(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00392">UART_LR_Cmd_1.c:392</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_aaa33959e25c0faa01670bb6375ed01d2"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aaa33959e25c0faa01670bb6375ed01d2">UART_LR_Cmd_1_Wakeup</a></div><div class="ttdeci">void UART_LR_Cmd_1_Wakeup(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00172">UART_LR_Cmd_1_PM.c:172</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_aafdd6b1d2d87c0a769296113b8cc79d1"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aafdd6b1d2d87c0a769296113b8cc79d1">UART_LR_Cmd_1_SetRxAddress2</a></div><div class="ttdeci">void UART_LR_Cmd_1_SetRxAddress2(uint8 address)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00877">UART_LR_Cmd_1.c:877</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ab14346ff18f24d0a8cce69a82348a2f9"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab14346ff18f24d0a8cce69a82348a2f9">UART_LR_Cmd_1_BACKUP_STRUCT</a></div><div class="ttdeci">struct UART_LR_Cmd_1_backupStruct_ UART_LR_Cmd_1_BACKUP_STRUCT</div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ab77cbed645ef50f7577c37058fa4c414"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab77cbed645ef50f7577c37058fa4c414">UART_LR_Cmd_1_ReadControlRegister</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_ReadControlRegister(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00295">UART_LR_Cmd_1.c:295</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_adb414e82c801d9c0dbd84e404839f4c5"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb414e82c801d9c0dbd84e404839f4c5">UART_LR_Cmd_1_SetRxAddress1</a></div><div class="ttdeci">void UART_LR_Cmd_1_SetRxAddress1(uint8 address)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00857">UART_LR_Cmd_1.c:857</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_adb524ae4f92fe096a17e280860915535"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb524ae4f92fe096a17e280860915535">UART_LR_Cmd_1_initVar</a></div><div class="ttdeci">uint8 UART_LR_Cmd_1_initVar</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00027">UART_LR_Cmd_1.c:27</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ae7bbbc9ebbaf7bcd4924d50ad620c70a"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae7bbbc9ebbaf7bcd4924d50ad620c70a">UART_LR_Cmd_1_Enable</a></div><div class="ttdeci">void UART_LR_Cmd_1_Enable(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00183">UART_LR_Cmd_1.c:183</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ae82690ea0737637e3ec0d7c57a49423c"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae82690ea0737637e3ec0d7c57a49423c">UART_LR_Cmd_1_GetByte</a></div><div class="ttdeci">uint16 UART_LR_Cmd_1_GetByte(void)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00634">UART_LR_Cmd_1.c:634</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a05f6b0ae8f6a6e135b0e290c25fe0e4e"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a></div><div class="ttdeci">unsigned short uint16</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00490">cytypes.h:490</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_a800d28e4f233585dfc3daa01167130ea"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#a800d28e4f233585dfc3daa01167130ea">CYSMALL</a></div><div class="ttdeci">#define CYSMALL</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00600">cytypes.h:600</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_aa00cd1f629a044f675541b3e89284584"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#aa00cd1f629a044f675541b3e89284584">cystatus</a></div><div class="ttdeci">unsigned long cystatus</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00651">cytypes.h:651</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_ac9e1c0f508ae0f5f8a2b704a91e1ae86"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#ac9e1c0f508ae0f5f8a2b704a91e1ae86">char8</a></div><div class="ttdeci">char char8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00506">cytypes.h:506</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_af6e3b0c8724c0d352c0da6e17c8e3cdf"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#af6e3b0c8724c0d352c0da6e17c8e3cdf">CY_ISR_PROTO</a></div><div class="ttdeci">#define CY_ISR_PROTO(FuncName)</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00676">cytypes.h:676</a></div></div>
<div class="ttc" id="astruct_u_a_r_t___l_r___cmd__1__backup_struct___html"><div class="ttname"><a href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html">UART_LR_Cmd_1_backupStruct_</a></div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00069">UART_LR_Cmd_1.h:70</a></div></div>
<div class="ttc" id="astruct_u_a_r_t___l_r___cmd__1__backup_struct___html_a0d9eac82e0d9647810c46a0da6e36302"><div class="ttname"><a href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html#a0d9eac82e0d9647810c46a0da6e36302">UART_LR_Cmd_1_backupStruct_::enableState</a></div><div class="ttdeci">uint8 enableState</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00071">UART_LR_Cmd_1.h:71</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
