set -tmpdir /home/aom/Work/fpga_project/Atlys_BSB_Support_v_3_2/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6slx45csg324-2
-top system_axi4_0_wrapper
-ifmt MIXED
-ifn system_axi4_0_wrapper_xst.prj
-ofn ../implementation/system_axi4_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/home/aom/Work/fpga_project/Atlys_BSB_Support_v_3_2/pcores/" "/home/aom/Work/fpga_project/Atlys_BSB_Support_v_3_2/Atlys_AXI_BSB_Support/lib/Digilent/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
