// Seed: 1566140215
module module_0 (
    output supply1 id_0,
    output tri1 id_1,
    output tri id_2,
    input wor id_3,
    input tri1 id_4
);
  assign module_1.id_10 = 0;
  assign id_0 = 1;
  always @(posedge ~id_3 or posedge "");
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7
);
  assign id_0 = 1;
  assign id_0 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_5
  );
  tri0 id_10;
  wire id_11;
  assign id_11 = id_2 ? 1'b0 : id_10 % 1 == 1;
endmodule
