Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9647ca77475b4fa3ba35c91df0194864 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.digeng
Compiling architecture behavioral of entity xil_defaultlib.mmu [mmu_default]
Compiling architecture behavioral of entity xil_defaultlib.out_reg [out_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.dual_port_mem [dual_port_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.ir [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.control_signals [control_signals_default]
Compiling architecture behavioral of entity xil_defaultlib.sequencer [sequencer_default]
Compiling architecture behavioral of entity xil_defaultlib.control_logic [control_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.top_rb [top_rb_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
