From c070a24dde59ad056744e5f576b99e60dc5d51e9 Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 19 Apr 2022 12:03:18 +0300
Subject: [PATCH 08/18] plat: nxp: Rename clocking compatibles

Rename the compatible strings involved clocking to
reflect NXP vendor and S32 Common Chassis SoCs

Issue: ALB-8797
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 drivers/nxp/s32/clk/clk.c      |  2 +-
 drivers/nxp/s32/clk/plat_clk.c | 34 +++++++++++++++++-----------------
 fdts/fsl-s32-gen1.dtsi         | 28 ++++++++++++++--------------
 fdts/fsl-s32g.dtsi             |  4 ++--
 fdts/fsl-s32g3.dtsi            |  6 +++---
 fdts/fsl-s32r45-evb.dts        |  4 ++--
 6 files changed, 39 insertions(+), 39 deletions(-)

diff --git a/drivers/nxp/s32/clk/clk.c b/drivers/nxp/s32/clk/clk.c
index 33eaaac30..5b6a6c207 100644
--- a/drivers/nxp/s32/clk/clk.c
+++ b/drivers/nxp/s32/clk/clk.c
@@ -12,7 +12,7 @@
 
 /*
  * We use a clk_driver structure for each 'fixed-clock' node in the
- * device tree and one for 'fsl,s32-gen1-clocking' node.
+ * device tree and one for 'nxp,s32cc-clocking' node.
  */
 #define MAX_NUM_DRV 21
 
diff --git a/drivers/nxp/s32/clk/plat_clk.c b/drivers/nxp/s32/clk/plat_clk.c
index 6d99f0dad..0b87c0e73 100644
--- a/drivers/nxp/s32/clk/plat_clk.c
+++ b/drivers/nxp/s32/clk/plat_clk.c
@@ -1,5 +1,5 @@
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  *
  * SPDX-License-Identifier: BSD-3-Clause
  */
@@ -87,63 +87,63 @@ static int s32gen1_clk_probe(struct s32gen1_clk_driver *drv, void *fdt,
 	} deps[] = {
 		{
 			.base_addr = &priv->fxosc,
-			.compat = "fsl,s32gen1-fxosc",
+			.compat = "nxp,s32cc-fxosc",
 		},
 		{
 			.base_addr = &priv->cgm0,
-			.compat = "fsl,s32gen1-mc_cgm0",
+			.compat = "nxp,s32cc-mc_cgm0",
 		},
 		{
 			.base_addr = &priv->mc_me,
-			.compat = "fsl,s32gen1-mc_me",
+			.compat = "nxp,s32cc-mc_me",
 		},
 		{
 			.base_addr = &priv->rdc,
-			.compat = "fsl,s32gen1-rdc",
+			.compat = "nxp,s32cc-rdc",
 		},
 		{
 			.base_addr = &priv->rgm,
-			.compat = "fsl,s32gen1-rgm",
+			.compat = "nxp,s32cc-rgm",
 		},
 		{
 			.base_addr = &priv->cgm1,
-			.compat = "fsl,s32gen1-mc_cgm1",
+			.compat = "nxp,s32cc-mc_cgm1",
 		},
 		{
 			.base_addr = &priv->cgm2,
-			.compat = "fsl,s32gen1-mc_cgm2",
+			.compat = "nxp,s32cc-mc_cgm2",
 		},
 		{
 			.base_addr = &priv->cgm5,
-			.compat = "fsl,s32gen1-mc_cgm5",
+			.compat = "nxp,s32cc-mc_cgm5",
 		},
 		{
 			.base_addr = &priv->cgm6,
-			.compat = "fsl,s32gen1-mc_cgm6",
+			.compat = "nxp,s32cc-mc_cgm6",
 		},
 		{
 			.base_addr = &priv->armpll,
-			.compat = "fsl,s32gen1-armpll",
+			.compat = "nxp,s32cc-armpll",
 		},
 		{
 			.base_addr = &priv->periphpll,
-			.compat = "fsl,s32gen1-periphpll",
+			.compat = "nxp,s32cc-periphpll",
 		},
 		{
 			.base_addr = &priv->accelpll,
-			.compat = "fsl,s32gen1-accelpll",
+			.compat = "nxp,s32cc-accelpll",
 		},
 		{
 			.base_addr = &priv->ddrpll,
-			.compat = "fsl,s32gen1-ddrpll",
+			.compat = "nxp,s32cc-ddrpll",
 		},
 		{
 			.base_addr = &priv->armdfs,
-			.compat = "fsl,s32gen1-armdfs",
+			.compat = "nxp,s32cc-armdfs",
 		},
 		{
 			.base_addr = &priv->periphdfs,
-			.compat = "fsl,s32gen1-periphdfs",
+			.compat = "nxp,s32cc-periphdfs",
 		},
 	};
 
@@ -181,7 +181,7 @@ int dt_init_plat_clk(void *fdt)
 	static struct s32gen1_clk_driver clk_drv;
 	int node;
 
-	node = fdt_node_offset_by_compatible(fdt, -1, "fsl,s32-gen1-clocking");
+	node = fdt_node_offset_by_compatible(fdt, -1, "nxp,s32cc-clocking");
 	if (node == -1) {
 		ERROR("Failed to detect S32-GEN1 clock compatible.\n");
 		return -EIO;
diff --git a/fdts/fsl-s32-gen1.dtsi b/fdts/fsl-s32-gen1.dtsi
index 9d945b19f..eaf108588 100644
--- a/fdts/fsl-s32-gen1.dtsi
+++ b/fdts/fsl-s32-gen1.dtsi
@@ -18,7 +18,7 @@
 	};
 
 	fxosc: fxosc@40050000 {
-		compatible = "fixed-clock", "fsl,s32gen1-fxosc";
+		compatible = "fixed-clock", "nxp,s32cc-fxosc";
 		reg = <0x0 0x40050000 0x0 0x3000>;
 		clock-frequency = <S32GEN1_FXOSC_FREQ>;
 		#clock-cells = <1>;
@@ -149,7 +149,7 @@
 	};
 
 	clks: clks {
-		compatible = "fsl,s32-gen1-clocking";
+		compatible = "nxp,s32cc-clocking";
 		#address-cells = <2>;
 		#size-cells = <2>;
 		#clock-cells = <1>;
@@ -175,7 +175,7 @@
 			<0>, <0>, <100000000>;
 
 		armpll: armpll@4003800 {
-			compatible = "fsl,s32gen1-armpll";
+			compatible = "nxp,s32cc-armpll";
 			reg = <0x0 0x40038000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -187,7 +187,7 @@
 		};
 
 		armdfs: armdfs@40054000 {
-			compatible = "fsl,s32gen1-armdfs";
+			compatible = "nxp,s32cc-armdfs";
 			reg = <0x0 0x40054000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -199,7 +199,7 @@
 		};
 
 		periphpll: periphpll@4003C000 {
-			compatible = "fsl,s32gen1-periphpll";
+			compatible = "nxp,s32cc-periphpll";
 			reg = <0x0 0x4003C000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -223,7 +223,7 @@
 		};
 
 		periphdfs: armdfs@40058000 {
-			compatible = "fsl,s32gen1-periphdfs";
+			compatible = "nxp,s32cc-periphdfs";
 			reg = <0x0 0x40058000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -235,32 +235,32 @@
 		};
 
 		accelpll: accelpll@40040000 {
-			compatible = "fsl,s32gen1-accelpll";
+			compatible = "nxp,s32cc-accelpll";
 			reg = <0x0 0x40040000 0x0 0x3000>;
 		};
 
 		ddrpll: ddrpll@40044000 {
-			compatible = "fsl,s32gen1-ddrpll";
+			compatible = "nxp,s32cc-ddrpll";
 			reg = <0x0 0x40044000 0x0 0x3000>;
 		};
 
 		mc_me: mc_me@40088000 {
-			compatible = "fsl,s32gen1-mc_me";
+			compatible = "nxp,s32cc-mc_me";
 			reg = <0x0 0x40088000 0x0 0x3000>;
 		};
 
 		rdc: rdc@440080000 {
-			compatible = "fsl,s32gen1-rdc";
+			compatible = "nxp,s32cc-rdc";
 			reg = <0x0 0x40080000 0x0 0x3000>;
 		};
 
 		rgm: rgm@40078000 {
-			compatible = "fsl,s32gen1-rgm";
+			compatible = "nxp,s32cc-rgm";
 			reg = <0x0 0x40078000 0x0 0x3000>;
 		};
 
 		mc_cgm0: mc_cgm0@40030000 {
-			compatible = "fsl,s32gen1-mc_cgm0";
+			compatible = "nxp,s32cc-mc_cgm0";
 			reg = <0x0 0x40030000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -322,7 +322,7 @@
 		};
 
 		mc_cgm1: mc_cgm1@40034000 {
-			compatible = "fsl,s32gen1-mc_cgm1";
+			compatible = "nxp,s32cc-mc_cgm1";
 			reg = <0x0 0x40034000 0x0 0x3000>;
 
 			assigned-clocks =
@@ -334,7 +334,7 @@
 		};
 
 		mc_cgm5: mc_cgm5@40068000 {
-			compatible = "fsl,s32gen1-mc_cgm5";
+			compatible = "nxp,s32cc-mc_cgm5";
 			reg = <0x0 0x40068000 0x0 0x3000>;
 
 			assigned-clocks =
diff --git a/fdts/fsl-s32g.dtsi b/fdts/fsl-s32g.dtsi
index 355b92bcb..710979f2c 100644
--- a/fdts/fsl-s32g.dtsi
+++ b/fdts/fsl-s32g.dtsi
@@ -1,5 +1,5 @@
 /*
- * Copyright 2020-2021 NXP
+ * Copyright 2020-2022 NXP
  *
  * SPDX-License-Identifier: BSD-3-Clause
  */
@@ -60,7 +60,7 @@
 		<100000000>;
 
 	mc_cgm2: mc_cgm2@44018000 {
-		compatible = "fsl,s32gen1-mc_cgm2";
+		compatible = "nxp,s32cc-mc_cgm2";
 		reg = <0x0 0x44018000 0x0 0x3000>;
 
 		assigned-clocks =
diff --git a/fdts/fsl-s32g3.dtsi b/fdts/fsl-s32g3.dtsi
index 9e70a64ba..cfc35cc35 100644
--- a/fdts/fsl-s32g3.dtsi
+++ b/fdts/fsl-s32g3.dtsi
@@ -1,5 +1,5 @@
 /*
- * Copyright 2021 NXP
+ * Copyright 2021-2022 NXP
  *
  * SPDX-License-Identifier: BSD-3-Clause
  */
@@ -15,7 +15,7 @@
 &clks {
 
 	mc_cgm0: mc_cgm0@40030000 {
-		compatible = "fsl,s32gen1-mc_cgm0";
+		compatible = "nxp,s32cc-mc_cgm0";
 		reg = <0x0 0x40030000 0x0 0x3000>;
 
 		assigned-clocks =
@@ -80,7 +80,7 @@
 	};
 
 	mc_cgm6: mc_cgm0@4053C000 {
-		compatible = "fsl,s32gen1-mc_cgm6";
+		compatible = "nxp,s32cc-mc_cgm6";
 		reg = <0x0 0x4053C000 0x0 0x3000>;
 
 		assigned-clocks =
diff --git a/fdts/fsl-s32r45-evb.dts b/fdts/fsl-s32r45-evb.dts
index f1593d6c9..2e185a26f 100644
--- a/fdts/fsl-s32r45-evb.dts
+++ b/fdts/fsl-s32r45-evb.dts
@@ -1,5 +1,5 @@
 /*
- * Copyright 2021 NXP
+ * Copyright 2021-2022 NXP
  *
  * SPDX-License-Identifier: BSD-3-Clause
  */
@@ -67,7 +67,7 @@
 			<100000000>;
 
 	mc_cgm2: mc_cgm2@440C0000 {
-		compatible = "fsl,s32gen1-mc_cgm2";
+		compatible = "nxp,s32cc-mc_cgm2";
 		reg = <0x0 0x440C0000 0x0 0x3000>;
 
 		assigned-clocks =
-- 
2.17.1

