// Seed: 598833886
module module_0 (
    output wire id_0,
    output wand id_1,
    output supply0 id_2,
    output uwire id_3,
    output tri1 id_4,
    output wor id_5,
    output wire id_6
    , id_8
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7
);
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_4 = 0;
  assign id_9[1] = 1 ? id_5 : -1 ? id_0 : -1'b0;
endmodule
