###############################################################
#  Generated by:      Cadence Encounter 09.12-s159_1
#  OS:                Linux x86_64(Host ID eecad41)
#  Generated on:      Wed Feb 11 23:17:39 2015
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix adder_postCTS11 -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin \b_reg_reg[0] /CLK 
Endpoint:   \b_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.228
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[0] v     |          | 0.000 |       |   0.100 |    1.101 | 
     | FE_PHC193_b_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.116 | 
     | FE_PHC284_b_0_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.136 |    1.137 | 
     | FE_PHC311_b_0_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.160 | 
     | FE_PHC247_b_0_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.183 |    1.184 | 
     | FE_PHC217_b_0_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.204 |    1.205 | 
     | FE_PHC176_b_0_ | A v -> Y v | BUFNIx03 | 0.019 | 0.024 |   0.228 |    1.229 | 
     | \b_reg_reg[0]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.228 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.001 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.994 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \b_reg_reg[0] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.970 | 
     +-----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \a_reg_reg[5] /CLK 
Endpoint:   \a_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[5] v     |          | 0.000 |       |   0.100 |    1.101 | 
     | FE_PHC209_a_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC318_a_5_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.136 |    1.138 | 
     | FE_PHC333_a_5_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.160 | 
     | FE_PHC293_a_5_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.182 |    1.183 | 
     | FE_PHC263_a_5_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.206 |    1.207 | 
     | FE_PHC233_a_5_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.227 |    1.228 | 
     | \a_reg_reg[5]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.227 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.001 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.994 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \a_reg_reg[5] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.971 | 
     +-----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \a_reg_reg[12] /CLK 
Endpoint:   \a_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[12] v    |          | 0.000 |       |   0.100 |    1.102 | 
     | FE_PHC241_a_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC349_a_12_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.137 |    1.139 | 
     | FE_PHC339_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.161 | 
     | FE_PHC325_a_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.182 |    1.183 | 
     | FE_PHC301_a_12_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.206 |    1.208 | 
     | FE_PHC272_a_12_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.227 |    1.229 | 
     | \a_reg_reg[12]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.227 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.002 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.995 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.975 | 
     | \a_reg_reg[12] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.971 | 
     +------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \a_reg_reg[13] /CLK 
Endpoint:   \a_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.227
= Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[13] v    |          | 0.000 |       |   0.100 |    1.102 | 
     | FE_PHC242_a_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.117 | 
     | FE_PHC347_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.139 | 
     | FE_PHC337_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.159 |    1.161 | 
     | FE_PHC324_a_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.182 |    1.184 | 
     | FE_PHC300_a_13_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.207 |    1.209 | 
     | FE_PHC271_a_13_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.227 |    1.229 | 
     | \a_reg_reg[13]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.227 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.002 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.995 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.976 | 
     | \a_reg_reg[13] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.971 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \b_reg_reg[7] /CLK 
Endpoint:   \b_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[7] v     |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC211_b_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.118 | 
     | FE_PHC297_b_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.141 | 
     | FE_PHC336_b_7_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.161 | 
     | FE_PHC317_b_7_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.180 |    1.183 | 
     | FE_PHC267_b_7_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.205 |    1.207 | 
     | FE_PHC236_b_7_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.225 |    1.228 | 
     | \b_reg_reg[7]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.226 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.976 | 
     | \b_reg_reg[7] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.972 | 
     +-----------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \b_reg_reg[8] /CLK 
Endpoint:   \b_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[8] v     |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC212_b_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.118 | 
     | FE_PHC295_b_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.142 | 
     | FE_PHC335_b_8_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.161 | 
     | FE_PHC316_b_8_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.180 |    1.183 | 
     | FE_PHC262_b_8_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.204 |    1.207 | 
     | FE_PHC231_b_8_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.225 |    1.228 | 
     | \b_reg_reg[8]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.226 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.977 | 
     | \b_reg_reg[8] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.973 | 
     +-----------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \b_reg_reg[15] /CLK 
Endpoint:   \b_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.226
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[15] v    |          | 0.000 |       |   0.100 |    1.103 | 
     | FE_PHC289_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.119 | 
     | FE_PHC312_b_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.137 | 
     | FE_PHC174_b_15_ | A v -> Y v | BUFNIx03 | 0.020 | 0.024 |   0.158 |    1.161 | 
     | FE_PHC192_b_15_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.181 |    1.184 | 
     | FE_PHC256_b_15_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.204 |    1.207 | 
     | FE_PHC221_b_15_ | A v -> Y v | BUFNIx04 | 0.017 | 0.022 |   0.226 |    1.229 | 
     | \b_reg_reg[15]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.226 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.003 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.996 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.977 | 
     | \b_reg_reg[15] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.972 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \b_reg_reg[11] /CLK 
Endpoint:   \b_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.226
= Slack Time                    1.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[11] v    |          | 0.000 |       |   0.100 |    1.104 | 
     | FE_PHC200_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.120 | 
     | FE_PHC219_b_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.139 | 
     | FE_PHC313_b_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.156 |    1.161 | 
     | FE_PHC279_b_11_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.181 |    1.185 | 
     | FE_PHC249_b_11_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.201 |    1.206 | 
     | FE_PHC178_b_11_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.226 |    1.230 | 
     | \b_reg_reg[11]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.226 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.004 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.998 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.978 | 
     | \b_reg_reg[11] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.974 | 
     +------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \a_reg_reg[10] /CLK 
Endpoint:   \a_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.226
= Slack Time                    1.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[10] v    |          | 0.000 |       |   0.100 |    1.105 | 
     | FE_PHC306_a_10_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.122 | 
     | FE_PHC327_a_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.135 |    1.140 | 
     | FE_PHC348_a_10_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.158 |    1.163 | 
     | FE_PHC342_a_10_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.178 |    1.183 | 
     | FE_PHC237_a_10_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.201 |    1.206 | 
     | FE_PHC210_a_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.226 |    1.231 | 
     | \a_reg_reg[10]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.226 |    1.231 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.005 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.998 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.979 | 
     | \a_reg_reg[10] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.974 | 
     +------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \b_reg_reg[4] /CLK 
Endpoint:   \b_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.223
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[4] v     |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC205_b_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.122 | 
     | FE_PHC345_b_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.140 | 
     | FE_PHC351_b_4_ | A v -> Y v | BUFNIx04 | 0.021 | 0.023 |   0.158 |    1.164 | 
     | FE_PHC350_b_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.177 |    1.183 | 
     | FE_PHC266_b_4_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.201 |    1.207 | 
     | FE_PHC230_b_4_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.223 |    1.228 | 
     | \b_reg_reg[4]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.223 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.999 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.979 | 
     | \b_reg_reg[4] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.975 | 
     +-----------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \a_reg_reg[14] /CLK 
Endpoint:   \a_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.232
- Arrival Time                  0.226
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[14] v    |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC228_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.121 | 
     | FE_PHC254_a_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.134 |    1.139 | 
     | FE_PHC309_a_14_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.163 | 
     | FE_PHC282_a_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.177 |    1.182 | 
     | FE_PHC203_a_14_ | A v -> Y v | BUFNIx03 | 0.018 | 0.023 |   0.200 |    1.205 | 
     | FE_PHC184_a_14_ | A v -> Y v | BUFNIx03 | 0.023 | 0.026 |   0.226 |    1.232 | 
     | \a_reg_reg[14]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.226 |    1.232 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -0.999 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \a_reg_reg[14] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.975 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \b_reg_reg[13] /CLK 
Endpoint:   \b_reg_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[13]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.225
= Slack Time                    1.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[13] v    |          | 0.000 |       |   0.100 |    1.106 | 
     | FE_PHC239_b_13_ | A v -> Y v | BUFNIx08 | 0.015 | 0.015 |   0.115 |    1.122 | 
     | FE_PHC269_b_13_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.139 | 
     | FE_PHC334_b_13_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.154 |    1.161 | 
     | FE_PHC315_b_13_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.179 |    1.185 | 
     | FE_PHC294_b_13_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.199 |    1.206 | 
     | FE_PHC180_b_13_ | A v -> Y v | BUFNIx03 | 0.022 | 0.025 |   0.225 |    1.231 | 
     | \b_reg_reg[13]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.225 |    1.231 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.006 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.000 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \b_reg_reg[13] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.975 | 
     +------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \b_reg_reg[6] /CLK 
Endpoint:   \b_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.222
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[6] v     |          | 0.000 |       |   0.100 |    1.107 | 
     | FE_PHC206_b_6_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.123 | 
     | FE_PHC323_b_6_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.140 | 
     | FE_PHC346_b_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.164 | 
     | FE_PHC341_b_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    1.183 | 
     | FE_PHC261_b_6_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.201 |    1.208 | 
     | FE_PHC229_b_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.222 |    1.228 | 
     | \b_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.222 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.000 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.980 | 
     | \b_reg_reg[6] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.976 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \b_reg_reg[9] /CLK 
Endpoint:   \b_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.222
= Slack Time                    1.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[9] v     |          | 0.000 |       |   0.100 |    1.107 | 
     | FE_PHC199_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.016 |   0.116 |    1.124 | 
     | FE_PHC253_b_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.141 | 
     | FE_PHC308_b_9_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.158 |    1.166 | 
     | FE_PHC280_b_9_ | A v -> Y v | BUFNIx08 | 0.017 | 0.020 |   0.178 |    1.186 | 
     | FE_PHC218_b_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.198 |    1.205 | 
     | FE_PHC187_b_9_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.222 |    1.230 | 
     | \b_reg_reg[9]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.222 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.007 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.001 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.981 | 
     | \b_reg_reg[9] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.977 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \a_reg_reg[4] /CLK 
Endpoint:   \a_reg_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[4]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.220
= Slack Time                    1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[4] v     |          | 0.000 |       |   0.100 |    1.108 | 
     | FE_PHC208_a_4_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.124 | 
     | FE_PHC264_a_4_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.142 | 
     | FE_PHC330_a_4_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.155 |    1.164 | 
     | FE_PHC314_a_4_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.179 |    1.188 | 
     | FE_PHC292_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.199 |    1.208 | 
     | FE_PHC232_a_4_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.219 |    1.228 | 
     | \a_reg_reg[4]  | D v        | DFFASx02 | 0.016 | 0.000 |   0.220 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.008 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.001 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.982 | 
     | \a_reg_reg[4] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.978 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \a_reg_reg[15] /CLK 
Endpoint:   \a_reg_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[15]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.220
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[15] v    |          | 0.000 |       |   0.100 |    1.110 | 
     | FE_PHC196_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.126 | 
     | FE_PHC215_a_15_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.134 |    1.144 | 
     | FE_PHC331_a_15_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.152 |    1.163 | 
     | FE_PHC278_a_15_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.176 |    1.186 | 
     | FE_PHC248_a_15_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.196 |    1.206 | 
     | FE_PHC175_a_15_ | A v -> Y v | BUFNIx03 | 0.020 | 0.024 |   0.220 |    1.230 | 
     | \a_reg_reg[15]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.220 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.010 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.003 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \a_reg_reg[15] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.979 | 
     +------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \a_reg_reg[0] /CLK 
Endpoint:   \a_reg_reg[0] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[0]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.219
= Slack Time                    1.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[0] v     |          | 0.000 |       |   0.100 |    1.110 | 
     | FE_PHC224_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.127 | 
     | FE_PHC283_a_0_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.145 | 
     | FE_PHC310_a_0_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.153 |    1.163 | 
     | FE_PHC255_a_0_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.172 |    1.183 | 
     | FE_PHC195_a_0_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.195 |    1.205 | 
     | FE_PHC181_a_0_ | A v -> Y v | BUFNIx03 | 0.020 | 0.025 |   0.219 |    1.230 | 
     | \a_reg_reg[0]  | D v        | DFFASx02 | 0.020 | 0.000 |   0.219 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.010 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.004 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \a_reg_reg[0] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.980 | 
     +-----------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \b_reg_reg[14] /CLK 
Endpoint:   \b_reg_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[14]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.219
= Slack Time                    1.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[14] v    |          | 0.000 |       |   0.100 |    1.111 | 
     | FE_PHC194_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.115 |    1.126 | 
     | FE_PHC214_b_14_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.133 |    1.144 | 
     | FE_PHC307_b_14_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.168 | 
     | FE_PHC277_b_14_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.177 |    1.188 | 
     | FE_PHC246_b_14_ | A v -> Y v | BUFNIx08 | 0.015 | 0.019 |   0.196 |    1.207 | 
     | FE_PHC173_b_14_ | A v -> Y v | BUFNIx03 | 0.019 | 0.023 |   0.219 |    1.230 | 
     | \b_reg_reg[14]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.219 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.011 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.004 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.984 | 
     | \b_reg_reg[14] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.979 | 
     +------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \a_reg_reg[3] /CLK 
Endpoint:   \a_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.215
= Slack Time                    1.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[3] v     |          | 0.000 |       |   0.100 |    1.113 | 
     | FE_PHC207_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.129 | 
     | FE_PHC296_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.135 |    1.148 | 
     | FE_PHC319_a_3_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.153 |    1.166 | 
     | FE_PHC332_a_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.171 |    1.184 | 
     | FE_PHC265_a_3_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.194 |    1.208 | 
     | FE_PHC235_a_3_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.215 |    1.228 | 
     | \a_reg_reg[3]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.215 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.013 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.006 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.987 | 
     | \a_reg_reg[3] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.982 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \b_reg_reg[2] /CLK 
Endpoint:   \b_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.211
= Slack Time                    1.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[2] v     |          | 0.000 |       |   0.100 |    1.120 | 
     | FE_PHC238_b_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.136 | 
     | FE_PHC321_b_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.138 |    1.158 | 
     | FE_PHC299_b_2_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.163 |    1.183 | 
     | FE_PHC270_b_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.184 |    1.205 | 
     | FE_PHC185_b_2_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.211 |    1.231 | 
     | \b_reg_reg[2]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.211 |    1.231 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.020 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.013 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.994 | 
     | \b_reg_reg[2] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.990 | 
     +-----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \a_reg_reg[1] /CLK 
Endpoint:   \a_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.231
- Arrival Time                  0.209
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[1] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC226_a_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.115 |    1.137 | 
     | FE_PHC287_a_1_ | A v -> Y v | BUFNIx04 | 0.022 | 0.024 |   0.139 |    1.161 | 
     | FE_PHC257_a_1_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.160 |    1.182 | 
     | FE_PHC202_a_1_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.184 |    1.205 | 
     | FE_PHC182_a_1_ | A v -> Y v | BUFNIx03 | 0.022 | 0.026 |   0.209 |    1.231 | 
     | \a_reg_reg[1]  | D v        | DFFASx02 | 0.022 | 0.000 |   0.209 |    1.231 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \a_reg_reg[1] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \a_reg_reg[11] /CLK 
Endpoint:   \a_reg_reg[11] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[11]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.209
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | a[11] v    |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC290_a_11_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC225_a_11_ | A v -> Y v | BUFNIx04 | 0.017 | 0.021 |   0.138 |    1.159 | 
     | FE_PHC258_a_11_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.161 |    1.182 | 
     | FE_PHC198_a_11_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.184 |    1.205 | 
     | FE_PHC183_a_11_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.209 |    1.230 | 
     | \a_reg_reg[11]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.209 |    1.230 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \a_reg_reg[11] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \b_reg_reg[5] /CLK 
Endpoint:   \b_reg_reg[5] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[5]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.207
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[5] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC186_b_5_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC291_b_5_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.139 |    1.161 | 
     | FE_PHC259_b_5_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.161 |    1.183 | 
     | FE_PHC220_b_5_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.186 |    1.208 | 
     | FE_PHC191_b_5_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.206 |    1.228 | 
     | \b_reg_reg[5]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.207 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \b_reg_reg[5] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \b_reg_reg[3] /CLK 
Endpoint:   \b_reg_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[3]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.301
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.207
= Slack Time                    1.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[3] v     |          | 0.000 |       |   0.100 |    1.122 | 
     | FE_PHC243_b_3_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC329_b_3_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.138 |    1.160 | 
     | FE_PHC344_b_3_ | A v -> Y v | BUFNIx04 | 0.018 | 0.023 |   0.161 |    1.183 | 
     | FE_PHC305_b_3_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.185 |    1.207 | 
     | FE_PHC276_b_3_ | A v -> Y v | BUFNIx08 | 0.019 | 0.022 |   0.207 |    1.229 | 
     | \b_reg_reg[3]  | D v        | DFFASx02 | 0.019 | 0.000 |   0.207 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.022 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.015 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.995 | 
     | \b_reg_reg[3] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.991 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \a_reg_reg[2] /CLK 
Endpoint:   \a_reg_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[2]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.206
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[2] v     |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC240_a_2_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.138 | 
     | FE_PHC328_a_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.160 | 
     | FE_PHC343_a_2_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.160 |    1.183 | 
     | FE_PHC304_a_2_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.184 |    1.207 | 
     | FE_PHC275_a_2_ | A v -> Y v | BUFNIx08 | 0.018 | 0.022 |   0.206 |    1.229 | 
     | \a_reg_reg[2]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.206 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.016 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.996 | 
     | \a_reg_reg[2] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.992 | 
     +-----------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \b_reg_reg[10] /CLK 
Endpoint:   \b_reg_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[10]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.206
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[10] v    |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC244_b_10_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.138 | 
     | FE_PHC326_b_10_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.137 |    1.160 | 
     | FE_PHC340_b_10_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.160 |    1.183 | 
     | FE_PHC302_b_10_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.185 |    1.208 | 
     | FE_PHC273_b_10_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.205 |    1.228 | 
     | \b_reg_reg[10]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.206 |    1.229 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.016 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.997 | 
     | \b_reg_reg[10] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.992 | 
     +------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \a_reg_reg[6] /CLK 
Endpoint:   \a_reg_reg[6] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[6]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.205
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[6] v     |          | 0.000 |       |   0.100 |    1.123 | 
     | FE_PHC188_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.017 |   0.117 |    1.140 | 
     | FE_PHC190_a_6_ | A v -> Y v | BUFNIx08 | 0.016 | 0.020 |   0.136 |    1.160 | 
     | FE_PHC288_a_6_ | A v -> Y v | BUFNIx04 | 0.019 | 0.023 |   0.159 |    1.183 | 
     | FE_PHC251_a_6_ | A v -> Y v | BUFNIx04 | 0.022 | 0.025 |   0.184 |    1.207 | 
     | FE_PHC216_a_6_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.205 |    1.228 | 
     | \a_reg_reg[6]  | D v        | DFFASx02 | 0.017 | 0.000 |   0.205 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.023 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.017 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.997 | 
     | \a_reg_reg[6] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.993 | 
     +-----------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \a_reg_reg[8] /CLK 
Endpoint:   \a_reg_reg[8] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[8]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.228
- Arrival Time                  0.203
= Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[8] v     |          | 0.000 |       |   0.100 |    1.125 | 
     | FE_PHC213_a_8_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.140 | 
     | FE_PHC298_a_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.139 |    1.164 | 
     | FE_PHC320_a_8_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.183 | 
     | FE_PHC268_a_8_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.182 |    1.207 | 
     | FE_PHC234_a_8_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.203 |    1.228 | 
     | \a_reg_reg[8]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.203 |    1.228 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.025 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.018 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \a_reg_reg[8] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.995 | 
     +-----------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \b_reg_reg[12] /CLK 
Endpoint:   \b_reg_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[12]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.299
+ Path Delay                    1.500
= Required Time                 1.232
- Arrival Time                  0.207
= Slack Time                    1.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                 |            |          |       |       |  Time   |   Time   | 
     |-----------------+------------+----------+-------+-------+---------+----------| 
     |                 | b[12] v    |          | 0.000 |       |   0.100 |    1.125 | 
     | FE_PHC260_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.142 | 
     | FE_PHC286_b_12_ | A v -> Y v | BUFNIx08 | 0.015 | 0.018 |   0.135 |    1.160 | 
     | FE_PHC204_b_12_ | A v -> Y v | BUFNIx04 | 0.018 | 0.022 |   0.156 |    1.182 | 
     | FE_PHC227_b_12_ | A v -> Y v | BUFNIx04 | 0.020 | 0.023 |   0.180 |    1.205 | 
     | FE_PHC179_b_12_ | A v -> Y v | BUFNIx03 | 0.023 | 0.027 |   0.207 |    1.232 | 
     | \b_reg_reg[12]  | D v        | DFFASx02 | 0.023 | 0.000 |   0.207 |    1.232 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                |            |           |       |       |  Time   |   Time   | 
     |----------------+------------+-----------+-------+-------+---------+----------| 
     |                | clk ^      |           | 0.000 |       |   0.000 |   -1.025 | 
     | clk__L1_I0     | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.018 | 
     | clk__L2_I0     | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \b_reg_reg[12] | CLK ^      | DFFASx02  | 0.053 | 0.005 |   0.031 |   -0.994 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \b_reg_reg[1] /CLK 
Endpoint:   \b_reg_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: b[1]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.205
= Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | b[1] v     |          | 0.000 |       |   0.100 |    1.126 | 
     | FE_PHC197_b_1_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.142 | 
     | FE_PHC285_b_1_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.135 |    1.160 | 
     | FE_PHC250_b_1_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.159 |    1.184 | 
     | FE_PHC222_b_1_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.179 |    1.205 | 
     | FE_PHC177_b_1_ | A v -> Y v | BUFNIx03 | 0.021 | 0.025 |   0.205 |    1.230 | 
     | \b_reg_reg[1]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.205 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.019 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -0.999 | 
     | \b_reg_reg[1] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.995 | 
     +-----------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \a_reg_reg[9] /CLK 
Endpoint:   \a_reg_reg[9] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[9]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.031
- Setup                         0.302
+ Path Delay                    1.500
= Required Time                 1.229
- Arrival Time                  0.202
= Slack Time                    1.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[9] v     |          | 0.000 |       |   0.100 |    1.126 | 
     | FE_PHC245_a_9_ | A v -> Y v | BUFNIx08 | 0.014 | 0.015 |   0.115 |    1.141 | 
     | FE_PHC322_a_9_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.138 |    1.165 | 
     | FE_PHC338_a_9_ | A v -> Y v | BUFNIx08 | 0.016 | 0.019 |   0.158 |    1.184 | 
     | FE_PHC303_a_9_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.181 |    1.208 | 
     | FE_PHC274_a_9_ | A v -> Y v | BUFNIx08 | 0.018 | 0.021 |   0.202 |    1.228 | 
     | \a_reg_reg[9]  | D v        | DFFASx02 | 0.018 | 0.000 |   0.202 |    1.229 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.026 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.020 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -1.000 | 
     | \a_reg_reg[9] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.031 |   -0.996 | 
     +-----------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \a_reg_reg[7] /CLK 
Endpoint:   \a_reg_reg[7] /D (v) checked with  leading edge of 'clk'
Beginpoint: a[7]             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.030
- Setup                         0.300
+ Path Delay                    1.500
= Required Time                 1.230
- Arrival Time                  0.202
= Slack Time                    1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |    Instance    |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                |            |          |       |       |  Time   |   Time   | 
     |----------------+------------+----------+-------+-------+---------+----------| 
     |                | a[7] v     |          | 0.000 |       |   0.100 |    1.128 | 
     | FE_PHC201_a_7_ | A v -> Y v | BUFNIx08 | 0.015 | 0.016 |   0.116 |    1.144 | 
     | FE_PHC223_a_7_ | A v -> Y v | BUFNIx08 | 0.014 | 0.018 |   0.134 |    1.161 | 
     | FE_PHC281_a_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.157 |    1.185 | 
     | FE_PHC252_a_7_ | A v -> Y v | BUFNIx08 | 0.017 | 0.021 |   0.178 |    1.206 | 
     | FE_PHC189_a_7_ | A v -> Y v | BUFNIx04 | 0.021 | 0.024 |   0.202 |    1.230 | 
     | \a_reg_reg[7]  | D v        | DFFASx02 | 0.021 | 0.000 |   0.202 |    1.230 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |           |       |       |  Time   |   Time   | 
     |---------------+------------+-----------+-------+-------+---------+----------| 
     |               | clk ^      |           | 0.000 |       |   0.000 |   -1.028 | 
     | clk__L1_I0    | A ^ -> Y v | INVCLKx10 | 0.007 | 0.007 |   0.007 |   -1.021 | 
     | clk__L2_I0    | A v -> Y ^ | INVCLKx10 | 0.053 | 0.020 |   0.026 |   -1.001 | 
     | \a_reg_reg[7] | CLK ^      | DFFASx02  | 0.053 | 0.004 |   0.030 |   -0.997 | 
     +-----------------------------------------------------------------------------+ 

