#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Sun Dec 14 12:24:10 2014
# Process ID: 6016
# Log file: X:/Desktop/Logic labs/Lab5/VGAcontroller/planAhead_run_1/planAhead.log
# Journal file: X:/Desktop/Logic labs/Lab5/VGAcontroller/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -13 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {X:/Desktop/Logic labs/Lab5/VGAcontroller/pa.fromHdl.tcl}
# create_project -name VGAcontroller -dir "X:/Desktop/Logic labs/Lab5/VGAcontroller/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "vga_display.ucf" [current_fileset -constrset]
Adding file 'X:/Desktop/Logic labs/Lab5/VGAcontroller/vga_display.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {clk_divider16.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../Downloads/vga_controller_640_60.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {seven_alternate.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Bin_to_Seg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCDconverter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../../../Downloads/vga_display.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top vga_display $srcset
# add_files [list {vga_display.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/Desktop/Logic labs/Lab5/VGAcontroller/clk_divider16.v" into library work
Analyzing Verilog file "X:/Downloads/vga_controller_640_60.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/Lab5/VGAcontroller/seven_alternate.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/Lab5/VGAcontroller/Bin_to_Seg.v" into library work
Analyzing Verilog file "X:/Desktop/Logic labs/Lab5/VGAcontroller/BCDconverter.v" into library work
Analyzing Verilog file "X:/Downloads/vga_display.v" into library work
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/Desktop/Logic labs/Lab5/VGAcontroller/vga_display.ucf]
Finished Parsing UCF File [X:/Desktop/Logic labs/Lab5/VGAcontroller/vga_display.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: caa2654c
open_rtl_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 558.219 ; gain = 162.230
startgroup
set_property package_pin A8 [get_ports up]
endgroup
startgroup
set_property package_pin C9 [get_ports down]
endgroup
startgroup
set_property package_pin C4 [get_ports left]
endgroup
startgroup
set_property package_pin N6 [get_ports HS]
endgroup
startgroup
set_property package_pin D9 [get_ports right]
endgroup
startgroup
set_property package_pin B8 [get_ports rst]
endgroup
startgroup
set_property package_pin V10 [get_ports clk]
endgroup
set_property package_pin "" [get_ports [list  {R_control[0]}]]
startgroup
set_property package_pin T5 [get_ports {R_control[0]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {R_control[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {R_control[2]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {R_control[0]}]
endgroup
set_property package_pin "" [get_ports [list  {R_control[1]}]]
set_property package_pin "" [get_ports [list  {R_control[0]}]]
set_property package_pin "" [get_ports [list  {R_control[2]}]]
set_property package_pin "" [get_ports [list  {R_control[0]}]]
startgroup
set_property package_pin T5 [get_ports {R_control[2]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {R_control[1]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {R_control[0]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {R_control[1]}]
endgroup
startgroup
set_property package_pin N8 [get_ports {G_control[2]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {G_control[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {G_control[0]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {B_control[1]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B_control[0]}]
endgroup
startgroup
set_property package_pin T10 [get_ports {B_control[0]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {anode[0]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {anode[1]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {anode[2]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {anode[3]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {seven[0]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {seven[1]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {seven[2]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {seven[3]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {seven[4]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {seven[5]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {seven[6]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
