
HadesF4RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd1c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000630  0800deb0  0800deb0  0001deb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e4e0  0800e4e0  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e4e0  0800e4e0  0001e4e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e4e8  0800e4e8  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e4e8  0800e4e8  0001e4e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e4ec  0800e4ec  0001e4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e4f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000045ac  200001e4  0800e6d4  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004790  0800e6d4  00024790  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a3d1  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003a5b  00000000  00000000  0003a5e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001550  00000000  00000000  0003e040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001398  00000000  00000000  0003f590  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022c7d  00000000  00000000  00040928  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000125af  00000000  00000000  000635a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca94b  00000000  00000000  00075b54  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014049f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066a8  00000000  00000000  0014051c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800de94 	.word	0x0800de94

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800de94 	.word	0x0800de94

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr

080001f4 <__aeabi_drsub>:
 80001f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f8:	e002      	b.n	8000200 <__adddf3>
 80001fa:	bf00      	nop

080001fc <__aeabi_dsub>:
 80001fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000200 <__adddf3>:
 8000200:	b530      	push	{r4, r5, lr}
 8000202:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000206:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800020a:	ea94 0f05 	teq	r4, r5
 800020e:	bf08      	it	eq
 8000210:	ea90 0f02 	teqeq	r0, r2
 8000214:	bf1f      	itttt	ne
 8000216:	ea54 0c00 	orrsne.w	ip, r4, r0
 800021a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000222:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000226:	f000 80e2 	beq.w	80003ee <__adddf3+0x1ee>
 800022a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000232:	bfb8      	it	lt
 8000234:	426d      	neglt	r5, r5
 8000236:	dd0c      	ble.n	8000252 <__adddf3+0x52>
 8000238:	442c      	add	r4, r5
 800023a:	ea80 0202 	eor.w	r2, r0, r2
 800023e:	ea81 0303 	eor.w	r3, r1, r3
 8000242:	ea82 0000 	eor.w	r0, r2, r0
 8000246:	ea83 0101 	eor.w	r1, r3, r1
 800024a:	ea80 0202 	eor.w	r2, r0, r2
 800024e:	ea81 0303 	eor.w	r3, r1, r3
 8000252:	2d36      	cmp	r5, #54	; 0x36
 8000254:	bf88      	it	hi
 8000256:	bd30      	pophi	{r4, r5, pc}
 8000258:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800025c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000260:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000264:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x70>
 800026a:	4240      	negs	r0, r0
 800026c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000270:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000274:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000278:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x84>
 800027e:	4252      	negs	r2, r2
 8000280:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000284:	ea94 0f05 	teq	r4, r5
 8000288:	f000 80a7 	beq.w	80003da <__adddf3+0x1da>
 800028c:	f1a4 0401 	sub.w	r4, r4, #1
 8000290:	f1d5 0e20 	rsbs	lr, r5, #32
 8000294:	db0d      	blt.n	80002b2 <__adddf3+0xb2>
 8000296:	fa02 fc0e 	lsl.w	ip, r2, lr
 800029a:	fa22 f205 	lsr.w	r2, r2, r5
 800029e:	1880      	adds	r0, r0, r2
 80002a0:	f141 0100 	adc.w	r1, r1, #0
 80002a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a8:	1880      	adds	r0, r0, r2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	4159      	adcs	r1, r3
 80002b0:	e00e      	b.n	80002d0 <__adddf3+0xd0>
 80002b2:	f1a5 0520 	sub.w	r5, r5, #32
 80002b6:	f10e 0e20 	add.w	lr, lr, #32
 80002ba:	2a01      	cmp	r2, #1
 80002bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c0:	bf28      	it	cs
 80002c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	18c0      	adds	r0, r0, r3
 80002cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d4:	d507      	bpl.n	80002e6 <__adddf3+0xe6>
 80002d6:	f04f 0e00 	mov.w	lr, #0
 80002da:	f1dc 0c00 	rsbs	ip, ip, #0
 80002de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ea:	d31b      	bcc.n	8000324 <__adddf3+0x124>
 80002ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f0:	d30c      	bcc.n	800030c <__adddf3+0x10c>
 80002f2:	0849      	lsrs	r1, r1, #1
 80002f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002fc:	f104 0401 	add.w	r4, r4, #1
 8000300:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000304:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000308:	f080 809a 	bcs.w	8000440 <__adddf3+0x240>
 800030c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000310:	bf08      	it	eq
 8000312:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000316:	f150 0000 	adcs.w	r0, r0, #0
 800031a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031e:	ea41 0105 	orr.w	r1, r1, r5
 8000322:	bd30      	pop	{r4, r5, pc}
 8000324:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000328:	4140      	adcs	r0, r0
 800032a:	eb41 0101 	adc.w	r1, r1, r1
 800032e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000332:	f1a4 0401 	sub.w	r4, r4, #1
 8000336:	d1e9      	bne.n	800030c <__adddf3+0x10c>
 8000338:	f091 0f00 	teq	r1, #0
 800033c:	bf04      	itt	eq
 800033e:	4601      	moveq	r1, r0
 8000340:	2000      	moveq	r0, #0
 8000342:	fab1 f381 	clz	r3, r1
 8000346:	bf08      	it	eq
 8000348:	3320      	addeq	r3, #32
 800034a:	f1a3 030b 	sub.w	r3, r3, #11
 800034e:	f1b3 0220 	subs.w	r2, r3, #32
 8000352:	da0c      	bge.n	800036e <__adddf3+0x16e>
 8000354:	320c      	adds	r2, #12
 8000356:	dd08      	ble.n	800036a <__adddf3+0x16a>
 8000358:	f102 0c14 	add.w	ip, r2, #20
 800035c:	f1c2 020c 	rsb	r2, r2, #12
 8000360:	fa01 f00c 	lsl.w	r0, r1, ip
 8000364:	fa21 f102 	lsr.w	r1, r1, r2
 8000368:	e00c      	b.n	8000384 <__adddf3+0x184>
 800036a:	f102 0214 	add.w	r2, r2, #20
 800036e:	bfd8      	it	le
 8000370:	f1c2 0c20 	rsble	ip, r2, #32
 8000374:	fa01 f102 	lsl.w	r1, r1, r2
 8000378:	fa20 fc0c 	lsr.w	ip, r0, ip
 800037c:	bfdc      	itt	le
 800037e:	ea41 010c 	orrle.w	r1, r1, ip
 8000382:	4090      	lslle	r0, r2
 8000384:	1ae4      	subs	r4, r4, r3
 8000386:	bfa2      	ittt	ge
 8000388:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800038c:	4329      	orrge	r1, r5
 800038e:	bd30      	popge	{r4, r5, pc}
 8000390:	ea6f 0404 	mvn.w	r4, r4
 8000394:	3c1f      	subs	r4, #31
 8000396:	da1c      	bge.n	80003d2 <__adddf3+0x1d2>
 8000398:	340c      	adds	r4, #12
 800039a:	dc0e      	bgt.n	80003ba <__adddf3+0x1ba>
 800039c:	f104 0414 	add.w	r4, r4, #20
 80003a0:	f1c4 0220 	rsb	r2, r4, #32
 80003a4:	fa20 f004 	lsr.w	r0, r0, r4
 80003a8:	fa01 f302 	lsl.w	r3, r1, r2
 80003ac:	ea40 0003 	orr.w	r0, r0, r3
 80003b0:	fa21 f304 	lsr.w	r3, r1, r4
 80003b4:	ea45 0103 	orr.w	r1, r5, r3
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	f1c4 040c 	rsb	r4, r4, #12
 80003be:	f1c4 0220 	rsb	r2, r4, #32
 80003c2:	fa20 f002 	lsr.w	r0, r0, r2
 80003c6:	fa01 f304 	lsl.w	r3, r1, r4
 80003ca:	ea40 0003 	orr.w	r0, r0, r3
 80003ce:	4629      	mov	r1, r5
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	fa21 f004 	lsr.w	r0, r1, r4
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	f094 0f00 	teq	r4, #0
 80003de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003e2:	bf06      	itte	eq
 80003e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e8:	3401      	addeq	r4, #1
 80003ea:	3d01      	subne	r5, #1
 80003ec:	e74e      	b.n	800028c <__adddf3+0x8c>
 80003ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003f2:	bf18      	it	ne
 80003f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f8:	d029      	beq.n	800044e <__adddf3+0x24e>
 80003fa:	ea94 0f05 	teq	r4, r5
 80003fe:	bf08      	it	eq
 8000400:	ea90 0f02 	teqeq	r0, r2
 8000404:	d005      	beq.n	8000412 <__adddf3+0x212>
 8000406:	ea54 0c00 	orrs.w	ip, r4, r0
 800040a:	bf04      	itt	eq
 800040c:	4619      	moveq	r1, r3
 800040e:	4610      	moveq	r0, r2
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	ea91 0f03 	teq	r1, r3
 8000416:	bf1e      	ittt	ne
 8000418:	2100      	movne	r1, #0
 800041a:	2000      	movne	r0, #0
 800041c:	bd30      	popne	{r4, r5, pc}
 800041e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000422:	d105      	bne.n	8000430 <__adddf3+0x230>
 8000424:	0040      	lsls	r0, r0, #1
 8000426:	4149      	adcs	r1, r1
 8000428:	bf28      	it	cs
 800042a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042e:	bd30      	pop	{r4, r5, pc}
 8000430:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000434:	bf3c      	itt	cc
 8000436:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800043a:	bd30      	popcc	{r4, r5, pc}
 800043c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000440:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000444:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000448:	f04f 0000 	mov.w	r0, #0
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf1a      	itte	ne
 8000454:	4619      	movne	r1, r3
 8000456:	4610      	movne	r0, r2
 8000458:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800045c:	bf1c      	itt	ne
 800045e:	460b      	movne	r3, r1
 8000460:	4602      	movne	r2, r0
 8000462:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000466:	bf06      	itte	eq
 8000468:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800046c:	ea91 0f03 	teqeq	r1, r3
 8000470:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	bf00      	nop

08000478 <__aeabi_ui2d>:
 8000478:	f090 0f00 	teq	r0, #0
 800047c:	bf04      	itt	eq
 800047e:	2100      	moveq	r1, #0
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000488:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048c:	f04f 0500 	mov.w	r5, #0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e750      	b.n	8000338 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_i2d>:
 8000498:	f090 0f00 	teq	r0, #0
 800049c:	bf04      	itt	eq
 800049e:	2100      	moveq	r1, #0
 80004a0:	4770      	bxeq	lr
 80004a2:	b530      	push	{r4, r5, lr}
 80004a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b0:	bf48      	it	mi
 80004b2:	4240      	negmi	r0, r0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e73e      	b.n	8000338 <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_f2d>:
 80004bc:	0042      	lsls	r2, r0, #1
 80004be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ca:	bf1f      	itttt	ne
 80004cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d8:	4770      	bxne	lr
 80004da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004de:	bf08      	it	eq
 80004e0:	4770      	bxeq	lr
 80004e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e6:	bf04      	itt	eq
 80004e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	e71c      	b.n	8000338 <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_ul2d>:
 8000500:	ea50 0201 	orrs.w	r2, r0, r1
 8000504:	bf08      	it	eq
 8000506:	4770      	bxeq	lr
 8000508:	b530      	push	{r4, r5, lr}
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	e00a      	b.n	8000526 <__aeabi_l2d+0x16>

08000510 <__aeabi_l2d>:
 8000510:	ea50 0201 	orrs.w	r2, r0, r1
 8000514:	bf08      	it	eq
 8000516:	4770      	bxeq	lr
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051e:	d502      	bpl.n	8000526 <__aeabi_l2d+0x16>
 8000520:	4240      	negs	r0, r0
 8000522:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000526:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800052a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000532:	f43f aed8 	beq.w	80002e6 <__adddf3+0xe6>
 8000536:	f04f 0203 	mov.w	r2, #3
 800053a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053e:	bf18      	it	ne
 8000540:	3203      	addne	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054e:	f1c2 0320 	rsb	r3, r2, #32
 8000552:	fa00 fc03 	lsl.w	ip, r0, r3
 8000556:	fa20 f002 	lsr.w	r0, r0, r2
 800055a:	fa01 fe03 	lsl.w	lr, r1, r3
 800055e:	ea40 000e 	orr.w	r0, r0, lr
 8000562:	fa21 f102 	lsr.w	r1, r1, r2
 8000566:	4414      	add	r4, r2
 8000568:	e6bd      	b.n	80002e6 <__adddf3+0xe6>
 800056a:	bf00      	nop

0800056c <__aeabi_dmul>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000572:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000576:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800057a:	bf1d      	ittte	ne
 800057c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000580:	ea94 0f0c 	teqne	r4, ip
 8000584:	ea95 0f0c 	teqne	r5, ip
 8000588:	f000 f8de 	bleq	8000748 <__aeabi_dmul+0x1dc>
 800058c:	442c      	add	r4, r5
 800058e:	ea81 0603 	eor.w	r6, r1, r3
 8000592:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000596:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800059a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059e:	bf18      	it	ne
 80005a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005ac:	d038      	beq.n	8000620 <__aeabi_dmul+0xb4>
 80005ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80005b2:	f04f 0500 	mov.w	r5, #0
 80005b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005c2:	f04f 0600 	mov.w	r6, #0
 80005c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ca:	f09c 0f00 	teq	ip, #0
 80005ce:	bf18      	it	ne
 80005d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e0:	d204      	bcs.n	80005ec <__aeabi_dmul+0x80>
 80005e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e6:	416d      	adcs	r5, r5
 80005e8:	eb46 0606 	adc.w	r6, r6, r6
 80005ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000600:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000604:	bf88      	it	hi
 8000606:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800060a:	d81e      	bhi.n	800064a <__aeabi_dmul+0xde>
 800060c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000610:	bf08      	it	eq
 8000612:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000616:	f150 0000 	adcs.w	r0, r0, #0
 800061a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000624:	ea46 0101 	orr.w	r1, r6, r1
 8000628:	ea40 0002 	orr.w	r0, r0, r2
 800062c:	ea81 0103 	eor.w	r1, r1, r3
 8000630:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000634:	bfc2      	ittt	gt
 8000636:	ebd4 050c 	rsbsgt	r5, r4, ip
 800063a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063e:	bd70      	popgt	{r4, r5, r6, pc}
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f04f 0e00 	mov.w	lr, #0
 8000648:	3c01      	subs	r4, #1
 800064a:	f300 80ab 	bgt.w	80007a4 <__aeabi_dmul+0x238>
 800064e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000652:	bfde      	ittt	le
 8000654:	2000      	movle	r0, #0
 8000656:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800065a:	bd70      	pople	{r4, r5, r6, pc}
 800065c:	f1c4 0400 	rsb	r4, r4, #0
 8000660:	3c20      	subs	r4, #32
 8000662:	da35      	bge.n	80006d0 <__aeabi_dmul+0x164>
 8000664:	340c      	adds	r4, #12
 8000666:	dc1b      	bgt.n	80006a0 <__aeabi_dmul+0x134>
 8000668:	f104 0414 	add.w	r4, r4, #20
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f305 	lsl.w	r3, r0, r5
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f205 	lsl.w	r2, r1, r5
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	fa21 f604 	lsr.w	r6, r1, r4
 8000690:	eb42 0106 	adc.w	r1, r2, r6
 8000694:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000698:	bf08      	it	eq
 800069a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	f1c4 040c 	rsb	r4, r4, #12
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f304 	lsl.w	r3, r0, r4
 80006ac:	fa20 f005 	lsr.w	r0, r0, r5
 80006b0:	fa01 f204 	lsl.w	r2, r1, r4
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c0:	f141 0100 	adc.w	r1, r1, #0
 80006c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c8:	bf08      	it	eq
 80006ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ce:	bd70      	pop	{r4, r5, r6, pc}
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f205 	lsl.w	r2, r0, r5
 80006d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80006dc:	fa20 f304 	lsr.w	r3, r0, r4
 80006e0:	fa01 f205 	lsl.w	r2, r1, r5
 80006e4:	ea43 0302 	orr.w	r3, r3, r2
 80006e8:	fa21 f004 	lsr.w	r0, r1, r4
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	fa21 f204 	lsr.w	r2, r1, r4
 80006f4:	ea20 0002 	bic.w	r0, r0, r2
 80006f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000700:	bf08      	it	eq
 8000702:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000706:	bd70      	pop	{r4, r5, r6, pc}
 8000708:	f094 0f00 	teq	r4, #0
 800070c:	d10f      	bne.n	800072e <__aeabi_dmul+0x1c2>
 800070e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000712:	0040      	lsls	r0, r0, #1
 8000714:	eb41 0101 	adc.w	r1, r1, r1
 8000718:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800071c:	bf08      	it	eq
 800071e:	3c01      	subeq	r4, #1
 8000720:	d0f7      	beq.n	8000712 <__aeabi_dmul+0x1a6>
 8000722:	ea41 0106 	orr.w	r1, r1, r6
 8000726:	f095 0f00 	teq	r5, #0
 800072a:	bf18      	it	ne
 800072c:	4770      	bxne	lr
 800072e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000732:	0052      	lsls	r2, r2, #1
 8000734:	eb43 0303 	adc.w	r3, r3, r3
 8000738:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800073c:	bf08      	it	eq
 800073e:	3d01      	subeq	r5, #1
 8000740:	d0f7      	beq.n	8000732 <__aeabi_dmul+0x1c6>
 8000742:	ea43 0306 	orr.w	r3, r3, r6
 8000746:	4770      	bx	lr
 8000748:	ea94 0f0c 	teq	r4, ip
 800074c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000750:	bf18      	it	ne
 8000752:	ea95 0f0c 	teqne	r5, ip
 8000756:	d00c      	beq.n	8000772 <__aeabi_dmul+0x206>
 8000758:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075c:	bf18      	it	ne
 800075e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000762:	d1d1      	bne.n	8000708 <__aeabi_dmul+0x19c>
 8000764:	ea81 0103 	eor.w	r1, r1, r3
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	f04f 0000 	mov.w	r0, #0
 8000770:	bd70      	pop	{r4, r5, r6, pc}
 8000772:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000776:	bf06      	itte	eq
 8000778:	4610      	moveq	r0, r2
 800077a:	4619      	moveq	r1, r3
 800077c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000780:	d019      	beq.n	80007b6 <__aeabi_dmul+0x24a>
 8000782:	ea94 0f0c 	teq	r4, ip
 8000786:	d102      	bne.n	800078e <__aeabi_dmul+0x222>
 8000788:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800078c:	d113      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 800078e:	ea95 0f0c 	teq	r5, ip
 8000792:	d105      	bne.n	80007a0 <__aeabi_dmul+0x234>
 8000794:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000798:	bf1c      	itt	ne
 800079a:	4610      	movne	r0, r2
 800079c:	4619      	movne	r1, r3
 800079e:	d10a      	bne.n	80007b6 <__aeabi_dmul+0x24a>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007be:	bd70      	pop	{r4, r5, r6, pc}

080007c0 <__aeabi_ddiv>:
 80007c0:	b570      	push	{r4, r5, r6, lr}
 80007c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ce:	bf1d      	ittte	ne
 80007d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d4:	ea94 0f0c 	teqne	r4, ip
 80007d8:	ea95 0f0c 	teqne	r5, ip
 80007dc:	f000 f8a7 	bleq	800092e <__aeabi_ddiv+0x16e>
 80007e0:	eba4 0405 	sub.w	r4, r4, r5
 80007e4:	ea81 0e03 	eor.w	lr, r1, r3
 80007e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f0:	f000 8088 	beq.w	8000904 <__aeabi_ddiv+0x144>
 80007f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000800:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000804:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000808:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800080c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000810:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000814:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000818:	429d      	cmp	r5, r3
 800081a:	bf08      	it	eq
 800081c:	4296      	cmpeq	r6, r2
 800081e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000822:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000826:	d202      	bcs.n	800082e <__aeabi_ddiv+0x6e>
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	1ab6      	subs	r6, r6, r2
 8000830:	eb65 0503 	sbc.w	r5, r5, r3
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000842:	ebb6 0e02 	subs.w	lr, r6, r2
 8000846:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084a:	bf22      	ittt	cs
 800084c:	1ab6      	subcs	r6, r6, r2
 800084e:	4675      	movcs	r5, lr
 8000850:	ea40 000c 	orrcs.w	r0, r0, ip
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	ebb6 0e02 	subs.w	lr, r6, r2
 800085e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000862:	bf22      	ittt	cs
 8000864:	1ab6      	subcs	r6, r6, r2
 8000866:	4675      	movcs	r5, lr
 8000868:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	ebb6 0e02 	subs.w	lr, r6, r2
 8000876:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087a:	bf22      	ittt	cs
 800087c:	1ab6      	subcs	r6, r6, r2
 800087e:	4675      	movcs	r5, lr
 8000880:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	ebb6 0e02 	subs.w	lr, r6, r2
 800088e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000892:	bf22      	ittt	cs
 8000894:	1ab6      	subcs	r6, r6, r2
 8000896:	4675      	movcs	r5, lr
 8000898:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800089c:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a0:	d018      	beq.n	80008d4 <__aeabi_ddiv+0x114>
 80008a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008be:	d1c0      	bne.n	8000842 <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	d10b      	bne.n	80008de <__aeabi_ddiv+0x11e>
 80008c6:	ea41 0100 	orr.w	r1, r1, r0
 80008ca:	f04f 0000 	mov.w	r0, #0
 80008ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008d2:	e7b6      	b.n	8000842 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	bf04      	itt	eq
 80008da:	4301      	orreq	r1, r0
 80008dc:	2000      	moveq	r0, #0
 80008de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008e2:	bf88      	it	hi
 80008e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e8:	f63f aeaf 	bhi.w	800064a <__aeabi_dmul+0xde>
 80008ec:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f0:	bf04      	itt	eq
 80008f2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008fa:	f150 0000 	adcs.w	r0, r0, #0
 80008fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000902:	bd70      	pop	{r4, r5, r6, pc}
 8000904:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000908:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800090c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000910:	bfc2      	ittt	gt
 8000912:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000916:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800091a:	bd70      	popgt	{r4, r5, r6, pc}
 800091c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000920:	f04f 0e00 	mov.w	lr, #0
 8000924:	3c01      	subs	r4, #1
 8000926:	e690      	b.n	800064a <__aeabi_dmul+0xde>
 8000928:	ea45 0e06 	orr.w	lr, r5, r6
 800092c:	e68d      	b.n	800064a <__aeabi_dmul+0xde>
 800092e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000932:	ea94 0f0c 	teq	r4, ip
 8000936:	bf08      	it	eq
 8000938:	ea95 0f0c 	teqeq	r5, ip
 800093c:	f43f af3b 	beq.w	80007b6 <__aeabi_dmul+0x24a>
 8000940:	ea94 0f0c 	teq	r4, ip
 8000944:	d10a      	bne.n	800095c <__aeabi_ddiv+0x19c>
 8000946:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094a:	f47f af34 	bne.w	80007b6 <__aeabi_dmul+0x24a>
 800094e:	ea95 0f0c 	teq	r5, ip
 8000952:	f47f af25 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e72c      	b.n	80007b6 <__aeabi_dmul+0x24a>
 800095c:	ea95 0f0c 	teq	r5, ip
 8000960:	d106      	bne.n	8000970 <__aeabi_ddiv+0x1b0>
 8000962:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000966:	f43f aefd 	beq.w	8000764 <__aeabi_dmul+0x1f8>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e722      	b.n	80007b6 <__aeabi_dmul+0x24a>
 8000970:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000974:	bf18      	it	ne
 8000976:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800097a:	f47f aec5 	bne.w	8000708 <__aeabi_dmul+0x19c>
 800097e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000982:	f47f af0d 	bne.w	80007a0 <__aeabi_dmul+0x234>
 8000986:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800098a:	f47f aeeb 	bne.w	8000764 <__aeabi_dmul+0x1f8>
 800098e:	e712      	b.n	80007b6 <__aeabi_dmul+0x24a>

08000990 <__gedf2>:
 8000990:	f04f 3cff 	mov.w	ip, #4294967295
 8000994:	e006      	b.n	80009a4 <__cmpdf2+0x4>
 8000996:	bf00      	nop

08000998 <__ledf2>:
 8000998:	f04f 0c01 	mov.w	ip, #1
 800099c:	e002      	b.n	80009a4 <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__cmpdf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b4:	bf18      	it	ne
 80009b6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ba:	d01b      	beq.n	80009f4 <__cmpdf2+0x54>
 80009bc:	b001      	add	sp, #4
 80009be:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009c2:	bf0c      	ite	eq
 80009c4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c8:	ea91 0f03 	teqne	r1, r3
 80009cc:	bf02      	ittt	eq
 80009ce:	ea90 0f02 	teqeq	r0, r2
 80009d2:	2000      	moveq	r0, #0
 80009d4:	4770      	bxeq	lr
 80009d6:	f110 0f00 	cmn.w	r0, #0
 80009da:	ea91 0f03 	teq	r1, r3
 80009de:	bf58      	it	pl
 80009e0:	4299      	cmppl	r1, r3
 80009e2:	bf08      	it	eq
 80009e4:	4290      	cmpeq	r0, r2
 80009e6:	bf2c      	ite	cs
 80009e8:	17d8      	asrcs	r0, r3, #31
 80009ea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ee:	f040 0001 	orr.w	r0, r0, #1
 80009f2:	4770      	bx	lr
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	d102      	bne.n	8000a04 <__cmpdf2+0x64>
 80009fe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a02:	d107      	bne.n	8000a14 <__cmpdf2+0x74>
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d1d6      	bne.n	80009bc <__cmpdf2+0x1c>
 8000a0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a12:	d0d3      	beq.n	80009bc <__cmpdf2+0x1c>
 8000a14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop

08000a1c <__aeabi_cdrcmple>:
 8000a1c:	4684      	mov	ip, r0
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4662      	mov	r2, ip
 8000a22:	468c      	mov	ip, r1
 8000a24:	4619      	mov	r1, r3
 8000a26:	4663      	mov	r3, ip
 8000a28:	e000      	b.n	8000a2c <__aeabi_cdcmpeq>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_cdcmpeq>:
 8000a2c:	b501      	push	{r0, lr}
 8000a2e:	f7ff ffb7 	bl	80009a0 <__cmpdf2>
 8000a32:	2800      	cmp	r0, #0
 8000a34:	bf48      	it	mi
 8000a36:	f110 0f00 	cmnmi.w	r0, #0
 8000a3a:	bd01      	pop	{r0, pc}

08000a3c <__aeabi_dcmpeq>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff fff4 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a44:	bf0c      	ite	eq
 8000a46:	2001      	moveq	r0, #1
 8000a48:	2000      	movne	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmplt>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff ffea 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a58:	bf34      	ite	cc
 8000a5a:	2001      	movcc	r0, #1
 8000a5c:	2000      	movcs	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmple>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffe0 	bl	8000a2c <__aeabi_cdcmpeq>
 8000a6c:	bf94      	ite	ls
 8000a6e:	2001      	movls	r0, #1
 8000a70:	2000      	movhi	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmpge>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffce 	bl	8000a1c <__aeabi_cdrcmple>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpgt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffc4 	bl	8000a1c <__aeabi_cdrcmple>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpun>:
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__aeabi_dcmpun+0x10>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d10a      	bne.n	8000ac6 <__aeabi_dcmpun+0x26>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__aeabi_dcmpun+0x20>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d102      	bne.n	8000ac6 <__aeabi_dcmpun+0x26>
 8000ac0:	f04f 0000 	mov.w	r0, #0
 8000ac4:	4770      	bx	lr
 8000ac6:	f04f 0001 	mov.w	r0, #1
 8000aca:	4770      	bx	lr

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2uiz>:
 8000b1c:	004a      	lsls	r2, r1, #1
 8000b1e:	d211      	bcs.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d211      	bcs.n	8000b4a <__aeabi_d2uiz+0x2e>
 8000b26:	d50d      	bpl.n	8000b44 <__aeabi_d2uiz+0x28>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d40e      	bmi.n	8000b50 <__aeabi_d2uiz+0x34>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	4770      	bx	lr
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4e:	d102      	bne.n	8000b56 <__aeabi_d2uiz+0x3a>
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295
 8000b54:	4770      	bx	lr
 8000b56:	f04f 0000 	mov.w	r0, #0
 8000b5a:	4770      	bx	lr

08000b5c <__aeabi_d2f>:
 8000b5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b64:	bf24      	itt	cs
 8000b66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6e:	d90d      	bls.n	8000b8c <__aeabi_d2f+0x30>
 8000b70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b84:	bf08      	it	eq
 8000b86:	f020 0001 	biceq.w	r0, r0, #1
 8000b8a:	4770      	bx	lr
 8000b8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b90:	d121      	bne.n	8000bd6 <__aeabi_d2f+0x7a>
 8000b92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b96:	bfbc      	itt	lt
 8000b98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b9c:	4770      	bxlt	lr
 8000b9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ba2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba6:	f1c2 0218 	rsb	r2, r2, #24
 8000baa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bb2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb6:	bf18      	it	ne
 8000bb8:	f040 0001 	orrne.w	r0, r0, #1
 8000bbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc8:	ea40 000c 	orr.w	r0, r0, ip
 8000bcc:	fa23 f302 	lsr.w	r3, r3, r2
 8000bd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd4:	e7cc      	b.n	8000b70 <__aeabi_d2f+0x14>
 8000bd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bda:	d107      	bne.n	8000bec <__aeabi_d2f+0x90>
 8000bdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000be0:	bf1e      	ittt	ne
 8000be2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bea:	4770      	bxne	lr
 8000bec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop

08000bfc <__aeabi_uldivmod>:
 8000bfc:	b953      	cbnz	r3, 8000c14 <__aeabi_uldivmod+0x18>
 8000bfe:	b94a      	cbnz	r2, 8000c14 <__aeabi_uldivmod+0x18>
 8000c00:	2900      	cmp	r1, #0
 8000c02:	bf08      	it	eq
 8000c04:	2800      	cmpeq	r0, #0
 8000c06:	bf1c      	itt	ne
 8000c08:	f04f 31ff 	movne.w	r1, #4294967295
 8000c0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c10:	f000 b972 	b.w	8000ef8 <__aeabi_idiv0>
 8000c14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c1c:	f000 f806 	bl	8000c2c <__udivmoddi4>
 8000c20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c28:	b004      	add	sp, #16
 8000c2a:	4770      	bx	lr

08000c2c <__udivmoddi4>:
 8000c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c30:	9e08      	ldr	r6, [sp, #32]
 8000c32:	4604      	mov	r4, r0
 8000c34:	4688      	mov	r8, r1
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d14b      	bne.n	8000cd2 <__udivmoddi4+0xa6>
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	4615      	mov	r5, r2
 8000c3e:	d967      	bls.n	8000d10 <__udivmoddi4+0xe4>
 8000c40:	fab2 f282 	clz	r2, r2
 8000c44:	b14a      	cbz	r2, 8000c5a <__udivmoddi4+0x2e>
 8000c46:	f1c2 0720 	rsb	r7, r2, #32
 8000c4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000c52:	4095      	lsls	r5, r2
 8000c54:	ea47 0803 	orr.w	r8, r7, r3
 8000c58:	4094      	lsls	r4, r2
 8000c5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5e:	0c23      	lsrs	r3, r4, #16
 8000c60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c64:	fa1f fc85 	uxth.w	ip, r5
 8000c68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c70:	fb07 f10c 	mul.w	r1, r7, ip
 8000c74:	4299      	cmp	r1, r3
 8000c76:	d909      	bls.n	8000c8c <__udivmoddi4+0x60>
 8000c78:	18eb      	adds	r3, r5, r3
 8000c7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7e:	f080 811b 	bcs.w	8000eb8 <__udivmoddi4+0x28c>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 8118 	bls.w	8000eb8 <__udivmoddi4+0x28c>
 8000c88:	3f02      	subs	r7, #2
 8000c8a:	442b      	add	r3, r5
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ca0:	45a4      	cmp	ip, r4
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x8c>
 8000ca4:	192c      	adds	r4, r5, r4
 8000ca6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x290>
 8000cae:	45a4      	cmp	ip, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x290>
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	442c      	add	r4, r5
 8000cb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cbc:	eba4 040c 	sub.w	r4, r4, ip
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	b11e      	cbz	r6, 8000ccc <__udivmoddi4+0xa0>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xbe>
 8000cd6:	2e00      	cmp	r6, #0
 8000cd8:	f000 80eb 	beq.w	8000eb2 <__udivmoddi4+0x286>
 8000cdc:	2700      	movs	r7, #0
 8000cde:	e9c6 0100 	strd	r0, r1, [r6]
 8000ce2:	4638      	mov	r0, r7
 8000ce4:	4639      	mov	r1, r7
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f783 	clz	r7, r3
 8000cee:	2f00      	cmp	r7, #0
 8000cf0:	d147      	bne.n	8000d82 <__udivmoddi4+0x156>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd0>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80fa 	bhi.w	8000ef0 <__udivmoddi4+0x2c4>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	4698      	mov	r8, r3
 8000d06:	2e00      	cmp	r6, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa0>
 8000d0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xe8>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 808f 	bne.w	8000e3c <__udivmoddi4+0x210>
 8000d1e:	1b49      	subs	r1, r1, r5
 8000d20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d24:	fa1f f885 	uxth.w	r8, r5
 8000d28:	2701      	movs	r7, #1
 8000d2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2e:	0c23      	lsrs	r3, r4, #16
 8000d30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d38:	fb08 f10c 	mul.w	r1, r8, ip
 8000d3c:	4299      	cmp	r1, r3
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x124>
 8000d40:	18eb      	adds	r3, r5, r3
 8000d42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x122>
 8000d48:	4299      	cmp	r1, r3
 8000d4a:	f200 80cd 	bhi.w	8000ee8 <__udivmoddi4+0x2bc>
 8000d4e:	4684      	mov	ip, r0
 8000d50:	1a59      	subs	r1, r3, r1
 8000d52:	b2a3      	uxth	r3, r4
 8000d54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d60:	fb08 f800 	mul.w	r8, r8, r0
 8000d64:	45a0      	cmp	r8, r4
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0x14c>
 8000d68:	192c      	adds	r4, r5, r4
 8000d6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0x14a>
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	f200 80b6 	bhi.w	8000ee2 <__udivmoddi4+0x2b6>
 8000d76:	4618      	mov	r0, r3
 8000d78:	eba4 0408 	sub.w	r4, r4, r8
 8000d7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d80:	e79f      	b.n	8000cc2 <__udivmoddi4+0x96>
 8000d82:	f1c7 0c20 	rsb	ip, r7, #32
 8000d86:	40bb      	lsls	r3, r7
 8000d88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d90:	fa01 f407 	lsl.w	r4, r1, r7
 8000d94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000da0:	4325      	orrs	r5, r4
 8000da2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da6:	0c2c      	lsrs	r4, r5, #16
 8000da8:	fb08 3319 	mls	r3, r8, r9, r3
 8000dac:	fa1f fa8e 	uxth.w	sl, lr
 8000db0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db4:	fb09 f40a 	mul.w	r4, r9, sl
 8000db8:	429c      	cmp	r4, r3
 8000dba:	fa02 f207 	lsl.w	r2, r2, r7
 8000dbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000dc2:	d90b      	bls.n	8000ddc <__udivmoddi4+0x1b0>
 8000dc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dcc:	f080 8087 	bcs.w	8000ede <__udivmoddi4+0x2b2>
 8000dd0:	429c      	cmp	r4, r3
 8000dd2:	f240 8084 	bls.w	8000ede <__udivmoddi4+0x2b2>
 8000dd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000dda:	4473      	add	r3, lr
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	b2ad      	uxth	r5, r5
 8000de0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de4:	fb08 3310 	mls	r3, r8, r0, r3
 8000de8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000df0:	45a2      	cmp	sl, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x1da>
 8000df4:	eb1e 0404 	adds.w	r4, lr, r4
 8000df8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfc:	d26b      	bcs.n	8000ed6 <__udivmoddi4+0x2aa>
 8000dfe:	45a2      	cmp	sl, r4
 8000e00:	d969      	bls.n	8000ed6 <__udivmoddi4+0x2aa>
 8000e02:	3802      	subs	r0, #2
 8000e04:	4474      	add	r4, lr
 8000e06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0e:	eba4 040a 	sub.w	r4, r4, sl
 8000e12:	454c      	cmp	r4, r9
 8000e14:	46c2      	mov	sl, r8
 8000e16:	464b      	mov	r3, r9
 8000e18:	d354      	bcc.n	8000ec4 <__udivmoddi4+0x298>
 8000e1a:	d051      	beq.n	8000ec0 <__udivmoddi4+0x294>
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d069      	beq.n	8000ef4 <__udivmoddi4+0x2c8>
 8000e20:	ebb1 050a 	subs.w	r5, r1, sl
 8000e24:	eb64 0403 	sbc.w	r4, r4, r3
 8000e28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e2c:	40fd      	lsrs	r5, r7
 8000e2e:	40fc      	lsrs	r4, r7
 8000e30:	ea4c 0505 	orr.w	r5, ip, r5
 8000e34:	e9c6 5400 	strd	r5, r4, [r6]
 8000e38:	2700      	movs	r7, #0
 8000e3a:	e747      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f703 	lsr.w	r7, r0, r3
 8000e44:	4095      	lsls	r5, r2
 8000e46:	fa01 f002 	lsl.w	r0, r1, r2
 8000e4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e52:	4338      	orrs	r0, r7
 8000e54:	0c01      	lsrs	r1, r0, #16
 8000e56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e5a:	fa1f f885 	uxth.w	r8, r5
 8000e5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e66:	fb07 f308 	mul.w	r3, r7, r8
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x256>
 8000e72:	1869      	adds	r1, r5, r1
 8000e74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e78:	d22f      	bcs.n	8000eda <__udivmoddi4+0x2ae>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d92d      	bls.n	8000eda <__udivmoddi4+0x2ae>
 8000e7e:	3f02      	subs	r7, #2
 8000e80:	4429      	add	r1, r5
 8000e82:	1acb      	subs	r3, r1, r3
 8000e84:	b281      	uxth	r1, r0
 8000e86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb00 f308 	mul.w	r3, r0, r8
 8000e96:	428b      	cmp	r3, r1
 8000e98:	d907      	bls.n	8000eaa <__udivmoddi4+0x27e>
 8000e9a:	1869      	adds	r1, r5, r1
 8000e9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ea0:	d217      	bcs.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea2:	428b      	cmp	r3, r1
 8000ea4:	d915      	bls.n	8000ed2 <__udivmoddi4+0x2a6>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4429      	add	r1, r5
 8000eaa:	1ac9      	subs	r1, r1, r3
 8000eac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eb0:	e73b      	b.n	8000d2a <__udivmoddi4+0xfe>
 8000eb2:	4637      	mov	r7, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e709      	b.n	8000ccc <__udivmoddi4+0xa0>
 8000eb8:	4607      	mov	r7, r0
 8000eba:	e6e7      	b.n	8000c8c <__udivmoddi4+0x60>
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x8c>
 8000ec0:	4541      	cmp	r1, r8
 8000ec2:	d2ab      	bcs.n	8000e1c <__udivmoddi4+0x1f0>
 8000ec4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec8:	eb69 020e 	sbc.w	r2, r9, lr
 8000ecc:	3801      	subs	r0, #1
 8000ece:	4613      	mov	r3, r2
 8000ed0:	e7a4      	b.n	8000e1c <__udivmoddi4+0x1f0>
 8000ed2:	4660      	mov	r0, ip
 8000ed4:	e7e9      	b.n	8000eaa <__udivmoddi4+0x27e>
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	e795      	b.n	8000e06 <__udivmoddi4+0x1da>
 8000eda:	4667      	mov	r7, ip
 8000edc:	e7d1      	b.n	8000e82 <__udivmoddi4+0x256>
 8000ede:	4681      	mov	r9, r0
 8000ee0:	e77c      	b.n	8000ddc <__udivmoddi4+0x1b0>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	442c      	add	r4, r5
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0x14c>
 8000ee8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eec:	442b      	add	r3, r5
 8000eee:	e72f      	b.n	8000d50 <__udivmoddi4+0x124>
 8000ef0:	4638      	mov	r0, r7
 8000ef2:	e708      	b.n	8000d06 <__udivmoddi4+0xda>
 8000ef4:	4637      	mov	r7, r6
 8000ef6:	e6e9      	b.n	8000ccc <__udivmoddi4+0xa0>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <BMI088_Init>:
#include "BMI088.h"

uint8_t BMI088_Init(BMI088IMU *imu, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *intAccPinBank, uint16_t intAccPin, GPIO_TypeDef *intGyrPinBank, uint16_t intGyrPin) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08c      	sub	sp, #48	; 0x30
 8000f00:	af04      	add	r7, sp, #16
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	807b      	strh	r3, [r7, #2]
	imu->I2Chandle     = I2Chandle;
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	68ba      	ldr	r2, [r7, #8]
 8000f0e:	601a      	str	r2, [r3, #0]
	imu->intAccPinBank = intAccPinBank;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	605a      	str	r2, [r3, #4]
	imu->intAccPin     = intAccPin;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	887a      	ldrh	r2, [r7, #2]
 8000f1a:	811a      	strh	r2, [r3, #8]
	imu->intGyrPinBank = intGyrPinBank;
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000f20:	60da      	str	r2, [r3, #12]
	imu->intGyrPin     = intGyrPin;
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8000f26:	821a      	strh	r2, [r3, #16]
	imu->acc[0] = 0.0f;
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f04f 0200 	mov.w	r2, #0
 8000f2e:	615a      	str	r2, [r3, #20]
	imu->acc[1] = 0.0f;
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f04f 0200 	mov.w	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
	imu->acc[2] = 0.0f;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f04f 0200 	mov.w	r2, #0
 8000f3e:	61da      	str	r2, [r3, #28]
	imu->gyr[0] = 0.0f;
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f04f 0200 	mov.w	r2, #0
 8000f46:	621a      	str	r2, [r3, #32]
	imu->gyr[1] = 0.0f;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	f04f 0200 	mov.w	r2, #0
 8000f4e:	625a      	str	r2, [r3, #36]	; 0x24
	imu->gyr[2] = 0.0f;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	f04f 0200 	mov.w	r2, #0
 8000f56:	629a      	str	r2, [r3, #40]	; 0x28
	 * ACCELEROMETER
	 */

	/* Check chip ID */
	uint8_t chipID;
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_ACC_I2C_ADDR, BMI088_ACC_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &chipID, 1, BMI088_I2C_TIMEOUT);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	6818      	ldr	r0, [r3, #0]
 8000f5c:	2364      	movs	r3, #100	; 0x64
 8000f5e:	9302      	str	r3, [sp, #8]
 8000f60:	2301      	movs	r3, #1
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	f107 0317 	add.w	r3, r7, #23
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2132      	movs	r1, #50	; 0x32
 8000f70:	f004 fdf6 	bl	8005b60 <HAL_I2C_Mem_Read>

	if (chipID != 0x1E) {
 8000f74:	7dfb      	ldrb	r3, [r7, #23]
 8000f76:	2b1e      	cmp	r3, #30
 8000f78:	d001      	beq.n	8000f7e <BMI088_Init+0x82>
		return 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	e0ca      	b.n	8001114 <BMI088_Init+0x218>
	} else {
		/* Configure accelerometer LPF bandwidth (Normal, 1010) and ODR (100 Hz, 1000) --> Actual bandwidth = 40 Hz */
		uint8_t accConf = 0xA8;
 8000f7e:	23a8      	movs	r3, #168	; 0xa8
 8000f80:	77fb      	strb	r3, [r7, #31]
		txBuf[0] = BMI088_ACC_CONF; txBuf[1] = accConf;
 8000f82:	2340      	movs	r3, #64	; 0x40
 8000f84:	763b      	strb	r3, [r7, #24]
 8000f86:	7ffb      	ldrb	r3, [r7, #31]
 8000f88:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	6818      	ldr	r0, [r3, #0]
 8000f8e:	f107 0218 	add.w	r2, r7, #24
 8000f92:	2364      	movs	r3, #100	; 0x64
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2302      	movs	r3, #2
 8000f98:	2132      	movs	r1, #50	; 0x32
 8000f9a:	f004 fabd 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Accelerometer range (+-6G = 0x01) */
		uint8_t accRange = 0x01;
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	77bb      	strb	r3, [r7, #30]
		txBuf[0] = BMI088_ACC_RANGE; txBuf[1] = accRange;
 8000fa2:	2341      	movs	r3, #65	; 0x41
 8000fa4:	763b      	strb	r3, [r7, #24]
 8000fa6:	7fbb      	ldrb	r3, [r7, #30]
 8000fa8:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	6818      	ldr	r0, [r3, #0]
 8000fae:	f107 0218 	add.w	r2, r7, #24
 8000fb2:	2364      	movs	r3, #100	; 0x64
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	2132      	movs	r1, #50	; 0x32
 8000fba:	f004 faad 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Configure INT1 and INT2 pin */
		uint8_t intConf = 0x0A;
 8000fbe:	230a      	movs	r3, #10
 8000fc0:	777b      	strb	r3, [r7, #29]
		txBuf[0] = BMI088_INT1_IO_CONF; txBuf[1] = intConf;
 8000fc2:	2353      	movs	r3, #83	; 0x53
 8000fc4:	763b      	strb	r3, [r7, #24]
 8000fc6:	7f7b      	ldrb	r3, [r7, #29]
 8000fc8:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	f107 0218 	add.w	r2, r7, #24
 8000fd2:	2364      	movs	r3, #100	; 0x64
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2302      	movs	r3, #2
 8000fd8:	2132      	movs	r1, #50	; 0x32
 8000fda:	f004 fa9d 	bl	8005518 <HAL_I2C_Master_Transmit>

		txBuf[0] = BMI088_INT2_IO_CONF;
 8000fde:	2354      	movs	r3, #84	; 0x54
 8000fe0:	763b      	strb	r3, [r7, #24]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	6818      	ldr	r0, [r3, #0]
 8000fe6:	f107 0218 	add.w	r2, r7, #24
 8000fea:	2364      	movs	r3, #100	; 0x64
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2302      	movs	r3, #2
 8000ff0:	2132      	movs	r1, #50	; 0x32
 8000ff2:	f004 fa91 	bl	8005518 <HAL_I2C_Master_Transmit>

		txBuf[0] = BMI088_INT1_INT2_MAP_DATA; txBuf[1] = 0x44;
 8000ff6:	2358      	movs	r3, #88	; 0x58
 8000ff8:	763b      	strb	r3, [r7, #24]
 8000ffa:	2344      	movs	r3, #68	; 0x44
 8000ffc:	767b      	strb	r3, [r7, #25]

		/* Set accelerometer to active mode */
		txBuf[0] = BMI088_ACC_PWR_CONF; txBuf[1] = 0x00;
 8000ffe:	237c      	movs	r3, #124	; 0x7c
 8001000:	763b      	strb	r3, [r7, #24]
 8001002:	2300      	movs	r3, #0
 8001004:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	f107 0218 	add.w	r2, r7, #24
 800100e:	2364      	movs	r3, #100	; 0x64
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2302      	movs	r3, #2
 8001014:	2132      	movs	r1, #50	; 0x32
 8001016:	f004 fa7f 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Switch accelerometer on */
		txBuf[0] = BMI088_ACC_PWR_CTRL; txBuf[1] = 0x04;
 800101a:	237d      	movs	r3, #125	; 0x7d
 800101c:	763b      	strb	r3, [r7, #24]
 800101e:	2304      	movs	r3, #4
 8001020:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_ACC_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	6818      	ldr	r0, [r3, #0]
 8001026:	f107 0218 	add.w	r2, r7, #24
 800102a:	2364      	movs	r3, #100	; 0x64
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2302      	movs	r3, #2
 8001030:	2132      	movs	r1, #50	; 0x32
 8001032:	f004 fa71 	bl	8005518 <HAL_I2C_Master_Transmit>
		HAL_Delay(5);
 8001036:	2005      	movs	r0, #5
 8001038:	f003 fac4 	bl	80045c4 <HAL_Delay>
	/*
	 * GYROSCOPE
	 */

	/* Check chip ID */
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_GYR_I2C_ADDR, BMI088_GYR_CHIP_ID, I2C_MEMADD_SIZE_8BIT, &chipID, 1, BMI088_I2C_TIMEOUT);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6818      	ldr	r0, [r3, #0]
 8001040:	2364      	movs	r3, #100	; 0x64
 8001042:	9302      	str	r3, [sp, #8]
 8001044:	2301      	movs	r3, #1
 8001046:	9301      	str	r3, [sp, #4]
 8001048:	f107 0317 	add.w	r3, r7, #23
 800104c:	9300      	str	r3, [sp, #0]
 800104e:	2301      	movs	r3, #1
 8001050:	2200      	movs	r2, #0
 8001052:	21d2      	movs	r1, #210	; 0xd2
 8001054:	f004 fd84 	bl	8005b60 <HAL_I2C_Mem_Read>

	if (chipID != 0x0F) {
 8001058:	7dfb      	ldrb	r3, [r7, #23]
 800105a:	2b0f      	cmp	r3, #15
 800105c:	d001      	beq.n	8001062 <BMI088_Init+0x166>
		return 0;
 800105e:	2300      	movs	r3, #0
 8001060:	e058      	b.n	8001114 <BMI088_Init+0x218>
	} else {
		/* Gyro range (+- 500deg/s) */
		uint8_t gyrRange = 0x02;
 8001062:	2302      	movs	r3, #2
 8001064:	773b      	strb	r3, [r7, #28]
		txBuf[0] = BMI088_GYR_RANGE; txBuf[1] = gyrRange;
 8001066:	230f      	movs	r3, #15
 8001068:	763b      	strb	r3, [r7, #24]
 800106a:	7f3b      	ldrb	r3, [r7, #28]
 800106c:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	6818      	ldr	r0, [r3, #0]
 8001072:	f107 0218 	add.w	r2, r7, #24
 8001076:	2364      	movs	r3, #100	; 0x64
 8001078:	9300      	str	r3, [sp, #0]
 800107a:	2302      	movs	r3, #2
 800107c:	21d2      	movs	r1, #210	; 0xd2
 800107e:	f004 fa4b 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Gyro bandwidth/ODR (ODR = 200 Hz --> Filter bandwidth = 47 Hz) */
		uint8_t gyrBandwidth = 0x83;
 8001082:	2383      	movs	r3, #131	; 0x83
 8001084:	76fb      	strb	r3, [r7, #27]
		txBuf[0] = BMI088_GYR_BANDWIDTH; txBuf[1] = gyrBandwidth;
 8001086:	2310      	movs	r3, #16
 8001088:	763b      	strb	r3, [r7, #24]
 800108a:	7efb      	ldrb	r3, [r7, #27]
 800108c:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6818      	ldr	r0, [r3, #0]
 8001092:	f107 0218 	add.w	r2, r7, #24
 8001096:	2364      	movs	r3, #100	; 0x64
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	2302      	movs	r3, #2
 800109c:	21d2      	movs	r1, #210	; 0xd2
 800109e:	f004 fa3b 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Gyro power mode */
		txBuf[0] = BMI088_GYR_LPM1; txBuf[1] = 0x00;
 80010a2:	2311      	movs	r3, #17
 80010a4:	763b      	strb	r3, [r7, #24]
 80010a6:	2300      	movs	r3, #0
 80010a8:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	f107 0218 	add.w	r2, r7, #24
 80010b2:	2364      	movs	r3, #100	; 0x64
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2302      	movs	r3, #2
 80010b8:	21d2      	movs	r1, #210	; 0xd2
 80010ba:	f004 fa2d 	bl	8005518 <HAL_I2C_Master_Transmit>

		/* Enable gyro interrupt and map to pins */
		txBuf[0] = BMI088_GYR_INT_CTRL; txBuf[1] = 0x80;
 80010be:	2315      	movs	r3, #21
 80010c0:	763b      	strb	r3, [r7, #24]
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	6818      	ldr	r0, [r3, #0]
 80010ca:	f107 0218 	add.w	r2, r7, #24
 80010ce:	2364      	movs	r3, #100	; 0x64
 80010d0:	9300      	str	r3, [sp, #0]
 80010d2:	2302      	movs	r3, #2
 80010d4:	21d2      	movs	r1, #210	; 0xd2
 80010d6:	f004 fa1f 	bl	8005518 <HAL_I2C_Master_Transmit>

		txBuf[0] = BMI088_GYR_INT3_INT4_IO_CONF; txBuf[1] = 0x05;
 80010da:	2316      	movs	r3, #22
 80010dc:	763b      	strb	r3, [r7, #24]
 80010de:	2305      	movs	r3, #5
 80010e0:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	f107 0218 	add.w	r2, r7, #24
 80010ea:	2364      	movs	r3, #100	; 0x64
 80010ec:	9300      	str	r3, [sp, #0]
 80010ee:	2302      	movs	r3, #2
 80010f0:	21d2      	movs	r1, #210	; 0xd2
 80010f2:	f004 fa11 	bl	8005518 <HAL_I2C_Master_Transmit>

		txBuf[0] = BMI088_GYR_INT3_INT4_IO_MAP; txBuf[1] = 0x81;
 80010f6:	2318      	movs	r3, #24
 80010f8:	763b      	strb	r3, [r7, #24]
 80010fa:	2381      	movs	r3, #129	; 0x81
 80010fc:	767b      	strb	r3, [r7, #25]
		HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6818      	ldr	r0, [r3, #0]
 8001102:	f107 0218 	add.w	r2, r7, #24
 8001106:	2364      	movs	r3, #100	; 0x64
 8001108:	9300      	str	r3, [sp, #0]
 800110a:	2302      	movs	r3, #2
 800110c:	21d2      	movs	r1, #210	; 0xd2
 800110e:	f004 fa03 	bl	8005518 <HAL_I2C_Master_Transmit>
	}

	return 1;
 8001112:	2301      	movs	r3, #1
}
 8001114:	4618      	mov	r0, r3
 8001116:	3720      	adds	r7, #32
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <BMI088_ReadAcc>:
	uint8_t txBuf[] = {BMI088_GYR_SOFTRESET, 0xB6};
	HAL_I2C_Master_Transmit(imu->I2Chandle, BMI088_GYR_I2C_ADDR, txBuf, 2, BMI088_I2C_TIMEOUT);
	HAL_Delay(1);
}

void BMI088_ReadAcc(BMI088IMU *imu) {
 800111c:	b580      	push	{r7, lr}
 800111e:	b08a      	sub	sp, #40	; 0x28
 8001120:	af04      	add	r7, sp, #16
 8001122:	6078      	str	r0, [r7, #4]
	uint8_t rxBuf[6];
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_ACC_I2C_ADDR, BMI088_ACC_DATA, I2C_MEMADD_SIZE_8BIT, rxBuf, 6, BMI088_I2C_TIMEOUT);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6818      	ldr	r0, [r3, #0]
 8001128:	2364      	movs	r3, #100	; 0x64
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2306      	movs	r3, #6
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	f107 030c 	add.w	r3, r7, #12
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	2212      	movs	r2, #18
 800113a:	2132      	movs	r1, #50	; 0x32
 800113c:	f004 fd10 	bl	8005b60 <HAL_I2C_Mem_Read>

	int16_t accX = rxBuf[1];
 8001140:	7b7b      	ldrb	r3, [r7, #13]
 8001142:	82fb      	strh	r3, [r7, #22]
			accX <<= 8;
 8001144:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001148:	021b      	lsls	r3, r3, #8
 800114a:	82fb      	strh	r3, [r7, #22]
			accX |= rxBuf[0];
 800114c:	7b3b      	ldrb	r3, [r7, #12]
 800114e:	b21a      	sxth	r2, r3
 8001150:	8afb      	ldrh	r3, [r7, #22]
 8001152:	4313      	orrs	r3, r2
 8001154:	82fb      	strh	r3, [r7, #22]

	int16_t accY = rxBuf[3];
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	82bb      	strh	r3, [r7, #20]
			accY <<= 8;
 800115a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	82bb      	strh	r3, [r7, #20]
			accY |= rxBuf[2];
 8001162:	7bbb      	ldrb	r3, [r7, #14]
 8001164:	b21a      	sxth	r2, r3
 8001166:	8abb      	ldrh	r3, [r7, #20]
 8001168:	4313      	orrs	r3, r2
 800116a:	82bb      	strh	r3, [r7, #20]

	int16_t accZ = rxBuf[5];
 800116c:	7c7b      	ldrb	r3, [r7, #17]
 800116e:	827b      	strh	r3, [r7, #18]
			accZ <<= 8;
 8001170:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001174:	021b      	lsls	r3, r3, #8
 8001176:	827b      	strh	r3, [r7, #18]
			accZ |= rxBuf[4];
 8001178:	7c3b      	ldrb	r3, [r7, #16]
 800117a:	b21a      	sxth	r2, r3
 800117c:	8a7b      	ldrh	r3, [r7, #18]
 800117e:	4313      	orrs	r3, r2
 8001180:	827b      	strh	r3, [r7, #18]

	/* Scale (to m/s^2) and re-map axes */
	imu->acc[0] = -accY * 0.00179626456f;
 8001182:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001186:	425b      	negs	r3, r3
 8001188:	ee07 3a90 	vmov	s15, r3
 800118c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001190:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80011e0 <BMI088_ReadAcc+0xc4>
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	edc3 7a05 	vstr	s15, [r3, #20]
	imu->acc[1] = -accX * 0.00179626456f;
 800119e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011a2:	425b      	negs	r3, r3
 80011a4:	ee07 3a90 	vmov	s15, r3
 80011a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ac:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80011e0 <BMI088_ReadAcc+0xc4>
 80011b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	edc3 7a06 	vstr	s15, [r3, #24]
	imu->acc[2] = -accZ * 0.00179626456f;
 80011ba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80011be:	425b      	negs	r3, r3
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011c8:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80011e0 <BMI088_ReadAcc+0xc4>
 80011cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edc3 7a07 	vstr	s15, [r3, #28]
}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	3aeb70a3 	.word	0x3aeb70a3

080011e4 <BMI088_ReadGyr>:

void BMI088_ReadGyr(BMI088IMU *imu) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	; 0x28
 80011e8:	af04      	add	r7, sp, #16
 80011ea:	6078      	str	r0, [r7, #4]
	uint8_t rxBuf[6];
	HAL_I2C_Mem_Read(imu->I2Chandle, BMI088_GYR_I2C_ADDR, BMI088_GYR_DATA, I2C_MEMADD_SIZE_8BIT, rxBuf, 6, BMI088_I2C_TIMEOUT);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	2364      	movs	r3, #100	; 0x64
 80011f2:	9302      	str	r3, [sp, #8]
 80011f4:	2306      	movs	r3, #6
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	9300      	str	r3, [sp, #0]
 80011fe:	2301      	movs	r3, #1
 8001200:	2202      	movs	r2, #2
 8001202:	21d2      	movs	r1, #210	; 0xd2
 8001204:	f004 fcac 	bl	8005b60 <HAL_I2C_Mem_Read>

	int16_t gyrX = rxBuf[1];
 8001208:	7b7b      	ldrb	r3, [r7, #13]
 800120a:	82fb      	strh	r3, [r7, #22]
			gyrX <<= 8;
 800120c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	82fb      	strh	r3, [r7, #22]
			gyrX |= rxBuf[0];
 8001214:	7b3b      	ldrb	r3, [r7, #12]
 8001216:	b21a      	sxth	r2, r3
 8001218:	8afb      	ldrh	r3, [r7, #22]
 800121a:	4313      	orrs	r3, r2
 800121c:	82fb      	strh	r3, [r7, #22]

	int16_t gyrY = rxBuf[3];
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	82bb      	strh	r3, [r7, #20]
			gyrY <<= 8;
 8001222:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	82bb      	strh	r3, [r7, #20]
			gyrY |= rxBuf[2];
 800122a:	7bbb      	ldrb	r3, [r7, #14]
 800122c:	b21a      	sxth	r2, r3
 800122e:	8abb      	ldrh	r3, [r7, #20]
 8001230:	4313      	orrs	r3, r2
 8001232:	82bb      	strh	r3, [r7, #20]

	int16_t gyrZ = rxBuf[5];
 8001234:	7c7b      	ldrb	r3, [r7, #17]
 8001236:	827b      	strh	r3, [r7, #18]
			gyrZ <<= 8;
 8001238:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800123c:	021b      	lsls	r3, r3, #8
 800123e:	827b      	strh	r3, [r7, #18]
			gyrZ |= rxBuf[4];
 8001240:	7c3b      	ldrb	r3, [r7, #16]
 8001242:	b21a      	sxth	r2, r3
 8001244:	8a7b      	ldrh	r3, [r7, #18]
 8001246:	4313      	orrs	r3, r2
 8001248:	827b      	strh	r3, [r7, #18]

	/* Scale (to rad/s) and re-map axes */
	imu->gyr[0] = -gyrY * 0.00026632423f;
 800124a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800124e:	425b      	negs	r3, r3
 8001250:	ee07 3a90 	vmov	s15, r3
 8001254:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001258:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80012a8 <BMI088_ReadGyr+0xc4>
 800125c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	edc3 7a08 	vstr	s15, [r3, #32]
	imu->gyr[1] = -gyrX * 0.00026632423f;
 8001266:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800126a:	425b      	negs	r3, r3
 800126c:	ee07 3a90 	vmov	s15, r3
 8001270:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001274:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80012a8 <BMI088_ReadGyr+0xc4>
 8001278:	ee67 7a87 	vmul.f32	s15, s15, s14
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	imu->gyr[2] = -gyrZ * 0.00026632423f;
 8001282:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001286:	425b      	negs	r3, r3
 8001288:	ee07 3a90 	vmov	s15, r3
 800128c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001290:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80012a8 <BMI088_ReadGyr+0xc4>
 8001294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
}
 800129e:	bf00      	nop
 80012a0:	3718      	adds	r7, #24
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	398ba16f 	.word	0x398ba16f

080012ac <GPSNMEAParser_Init>:
#include "GPSNMEAParser.h"

void GPSNMEAParser_Init(GPSData *gpsData) {
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
	gpsData->curSentence = NONE;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2200      	movs	r2, #0
 80012b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	gpsData->readingHeader = 0;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2200      	movs	r2, #0
 80012c0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	gpsData->readingSentenceData = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	gpsData->headerBufIndex = 0;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	gpsData->segmentBufIndex = 0;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	gpsData->segmentCount = 0;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	
	/* Null-terminate header buffer (needed for strcmp function) */
	gpsData->headerBuf[5] = '\0';
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <GPSNMEAParser_ExtractGGA>:

void GPSNMEAParser_ExtractGGA(GPSData *gpsData) {
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	ed2d 8b02 	vpush	{d8}
 80012fe:	b090      	sub	sp, #64	; 0x40
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	if (gpsData->segmentCount == 2) { /* Latitude */
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800130a:	2b02      	cmp	r3, #2
 800130c:	d166      	bne.n	80013dc <GPSNMEAParser_ExtractGGA+0xe4>
 800130e:	466b      	mov	r3, sp
 8001310:	461d      	mov	r5, r3
		
		/* Extract degrees */
		char latDegBuf[] = {gpsData->segmentBuf[0], gpsData->segmentBuf[1]};
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001318:	733b      	strb	r3, [r7, #12]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001320:	737b      	strb	r3, [r7, #13]
			
		/* Extract minutes */
		char cLatMin[gpsData->segmentBufIndex - 2];
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001328:	1e98      	subs	r0, r3, #2
 800132a:	1e43      	subs	r3, r0, #1
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	4603      	mov	r3, r0
 8001330:	4619      	mov	r1, r3
 8001332:	f04f 0200 	mov.w	r2, #0
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	f04f 0400 	mov.w	r4, #0
 800133e:	00d4      	lsls	r4, r2, #3
 8001340:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001344:	00cb      	lsls	r3, r1, #3
 8001346:	4603      	mov	r3, r0
 8001348:	4619      	mov	r1, r3
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	f04f 0300 	mov.w	r3, #0
 8001352:	f04f 0400 	mov.w	r4, #0
 8001356:	00d4      	lsls	r4, r2, #3
 8001358:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800135c:	00cb      	lsls	r3, r1, #3
 800135e:	4603      	mov	r3, r0
 8001360:	3307      	adds	r3, #7
 8001362:	08db      	lsrs	r3, r3, #3
 8001364:	00db      	lsls	r3, r3, #3
 8001366:	ebad 0d03 	sub.w	sp, sp, r3
 800136a:	466b      	mov	r3, sp
 800136c:	3300      	adds	r3, #0
 800136e:	613b      	str	r3, [r7, #16]
		for (int n = 2; n < gpsData->segmentBufIndex; n++) {
 8001370:	2302      	movs	r3, #2
 8001372:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001374:	e00b      	b.n	800138e <GPSNMEAParser_ExtractGGA+0x96>
			cLatMin[n - 2] = gpsData->segmentBuf[n];
 8001376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001378:	3b02      	subs	r3, #2
 800137a:	6879      	ldr	r1, [r7, #4]
 800137c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800137e:	440a      	add	r2, r1
 8001380:	322b      	adds	r2, #43	; 0x2b
 8001382:	7811      	ldrb	r1, [r2, #0]
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	54d1      	strb	r1, [r2, r3]
		for (int n = 2; n < gpsData->segmentBufIndex; n++) {
 8001388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800138a:	3301      	adds	r3, #1
 800138c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001394:	461a      	mov	r2, r3
 8001396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001398:	4293      	cmp	r3, r2
 800139a:	dbec      	blt.n	8001376 <GPSNMEAParser_ExtractGGA+0x7e>
		}
		
		/* Convert to decimal */
		gpsData->latitude_dec = ((float) atoi(latDegBuf)) + ((float) atof(cLatMin)) / 60.0f;	
 800139c:	f107 030c 	add.w	r3, r7, #12
 80013a0:	4618      	mov	r0, r3
 80013a2:	f009 fd01 	bl	800ada8 <atoi>
 80013a6:	ee07 0a90 	vmov	s15, r0
 80013aa:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f009 fcf6 	bl	800ada2 <atof>
 80013b6:	ec54 3b10 	vmov	r3, r4, d0
 80013ba:	4618      	mov	r0, r3
 80013bc:	4621      	mov	r1, r4
 80013be:	f7ff fbcd 	bl	8000b5c <__aeabi_d2f>
 80013c2:	ee06 0a90 	vmov	s13, r0
 80013c6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800169c <GPSNMEAParser_ExtractGGA+0x3a4>
 80013ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ce:	ee78 7a27 	vadd.f32	s15, s16, s15
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	edc3 7a00 	vstr	s15, [r3]
 80013d8:	46ad      	mov	sp, r5
		}
		
		gpsData->meanSeaLevel_m = (float) atof(cMSL);	
		
	}
}
 80013da:	e159      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 3) { /* N/S */
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80013e2:	2b03      	cmp	r3, #3
 80013e4:	d10b      	bne.n	80013fe <GPSNMEAParser_ExtractGGA+0x106>
		gpsData->latitudeNS = (gpsData->segmentBuf[0] == 'S');
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80013ec:	2b53      	cmp	r3, #83	; 0x53
 80013ee:	bf0c      	ite	eq
 80013f0:	2301      	moveq	r3, #1
 80013f2:	2300      	movne	r3, #0
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	461a      	mov	r2, r3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	77da      	strb	r2, [r3, #31]
}
 80013fc:	e148      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 4) { /* Longitude */
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001404:	2b04      	cmp	r3, #4
 8001406:	d16a      	bne.n	80014de <GPSNMEAParser_ExtractGGA+0x1e6>
 8001408:	466b      	mov	r3, sp
 800140a:	461d      	mov	r5, r3
		char lonDegBuf[] ={gpsData->segmentBuf[0], gpsData->segmentBuf[1], gpsData->segmentBuf[2]};
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001412:	723b      	strb	r3, [r7, #8]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800141a:	727b      	strb	r3, [r7, #9]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8001422:	72bb      	strb	r3, [r7, #10]
		char cLonMin[gpsData->segmentBufIndex - 3];
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800142a:	1ed8      	subs	r0, r3, #3
 800142c:	1e43      	subs	r3, r0, #1
 800142e:	61fb      	str	r3, [r7, #28]
 8001430:	4603      	mov	r3, r0
 8001432:	4619      	mov	r1, r3
 8001434:	f04f 0200 	mov.w	r2, #0
 8001438:	f04f 0300 	mov.w	r3, #0
 800143c:	f04f 0400 	mov.w	r4, #0
 8001440:	00d4      	lsls	r4, r2, #3
 8001442:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001446:	00cb      	lsls	r3, r1, #3
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	f04f 0300 	mov.w	r3, #0
 8001454:	f04f 0400 	mov.w	r4, #0
 8001458:	00d4      	lsls	r4, r2, #3
 800145a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800145e:	00cb      	lsls	r3, r1, #3
 8001460:	4603      	mov	r3, r0
 8001462:	3307      	adds	r3, #7
 8001464:	08db      	lsrs	r3, r3, #3
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	ebad 0d03 	sub.w	sp, sp, r3
 800146c:	466b      	mov	r3, sp
 800146e:	3300      	adds	r3, #0
 8001470:	61bb      	str	r3, [r7, #24]
		for (int n = 3; n < gpsData->segmentBufIndex; n++) {
 8001472:	2303      	movs	r3, #3
 8001474:	633b      	str	r3, [r7, #48]	; 0x30
 8001476:	e00b      	b.n	8001490 <GPSNMEAParser_ExtractGGA+0x198>
			cLonMin[n - 3] = gpsData->segmentBuf[n];
 8001478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800147a:	3b03      	subs	r3, #3
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001480:	440a      	add	r2, r1
 8001482:	322b      	adds	r2, #43	; 0x2b
 8001484:	7811      	ldrb	r1, [r2, #0]
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	54d1      	strb	r1, [r2, r3]
		for (int n = 3; n < gpsData->segmentBufIndex; n++) {
 800148a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800148c:	3301      	adds	r3, #1
 800148e:	633b      	str	r3, [r7, #48]	; 0x30
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001496:	461a      	mov	r2, r3
 8001498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800149a:	4293      	cmp	r3, r2
 800149c:	dbec      	blt.n	8001478 <GPSNMEAParser_ExtractGGA+0x180>
		gpsData->longitude_dec = ((float) atoi(lonDegBuf)) + ((float) atof(cLonMin)) / 60.0f;	
 800149e:	f107 0308 	add.w	r3, r7, #8
 80014a2:	4618      	mov	r0, r3
 80014a4:	f009 fc80 	bl	800ada8 <atoi>
 80014a8:	ee07 0a90 	vmov	s15, r0
 80014ac:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80014b0:	69bb      	ldr	r3, [r7, #24]
 80014b2:	4618      	mov	r0, r3
 80014b4:	f009 fc75 	bl	800ada2 <atof>
 80014b8:	ec54 3b10 	vmov	r3, r4, d0
 80014bc:	4618      	mov	r0, r3
 80014be:	4621      	mov	r1, r4
 80014c0:	f7ff fb4c 	bl	8000b5c <__aeabi_d2f>
 80014c4:	ee06 0a90 	vmov	s13, r0
 80014c8:	ed9f 7a74 	vldr	s14, [pc, #464]	; 800169c <GPSNMEAParser_ExtractGGA+0x3a4>
 80014cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d0:	ee78 7a27 	vadd.f32	s15, s16, s15
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	edc3 7a01 	vstr	s15, [r3, #4]
 80014da:	46ad      	mov	sp, r5
}
 80014dc:	e0d8      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 5) { /* E/W */
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	d10c      	bne.n	8001502 <GPSNMEAParser_ExtractGGA+0x20a>
		gpsData->longitudeEW = (gpsData->segmentBuf[0] == 'W');
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80014ee:	2b57      	cmp	r3, #87	; 0x57
 80014f0:	bf0c      	ite	eq
 80014f2:	2301      	moveq	r3, #1
 80014f4:	2300      	movne	r3, #0
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	461a      	mov	r2, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001500:	e0c6      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 6) { /* Fix quality */
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001508:	2b06      	cmp	r3, #6
 800150a:	d107      	bne.n	800151c <GPSNMEAParser_ExtractGGA+0x224>
		gpsData->fixQuality = (uint8_t) (gpsData->segmentBuf[0] - '0'); /* Convert char to int */
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001512:	3b30      	subs	r3, #48	; 0x30
 8001514:	b2da      	uxtb	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	775a      	strb	r2, [r3, #29]
}
 800151a:	e0b9      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 7) { /* Number of satellites being tracked */
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001522:	2b07      	cmp	r3, #7
 8001524:	d111      	bne.n	800154a <GPSNMEAParser_ExtractGGA+0x252>
		gpsData->numSatellites = ((uint8_t) (gpsData->segmentBuf[0] - '0')) * 10 + (uint8_t) (gpsData->segmentBuf[1] - '0');
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800152c:	461a      	mov	r2, r3
 800152e:	0092      	lsls	r2, r2, #2
 8001530:	4413      	add	r3, r2
 8001532:	005b      	lsls	r3, r3, #1
 8001534:	b2da      	uxtb	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800153c:	4413      	add	r3, r2
 800153e:	b2db      	uxtb	r3, r3
 8001540:	3b10      	subs	r3, #16
 8001542:	b2da      	uxtb	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	779a      	strb	r2, [r3, #30]
}
 8001548:	e0a2      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 9) { /* Altitude above mean sea level */
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001550:	2b09      	cmp	r3, #9
 8001552:	d14c      	bne.n	80015ee <GPSNMEAParser_ExtractGGA+0x2f6>
 8001554:	466b      	mov	r3, sp
 8001556:	461d      	mov	r5, r3
		char cAlt[gpsData->segmentBufIndex];
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f893 003b 	ldrb.w	r0, [r3, #59]	; 0x3b
 800155e:	4603      	mov	r3, r0
 8001560:	3b01      	subs	r3, #1
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
 8001564:	b2c1      	uxtb	r1, r0
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	f04f 0400 	mov.w	r4, #0
 8001572:	00d4      	lsls	r4, r2, #3
 8001574:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001578:	00cb      	lsls	r3, r1, #3
 800157a:	b2c1      	uxtb	r1, r0
 800157c:	f04f 0200 	mov.w	r2, #0
 8001580:	f04f 0300 	mov.w	r3, #0
 8001584:	f04f 0400 	mov.w	r4, #0
 8001588:	00d4      	lsls	r4, r2, #3
 800158a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800158e:	00cb      	lsls	r3, r1, #3
 8001590:	4603      	mov	r3, r0
 8001592:	3307      	adds	r3, #7
 8001594:	08db      	lsrs	r3, r3, #3
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	ebad 0d03 	sub.w	sp, sp, r3
 800159c:	466b      	mov	r3, sp
 800159e:	3300      	adds	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
		for (int n = 0; n < gpsData->segmentBufIndex; n++) {
 80015a2:	2300      	movs	r3, #0
 80015a4:	637b      	str	r3, [r7, #52]	; 0x34
 80015a6:	e00c      	b.n	80015c2 <GPSNMEAParser_ExtractGGA+0x2ca>
			cAlt[n] = gpsData->segmentBuf[n];
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015ac:	4413      	add	r3, r2
 80015ae:	332b      	adds	r3, #43	; 0x2b
 80015b0:	7819      	ldrb	r1, [r3, #0]
 80015b2:	6a3a      	ldr	r2, [r7, #32]
 80015b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015b6:	4413      	add	r3, r2
 80015b8:	460a      	mov	r2, r1
 80015ba:	701a      	strb	r2, [r3, #0]
		for (int n = 0; n < gpsData->segmentBufIndex; n++) {
 80015bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015be:	3301      	adds	r3, #1
 80015c0:	637b      	str	r3, [r7, #52]	; 0x34
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80015c8:	461a      	mov	r2, r3
 80015ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015cc:	4293      	cmp	r3, r2
 80015ce:	dbeb      	blt.n	80015a8 <GPSNMEAParser_ExtractGGA+0x2b0>
		gpsData->altitude_m = (float) atof(cAlt);	
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f009 fbe5 	bl	800ada2 <atof>
 80015d8:	ec54 3b10 	vmov	r3, r4, d0
 80015dc:	4618      	mov	r0, r3
 80015de:	4621      	mov	r1, r4
 80015e0:	f7ff fabc 	bl	8000b5c <__aeabi_d2f>
 80015e4:	4602      	mov	r2, r0
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	609a      	str	r2, [r3, #8]
 80015ea:	46ad      	mov	sp, r5
}
 80015ec:	e050      	b.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
	} else if (gpsData->segmentCount == 11) { /* Height of geoid (mean sea level) above WGS84 ellipsoid */
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015f4:	2b0b      	cmp	r3, #11
 80015f6:	d14b      	bne.n	8001690 <GPSNMEAParser_ExtractGGA+0x398>
 80015f8:	466b      	mov	r3, sp
 80015fa:	461d      	mov	r5, r3
		char cMSL[gpsData->segmentBufIndex];
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f893 003b 	ldrb.w	r0, [r3, #59]	; 0x3b
 8001602:	4603      	mov	r3, r0
 8001604:	3b01      	subs	r3, #1
 8001606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001608:	b2c1      	uxtb	r1, r0
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	f04f 0300 	mov.w	r3, #0
 8001612:	f04f 0400 	mov.w	r4, #0
 8001616:	00d4      	lsls	r4, r2, #3
 8001618:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800161c:	00cb      	lsls	r3, r1, #3
 800161e:	b2c1      	uxtb	r1, r0
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	f04f 0400 	mov.w	r4, #0
 800162c:	00d4      	lsls	r4, r2, #3
 800162e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001632:	00cb      	lsls	r3, r1, #3
 8001634:	4603      	mov	r3, r0
 8001636:	3307      	adds	r3, #7
 8001638:	08db      	lsrs	r3, r3, #3
 800163a:	00db      	lsls	r3, r3, #3
 800163c:	ebad 0d03 	sub.w	sp, sp, r3
 8001640:	466b      	mov	r3, sp
 8001642:	3300      	adds	r3, #0
 8001644:	62bb      	str	r3, [r7, #40]	; 0x28
		for (int n = 0; n < gpsData->segmentBufIndex; n++) {
 8001646:	2300      	movs	r3, #0
 8001648:	63bb      	str	r3, [r7, #56]	; 0x38
 800164a:	e00c      	b.n	8001666 <GPSNMEAParser_ExtractGGA+0x36e>
			cMSL[n] = gpsData->segmentBuf[n];
 800164c:	687a      	ldr	r2, [r7, #4]
 800164e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001650:	4413      	add	r3, r2
 8001652:	332b      	adds	r3, #43	; 0x2b
 8001654:	7819      	ldrb	r1, [r3, #0]
 8001656:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800165a:	4413      	add	r3, r2
 800165c:	460a      	mov	r2, r1
 800165e:	701a      	strb	r2, [r3, #0]
		for (int n = 0; n < gpsData->segmentBufIndex; n++) {
 8001660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001662:	3301      	adds	r3, #1
 8001664:	63bb      	str	r3, [r7, #56]	; 0x38
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800166c:	461a      	mov	r2, r3
 800166e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001670:	4293      	cmp	r3, r2
 8001672:	dbeb      	blt.n	800164c <GPSNMEAParser_ExtractGGA+0x354>
		gpsData->meanSeaLevel_m = (float) atof(cMSL);	
 8001674:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001676:	4618      	mov	r0, r3
 8001678:	f009 fb93 	bl	800ada2 <atof>
 800167c:	ec54 3b10 	vmov	r3, r4, d0
 8001680:	4618      	mov	r0, r3
 8001682:	4621      	mov	r1, r4
 8001684:	f7ff fa6a 	bl	8000b5c <__aeabi_d2f>
 8001688:	4602      	mov	r2, r0
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	619a      	str	r2, [r3, #24]
 800168e:	46ad      	mov	sp, r5
}
 8001690:	bf00      	nop
 8001692:	3740      	adds	r7, #64	; 0x40
 8001694:	46bd      	mov	sp, r7
 8001696:	ecbd 8b02 	vpop	{d8}
 800169a:	bdb0      	pop	{r4, r5, r7, pc}
 800169c:	42700000 	.word	0x42700000

080016a0 <GPSNMEAParser_Feed>:
	* MAGNETIC VARIATION COMES WITH N/W/S/E ??? 
	*/
	
}

void GPSNMEAParser_Feed(GPSData *gpsData, char c) {		
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	70fb      	strb	r3, [r7, #3]
	
	if (gpsData->readingHeader) {
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d059      	beq.n	800176a <GPSNMEAParser_Feed+0xca>
				
			gpsData->headerBuf[gpsData->headerBufIndex] = c;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80016bc:	461a      	mov	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4413      	add	r3, r2
 80016c2:	78fa      	ldrb	r2, [r7, #3]
 80016c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			gpsData->headerBufIndex++;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80016ce:	3301      	adds	r3, #1
 80016d0:	b2da      	uxtb	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
			
			/* Check if all header characters have been read in */
			if (gpsData->headerBufIndex == 5) {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80016de:	2b05      	cmp	r3, #5
 80016e0:	f040 8095 	bne.w	800180e <GPSNMEAParser_Feed+0x16e>
				gpsData->readingHeader = 0;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				gpsData->readingSentenceData = 1;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				
				/* Extract sentence type */
				if (!strcmp(gpsData->headerBuf, "GNGGA")) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	3324      	adds	r3, #36	; 0x24
 80016f8:	4947      	ldr	r1, [pc, #284]	; (8001818 <GPSNMEAParser_Feed+0x178>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fd68 	bl	80001d0 <strcmp>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d104      	bne.n	8001710 <GPSNMEAParser_Feed+0x70>
					gpsData->curSentence = GGA;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2201      	movs	r2, #1
 800170a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 800170e:	e023      	b.n	8001758 <GPSNMEAParser_Feed+0xb8>
				} else if (!strcmp(gpsData->headerBuf, "GNRMC")) {
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3324      	adds	r3, #36	; 0x24
 8001714:	4941      	ldr	r1, [pc, #260]	; (800181c <GPSNMEAParser_Feed+0x17c>)
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fd5a 	bl	80001d0 <strcmp>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d104      	bne.n	800172c <GPSNMEAParser_Feed+0x8c>
					gpsData->curSentence = RMC;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2202      	movs	r2, #2
 8001726:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 800172a:	e015      	b.n	8001758 <GPSNMEAParser_Feed+0xb8>
				} else if (!strcmp(gpsData->headerBuf, "GNVTG")) {
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3324      	adds	r3, #36	; 0x24
 8001730:	493b      	ldr	r1, [pc, #236]	; (8001820 <GPSNMEAParser_Feed+0x180>)
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe fd4c 	bl	80001d0 <strcmp>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d104      	bne.n	8001748 <GPSNMEAParser_Feed+0xa8>
					gpsData->curSentence = VTG;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2203      	movs	r2, #3
 8001742:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001746:	e007      	b.n	8001758 <GPSNMEAParser_Feed+0xb8>
				} else { /* Unknown sentence type (or not implemented yet) */
					gpsData->curSentence = 0;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2200      	movs	r2, #0
 800174c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					gpsData->readingSentenceData = 0;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2200      	movs	r2, #0
 8001754:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				}
					
								
				/* Reset sentence segment buffer and segment counter */
				gpsData->segmentBufIndex = 0;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
				gpsData->segmentCount = 0;								
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
		}
			
	}
	
}
 8001768:	e051      	b.n	800180e <GPSNMEAParser_Feed+0x16e>
		if (c == '$') { /* Start of sentence */
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	2b24      	cmp	r3, #36	; 0x24
 800176e:	d10b      	bne.n	8001788 <GPSNMEAParser_Feed+0xe8>
			gpsData->readingHeader = 1;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			gpsData->readingSentenceData = 0;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			gpsData->headerBufIndex = 0;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
		if (gpsData->readingSentenceData) {	/* Extract sentence data */		
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800178e:	2b00      	cmp	r3, #0
 8001790:	d03d      	beq.n	800180e <GPSNMEAParser_Feed+0x16e>
			if (c == '\r' || c == '\n') { /* End of sentence */
 8001792:	78fb      	ldrb	r3, [r7, #3]
 8001794:	2b0d      	cmp	r3, #13
 8001796:	d002      	beq.n	800179e <GPSNMEAParser_Feed+0xfe>
 8001798:	78fb      	ldrb	r3, [r7, #3]
 800179a:	2b0a      	cmp	r3, #10
 800179c:	d104      	bne.n	80017a8 <GPSNMEAParser_Feed+0x108>
				gpsData->readingSentenceData = 0;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
}
 80017a6:	e032      	b.n	800180e <GPSNMEAParser_Feed+0x16e>
				if (c == ',') { /* End of segment */						
 80017a8:	78fb      	ldrb	r3, [r7, #3]
 80017aa:	2b2c      	cmp	r3, #44	; 0x2c
 80017ac:	d11e      	bne.n	80017ec <GPSNMEAParser_Feed+0x14c>
					if (gpsData->segmentCount > 1) { /* Start from second 'argument' */
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d90c      	bls.n	80017d2 <GPSNMEAParser_Feed+0x132>
						if (gpsData->curSentence == GGA) { /* GGA */
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d103      	bne.n	80017ca <GPSNMEAParser_Feed+0x12a>
							GPSNMEAParser_ExtractGGA(gpsData);
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	f7ff fd98 	bl	80012f8 <GPSNMEAParser_ExtractGGA>
 80017c8:	e003      	b.n	80017d2 <GPSNMEAParser_Feed+0x132>
						} else if (gpsData->curSentence == RMC) { /* RMC */
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80017d0:	2b02      	cmp	r3, #2
					gpsData->segmentBufIndex = 0;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
					gpsData->segmentCount++;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017e0:	3301      	adds	r3, #1
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80017ea:	e010      	b.n	800180e <GPSNMEAParser_Feed+0x16e>
					gpsData->segmentBuf[gpsData->segmentBufIndex] = c;						
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 80017f2:	461a      	mov	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	4413      	add	r3, r2
 80017f8:	78fa      	ldrb	r2, [r7, #3]
 80017fa:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
					gpsData->segmentBufIndex++;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8001804:	3301      	adds	r3, #1
 8001806:	b2da      	uxtb	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	0800deb0 	.word	0x0800deb0
 800181c:	0800deb8 	.word	0x0800deb8
 8001820:	0800dec0 	.word	0x0800dec0

08001824 <IISMagnetometer_Init>:
#include "IIS2MDC.h"

uint8_t IISMagnetometer_Init(IISMagnetometer *mag, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *intPinBank, uint16_t intPin) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b08a      	sub	sp, #40	; 0x28
 8001828:	af04      	add	r7, sp, #16
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	60b9      	str	r1, [r7, #8]
 800182e:	607a      	str	r2, [r7, #4]
 8001830:	807b      	strh	r3, [r7, #2]
	mag->I2Chandle  = I2Chandle;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	68ba      	ldr	r2, [r7, #8]
 8001836:	601a      	str	r2, [r3, #0]
	mag->intPinBank = intPinBank;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	687a      	ldr	r2, [r7, #4]
 800183c:	605a      	str	r2, [r3, #4]
	mag->intPin     = intPin;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	887a      	ldrh	r2, [r7, #2]
 8001842:	811a      	strh	r2, [r3, #8]
	mag->xyz[0]     = 0;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f04f 0200 	mov.w	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
	mag->xyz[1]     = 0;
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
	mag->xyz[2]     = 0;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	615a      	str	r2, [r3, #20]
	mag->tempC      = 0.0f;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	619a      	str	r2, [r3, #24]

	/* Check device ID register */
	uint8_t whoAmI;
	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_WHOAMI_REG, I2C_MEMADD_SIZE_8BIT, &whoAmI, 1, IIS_I2C_TIMEOUT);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6818      	ldr	r0, [r3, #0]
 8001868:	2364      	movs	r3, #100	; 0x64
 800186a:	9302      	str	r3, [sp, #8]
 800186c:	2301      	movs	r3, #1
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f107 0314 	add.w	r3, r7, #20
 8001874:	9300      	str	r3, [sp, #0]
 8001876:	2301      	movs	r3, #1
 8001878:	224f      	movs	r2, #79	; 0x4f
 800187a:	213c      	movs	r1, #60	; 0x3c
 800187c:	f004 f970 	bl	8005b60 <HAL_I2C_Mem_Read>

	if (whoAmI != IIS_WHOAMI) {
 8001880:	7d3b      	ldrb	r3, [r7, #20]
 8001882:	2b40      	cmp	r3, #64	; 0x40
 8001884:	d001      	beq.n	800188a <IISMagnetometer_Init+0x66>
		return 0;
 8001886:	2300      	movs	r3, #0
 8001888:	e030      	b.n	80018ec <IISMagnetometer_Init+0xc8>

	/* Configure sensor */
	uint8_t txBuf[2];

	/* Temperature compensation = 1, Reboot = 0, Soft_Rst = 0, Low Power = 0, ODR 100 Hz = 11, MODE CONTINUOUS 00 */
	uint8_t cfgRegA = 0x8C;
 800188a:	238c      	movs	r3, #140	; 0x8c
 800188c:	75fb      	strb	r3, [r7, #23]
	txBuf[0] = IIS_CFG_REG_A; txBuf[1] = cfgRegA;
 800188e:	2360      	movs	r3, #96	; 0x60
 8001890:	743b      	strb	r3, [r7, #16]
 8001892:	7dfb      	ldrb	r3, [r7, #23]
 8001894:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6818      	ldr	r0, [r3, #0]
 800189a:	f107 0210 	add.w	r2, r7, #16
 800189e:	2364      	movs	r3, #100	; 0x64
 80018a0:	9300      	str	r3, [sp, #0]
 80018a2:	2302      	movs	r3, #2
 80018a4:	213c      	movs	r1, #60	; 0x3c
 80018a6:	f003 fe37 	bl	8005518 <HAL_I2C_Master_Transmit>

	/* 0 0 0, Offset cancellation = 0, INT_on_DataOff = 0, Set_Freq = 0, Offset cancellation = 0, Low-pass filter = 1 */
	uint8_t cfgRegB = 0x01;
 80018aa:	2301      	movs	r3, #1
 80018ac:	75bb      	strb	r3, [r7, #22]
	txBuf[0] = IIS_CFG_REG_B; txBuf[1] = cfgRegB;
 80018ae:	2361      	movs	r3, #97	; 0x61
 80018b0:	743b      	strb	r3, [r7, #16]
 80018b2:	7dbb      	ldrb	r3, [r7, #22]
 80018b4:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	f107 0210 	add.w	r2, r7, #16
 80018be:	2364      	movs	r3, #100	; 0x64
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2302      	movs	r3, #2
 80018c4:	213c      	movs	r1, #60	; 0x3c
 80018c6:	f003 fe27 	bl	8005518 <HAL_I2C_Master_Transmit>

	/* 0, INT_on_PIN = 0, I2C_DIS = 0, BDU = 0, BLE = 0, 0, Self_test = 0, DRDY_on_PIN = 1 */
	uint8_t cfgRegC = 0x01;
 80018ca:	2301      	movs	r3, #1
 80018cc:	757b      	strb	r3, [r7, #21]
	txBuf[0] = IIS_CFG_REG_C; txBuf[1] = cfgRegC;
 80018ce:	2362      	movs	r3, #98	; 0x62
 80018d0:	743b      	strb	r3, [r7, #16]
 80018d2:	7d7b      	ldrb	r3, [r7, #21]
 80018d4:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6818      	ldr	r0, [r3, #0]
 80018da:	f107 0210 	add.w	r2, r7, #16
 80018de:	2364      	movs	r3, #100	; 0x64
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	2302      	movs	r3, #2
 80018e4:	213c      	movs	r1, #60	; 0x3c
 80018e6:	f003 fe17 	bl	8005518 <HAL_I2C_Master_Transmit>

	return 1;
 80018ea:	2301      	movs	r3, #1
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <IISMagnetometer_Read>:
	uint8_t txBuf[] = {IIS_CFG_REG_A, 0x60};
	HAL_I2C_Master_Transmit(mag->I2Chandle, IIS_I2C_ADDR, txBuf, 2, IIS_I2C_TIMEOUT);
	HAL_Delay(50);
}

void IISMagnetometer_Read(IISMagnetometer *mag) {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b08a      	sub	sp, #40	; 0x28
 80018f8:	af04      	add	r7, sp, #16
 80018fa:	6078      	str	r0, [r7, #4]
	/* Wait until DRDY pin is set */
	while (!HAL_GPIO_ReadPin(mag->intPinBank, mag->intPin)) {
 80018fc:	e002      	b.n	8001904 <IISMagnetometer_Read+0x10>
		HAL_Delay(5);
 80018fe:	2005      	movs	r0, #5
 8001900:	f002 fe60 	bl	80045c4 <HAL_Delay>
	while (!HAL_GPIO_ReadPin(mag->intPinBank, mag->intPin)) {
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	685a      	ldr	r2, [r3, #4]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	891b      	ldrh	r3, [r3, #8]
 800190c:	4619      	mov	r1, r3
 800190e:	4610      	mov	r0, r2
 8001910:	f003 fc8e 	bl	8005230 <HAL_GPIO_ReadPin>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d0f1      	beq.n	80018fe <IISMagnetometer_Read+0xa>

	/* Read raw X, Y, and Z values */
	uint8_t rxBuf[2];
	int16_t magRaw[3];

	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_OUTX_LOW, I2C_MEMADD_SIZE_8BIT, rxBuf, 2, IIS_I2C_TIMEOUT);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6818      	ldr	r0, [r3, #0]
 800191e:	2364      	movs	r3, #100	; 0x64
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	2302      	movs	r3, #2
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2301      	movs	r3, #1
 800192e:	2268      	movs	r2, #104	; 0x68
 8001930:	213c      	movs	r1, #60	; 0x3c
 8001932:	f004 f915 	bl	8005b60 <HAL_I2C_Mem_Read>
	magRaw[0] = ((rxBuf[1] << 8) | rxBuf[0]);
 8001936:	7d7b      	ldrb	r3, [r7, #21]
 8001938:	021b      	lsls	r3, r3, #8
 800193a:	b21a      	sxth	r2, r3
 800193c:	7d3b      	ldrb	r3, [r7, #20]
 800193e:	b21b      	sxth	r3, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	b21b      	sxth	r3, r3
 8001944:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_OUTY_LOW, I2C_MEMADD_SIZE_8BIT, rxBuf, 2, IIS_I2C_TIMEOUT);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	2364      	movs	r3, #100	; 0x64
 800194c:	9302      	str	r3, [sp, #8]
 800194e:	2302      	movs	r3, #2
 8001950:	9301      	str	r3, [sp, #4]
 8001952:	f107 0314 	add.w	r3, r7, #20
 8001956:	9300      	str	r3, [sp, #0]
 8001958:	2301      	movs	r3, #1
 800195a:	226a      	movs	r2, #106	; 0x6a
 800195c:	213c      	movs	r1, #60	; 0x3c
 800195e:	f004 f8ff 	bl	8005b60 <HAL_I2C_Mem_Read>
	magRaw[1] = ((rxBuf[1] << 8) | rxBuf[0]);
 8001962:	7d7b      	ldrb	r3, [r7, #21]
 8001964:	021b      	lsls	r3, r3, #8
 8001966:	b21a      	sxth	r2, r3
 8001968:	7d3b      	ldrb	r3, [r7, #20]
 800196a:	b21b      	sxth	r3, r3
 800196c:	4313      	orrs	r3, r2
 800196e:	b21b      	sxth	r3, r3
 8001970:	81fb      	strh	r3, [r7, #14]

	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_OUTZ_LOW, I2C_MEMADD_SIZE_8BIT, rxBuf, 2, IIS_I2C_TIMEOUT);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6818      	ldr	r0, [r3, #0]
 8001976:	2364      	movs	r3, #100	; 0x64
 8001978:	9302      	str	r3, [sp, #8]
 800197a:	2302      	movs	r3, #2
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	f107 0314 	add.w	r3, r7, #20
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	226c      	movs	r2, #108	; 0x6c
 8001988:	213c      	movs	r1, #60	; 0x3c
 800198a:	f004 f8e9 	bl	8005b60 <HAL_I2C_Mem_Read>
	magRaw[2] = ((rxBuf[1] << 8) | rxBuf[0]);
 800198e:	7d7b      	ldrb	r3, [r7, #21]
 8001990:	021b      	lsls	r3, r3, #8
 8001992:	b21a      	sxth	r2, r3
 8001994:	7d3b      	ldrb	r3, [r7, #20]
 8001996:	b21b      	sxth	r3, r3
 8001998:	4313      	orrs	r3, r2
 800199a:	b21b      	sxth	r3, r3
 800199c:	823b      	strh	r3, [r7, #16]

	/* Sensitivity is 1.5 (+-7%) milli Gauss per LSB */
    mag->xyz[0] =  magRaw[0] * 1.5f;
 800199e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80019a2:	ee07 3a90 	vmov	s15, r3
 80019a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019aa:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80019ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	edc3 7a03 	vstr	s15, [r3, #12]
    mag->xyz[1] = -magRaw[1] * 1.5f;
 80019b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019bc:	425b      	negs	r3, r3
 80019be:	ee07 3a90 	vmov	s15, r3
 80019c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019c6:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80019ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	edc3 7a04 	vstr	s15, [r3, #16]
    mag->xyz[2] = -magRaw[2] * 1.5f;
 80019d4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019d8:	425b      	negs	r3, r3
 80019da:	ee07 3a90 	vmov	s15, r3
 80019de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019e2:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 80019e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	edc3 7a05 	vstr	s15, [r3, #20]

	/* Read temperature */
	HAL_I2C_Mem_Read(mag->I2Chandle, IIS_I2C_ADDR, IIS_TEMP_LOW, I2C_MEMADD_SIZE_8BIT, rxBuf, 2, IIS_I2C_TIMEOUT);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	2364      	movs	r3, #100	; 0x64
 80019f6:	9302      	str	r3, [sp, #8]
 80019f8:	2302      	movs	r3, #2
 80019fa:	9301      	str	r3, [sp, #4]
 80019fc:	f107 0314 	add.w	r3, r7, #20
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2301      	movs	r3, #1
 8001a04:	226e      	movs	r2, #110	; 0x6e
 8001a06:	213c      	movs	r1, #60	; 0x3c
 8001a08:	f004 f8aa 	bl	8005b60 <HAL_I2C_Mem_Read>
	int16_t temp = rxBuf[1];
 8001a0c:	7d7b      	ldrb	r3, [r7, #21]
 8001a0e:	82fb      	strh	r3, [r7, #22]
			temp <<= 8;
 8001a10:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	82fb      	strh	r3, [r7, #22]
			temp |= rxBuf[0];
 8001a18:	7d3b      	ldrb	r3, [r7, #20]
 8001a1a:	b21a      	sxth	r2, r3
 8001a1c:	8afb      	ldrh	r3, [r7, #22]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	82fb      	strh	r3, [r7, #22]

	mag->tempC = temp / 8.0f;
 8001a22:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001a26:	ee07 3a90 	vmov	s15, r3
 8001a2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a2e:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 8001a32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8001a3c:	bf00      	nop
 8001a3e:	3718      	adds	r7, #24
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <KalmanRollPitch_Init>:
#include "KalmanRollPitch.h"

void KalmanRollPitch_Init(KalmanRollPitch *kal, float Pinit, float *Q, float *R) {
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a50:	6079      	str	r1, [r7, #4]
 8001a52:	603a      	str	r2, [r7, #0]
	kal->phi   = 0.0f;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f04f 0200 	mov.w	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
	kal->theta = 0.0f;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	605a      	str	r2, [r3, #4]
	kal->P[0] = Pinit; kal->P[1] = 0.0f;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	68ba      	ldr	r2, [r7, #8]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
	kal->P[2] = 0.0f;  kal->P[3] = Pinit;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f04f 0200 	mov.w	r2, #0
 8001a78:	611a      	str	r2, [r3, #16]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	615a      	str	r2, [r3, #20]
	kal->Q[0] = Q[0];  kal->Q[1] = Q[1];
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	619a      	str	r2, [r3, #24]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	61da      	str	r2, [r3, #28]
	kal->R[0] = R[0];  kal->R[1] = R[1]; kal->R[2] = R[2];
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	681a      	ldr	r2, [r3, #0]
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	621a      	str	r2, [r3, #32]
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685a      	ldr	r2, [r3, #4]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	625a      	str	r2, [r3, #36]	; 0x24
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689a      	ldr	r2, [r3, #8]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	629a      	str	r2, [r3, #40]	; 0x28
	kal->gyr[0] = 0.0f;
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
	kal->gyr[1] = 0.0f;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	631a      	str	r2, [r3, #48]	; 0x30
	kal->gyr[2] = 0.0f;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001ac0:	bf00      	nop
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <KalmanRollPitch_Predict>:

void KalmanRollPitch_Predict(KalmanRollPitch *kal, float *gyr, float T) {
 8001acc:	b590      	push	{r4, r7, lr}
 8001ace:	b093      	sub	sp, #76	; 0x4c
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	ed87 0a01 	vstr	s0, [r7, #4]
	/* Extract measurements */
	float p = gyr[0];
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	647b      	str	r3, [r7, #68]	; 0x44
	float q = gyr[1];
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	643b      	str	r3, [r7, #64]	; 0x40
	float r = gyr[2];
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	63fb      	str	r3, [r7, #60]	; 0x3c

	kal->gyr[0] = gyr[0];
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	62da      	str	r2, [r3, #44]	; 0x2c
	kal->gyr[1] = gyr[1];
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	631a      	str	r2, [r3, #48]	; 0x30
	kal->gyr[2] = gyr[2];
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	635a      	str	r2, [r3, #52]	; 0x34

	/* Compute common trig terms */
	float sp = sin(kal->phi);   float cp = cos(kal->phi);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fcd7 	bl	80004bc <__aeabi_f2d>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	460c      	mov	r4, r1
 8001b12:	ec44 3b10 	vmov	d0, r3, r4
 8001b16:	f007 fd9f 	bl	8009658 <sin>
 8001b1a:	ec54 3b10 	vmov	r3, r4, d0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	4621      	mov	r1, r4
 8001b22:	f7ff f81b 	bl	8000b5c <__aeabi_d2f>
 8001b26:	4603      	mov	r3, r0
 8001b28:	63bb      	str	r3, [r7, #56]	; 0x38
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fcc4 	bl	80004bc <__aeabi_f2d>
 8001b34:	4603      	mov	r3, r0
 8001b36:	460c      	mov	r4, r1
 8001b38:	ec44 3b10 	vmov	d0, r3, r4
 8001b3c:	f007 fd48 	bl	80095d0 <cos>
 8001b40:	ec54 3b10 	vmov	r3, r4, d0
 8001b44:	4618      	mov	r0, r3
 8001b46:	4621      	mov	r1, r4
 8001b48:	f7ff f808 	bl	8000b5c <__aeabi_d2f>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	637b      	str	r3, [r7, #52]	; 0x34
	float tt = 999999999.0f;
 8001b50:	4bd3      	ldr	r3, [pc, #844]	; (8001ea0 <KalmanRollPitch_Predict+0x3d4>)
 8001b52:	633b      	str	r3, [r7, #48]	; 0x30

	/* tan(theta) is undefined for theta=90deg */
	if (fabs(kal->theta) > 1.57952297305f || fabs(kal->theta) < 1.56206968053f) {
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b5a:	eef0 7ae7 	vabs.f32	s15, s15
 8001b5e:	ed9f 7ad1 	vldr	s14, [pc, #836]	; 8001ea4 <KalmanRollPitch_Predict+0x3d8>
 8001b62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6a:	f300 8193 	bgt.w	8001e94 <KalmanRollPitch_Predict+0x3c8>
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b74:	eef0 7ae7 	vabs.f32	s15, s15
 8001b78:	ed9f 7acb 	vldr	s14, [pc, #812]	; 8001ea8 <KalmanRollPitch_Predict+0x3dc>
 8001b7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b84:	f100 8186 	bmi.w	8001e94 <KalmanRollPitch_Predict+0x3c8>
		return;
	}

	/* x+ = x- + T * f(x,u) */
	kal->phi   = kal->phi   + T * (p + tt * (q * sp + r * cp));
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001b92:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b96:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b9a:	ed97 6a0f 	vldr	s12, [r7, #60]	; 0x3c
 8001b9e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ba2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001ba6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001baa:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001bae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bb2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001bb6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001bba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	edc3 7a00 	vstr	s15, [r3]
	kal->theta = kal->theta + T * (    q * cp      - r * sp);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bd2:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001bd6:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001bda:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001bde:	ed97 6a0f 	vldr	s12, [r7, #60]	; 0x3c
 8001be2:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001be6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001bea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001bee:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bf6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	edc3 7a01 	vstr	s15, [r3, #4]

	/* Recompute common trig terms using new state estimates */
    sp = sin(kal->phi);		cp = cos(kal->phi);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fc59 	bl	80004bc <__aeabi_f2d>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460c      	mov	r4, r1
 8001c0e:	ec44 3b10 	vmov	d0, r3, r4
 8001c12:	f007 fd21 	bl	8009658 <sin>
 8001c16:	ec54 3b10 	vmov	r3, r4, d0
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	4621      	mov	r1, r4
 8001c1e:	f7fe ff9d 	bl	8000b5c <__aeabi_d2f>
 8001c22:	4603      	mov	r3, r0
 8001c24:	63bb      	str	r3, [r7, #56]	; 0x38
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fc46 	bl	80004bc <__aeabi_f2d>
 8001c30:	4603      	mov	r3, r0
 8001c32:	460c      	mov	r4, r1
 8001c34:	ec44 3b10 	vmov	d0, r3, r4
 8001c38:	f007 fcca 	bl	80095d0 <cos>
 8001c3c:	ec54 3b10 	vmov	r3, r4, d0
 8001c40:	4618      	mov	r0, r3
 8001c42:	4621      	mov	r1, r4
 8001c44:	f7fe ff8a 	bl	8000b5c <__aeabi_d2f>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	637b      	str	r3, [r7, #52]	; 0x34

	if (fabs(kal->theta) > 1.57952297305f || fabs(kal->theta) < 1.56206968053f) {
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c52:	eef0 7ae7 	vabs.f32	s15, s15
 8001c56:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001ea4 <KalmanRollPitch_Predict+0x3d8>
 8001c5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c62:	f300 8119 	bgt.w	8001e98 <KalmanRollPitch_Predict+0x3cc>
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c6c:	eef0 7ae7 	vabs.f32	s15, s15
 8001c70:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001ea8 <KalmanRollPitch_Predict+0x3dc>
 8001c74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7c:	f100 810c 	bmi.w	8001e98 <KalmanRollPitch_Predict+0x3cc>
		return;
	}

	/* Jacobian of f(x,u) */
	float A[4] = { tt * (q * cp - r * sp), (r * cp + q * sp) * (tt * tt + 1.0f),
 8001c80:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001c84:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001c88:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c8c:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8001c90:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001c94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c9c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ca0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ca4:	edc7 7a08 	vstr	s15, [r7, #32]
 8001ca8:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001cac:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001cb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cb4:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001cb8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001cbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cc0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cc4:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8001cc8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ccc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cd0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001cd4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cdc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
				 -(r * cp + q * sp),        0.0f};
 8001ce0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001ce4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ce8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cec:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8001cf0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001cf4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	eef1 7a67 	vneg.f32	s15, s15
	float A[4] = { tt * (q * cp - r * sp), (r * cp + q * sp) * (tt * tt + 1.0f),
 8001d00:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Update covariance matrix P+ = P- + T * (A*P- + P-*A' + Q) */
	float Ptmp[4] = { T*(kal->Q[0]      + 2.0f*A[0]*kal->P[0] + A[1]*kal->P[1] + A[1]*kal->P[2]), T*(A[0]*kal->P[1] + A[2]*kal->P[0] + A[1]*kal->P[3] + A[3]*kal->P[1]),
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	ed93 7a06 	vldr	s14, [r3, #24]
 8001d10:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d14:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d26:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d38:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d52:	edc7 7a04 	vstr	s15, [r7, #16]
 8001d56:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d64:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d72:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d76:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d88:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d92:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001da2:	edc7 7a05 	vstr	s15, [r7, #20]
					  T*(A[0]*kal->P[2] + A[2]*kal->P[0]   + A[1]*kal->P[3] + A[3]*kal->P[2]),    T*(kal->Q[1]      + A[2]*kal->P[1] + A[2]*kal->P[2] + 2.0f*A[3]*kal->P[3]) };
 8001da6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	edd3 7a04 	vldr	s15, [r3, #16]
 8001db0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001db4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	edd3 7a02 	vldr	s15, [r3, #8]
 8001dbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dc6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001dd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dd8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dea:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dee:	ee67 7a27 	vmul.f32	s15, s14, s15
	float Ptmp[4] = { T*(kal->Q[0]      + 2.0f*A[0]*kal->P[0] + A[1]*kal->P[1] + A[1]*kal->P[2]), T*(A[0]*kal->P[1] + A[2]*kal->P[0] + A[1]*kal->P[3] + A[3]*kal->P[1]),
 8001df2:	edc7 7a06 	vstr	s15, [r7, #24]
					  T*(A[0]*kal->P[2] + A[2]*kal->P[0]   + A[1]*kal->P[3] + A[3]*kal->P[2]),    T*(kal->Q[1]      + A[2]*kal->P[1] + A[2]*kal->P[2] + 2.0f*A[3]*kal->P[3]) };
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	ed93 7a07 	vldr	s14, [r3, #28]
 8001dfc:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	edd3 7a03 	vldr	s15, [r3, #12]
 8001e06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e0e:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e1c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e20:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001e24:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	edd3 7a05 	vldr	s15, [r3, #20]
 8001e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e36:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
	float Ptmp[4] = { T*(kal->Q[0]      + 2.0f*A[0]*kal->P[0] + A[1]*kal->P[1] + A[1]*kal->P[2]), T*(A[0]*kal->P[1] + A[2]*kal->P[0] + A[1]*kal->P[3] + A[3]*kal->P[1]),
 8001e3e:	edc7 7a07 	vstr	s15, [r7, #28]

	kal->P[0] = kal->P[0] + Ptmp[0]; kal->P[1] = kal->P[1] + Ptmp[1];
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	ed93 7a02 	vldr	s14, [r3, #8]
 8001e48:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	edc3 7a02 	vstr	s15, [r3, #8]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	ed93 7a03 	vldr	s14, [r3, #12]
 8001e5c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	edc3 7a03 	vstr	s15, [r3, #12]
	kal->P[2] = kal->P[2] + Ptmp[2]; kal->P[3] = kal->P[3] + Ptmp[3];
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	ed93 7a04 	vldr	s14, [r3, #16]
 8001e70:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	edc3 7a04 	vstr	s15, [r3, #16]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	ed93 7a05 	vldr	s14, [r3, #20]
 8001e84:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edc3 7a05 	vstr	s15, [r3, #20]
 8001e92:	e002      	b.n	8001e9a <KalmanRollPitch_Predict+0x3ce>
		return;
 8001e94:	bf00      	nop
 8001e96:	e000      	b.n	8001e9a <KalmanRollPitch_Predict+0x3ce>
		return;
 8001e98:	bf00      	nop
}
 8001e9a:	374c      	adds	r7, #76	; 0x4c
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd90      	pop	{r4, r7, pc}
 8001ea0:	4e6e6b28 	.word	0x4e6e6b28
 8001ea4:	3fca2dcf 	.word	0x3fca2dcf
 8001ea8:	3fc7f1e6 	.word	0x3fc7f1e6

08001eac <KalmanRollPitch_Update>:

uint8_t KalmanRollPitch_Update(KalmanRollPitch *kal, float *acc, float Va) {
 8001eac:	b590      	push	{r4, r7, lr}
 8001eae:	b0b7      	sub	sp, #220	; 0xdc
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	ed87 0a01 	vstr	s0, [r7, #4]
	/* Extract measurements */
	float p = kal->gyr[0];
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	float q = kal->gyr[1];
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	float r = kal->gyr[2];
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ece:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

	float ax = acc[0];
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	float ay = acc[1];
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	float az = acc[2];
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	/* Compute common trig terms */
	float sp = sin(kal->phi);   float cp = cos(kal->phi);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fae4 	bl	80004bc <__aeabi_f2d>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	460c      	mov	r4, r1
 8001ef8:	ec44 3b10 	vmov	d0, r3, r4
 8001efc:	f007 fbac 	bl	8009658 <sin>
 8001f00:	ec54 3b10 	vmov	r3, r4, d0
 8001f04:	4618      	mov	r0, r3
 8001f06:	4621      	mov	r1, r4
 8001f08:	f7fe fe28 	bl	8000b5c <__aeabi_d2f>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7fe fad0 	bl	80004bc <__aeabi_f2d>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	460c      	mov	r4, r1
 8001f20:	ec44 3b10 	vmov	d0, r3, r4
 8001f24:	f007 fb54 	bl	80095d0 <cos>
 8001f28:	ec54 3b10 	vmov	r3, r4, d0
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	4621      	mov	r1, r4
 8001f30:	f7fe fe14 	bl	8000b5c <__aeabi_d2f>
 8001f34:	4603      	mov	r3, r0
 8001f36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	float st = sin(kal->theta); float ct = cos(kal->theta);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7fe fabc 	bl	80004bc <__aeabi_f2d>
 8001f44:	4603      	mov	r3, r0
 8001f46:	460c      	mov	r4, r1
 8001f48:	ec44 3b10 	vmov	d0, r3, r4
 8001f4c:	f007 fb84 	bl	8009658 <sin>
 8001f50:	ec54 3b10 	vmov	r3, r4, d0
 8001f54:	4618      	mov	r0, r3
 8001f56:	4621      	mov	r1, r4
 8001f58:	f7fe fe00 	bl	8000b5c <__aeabi_d2f>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe faa8 	bl	80004bc <__aeabi_f2d>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	460c      	mov	r4, r1
 8001f70:	ec44 3b10 	vmov	d0, r3, r4
 8001f74:	f007 fb2c 	bl	80095d0 <cos>
 8001f78:	ec54 3b10 	vmov	r3, r4, d0
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	4621      	mov	r1, r4
 8001f80:	f7fe fdec 	bl	8000b5c <__aeabi_d2f>
 8001f84:	4603      	mov	r3, r0
 8001f86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	/* Output function h(x,u) */
	float h[3] = { q * Va * st               + g * st,
 8001f8a:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 8001f8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f96:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001f9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f9e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001fa2:	eddf 6af0 	vldr	s13, [pc, #960]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 8001fa6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001faa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fae:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
				   r * Va * ct - p * Va * st - g * ct * sp,
 8001fb2:	ed97 7a33 	vldr	s14, [r7, #204]	; 0xcc
 8001fb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fbe:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001fc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc6:	edd7 6a35 	vldr	s13, [r7, #212]	; 0xd4
 8001fca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fce:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001fd2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001fd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fda:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fde:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001fe2:	eddf 6ae0 	vldr	s13, [pc, #896]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 8001fe6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001fea:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 8001fee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ff2:	ee77 7a67 	vsub.f32	s15, s14, s15
	float h[3] = { q * Va * st               + g * st,
 8001ff6:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
				  -q * Va * ct               - g * ct * cp };
 8001ffa:	edd7 7a34 	vldr	s15, [r7, #208]	; 0xd0
 8001ffe:	eeb1 7a67 	vneg.f32	s14, s15
 8002002:	edd7 7a01 	vldr	s15, [r7, #4]
 8002006:	ee27 7a27 	vmul.f32	s14, s14, s15
 800200a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800200e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002012:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002016:	eddf 6ad3 	vldr	s13, [pc, #844]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 800201a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800201e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002022:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002026:	ee77 7a67 	vsub.f32	s15, s14, s15
	float h[3] = { q * Va * st               + g * st,
 800202a:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4

	/* Jacobian of h(x,u) */
	float C[6] = { 0.0f,         q * Va * ct + g * ct,
 800202e:	f04f 0300 	mov.w	r3, #0
 8002032:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002036:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 800203a:	edd7 7a01 	vldr	s15, [r7, #4]
 800203e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002042:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8002046:	ee27 7a27 	vmul.f32	s14, s14, s15
 800204a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800204e:	eddf 6ac5 	vldr	s13, [pc, #788]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 8002052:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002056:	ee77 7a27 	vadd.f32	s15, s14, s15
 800205a:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
				  -g * cp * ct, -r * Va * st - p * Va * ct + g * sp * st,
 800205e:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 8002062:	ed9f 7ac1 	vldr	s14, [pc, #772]	; 8002368 <KalmanRollPitch_Update+0x4bc>
 8002066:	ee27 7a87 	vmul.f32	s14, s15, s14
 800206a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800206e:	ee67 7a27 	vmul.f32	s15, s14, s15
	float C[6] = { 0.0f,         q * Va * ct + g * ct,
 8002072:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
				  -g * cp * ct, -r * Va * st - p * Va * ct + g * sp * st,
 8002076:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800207a:	eeb1 7a67 	vneg.f32	s14, s15
 800207e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002082:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002086:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800208a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800208e:	edd7 6a35 	vldr	s13, [r7, #212]	; 0xd4
 8002092:	edd7 7a01 	vldr	s15, [r7, #4]
 8002096:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800209a:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 800209e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020a6:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80020aa:	eddf 6aae 	vldr	s13, [pc, #696]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 80020ae:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80020b2:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80020b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ba:	ee77 7a27 	vadd.f32	s15, s14, s15
	float C[6] = { 0.0f,         q * Va * ct + g * ct,
 80020be:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
				   g * sp * ct, (q * Va + g * cp) * st };
 80020c2:	edd7 7a2f 	vldr	s15, [r7, #188]	; 0xbc
 80020c6:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 80020ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020ce:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 80020d2:	ee67 7a27 	vmul.f32	s15, s14, s15
	float C[6] = { 0.0f,         q * Va * ct + g * ct,
 80020d6:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
				   g * sp * ct, (q * Va + g * cp) * st };
 80020da:	ed97 7a34 	vldr	s14, [r7, #208]	; 0xd0
 80020de:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e6:	edd7 7a2e 	vldr	s15, [r7, #184]	; 0xb8
 80020ea:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8002364 <KalmanRollPitch_Update+0x4b8>
 80020ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80020f2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80020f6:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 80020fa:	ee67 7a27 	vmul.f32	s15, s14, s15
	float C[6] = { 0.0f,         q * Va * ct + g * ct,
 80020fe:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98

	/* Kalman gain K = P * C' / (C * P * C' + R) */
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	ed93 7a05 	vldr	s14, [r3, #20]
 8002108:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 800210c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002110:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002114:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	edd3 7a08 	vldr	s15, [r3, #32]
 800211e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002122:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
 8002126:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800212a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800212e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	edd3 7a04 	vldr	s15, [r3, #16]
 8002138:	ee27 7a27 	vmul.f32	s14, s14, s15
 800213c:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002140:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002144:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	edd3 7a05 	vldr	s15, [r3, #20]
 800214e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002156:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
 800215a:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800215e:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002162:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	edd3 7a04 	vldr	s15, [r3, #16]
 800216c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002170:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002174:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002178:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002182:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002186:	ee77 7a27 	vadd.f32	s15, s14, s15
 800218a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
				   C[1]*(C[2]*kal->P[1] + C[3]*kal->P[3]), kal->R[1] + C[2]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[3]*(C[2]*kal->P[1] + C[3]*kal->P[3]), C[4]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[5]*(C[2]*kal->P[1] + C[3]*kal->P[3]),
 800218e:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8002192:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	edd3 7a03 	vldr	s15, [r3, #12]
 800219c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80021a0:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80021aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80021ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021b2:	ee67 7a27 	vmul.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 80021b6:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
				   C[1]*(C[2]*kal->P[1] + C[3]*kal->P[3]), kal->R[1] + C[2]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[3]*(C[2]*kal->P[1] + C[3]*kal->P[3]), C[4]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[5]*(C[2]*kal->P[1] + C[3]*kal->P[3]),
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80021c0:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80021c4:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80021ce:	ee26 6a27 	vmul.f32	s12, s12, s15
 80021d2:	edd7 5a24 	vldr	s11, [r7, #144]	; 0x90
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80021dc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80021e0:	ee76 7a27 	vadd.f32	s15, s12, s15
 80021e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021ec:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 80021f0:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80021fa:	ee26 6a27 	vmul.f32	s12, s12, s15
 80021fe:	edd7 5a24 	vldr	s11, [r7, #144]	; 0x90
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	edd3 7a05 	vldr	s15, [r3, #20]
 8002208:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800220c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002214:	ee77 7a27 	vadd.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 8002218:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
				   C[1]*(C[2]*kal->P[1] + C[3]*kal->P[3]), kal->R[1] + C[2]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[3]*(C[2]*kal->P[1] + C[3]*kal->P[3]), C[4]*(C[2]*kal->P[0] + C[3]*kal->P[2]) + C[5]*(C[2]*kal->P[1] + C[3]*kal->P[3]),
 800221c:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8002220:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	edd3 7a02 	vldr	s15, [r3, #8]
 800222a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800222e:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	edd3 7a04 	vldr	s15, [r3, #16]
 8002238:	ee66 7a27 	vmul.f32	s15, s12, s15
 800223c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002244:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 8002248:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002252:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002256:	edd7 5a24 	vldr	s11, [r7, #144]	; 0x90
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002260:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002264:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002268:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800226c:	ee77 7a27 	vadd.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 8002270:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	               C[1]*(C[4]*kal->P[1] + C[5]*kal->P[3]), C[2]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[3]*(C[4]*kal->P[1] + C[5]*kal->P[3]),             kal->R[2] + C[4]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[5]*(C[4]*kal->P[1] + C[5]*kal->P[3]) };
 8002274:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 8002278:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002282:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002286:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002290:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002294:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002298:	ee67 7a27 	vmul.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 800229c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	               C[1]*(C[4]*kal->P[1] + C[5]*kal->P[3]), C[2]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[3]*(C[4]*kal->P[1] + C[5]*kal->P[3]),             kal->R[2] + C[4]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[5]*(C[4]*kal->P[1] + C[5]*kal->P[3]) };
 80022a0:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 80022a4:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80022ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022b2:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	edd3 7a04 	vldr	s15, [r3, #16]
 80022bc:	ee66 7a27 	vmul.f32	s15, s12, s15
 80022c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022c8:	edd7 6a24 	vldr	s13, [r7, #144]	; 0x90
 80022cc:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	edd3 7a03 	vldr	s15, [r3, #12]
 80022d6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80022da:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80022e4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80022e8:	ee76 7a27 	vadd.f32	s15, s12, s15
 80022ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022f0:	ee77 7a27 	vadd.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 80022f4:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
	               C[1]*(C[4]*kal->P[1] + C[5]*kal->P[3]), C[2]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[3]*(C[4]*kal->P[1] + C[5]*kal->P[3]),             kal->R[2] + C[4]*(C[4]*kal->P[0] + C[5]*kal->P[2]) + C[5]*(C[4]*kal->P[1] + C[5]*kal->P[3]) };
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80022fe:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 8002302:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	edd3 7a02 	vldr	s15, [r3, #8]
 800230c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002310:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	edd3 7a04 	vldr	s15, [r3, #16]
 800231a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800231e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002322:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002326:	ee37 7a27 	vadd.f32	s14, s14, s15
 800232a:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 800232e:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	edd3 7a03 	vldr	s15, [r3, #12]
 8002338:	ee26 6a27 	vmul.f32	s12, s12, s15
 800233c:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	edd3 7a05 	vldr	s15, [r3, #20]
 8002346:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800234a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800234e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002352:	ee77 7a27 	vadd.f32	s15, s14, s15
	float G[9] = { kal->P[3]*C[1]*C[1] + kal->R[0],        C[1]*C[2]*kal->P[2] + C[1]*C[3]*kal->P[3],                                                   C[1]*C[4]*kal->P[2] + C[1]*C[5]*kal->P[3],
 8002356:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80

	float Gdet = (G[0]*G[4]*G[8] - G[0]*G[5]*G[7] - G[1]*G[3]*G[8] + G[1]*G[5]*G[6] + G[2]*G[3]*G[7] - G[2]*G[4]*G[6]);
 800235a:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800235e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002362:	e007      	b.n	8002374 <KalmanRollPitch_Update+0x4c8>
 8002364:	411cf5c3 	.word	0x411cf5c3
 8002368:	c11cf5c3 	.word	0xc11cf5c3
 800236c:	b58637bd 	.word	0xb58637bd
 8002370:	358637bd 	.word	0x358637bd
 8002374:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002378:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800237c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002380:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8002384:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002388:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800238c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002390:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002394:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002398:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800239c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80023a0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023a4:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80023a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ac:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023b0:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 80023b4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80023b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023bc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80023c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023c8:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80023cc:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80023d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023d4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80023d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023e0:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80023e4:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80023e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80023ec:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80023f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023f8:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac

	/* Ensure matrix is non-singular */
	if (Gdet < -0.000001f || Gdet > 0.000001f) {
 80023fc:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002400:	ed1f 7a26 	vldr	s14, [pc, #-152]	; 800236c <KalmanRollPitch_Update+0x4c0>
 8002404:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002408:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240c:	d409      	bmi.n	8002422 <KalmanRollPitch_Update+0x576>
 800240e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002412:	ed1f 7a29 	vldr	s14, [pc, #-164]	; 8002370 <KalmanRollPitch_Update+0x4c4>
 8002416:	eef4 7ac7 	vcmpe.f32	s15, s14
 800241a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241e:	f340 8378 	ble.w	8002b12 <KalmanRollPitch_Update+0xc66>
		float Gdetinv = 1.0f / Gdet;
 8002422:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002426:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800242a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800242e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 8002432:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002436:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800243a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800243e:	edd7 6a1d 	vldr	s13, [r7, #116]	; 0x74
 8002442:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002446:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800244a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800244e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002456:	edc7 7a05 	vstr	s15, [r7, #20]
 800245a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800245e:	eeb1 7a67 	vneg.f32	s14, s15
 8002462:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8002466:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800246a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800246e:	ed97 6a1a 	vldr	s12, [r7, #104]	; 0x68
 8002472:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002476:	ee66 7a27 	vmul.f32	s15, s12, s15
 800247a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800247e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002482:	edc7 7a06 	vstr	s15, [r7, #24]
 8002486:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 800248a:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800248e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002492:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8002496:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800249a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800249e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024a2:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80024a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024aa:	edc7 7a07 	vstr	s15, [r7, #28]
						 -Gdetinv * (G[3]*G[8] - G[5]*G[6]),  Gdetinv * (G[0]*G[8] - G[2]*G[6]), -Gdetinv * (G[0]*G[5] - G[2]*G[3]),
 80024ae:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80024b2:	eeb1 7a67 	vneg.f32	s14, s15
 80024b6:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 80024ba:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80024be:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80024c2:	ed97 6a1d 	vldr	s12, [r7, #116]	; 0x74
 80024c6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80024ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80024ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80024d2:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 80024d6:	edc7 7a08 	vstr	s15, [r7, #32]
						 -Gdetinv * (G[3]*G[8] - G[5]*G[6]),  Gdetinv * (G[0]*G[8] - G[2]*G[6]), -Gdetinv * (G[0]*G[5] - G[2]*G[3]),
 80024da:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80024de:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80024e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024e6:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80024ea:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80024ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024f6:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80024fa:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 80024fe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
						 -Gdetinv * (G[3]*G[8] - G[5]*G[6]),  Gdetinv * (G[0]*G[8] - G[2]*G[6]), -Gdetinv * (G[0]*G[5] - G[2]*G[3]),
 8002502:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002506:	eeb1 7a67 	vneg.f32	s14, s15
 800250a:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800250e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002512:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002516:	ed97 6a1a 	vldr	s12, [r7, #104]	; 0x68
 800251a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800251e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002522:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002526:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 800252a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
						  Gdetinv * (G[3]*G[7] - G[4]*G[6]), -Gdetinv * (G[0]*G[7] - G[1]*G[6]),  Gdetinv * (G[0]*G[4] - G[1]*G[3]) };
 800252e:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8002532:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002536:	ee27 7a27 	vmul.f32	s14, s14, s15
 800253a:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800253e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002546:	ee37 7a67 	vsub.f32	s14, s14, s15
 800254a:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800254e:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 8002552:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
						  Gdetinv * (G[3]*G[7] - G[4]*G[6]), -Gdetinv * (G[0]*G[7] - G[1]*G[6]),  Gdetinv * (G[0]*G[4] - G[1]*G[3]) };
 8002556:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800255a:	eeb1 7a67 	vneg.f32	s14, s15
 800255e:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 8002562:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002566:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800256a:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 800256e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002572:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002576:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800257a:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 800257e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
						  Gdetinv * (G[3]*G[7] - G[4]*G[6]), -Gdetinv * (G[0]*G[7] - G[1]*G[6]),  Gdetinv * (G[0]*G[4] - G[1]*G[3]) };
 8002582:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8002586:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800258a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800258e:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8002592:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800259e:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 80025a2:	ee67 7a27 	vmul.f32	s15, s14, s15
		float Ginv[9] = { Gdetinv * (G[4]*G[8] - G[5]*G[7]), -Gdetinv * (G[1]*G[8] - G[2]*G[7]),  Gdetinv * (G[1]*G[5] - G[2]*G[4]),
 80025a6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

		float K[6] = { Ginv[3]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[6]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[0]*kal->P[1], Ginv[4]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[7]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[1]*kal->P[1], Ginv[5]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[8]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[2]*kal->P[1],
 80025aa:	ed97 7a08 	vldr	s14, [r7, #32]
 80025ae:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80025b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025bc:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80025c6:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025d2:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 80025d6:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80025e0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80025e4:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80025ee:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80025f2:	ee76 7a27 	vadd.f32	s15, s12, s15
 80025f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fe:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002602:	edd7 7a05 	vldr	s15, [r7, #20]
 8002606:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002618:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
 800261c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002620:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	edd3 7a02 	vldr	s15, [r3, #8]
 800262a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800262e:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	edd3 7a03 	vldr	s15, [r3, #12]
 8002638:	ee66 7a27 	vmul.f32	s15, s12, s15
 800263c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002644:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8002648:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002652:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002656:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002660:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002664:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800266c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002670:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002674:	edd7 7a06 	vldr	s15, [r7, #24]
 8002678:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002686:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
 800268e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002692:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	edd3 7a02 	vldr	s15, [r3, #8]
 800269c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80026a0:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80026aa:	ee66 7a27 	vmul.f32	s15, s12, s15
 80026ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b6:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80026ba:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	edd3 7a02 	vldr	s15, [r3, #8]
 80026c4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80026c8:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80026d2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80026d6:	ee76 7a27 	vadd.f32	s15, s12, s15
 80026da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e2:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80026e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80026ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80026f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026fc:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
					   Ginv[3]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[6]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[0]*kal->P[3], Ginv[4]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[7]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[1]*kal->P[3], Ginv[5]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[8]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[2]*kal->P[3] };
 8002700:	ed97 7a08 	vldr	s14, [r7, #32]
 8002704:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	edd3 7a04 	vldr	s15, [r3, #16]
 800270e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002712:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	edd3 7a05 	vldr	s15, [r3, #20]
 800271c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002720:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002724:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002728:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800272c:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	edd3 7a04 	vldr	s15, [r3, #16]
 8002736:	ee26 6a27 	vmul.f32	s12, s12, s15
 800273a:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	edd3 7a05 	vldr	s15, [r3, #20]
 8002744:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002748:	ee76 7a27 	vadd.f32	s15, s12, s15
 800274c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002754:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002758:	edd7 7a05 	vldr	s15, [r7, #20]
 800275c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	edd3 7a05 	vldr	s15, [r3, #20]
 8002766:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276a:	ee77 7a27 	vadd.f32	s15, s14, s15
		float K[6] = { Ginv[3]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[6]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[0]*kal->P[1], Ginv[4]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[7]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[1]*kal->P[1], Ginv[5]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[8]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[2]*kal->P[1],
 800276e:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
					   Ginv[3]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[6]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[0]*kal->P[3], Ginv[4]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[7]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[1]*kal->P[3], Ginv[5]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[8]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[2]*kal->P[3] };
 8002772:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002776:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002780:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002784:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	edd3 7a05 	vldr	s15, [r3, #20]
 800278e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002796:	ee27 7a27 	vmul.f32	s14, s14, s15
 800279a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800279e:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80027a8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80027ac:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	edd3 7a05 	vldr	s15, [r3, #20]
 80027b6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80027ba:	ee76 7a27 	vadd.f32	s15, s12, s15
 80027be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027c6:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80027ca:	edd7 7a06 	vldr	s15, [r7, #24]
 80027ce:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	edd3 7a05 	vldr	s15, [r3, #20]
 80027d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027dc:	ee77 7a27 	vadd.f32	s15, s14, s15
		float K[6] = { Ginv[3]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[6]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[0]*kal->P[1], Ginv[4]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[7]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[1]*kal->P[1], Ginv[5]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[8]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[2]*kal->P[1],
 80027e0:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
					   Ginv[3]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[6]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[0]*kal->P[3], Ginv[4]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[7]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[1]*kal->P[3], Ginv[5]*(C[2]*kal->P[2] + C[3]*kal->P[3]) + Ginv[8]*(C[4]*kal->P[2] + C[5]*kal->P[3]) + C[1]*Ginv[2]*kal->P[3] };
 80027e4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80027e8:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	edd3 7a04 	vldr	s15, [r3, #16]
 80027f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027f6:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	edd3 7a05 	vldr	s15, [r3, #20]
 8002800:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002804:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002808:	ee27 7a27 	vmul.f32	s14, s14, s15
 800280c:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8002810:	ed97 6a25 	vldr	s12, [r7, #148]	; 0x94
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	edd3 7a04 	vldr	s15, [r3, #16]
 800281a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800281e:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	edd3 7a05 	vldr	s15, [r3, #20]
 8002828:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800282c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002830:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002834:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002838:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800283c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002840:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	edd3 7a05 	vldr	s15, [r3, #20]
 800284a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800284e:	ee77 7a27 	vadd.f32	s15, s14, s15
		float K[6] = { Ginv[3]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[6]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[0]*kal->P[1], Ginv[4]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[7]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[1]*kal->P[1], Ginv[5]*(C[2]*kal->P[0] + C[3]*kal->P[1]) + Ginv[8]*(C[4]*kal->P[0] + C[5]*kal->P[1]) + C[1]*Ginv[2]*kal->P[1],
 8002852:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

		/* Update covariance matrix P++ = (I - K * C) * P+ */
		float Ptmp[4];
		Ptmp[0] = -kal->P[2]*(C[1]*K[0] + C[3]*K[1] + C[5]*K[2]) - kal->P[0]*(C[2]*K[1] + C[4]*K[2] - 1.0f); Ptmp[1] = -kal->P[3]*(C[1]*K[0] + C[3]*K[1] + C[5]*K[2]) - kal->P[1]*(C[2]*K[1] + C[4]*K[2] - 1.0f);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	edd3 7a04 	vldr	s15, [r3, #16]
 800285c:	eeb1 7a67 	vneg.f32	s14, s15
 8002860:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002864:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002868:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800286c:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002870:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002874:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002878:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800287c:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 8002880:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002884:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002888:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800288c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	edd3 6a02 	vldr	s13, [r3, #8]
 8002896:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 800289a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800289e:	ee26 6a27 	vmul.f32	s12, s12, s15
 80028a2:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 80028a6:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80028aa:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80028ae:	ee76 7a27 	vadd.f32	s15, s12, s15
 80028b2:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80028b6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80028ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c2:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	edd3 7a05 	vldr	s15, [r3, #20]
 80028cc:	eeb1 7a67 	vneg.f32	s14, s15
 80028d0:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80028d4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80028d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80028dc:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80028e0:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80028e4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028e8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80028ec:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 80028f0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80028f4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80028f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	edd3 6a03 	vldr	s13, [r3, #12]
 8002906:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 800290a:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800290e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002912:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 8002916:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800291a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800291e:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002922:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002926:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800292a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002932:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		Ptmp[2] = -kal->P[2]*(C[1]*K[3] + C[3]*K[4] + C[5]*K[5] - 1.0f) - kal->P[0]*(C[2]*K[4] + C[4]*K[5]); Ptmp[3] = -kal->P[3]*(C[1]*K[3] + C[3]*K[4] + C[5]*K[5] - 1.0f) - kal->P[1]*(C[2]*K[4] + C[4]*K[5]);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	edd3 7a04 	vldr	s15, [r3, #16]
 800293c:	eeb1 7a67 	vneg.f32	s14, s15
 8002940:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8002944:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002948:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800294c:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 8002950:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002954:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002958:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800295c:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 8002960:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002964:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002968:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800296c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002970:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002974:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	edd3 6a02 	vldr	s13, [r3, #8]
 800297e:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 8002982:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002986:	ee26 6a27 	vmul.f32	s12, s12, s15
 800298a:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 800298e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002992:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002996:	ee76 7a27 	vadd.f32	s15, s12, s15
 800299a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029a2:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	edd3 7a05 	vldr	s15, [r3, #20]
 80029ac:	eeb1 7a67 	vneg.f32	s14, s15
 80029b0:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80029b4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80029b8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029bc:	ed97 6a24 	vldr	s12, [r7, #144]	; 0x90
 80029c0:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80029c4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80029c8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80029cc:	ed97 6a26 	vldr	s12, [r7, #152]	; 0x98
 80029d0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80029d4:	ee66 7a27 	vmul.f32	s15, s12, s15
 80029d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80029e0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80029e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80029ee:	ed97 6a23 	vldr	s12, [r7, #140]	; 0x8c
 80029f2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80029f6:	ee26 6a27 	vmul.f32	s12, s12, s15
 80029fa:	edd7 5a25 	vldr	s11, [r7, #148]	; 0x94
 80029fe:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002a02:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002a06:	ee76 7a27 	vadd.f32	s15, s12, s15
 8002a0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a12:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44

		kal->P[0] = kal->P[0] + Ptmp[0]; kal->P[1] = kal->P[1] + Ptmp[1];
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	ed93 7a02 	vldr	s14, [r3, #8]
 8002a1c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002a20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	edc3 7a02 	vstr	s15, [r3, #8]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	ed93 7a03 	vldr	s14, [r3, #12]
 8002a30:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002a34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	edc3 7a03 	vstr	s15, [r3, #12]
		kal->P[2] = kal->P[2] + Ptmp[2]; kal->P[3] = kal->P[3] + Ptmp[3];
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	ed93 7a04 	vldr	s14, [r3, #16]
 8002a44:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002a48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	edc3 7a04 	vstr	s15, [r3, #16]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	ed93 7a05 	vldr	s14, [r3, #20]
 8002a58:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002a5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	edc3 7a05 	vstr	s15, [r3, #20]

		/* Update state estimate x++ = x+ + K * (y - h) */
		kal->phi   = kal->phi   + K[0] * (ax - h[0]) + K[1] * (ay - h[1]) + K[2] * (az - h[2]);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	ed93 7a00 	vldr	s14, [r3]
 8002a6c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002a70:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002a74:	ed97 6a32 	vldr	s12, [r7, #200]	; 0xc8
 8002a78:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a80:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a84:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002a88:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002a8c:	ed97 6a31 	vldr	s12, [r7, #196]	; 0xc4
 8002a90:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002a94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a9c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002aa0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002aa4:	ed97 6a30 	vldr	s12, [r7, #192]	; 0xc0
 8002aa8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	edc3 7a00 	vstr	s15, [r3]
		kal->theta = kal->theta + K[3] * (ax - h[0]) + K[4] * (ay - h[1]) + K[5] * (az - h[2]);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	ed93 7a01 	vldr	s14, [r3, #4]
 8002ac0:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8002ac4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002ac8:	ed97 6a32 	vldr	s12, [r7, #200]	; 0xc8
 8002acc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ad0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ad4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ad8:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8002adc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002ae0:	ed97 6a31 	vldr	s12, [r7, #196]	; 0xc4
 8002ae4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ae8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002af0:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 8002af4:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002af8:	ed97 6a30 	vldr	s12, [r7, #192]	; 0xc0
 8002afc:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b04:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	edc3 7a01 	vstr	s15, [r3, #4]

		return 1;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <KalmanRollPitch_Update+0xc68>
	}

	return 0;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	37dc      	adds	r7, #220	; 0xdc
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd90      	pop	{r4, r7, pc}

08002b1c <MPRLSBarometer_Init>:
#include "MPRLS.h"

uint8_t MPRLSBarometer_Init(MPRLSBarometer *bar, I2C_HandleTypeDef *I2Chandle, GPIO_TypeDef *rstPinBank, uint16_t rstPin, GPIO_TypeDef *intPinBank, uint16_t intPin) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b086      	sub	sp, #24
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
 8002b28:	807b      	strh	r3, [r7, #2]
	bar->I2Chandle  = I2Chandle;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	601a      	str	r2, [r3, #0]
	bar->rstPinBank = rstPinBank;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	605a      	str	r2, [r3, #4]
	bar->rstPin     = rstPin;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	887a      	ldrh	r2, [r7, #2]
 8002b3a:	811a      	strh	r2, [r3, #8]
	bar->intPinBank = intPinBank;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6a3a      	ldr	r2, [r7, #32]
 8002b40:	60da      	str	r2, [r3, #12]
	bar->intPin     = intPin;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002b46:	821a      	strh	r2, [r3, #16]
	bar->pressurePa = 0.0f;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f04f 0200 	mov.w	r2, #0
 8002b4e:	615a      	str	r2, [r3, #20]

	MPRLSBarometer_Reset(bar);
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 f80d 	bl	8002b70 <MPRLSBarometer_Reset>

	HAL_Delay(10);
 8002b56:	200a      	movs	r0, #10
 8002b58:	f001 fd34 	bl	80045c4 <HAL_Delay>

	uint8_t status = MPRLSBarometer_ReadStatus(bar);
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f000 f82d 	bl	8002bbc <MPRLSBarometer_ReadStatus>
 8002b62:	4603      	mov	r3, r0
 8002b64:	75fb      	strb	r3, [r7, #23]

	return status;
 8002b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <MPRLSBarometer_Reset>:

void MPRLSBarometer_Reset(MPRLSBarometer *bar) {
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_SET);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6858      	ldr	r0, [r3, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	891b      	ldrh	r3, [r3, #8]
 8002b80:	2201      	movs	r2, #1
 8002b82:	4619      	mov	r1, r3
 8002b84:	f002 fb6c 	bl	8005260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_RESET);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6858      	ldr	r0, [r3, #4]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	891b      	ldrh	r3, [r3, #8]
 8002b90:	2200      	movs	r2, #0
 8002b92:	4619      	mov	r1, r3
 8002b94:	f002 fb64 	bl	8005260 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002b98:	200a      	movs	r0, #10
 8002b9a:	f001 fd13 	bl	80045c4 <HAL_Delay>
	HAL_GPIO_WritePin(bar->rstPinBank, bar->rstPin, GPIO_PIN_SET);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6858      	ldr	r0, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	891b      	ldrh	r3, [r3, #8]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	4619      	mov	r1, r3
 8002baa:	f002 fb59 	bl	8005260 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002bae:	2032      	movs	r0, #50	; 0x32
 8002bb0:	f001 fd08 	bl	80045c4 <HAL_Delay>
}
 8002bb4:	bf00      	nop
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <MPRLSBarometer_ReadStatus>:

uint8_t MPRLSBarometer_ReadStatus(MPRLSBarometer *bar) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af02      	add	r7, sp, #8
 8002bc2:	6078      	str	r0, [r7, #4]
	uint8_t status;
	HAL_I2C_Master_Receive(bar->I2Chandle, MPRLS_I2C_ADDR, &status, 1, MPRLS_I2C_TIMEOUT);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6818      	ldr	r0, [r3, #0]
 8002bc8:	f107 020f 	add.w	r2, r7, #15
 8002bcc:	2364      	movs	r3, #100	; 0x64
 8002bce:	9300      	str	r3, [sp, #0]
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	2130      	movs	r1, #48	; 0x30
 8002bd4:	f002 fd9e 	bl	8005714 <HAL_I2C_Master_Receive>

	return status;
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3710      	adds	r7, #16
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
	...

08002be4 <MPRLSBarometer_ReadPressure>:

uint8_t MPRLSBarometer_ReadPressure(MPRLSBarometer *bar) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af02      	add	r7, sp, #8
 8002bea:	6078      	str	r0, [r7, #4]
	/* Send read data request */
	uint8_t txBuf[3] = {0xAA, 0x00, 0x00};
 8002bec:	23aa      	movs	r3, #170	; 0xaa
 8002bee:	733b      	strb	r3, [r7, #12]
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	737b      	strb	r3, [r7, #13]
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(bar->I2Chandle, MPRLS_I2C_ADDR, txBuf, 3, MPRLS_I2C_TIMEOUT);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	f107 020c 	add.w	r2, r7, #12
 8002c00:	2364      	movs	r3, #100	; 0x64
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	2303      	movs	r3, #3
 8002c06:	2130      	movs	r1, #48	; 0x30
 8002c08:	f002 fc86 	bl	8005518 <HAL_I2C_Master_Transmit>

	/* Wait until EOC indicator is set */
	while (!HAL_GPIO_ReadPin(bar->intPinBank, bar->intPin)) {
 8002c0c:	e002      	b.n	8002c14 <MPRLSBarometer_ReadPressure+0x30>
		HAL_Delay(5);
 8002c0e:	2005      	movs	r0, #5
 8002c10:	f001 fcd8 	bl	80045c4 <HAL_Delay>
	while (!HAL_GPIO_ReadPin(bar->intPinBank, bar->intPin)) {
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	8a1b      	ldrh	r3, [r3, #16]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4610      	mov	r0, r2
 8002c20:	f002 fb06 	bl	8005230 <HAL_GPIO_ReadPin>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f1      	beq.n	8002c0e <MPRLSBarometer_ReadPressure+0x2a>
	}

	/* Request four bytes (1x status, 3x data) */
	uint8_t rxBuf[4];
	HAL_I2C_Master_Receive(bar->I2Chandle, MPRLS_I2C_ADDR, rxBuf, 4, MPRLS_I2C_TIMEOUT);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	f107 0208 	add.w	r2, r7, #8
 8002c32:	2364      	movs	r3, #100	; 0x64
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	2304      	movs	r3, #4
 8002c38:	2130      	movs	r1, #48	; 0x30
 8002c3a:	f002 fd6b 	bl	8005714 <HAL_I2C_Master_Receive>

	/* Check status byte */
	if ((rxBuf[0] & MPRLS_STATUS_MATHSAT) || (rxBuf[0] & MPRLS_STATUS_FAILED)) {
 8002c3e:	7a3b      	ldrb	r3, [r7, #8]
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d104      	bne.n	8002c52 <MPRLSBarometer_ReadPressure+0x6e>
 8002c48:	7a3b      	ldrb	r3, [r7, #8]
 8002c4a:	f003 0304 	and.w	r3, r3, #4
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <MPRLSBarometer_ReadPressure+0x72>
		return 0;
 8002c52:	2300      	movs	r3, #0
 8002c54:	e03a      	b.n	8002ccc <MPRLSBarometer_ReadPressure+0xe8>
	}

	/* Compute raw pressure reading */
	uint32_t pressureRaw = rxBuf[1];
 8002c56:	7a7b      	ldrb	r3, [r7, #9]
 8002c58:	617b      	str	r3, [r7, #20]
			 pressureRaw <<= 8;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	021b      	lsls	r3, r3, #8
 8002c5e:	617b      	str	r3, [r7, #20]
			 pressureRaw |= rxBuf[2];
 8002c60:	7abb      	ldrb	r3, [r7, #10]
 8002c62:	461a      	mov	r2, r3
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	617b      	str	r3, [r7, #20]
			 pressureRaw <<= 8;
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	021b      	lsls	r3, r3, #8
 8002c6e:	617b      	str	r3, [r7, #20]
			 pressureRaw |= rxBuf[3];
 8002c70:	7afb      	ldrb	r3, [r7, #11]
 8002c72:	461a      	mov	r2, r3
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	4313      	orrs	r3, r2
 8002c78:	617b      	str	r3, [r7, #20]

	/* Convert to pressure reading in Pascal */
	float psi  = (pressureRaw - 0x19999A) * (MPRLS_PSI_MAX - MPRLS_PSI_MIN);
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	009a      	lsls	r2, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	f1a3 7320 	sub.w	r3, r3, #41943040	; 0x2800000
 8002c8a:	3b0a      	subs	r3, #10
 8002c8c:	ee07 3a90 	vmov	s15, r3
 8002c90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c94:	edc7 7a04 	vstr	s15, [r7, #16]
		  psi /= (float) (0xE66666 - 0x19999A);
 8002c98:	ed97 7a04 	vldr	s14, [r7, #16]
 8002c9c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8002cd4 <MPRLSBarometer_ReadPressure+0xf0>
 8002ca0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ca4:	edc7 7a04 	vstr	s15, [r7, #16]
		  psi += MPRLS_PSI_MIN;
 8002ca8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cac:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002cd8 <MPRLSBarometer_ReadPressure+0xf4>
 8002cb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002cb4:	edc7 7a04 	vstr	s15, [r7, #16]

	bar->pressurePa = MPRLS_PSI_TO_PA * psi;
 8002cb8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002cbc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002cdc <MPRLSBarometer_ReadPressure+0xf8>
 8002cc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	edc3 7a05 	vstr	s15, [r3, #20]

	/* Success */
	return 1;
 8002cca:	2301      	movs	r3, #1
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	4b4ccccc 	.word	0x4b4ccccc
 8002cd8:	00000000 	.word	0x00000000
 8002cdc:	45d7760f 	.word	0x45d7760f

08002ce0 <TMP100_Init>:
#include "TMP100.h"

void TMP100_Init(TMP100 *tmp, I2C_HandleTypeDef *I2Chandle) {
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b086      	sub	sp, #24
 8002ce4:	af02      	add	r7, sp, #8
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
	tmp->I2Chandle = I2Chandle;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	683a      	ldr	r2, [r7, #0]
 8002cee:	601a      	str	r2, [r3, #0]
	tmp->temp_C = 0.0f;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f04f 0200 	mov.w	r2, #0
 8002cf6:	605a      	str	r2, [r3, #4]

	/* Configure sensor */
	uint8_t txBuf[] = {TMP100_REG_CONF,  0x60};
 8002cf8:	4b08      	ldr	r3, [pc, #32]	; (8002d1c <TMP100_Init+0x3c>)
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(tmp->I2Chandle, TMP100_I2C_ADDR, txBuf, 2, TMP100_I2C_TIMEOUT);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	f107 020c 	add.w	r2, r7, #12
 8002d06:	2364      	movs	r3, #100	; 0x64
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	219c      	movs	r1, #156	; 0x9c
 8002d0e:	f002 fc03 	bl	8005518 <HAL_I2C_Master_Transmit>
}
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	0800dec8 	.word	0x0800dec8

08002d20 <UAVDataLink_Pack>:
#include "UAVDataLink.h"

uint8_t UAVDataLink_Pack(const uint8_t IDA, const uint8_t IDB, const uint8_t PAYLOADLENGTH, const uint8_t *PAYLOAD, uint8_t *byteStreamOut) {
 8002d20:	b5b0      	push	{r4, r5, r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	4603      	mov	r3, r0
 8002d2a:	71fb      	strb	r3, [r7, #7]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	71bb      	strb	r3, [r7, #6]
 8002d30:	4613      	mov	r3, r2
 8002d32:	717b      	strb	r3, [r7, #5]
 8002d34:	466b      	mov	r3, sp
 8002d36:	461d      	mov	r5, r3

    static uint8_t SEQUENCE = 1;
    uint8_t n;

    /* Create array to store packet data */
    uint8_t rawDataLength = 4 + PAYLOADLENGTH + 1; /* 4 header bytes, payload bytes, and checksum byte */
 8002d38:	797b      	ldrb	r3, [r7, #5]
 8002d3a:	3305      	adds	r3, #5
 8002d3c:	757b      	strb	r3, [r7, #21]
    uint8_t rawData[rawDataLength];
 8002d3e:	7d78      	ldrb	r0, [r7, #21]
 8002d40:	4603      	mov	r3, r0
 8002d42:	3b01      	subs	r3, #1
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	b2c1      	uxtb	r1, r0
 8002d48:	f04f 0200 	mov.w	r2, #0
 8002d4c:	f04f 0300 	mov.w	r3, #0
 8002d50:	f04f 0400 	mov.w	r4, #0
 8002d54:	00d4      	lsls	r4, r2, #3
 8002d56:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002d5a:	00cb      	lsls	r3, r1, #3
 8002d5c:	b2c1      	uxtb	r1, r0
 8002d5e:	f04f 0200 	mov.w	r2, #0
 8002d62:	f04f 0300 	mov.w	r3, #0
 8002d66:	f04f 0400 	mov.w	r4, #0
 8002d6a:	00d4      	lsls	r4, r2, #3
 8002d6c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002d70:	00cb      	lsls	r3, r1, #3
 8002d72:	4603      	mov	r3, r0
 8002d74:	3307      	adds	r3, #7
 8002d76:	08db      	lsrs	r3, r3, #3
 8002d78:	00db      	lsls	r3, r3, #3
 8002d7a:	ebad 0d03 	sub.w	sp, sp, r3
 8002d7e:	466b      	mov	r3, sp
 8002d80:	3300      	adds	r3, #0
 8002d82:	60fb      	str	r3, [r7, #12]

    /* Set packet header */
    rawData[0] = SEQUENCE;
 8002d84:	4b29      	ldr	r3, [pc, #164]	; (8002e2c <UAVDataLink_Pack+0x10c>)
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	701a      	strb	r2, [r3, #0]
    rawData[1] = IDA;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	79fa      	ldrb	r2, [r7, #7]
 8002d90:	705a      	strb	r2, [r3, #1]
    rawData[2] = IDB;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	79ba      	ldrb	r2, [r7, #6]
 8002d96:	709a      	strb	r2, [r3, #2]
    rawData[3] = PAYLOADLENGTH;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	797a      	ldrb	r2, [r7, #5]
 8002d9c:	70da      	strb	r2, [r3, #3]

    /* Attach payload */
    for (n = 0; n < PAYLOADLENGTH; n++) {
 8002d9e:	2300      	movs	r3, #0
 8002da0:	75bb      	strb	r3, [r7, #22]
 8002da2:	e00a      	b.n	8002dba <UAVDataLink_Pack+0x9a>

        rawData[4 + n] = PAYLOAD[n];
 8002da4:	7dbb      	ldrb	r3, [r7, #22]
 8002da6:	683a      	ldr	r2, [r7, #0]
 8002da8:	441a      	add	r2, r3
 8002daa:	7dbb      	ldrb	r3, [r7, #22]
 8002dac:	3304      	adds	r3, #4
 8002dae:	7811      	ldrb	r1, [r2, #0]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	54d1      	strb	r1, [r2, r3]
    for (n = 0; n < PAYLOADLENGTH; n++) {
 8002db4:	7dbb      	ldrb	r3, [r7, #22]
 8002db6:	3301      	adds	r3, #1
 8002db8:	75bb      	strb	r3, [r7, #22]
 8002dba:	7dba      	ldrb	r2, [r7, #22]
 8002dbc:	797b      	ldrb	r3, [r7, #5]
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d3f0      	bcc.n	8002da4 <UAVDataLink_Pack+0x84>

    }

    /* Calculate checksum and set as last byte of packet */
    uint8_t cs = 0;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	75fb      	strb	r3, [r7, #23]
    for (n = 0; n < PAYLOADLENGTH; n++) {
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	75bb      	strb	r3, [r7, #22]
 8002dca:	e009      	b.n	8002de0 <UAVDataLink_Pack+0xc0>

        cs ^= PAYLOAD[n];
 8002dcc:	7dbb      	ldrb	r3, [r7, #22]
 8002dce:	683a      	ldr	r2, [r7, #0]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	781a      	ldrb	r2, [r3, #0]
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	4053      	eors	r3, r2
 8002dd8:	75fb      	strb	r3, [r7, #23]
    for (n = 0; n < PAYLOADLENGTH; n++) {
 8002dda:	7dbb      	ldrb	r3, [r7, #22]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	75bb      	strb	r3, [r7, #22]
 8002de0:	7dba      	ldrb	r2, [r7, #22]
 8002de2:	797b      	ldrb	r3, [r7, #5]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d3f1      	bcc.n	8002dcc <UAVDataLink_Pack+0xac>

    }

    rawData[rawDataLength - 1] = cs;
 8002de8:	7d7b      	ldrb	r3, [r7, #21]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	7df9      	ldrb	r1, [r7, #23]
 8002df0:	54d1      	strb	r1, [r2, r3]

    /* Encode with consistent overhead byte stuffing */
    uint8_t encodedPacketLength = UAVDataLink_EncodeCOBS(rawData, rawDataLength, byteStreamOut);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	7d79      	ldrb	r1, [r7, #21]
 8002df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f000 f819 	bl	8002e30 <UAVDataLink_EncodeCOBS>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	72fb      	strb	r3, [r7, #11]

    /* Increment sequence number */
    if (SEQUENCE == 255) {
 8002e02:	4b0a      	ldr	r3, [pc, #40]	; (8002e2c <UAVDataLink_Pack+0x10c>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2bff      	cmp	r3, #255	; 0xff
 8002e08:	d103      	bne.n	8002e12 <UAVDataLink_Pack+0xf2>

        SEQUENCE = 1;
 8002e0a:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <UAVDataLink_Pack+0x10c>)
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	701a      	strb	r2, [r3, #0]
 8002e10:	e005      	b.n	8002e1e <UAVDataLink_Pack+0xfe>

    } else {

        SEQUENCE++;
 8002e12:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <UAVDataLink_Pack+0x10c>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	3301      	adds	r3, #1
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	4b04      	ldr	r3, [pc, #16]	; (8002e2c <UAVDataLink_Pack+0x10c>)
 8002e1c:	701a      	strb	r2, [r3, #0]

    }

    return encodedPacketLength;
 8002e1e:	7afb      	ldrb	r3, [r7, #11]
 8002e20:	46ad      	mov	sp, r5

}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bdb0      	pop	{r4, r5, r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000000 	.word	0x20000000

08002e30 <UAVDataLink_EncodeCOBS>:

    return nFloats;

}

uint8_t UAVDataLink_EncodeCOBS(const uint8_t *dataIn, const uint8_t dataInLength, uint8_t *dataOut) {
 8002e30:	b480      	push	{r7}
 8002e32:	b087      	sub	sp, #28
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	607a      	str	r2, [r7, #4]
 8002e3c:	72fb      	strb	r3, [r7, #11]

    uint8_t dataOutLength = 1; /* At least one header byte (set here) and one end byte (0x00) (set at end of function) */
 8002e3e:	2301      	movs	r3, #1
 8002e40:	75fb      	strb	r3, [r7, #23]
    uint8_t dataOutIndex  = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	75bb      	strb	r3, [r7, #22]
    uint8_t nextZeroIndex = 1; /* Initially, assume first byte is a zero */
 8002e46:	2301      	movs	r3, #1
 8002e48:	757b      	strb	r3, [r7, #21]

    for (uint8_t dataInIndex = 0; dataInIndex < dataInLength; dataInIndex++) {
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	753b      	strb	r3, [r7, #20]
 8002e4e:	e020      	b.n	8002e92 <UAVDataLink_EncodeCOBS+0x62>

        if (dataIn[dataInIndex] == 0) {
 8002e50:	7d3b      	ldrb	r3, [r7, #20]
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	4413      	add	r3, r2
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d109      	bne.n	8002e70 <UAVDataLink_EncodeCOBS+0x40>

            dataOut[dataOutIndex] = nextZeroIndex;
 8002e5c:	7dbb      	ldrb	r3, [r7, #22]
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	4413      	add	r3, r2
 8002e62:	7d7a      	ldrb	r2, [r7, #21]
 8002e64:	701a      	strb	r2, [r3, #0]

            nextZeroIndex = 1;
 8002e66:	2301      	movs	r3, #1
 8002e68:	757b      	strb	r3, [r7, #21]
            dataOutIndex  = dataOutLength;
 8002e6a:	7dfb      	ldrb	r3, [r7, #23]
 8002e6c:	75bb      	strb	r3, [r7, #22]
 8002e6e:	e00a      	b.n	8002e86 <UAVDataLink_EncodeCOBS+0x56>

        } else {

            dataOut[dataOutLength] = dataIn[dataInIndex];
 8002e70:	7d3b      	ldrb	r3, [r7, #20]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	441a      	add	r2, r3
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	440b      	add	r3, r1
 8002e7c:	7812      	ldrb	r2, [r2, #0]
 8002e7e:	701a      	strb	r2, [r3, #0]

            nextZeroIndex++;
 8002e80:	7d7b      	ldrb	r3, [r7, #21]
 8002e82:	3301      	adds	r3, #1
 8002e84:	757b      	strb	r3, [r7, #21]

        }

        dataOutLength++;
 8002e86:	7dfb      	ldrb	r3, [r7, #23]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	75fb      	strb	r3, [r7, #23]
    for (uint8_t dataInIndex = 0; dataInIndex < dataInLength; dataInIndex++) {
 8002e8c:	7d3b      	ldrb	r3, [r7, #20]
 8002e8e:	3301      	adds	r3, #1
 8002e90:	753b      	strb	r3, [r7, #20]
 8002e92:	7d3a      	ldrb	r2, [r7, #20]
 8002e94:	7afb      	ldrb	r3, [r7, #11]
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d3da      	bcc.n	8002e50 <UAVDataLink_EncodeCOBS+0x20>

    }

    dataOut[dataOutIndex] = nextZeroIndex;
 8002e9a:	7dbb      	ldrb	r3, [r7, #22]
 8002e9c:	687a      	ldr	r2, [r7, #4]
 8002e9e:	4413      	add	r3, r2
 8002ea0:	7d7a      	ldrb	r2, [r7, #21]
 8002ea2:	701a      	strb	r2, [r3, #0]

    /* Append final, delimiting zero to mark end of packet */
    dataOut[dataOutLength] = 0;
 8002ea4:	7dfb      	ldrb	r3, [r7, #23]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	2200      	movs	r2, #0
 8002eac:	701a      	strb	r2, [r3, #0]
    dataOutLength++;
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	75fb      	strb	r3, [r7, #23]

    return dataOutLength;
 8002eb4:	7dfb      	ldrb	r3, [r7, #23]

}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	371c      	adds	r7, #28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <UBloxGPS_Init>:
#include "UBLOX.h"

void UBloxGPS_Init(UBloxGPS *gps, UART_HandleTypeDef *uart, GPIO_TypeDef *rstPinBank, uint16_t rstPin, GPIO_TypeDef *ppsPinBank, uint16_t ppsPin, GPIO_TypeDef *lnaEnablePinBank, uint16_t lnaEnablePin) {
 8002ec2:	b480      	push	{r7}
 8002ec4:	b085      	sub	sp, #20
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	60f8      	str	r0, [r7, #12]
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	807b      	strh	r3, [r7, #2]
	gps->uart             = uart;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	68ba      	ldr	r2, [r7, #8]
 8002ed4:	601a      	str	r2, [r3, #0]
	gps->rstPinBank       = rstPinBank;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	687a      	ldr	r2, [r7, #4]
 8002eda:	605a      	str	r2, [r3, #4]
	gps->rstPin           = rstPin;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	887a      	ldrh	r2, [r7, #2]
 8002ee0:	811a      	strh	r2, [r3, #8]
	gps->ppsPinBank       = ppsPinBank;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	60da      	str	r2, [r3, #12]
	gps->ppsPin           = ppsPin;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8bba      	ldrh	r2, [r7, #28]
 8002eec:	821a      	strh	r2, [r3, #16]
	gps->lnaEnablePinBank = lnaEnablePinBank;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a3a      	ldr	r2, [r7, #32]
 8002ef2:	615a      	str	r2, [r3, #20]
	gps->lnaEnablePin     = lnaEnablePin;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002ef8:	831a      	strh	r2, [r3, #24]

	gps->latitude    = 0.0f;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f04f 0200 	mov.w	r2, #0
 8002f00:	61da      	str	r2, [r3, #28]
	gps->longitude   = 0.0f;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	621a      	str	r2, [r3, #32]
	gps->altitude    = 0.0f;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f04f 0200 	mov.w	r2, #0
 8002f10:	625a      	str	r2, [r3, #36]	; 0x24
	gps->course      = 0.0f;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	629a      	str	r2, [r3, #40]	; 0x28
	gps->groundSpeed = 0.0f;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f04f 0200 	mov.w	r2, #0
 8002f20:	62da      	str	r2, [r3, #44]	; 0x2c

	gps->uartBufIndex  = 0;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	gps->uartBufLength = 0;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
}
 8002f32:	bf00      	nop
 8002f34:	3714      	adds	r7, #20
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr

08002f3e <UBloxGPS_Reset>:

void UBloxGPS_Reset(UBloxGPS *gps) {
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b082      	sub	sp, #8
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_SET);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6858      	ldr	r0, [r3, #4]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	891b      	ldrh	r3, [r3, #8]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	4619      	mov	r1, r3
 8002f52:	f002 f985 	bl	8005260 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_RESET);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6858      	ldr	r0, [r3, #4]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	891b      	ldrh	r3, [r3, #8]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	4619      	mov	r1, r3
 8002f62:	f002 f97d 	bl	8005260 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8002f66:	2032      	movs	r0, #50	; 0x32
 8002f68:	f001 fb2c 	bl	80045c4 <HAL_Delay>
	HAL_GPIO_WritePin(gps->rstPinBank, gps->rstPin, GPIO_PIN_SET);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6858      	ldr	r0, [r3, #4]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	891b      	ldrh	r3, [r3, #8]
 8002f74:	2201      	movs	r2, #1
 8002f76:	4619      	mov	r1, r3
 8002f78:	f002 f972 	bl	8005260 <HAL_GPIO_WritePin>
}
 8002f7c:	bf00      	nop
 8002f7e:	3708      	adds	r7, #8
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}

08002f84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4a07      	ldr	r2, [pc, #28]	; (8002fb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8002f94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	4a06      	ldr	r2, [pc, #24]	; (8002fb4 <vApplicationGetIdleTaskMemory+0x30>)
 8002f9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2280      	movs	r2, #128	; 0x80
 8002fa0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8002fa2:	bf00      	nop
 8002fa4:	3714      	adds	r7, #20
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	20000200 	.word	0x20000200
 8002fb4:	20000254 	.word	0x20000254

08002fb8 <ButterworthLPF_Init>:
	float coeffDen[3];
	float samplesIn[2];
	float samplesOut[2];
} ButterworthLPF;

void ButterworthLPF_Init(ButterworthLPF *lpf, float cutoffFrequencyHz, float sampleTime) {
 8002fb8:	b480      	push	{r7}
 8002fba:	b087      	sub	sp, #28
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002fc4:	edc7 0a01 	vstr	s1, [r7, #4]
	float wc = 6.28318530718f * cutoffFrequencyHz;
 8002fc8:	edd7 7a02 	vldr	s15, [r7, #8]
 8002fcc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80030a8 <ButterworthLPF_Init+0xf0>
 8002fd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fd4:	edc7 7a05 	vstr	s15, [r7, #20]

	lpf->coeffNum = wc * wc * sampleTime * sampleTime;
 8002fd8:	ed97 7a05 	vldr	s14, [r7, #20]
 8002fdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fe0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fe4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002fe8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fec:	edd7 7a01 	vldr	s15, [r7, #4]
 8002ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	edc3 7a01 	vstr	s15, [r3, #4]
	lpf->coeffDen[0] = 1.0f / (4.0f + 2.82842712475f * wc * sampleTime + lpf->coeffNum);
 8002ffa:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ffe:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80030ac <ButterworthLPF_Init+0xf4>
 8003002:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003006:	edd7 7a01 	vldr	s15, [r7, #4]
 800300a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800300e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003012:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	edd3 7a01 	vldr	s15, [r3, #4]
 800301c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003020:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003024:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	edc3 7a02 	vstr	s15, [r3, #8]
	lpf->coeffDen[1] = 2.0f * (lpf->coeffNum - 4.0f);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	edd3 7a01 	vldr	s15, [r3, #4]
 8003034:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8003038:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800303c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	edc3 7a03 	vstr	s15, [r3, #12]
	lpf->coeffDen[2] = 4.0f - 2.82842712475f * wc * sampleTime + lpf->coeffNum;
 8003046:	edd7 7a05 	vldr	s15, [r7, #20]
 800304a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80030ac <ButterworthLPF_Init+0xf4>
 800304e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003052:	edd7 7a01 	vldr	s15, [r7, #4]
 8003056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800305e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	edd3 7a01 	vldr	s15, [r3, #4]
 8003068:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	edc3 7a04 	vstr	s15, [r3, #16]

	lpf->samplesIn[1]  = 0.0f;  lpf->samplesIn[0] = 0.0f;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	619a      	str	r2, [r3, #24]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	615a      	str	r2, [r3, #20]
	lpf->samplesOut[1] = 0.0f; lpf->samplesOut[0] = 0.0f;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	621a      	str	r2, [r3, #32]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	61da      	str	r2, [r3, #28]
	lpf->out = 0.0f;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	601a      	str	r2, [r3, #0]
}
 800309a:	bf00      	nop
 800309c:	371c      	adds	r7, #28
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40c90fdb 	.word	0x40c90fdb
 80030ac:	403504f3 	.word	0x403504f3

080030b0 <ButterworthLPF_Update>:

float ButterworthLPF_Update(ButterworthLPF *lpf, float in) {
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	ed87 0a00 	vstr	s0, [r7]
	/* Compute new filter output */
	lpf->out  = lpf->coeffNum * (in + 2.0f * lpf->samplesIn[0] + lpf->samplesIn[1]);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	ed93 7a01 	vldr	s14, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	edd3 7a05 	vldr	s15, [r3, #20]
 80030c8:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80030cc:	edd7 7a00 	vldr	s15, [r7]
 80030d0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80030da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	edc3 7a00 	vstr	s15, [r3]
	lpf->out -= lpf->coeffDen[1] * lpf->samplesOut[0] + lpf->coeffDen[2] * lpf->samplesOut[1];
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	ed93 7a00 	vldr	s14, [r3]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	edd3 6a03 	vldr	s13, [r3, #12]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80030fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	ed93 6a04 	vldr	s12, [r3, #16]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	edd3 7a08 	vldr	s15, [r3, #32]
 800310a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800310e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003112:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	edc3 7a00 	vstr	s15, [r3]
	lpf->out *= lpf->coeffDen[0];
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	edd3 7a02 	vldr	s15, [r3, #8]
 8003128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	edc3 7a00 	vstr	s15, [r3]

	/* Shift samples */
	lpf->samplesIn[1] = lpf->samplesIn[0];
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	619a      	str	r2, [r3, #24]
	lpf->samplesIn[0] = in;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	615a      	str	r2, [r3, #20]

	lpf->samplesOut[1] = lpf->samplesOut[0];
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	69da      	ldr	r2, [r3, #28]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	621a      	str	r2, [r3, #32]
	lpf->samplesOut[0] = lpf->out;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	61da      	str	r2, [r3, #28]

	return lpf->out;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	ee07 3a90 	vmov	s15, r3
}
 8003158:	eeb0 0a67 	vmov.f32	s0, s15
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <HAL_UART_RxCpltCallback>:
/* GPS RX buffer */
const uint8_t GPSRXBUF_SIZE = 16;
char gpsRxBuf[16];


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
	for (uint8_t n = 0; n < 16; n++) {
 8003170:	2300      	movs	r3, #0
 8003172:	73fb      	strb	r3, [r7, #15]
 8003174:	e009      	b.n	800318a <HAL_UART_RxCpltCallback+0x22>
		GPSNMEAParser_Feed(&gpsData, gpsRxBuf[n]);
 8003176:	7bfb      	ldrb	r3, [r7, #15]
 8003178:	4a0a      	ldr	r2, [pc, #40]	; (80031a4 <HAL_UART_RxCpltCallback+0x3c>)
 800317a:	5cd3      	ldrb	r3, [r2, r3]
 800317c:	4619      	mov	r1, r3
 800317e:	480a      	ldr	r0, [pc, #40]	; (80031a8 <HAL_UART_RxCpltCallback+0x40>)
 8003180:	f7fe fa8e 	bl	80016a0 <GPSNMEAParser_Feed>
	for (uint8_t n = 0; n < 16; n++) {
 8003184:	7bfb      	ldrb	r3, [r7, #15]
 8003186:	3301      	adds	r3, #1
 8003188:	73fb      	strb	r3, [r7, #15]
 800318a:	7bfb      	ldrb	r3, [r7, #15]
 800318c:	2b0f      	cmp	r3, #15
 800318e:	d9f2      	bls.n	8003176 <HAL_UART_RxCpltCallback+0xe>
	}

	HAL_UART_Receive_DMA(&huart1, (uint8_t *) gpsRxBuf, 16);
 8003190:	2210      	movs	r2, #16
 8003192:	4904      	ldr	r1, [pc, #16]	; (80031a4 <HAL_UART_RxCpltCallback+0x3c>)
 8003194:	4805      	ldr	r0, [pc, #20]	; (80031ac <HAL_UART_RxCpltCallback+0x44>)
 8003196:	f004 fa43 	bl	8007620 <HAL_UART_Receive_DMA>
}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	200042c4 	.word	0x200042c4
 80031a8:	20004450 	.word	0x20004450
 80031ac:	20004490 	.word	0x20004490

080031b0 <main>:

int main(void)
{
 80031b0:	b5b0      	push	{r4, r5, r7, lr}
 80031b2:	b0b8      	sub	sp, #224	; 0xe0
 80031b4:	af00      	add	r7, sp, #0
	HAL_Init();
 80031b6:	f001 f9c3 	bl	8004540 <HAL_Init>

  SystemClock_Config();
 80031ba:	f000 fc55 	bl	8003a68 <SystemClock_Config>

  MX_GPIO_Init();
 80031be:	f000 fde5 	bl	8003d8c <MX_GPIO_Init>

  MX_I2C1_Init();
 80031c2:	f000 fcbb 	bl	8003b3c <MX_I2C1_Init>
  MX_I2C2_Init();
 80031c6:	f000 fce7 	bl	8003b98 <MX_I2C2_Init>
  MX_I2C3_Init();
 80031ca:	f000 fd13 	bl	8003bf4 <MX_I2C3_Init>
  MX_DMA_Init();
 80031ce:	f000 fdbd 	bl	8003d4c <MX_DMA_Init>
  MX_USART1_UART_Init();
 80031d2:	f000 fd3d 	bl	8003c50 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80031d6:	f000 fd65 	bl	8003ca4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80031da:	f000 fd8d 	bl	8003cf8 <MX_USART3_UART_Init>

  /* Initialise DMA for GPS UART */
  HAL_UART_Receive_DMA(&huart1, (uint8_t *) gpsRxBuf, 16);
 80031de:	2210      	movs	r2, #16
 80031e0:	4975      	ldr	r1, [pc, #468]	; (80033b8 <main+0x208>)
 80031e2:	4876      	ldr	r0, [pc, #472]	; (80033bc <main+0x20c>)
 80031e4:	f004 fa1c 	bl	8007620 <HAL_UART_Receive_DMA>

  /* Initialise GPS parser */
  GPSNMEAParser_Init(&gpsData);
 80031e8:	4875      	ldr	r0, [pc, #468]	; (80033c0 <main+0x210>)
 80031ea:	f7fe f85f 	bl	80012ac <GPSNMEAParser_Init>

  /* Initialise peripherals/sensors */
  initPeripherals();
 80031ee:	f000 fbc9 	bl	8003984 <initPeripherals>

  /* Initialise Kalman filter */
  float kalQ[] = {3.0f * 0.000011941f, 2.0f * 0.000011941f};
 80031f2:	4a74      	ldr	r2, [pc, #464]	; (80033c4 <main+0x214>)
 80031f4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80031f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80031fc:	e883 0003 	stmia.w	r3, {r0, r1}
  float kalR[] = {0.00024636441f, 0.00024636441f, 0.00034741232f};
 8003200:	4a71      	ldr	r2, [pc, #452]	; (80033c8 <main+0x218>)
 8003202:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003206:	ca07      	ldmia	r2, {r0, r1, r2}
 8003208:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  KalmanRollPitch_Init(&kal, 10.0f, kalQ, kalR);
 800320c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8003210:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003214:	4619      	mov	r1, r3
 8003216:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800321a:	486c      	ldr	r0, [pc, #432]	; (80033cc <main+0x21c>)
 800321c:	f7fe fc12 	bl	8001a44 <KalmanRollPitch_Init>

  heading = 0.0f;
 8003220:	4b6b      	ldr	r3, [pc, #428]	; (80033d0 <main+0x220>)
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	601a      	str	r2, [r3, #0]


  /* Initialise filters */
  for (int n = 0; n < 3; n++) {
 8003228:	2300      	movs	r3, #0
 800322a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800322e:	e031      	b.n	8003294 <main+0xe4>
	  ButterworthLPF_Init(&lpfGyr[n], 30.0f, 0.005f);
 8003230:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003234:	4613      	mov	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	4a65      	ldr	r2, [pc, #404]	; (80033d4 <main+0x224>)
 800323e:	4413      	add	r3, r2
 8003240:	eddf 0a65 	vldr	s1, [pc, #404]	; 80033d8 <main+0x228>
 8003244:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff feb5 	bl	8002fb8 <ButterworthLPF_Init>
	  ButterworthLPF_Init(&lpfAcc[n],  5.0f, 0.010f);
 800324e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003252:	4613      	mov	r3, r2
 8003254:	00db      	lsls	r3, r3, #3
 8003256:	4413      	add	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4a60      	ldr	r2, [pc, #384]	; (80033dc <main+0x22c>)
 800325c:	4413      	add	r3, r2
 800325e:	eddf 0a60 	vldr	s1, [pc, #384]	; 80033e0 <main+0x230>
 8003262:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003266:	4618      	mov	r0, r3
 8003268:	f7ff fea6 	bl	8002fb8 <ButterworthLPF_Init>
	  ButterworthLPF_Init(&lpfMag[n],  5.0f, 0.010f);
 800326c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8003270:	4613      	mov	r3, r2
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4413      	add	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4a5a      	ldr	r2, [pc, #360]	; (80033e4 <main+0x234>)
 800327a:	4413      	add	r3, r2
 800327c:	eddf 0a58 	vldr	s1, [pc, #352]	; 80033e0 <main+0x230>
 8003280:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8003284:	4618      	mov	r0, r3
 8003286:	f7ff fe97 	bl	8002fb8 <ButterworthLPF_Init>
  for (int n = 0; n < 3; n++) {
 800328a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800328e:	3301      	adds	r3, #1
 8003290:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8003294:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003298:	2b02      	cmp	r3, #2
 800329a:	ddc9      	ble.n	8003230 <main+0x80>
  }

  ButterworthLPF_Init(&lpfBar, 1.0f, 0.010f);
 800329c:	eddf 0a50 	vldr	s1, [pc, #320]	; 80033e0 <main+0x230>
 80032a0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80032a4:	4850      	ldr	r0, [pc, #320]	; (80033e8 <main+0x238>)
 80032a6:	f7ff fe87 	bl	8002fb8 <ButterworthLPF_Init>


  /* Heartbeat LED task */
  osThreadDef(heartbeatLEDTask, heartbeatTask, osPriorityLow, 0, 128);
 80032aa:	4b50      	ldr	r3, [pc, #320]	; (80033ec <main+0x23c>)
 80032ac:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 80032b0:	461d      	mov	r5, r3
 80032b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  heartbeatHandle = osThreadCreate(osThread(heartbeatLEDTask), NULL);
 80032be:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80032c2:	2100      	movs	r1, #0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f004 ff7c 	bl	80081c2 <osThreadCreate>
 80032ca:	4602      	mov	r2, r0
 80032cc:	4b48      	ldr	r3, [pc, #288]	; (80033f0 <main+0x240>)
 80032ce:	601a      	str	r2, [r3, #0]

  /* Sensor tasks */
  osThreadDef(barometerReadTask, barometerReadTask, osPriorityAboveNormal, 0, 128);
 80032d0:	4b48      	ldr	r3, [pc, #288]	; (80033f4 <main+0x244>)
 80032d2:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80032d6:	461d      	mov	r5, r3
 80032d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80032da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80032dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80032e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  barometerReadHandle = osThreadCreate(osThread(barometerReadTask), NULL);
 80032e4:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80032e8:	2100      	movs	r1, #0
 80032ea:	4618      	mov	r0, r3
 80032ec:	f004 ff69 	bl	80081c2 <osThreadCreate>
 80032f0:	4602      	mov	r2, r0
 80032f2:	4b41      	ldr	r3, [pc, #260]	; (80033f8 <main+0x248>)
 80032f4:	601a      	str	r2, [r3, #0]

  osThreadDef(imuGyroReadTask, imuGyroReadTask, osPriorityRealtime, 0, 128);
 80032f6:	4b41      	ldr	r3, [pc, #260]	; (80033fc <main+0x24c>)
 80032f8:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80032fc:	461d      	mov	r5, r3
 80032fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003302:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003306:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuGyroReadHandle = osThreadCreate(osThread(imuGyroReadTask), NULL);
 800330a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800330e:	2100      	movs	r1, #0
 8003310:	4618      	mov	r0, r3
 8003312:	f004 ff56 	bl	80081c2 <osThreadCreate>
 8003316:	4602      	mov	r2, r0
 8003318:	4b39      	ldr	r3, [pc, #228]	; (8003400 <main+0x250>)
 800331a:	601a      	str	r2, [r3, #0]

  osThreadDef(imuAccReadTask, imuAccReadTask, osPriorityRealtime, 0, 256);
 800331c:	4b39      	ldr	r3, [pc, #228]	; (8003404 <main+0x254>)
 800331e:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8003322:	461d      	mov	r5, r3
 8003324:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003326:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003328:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800332c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  imuAccReadHandle = osThreadCreate(osThread(imuAccReadTask), NULL);
 8003330:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f004 ff43 	bl	80081c2 <osThreadCreate>
 800333c:	4602      	mov	r2, r0
 800333e:	4b32      	ldr	r3, [pc, #200]	; (8003408 <main+0x258>)
 8003340:	601a      	str	r2, [r3, #0]

  osThreadDef(magReadTask, magReadTask, osPriorityRealtime, 0, 128);
 8003342:	4b32      	ldr	r3, [pc, #200]	; (800340c <main+0x25c>)
 8003344:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8003348:	461d      	mov	r5, r3
 800334a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800334c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800334e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003352:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  magReadHandle = osThreadCreate(osThread(magReadTask), NULL);
 8003356:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800335a:	2100      	movs	r1, #0
 800335c:	4618      	mov	r0, r3
 800335e:	f004 ff30 	bl	80081c2 <osThreadCreate>
 8003362:	4602      	mov	r2, r0
 8003364:	4b2a      	ldr	r3, [pc, #168]	; (8003410 <main+0x260>)
 8003366:	601a      	str	r2, [r3, #0]

  osThreadDef(gpsReadTask, gpsReadTask, osPriorityNormal, 0, 128);
 8003368:	4b2a      	ldr	r3, [pc, #168]	; (8003414 <main+0x264>)
 800336a:	f107 0420 	add.w	r4, r7, #32
 800336e:	461d      	mov	r5, r3
 8003370:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003372:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003374:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003378:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gpsReadHandle = osThreadCreate(osThread(gpsReadTask), NULL);
 800337c:	f107 0320 	add.w	r3, r7, #32
 8003380:	2100      	movs	r1, #0
 8003382:	4618      	mov	r0, r3
 8003384:	f004 ff1d 	bl	80081c2 <osThreadCreate>
 8003388:	4602      	mov	r2, r0
 800338a:	4b23      	ldr	r3, [pc, #140]	; (8003418 <main+0x268>)
 800338c:	601a      	str	r2, [r3, #0]

  /* Serial debug output task */
  osThreadDef(debugSerialTask, debugSerialTask, osPriorityLow, 0, 256);
 800338e:	4b23      	ldr	r3, [pc, #140]	; (800341c <main+0x26c>)
 8003390:	1d3c      	adds	r4, r7, #4
 8003392:	461d      	mov	r5, r3
 8003394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003398:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800339c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  debugSerialHandle = osThreadCreate(osThread(debugSerialTask), NULL);
 80033a0:	1d3b      	adds	r3, r7, #4
 80033a2:	2100      	movs	r1, #0
 80033a4:	4618      	mov	r0, r3
 80033a6:	f004 ff0c 	bl	80081c2 <osThreadCreate>
 80033aa:	4602      	mov	r2, r0
 80033ac:	4b1c      	ldr	r3, [pc, #112]	; (8003420 <main+0x270>)
 80033ae:	601a      	str	r2, [r3, #0]

  osKernelStart();
 80033b0:	f004 ff00 	bl	80081b4 <osKernelStart>

  while (1)
 80033b4:	e7fe      	b.n	80033b4 <main+0x204>
 80033b6:	bf00      	nop
 80033b8:	200042c4 	.word	0x200042c4
 80033bc:	20004490 	.word	0x20004490
 80033c0:	20004450 	.word	0x20004450
 80033c4:	0800ded0 	.word	0x0800ded0
 80033c8:	0800ded8 	.word	0x0800ded8
 80033cc:	20004684 	.word	0x20004684
 80033d0:	20004744 	.word	0x20004744
 80033d4:	200044f4 	.word	0x200044f4
 80033d8:	3ba3d70a 	.word	0x3ba3d70a
 80033dc:	2000456c 	.word	0x2000456c
 80033e0:	3c23d70a 	.word	0x3c23d70a
 80033e4:	200045d8 	.word	0x200045d8
 80033e8:	200044d0 	.word	0x200044d0
 80033ec:	0800def8 	.word	0x0800def8
 80033f0:	20004568 	.word	0x20004568
 80033f4:	0800df28 	.word	0x0800df28
 80033f8:	200042d4 	.word	0x200042d4
 80033fc:	0800df54 	.word	0x0800df54
 8003400:	20004564 	.word	0x20004564
 8003404:	0800df80 	.word	0x0800df80
 8003408:	200042c0 	.word	0x200042c0
 800340c:	0800dfa8 	.word	0x0800dfa8
 8003410:	20004560 	.word	0x20004560
 8003414:	0800dfd0 	.word	0x0800dfd0
 8003418:	20004268 	.word	0x20004268
 800341c:	0800dffc 	.word	0x0800dffc
 8003420:	20004304 	.word	0x20004304

08003424 <heartbeatTask>:

  }
}

void heartbeatTask(void const * argument)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]

  for(;;)
  {
	HAL_GPIO_TogglePin(GPIOB, LEDA_Pin);
 800342c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003430:	4804      	ldr	r0, [pc, #16]	; (8003444 <heartbeatTask+0x20>)
 8003432:	f001 ff2e 	bl	8005292 <HAL_GPIO_TogglePin>
    osDelay(SAMPLE_TIME_LED_MS);
 8003436:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800343a:	4618      	mov	r0, r3
 800343c:	f004 ff0d 	bl	800825a <osDelay>
	HAL_GPIO_TogglePin(GPIOB, LEDA_Pin);
 8003440:	e7f4      	b.n	800342c <heartbeatTask+0x8>
 8003442:	bf00      	nop
 8003444:	40020400 	.word	0x40020400

08003448 <imuGyroReadTask>:
  }

}

void imuGyroReadTask (void const *argument) {
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

	for (;;) {
		BMI088_ReadGyr(&imu);
 8003450:	4819      	ldr	r0, [pc, #100]	; (80034b8 <imuGyroReadTask+0x70>)
 8003452:	f7fd fec7 	bl	80011e4 <BMI088_ReadGyr>

		/* Filter measurements */
		float gyrFilt[] = {ButterworthLPF_Update(&lpfGyr[0], imu.gyr[0]),
 8003456:	4b18      	ldr	r3, [pc, #96]	; (80034b8 <imuGyroReadTask+0x70>)
 8003458:	edd3 7a08 	vldr	s15, [r3, #32]
 800345c:	eeb0 0a67 	vmov.f32	s0, s15
 8003460:	4816      	ldr	r0, [pc, #88]	; (80034bc <imuGyroReadTask+0x74>)
 8003462:	f7ff fe25 	bl	80030b0 <ButterworthLPF_Update>
 8003466:	eef0 7a40 	vmov.f32	s15, s0
 800346a:	edc7 7a03 	vstr	s15, [r7, #12]
						   ButterworthLPF_Update(&lpfGyr[1], imu.gyr[1]),
 800346e:	4b12      	ldr	r3, [pc, #72]	; (80034b8 <imuGyroReadTask+0x70>)
 8003470:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003474:	eeb0 0a67 	vmov.f32	s0, s15
 8003478:	4811      	ldr	r0, [pc, #68]	; (80034c0 <imuGyroReadTask+0x78>)
 800347a:	f7ff fe19 	bl	80030b0 <ButterworthLPF_Update>
 800347e:	eef0 7a40 	vmov.f32	s15, s0
		float gyrFilt[] = {ButterworthLPF_Update(&lpfGyr[0], imu.gyr[0]),
 8003482:	edc7 7a04 	vstr	s15, [r7, #16]
						   ButterworthLPF_Update(&lpfGyr[2], imu.gyr[2])};
 8003486:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <imuGyroReadTask+0x70>)
 8003488:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800348c:	eeb0 0a67 	vmov.f32	s0, s15
 8003490:	480c      	ldr	r0, [pc, #48]	; (80034c4 <imuGyroReadTask+0x7c>)
 8003492:	f7ff fe0d 	bl	80030b0 <ButterworthLPF_Update>
 8003496:	eef0 7a40 	vmov.f32	s15, s0
		float gyrFilt[] = {ButterworthLPF_Update(&lpfGyr[0], imu.gyr[0]),
 800349a:	edc7 7a05 	vstr	s15, [r7, #20]

		KalmanRollPitch_Predict(&kal, gyrFilt, 0.005f);
 800349e:	f107 030c 	add.w	r3, r7, #12
 80034a2:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80034c8 <imuGyroReadTask+0x80>
 80034a6:	4619      	mov	r1, r3
 80034a8:	4808      	ldr	r0, [pc, #32]	; (80034cc <imuGyroReadTask+0x84>)
 80034aa:	f7fe fb0f 	bl	8001acc <KalmanRollPitch_Predict>

		osDelay(SAMPLE_TIME_GYR_MS);
 80034ae:	2305      	movs	r3, #5
 80034b0:	4618      	mov	r0, r3
 80034b2:	f004 fed2 	bl	800825a <osDelay>
	for (;;) {
 80034b6:	e7cb      	b.n	8003450 <imuGyroReadTask+0x8>
 80034b8:	200042d8 	.word	0x200042d8
 80034bc:	200044f4 	.word	0x200044f4
 80034c0:	20004518 	.word	0x20004518
 80034c4:	2000453c 	.word	0x2000453c
 80034c8:	3ba3d70a 	.word	0x3ba3d70a
 80034cc:	20004684 	.word	0x20004684

080034d0 <imuAccReadTask>:
	}

}

void imuAccReadTask (void const *argument) {
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b086      	sub	sp, #24
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

	for (;;) {
		BMI088_ReadAcc(&imu);
 80034d8:	4819      	ldr	r0, [pc, #100]	; (8003540 <imuAccReadTask+0x70>)
 80034da:	f7fd fe1f 	bl	800111c <BMI088_ReadAcc>

		/* Filter measurements */
		float accFilt[] = {ButterworthLPF_Update(&lpfAcc[0], imu.acc[0]),
 80034de:	4b18      	ldr	r3, [pc, #96]	; (8003540 <imuAccReadTask+0x70>)
 80034e0:	edd3 7a05 	vldr	s15, [r3, #20]
 80034e4:	eeb0 0a67 	vmov.f32	s0, s15
 80034e8:	4816      	ldr	r0, [pc, #88]	; (8003544 <imuAccReadTask+0x74>)
 80034ea:	f7ff fde1 	bl	80030b0 <ButterworthLPF_Update>
 80034ee:	eef0 7a40 	vmov.f32	s15, s0
 80034f2:	edc7 7a03 	vstr	s15, [r7, #12]
						   ButterworthLPF_Update(&lpfAcc[1], imu.acc[1]),
 80034f6:	4b12      	ldr	r3, [pc, #72]	; (8003540 <imuAccReadTask+0x70>)
 80034f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80034fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003500:	4811      	ldr	r0, [pc, #68]	; (8003548 <imuAccReadTask+0x78>)
 8003502:	f7ff fdd5 	bl	80030b0 <ButterworthLPF_Update>
 8003506:	eef0 7a40 	vmov.f32	s15, s0
		float accFilt[] = {ButterworthLPF_Update(&lpfAcc[0], imu.acc[0]),
 800350a:	edc7 7a04 	vstr	s15, [r7, #16]
						   ButterworthLPF_Update(&lpfAcc[2], imu.acc[2])};
 800350e:	4b0c      	ldr	r3, [pc, #48]	; (8003540 <imuAccReadTask+0x70>)
 8003510:	edd3 7a07 	vldr	s15, [r3, #28]
 8003514:	eeb0 0a67 	vmov.f32	s0, s15
 8003518:	480c      	ldr	r0, [pc, #48]	; (800354c <imuAccReadTask+0x7c>)
 800351a:	f7ff fdc9 	bl	80030b0 <ButterworthLPF_Update>
 800351e:	eef0 7a40 	vmov.f32	s15, s0
		float accFilt[] = {ButterworthLPF_Update(&lpfAcc[0], imu.acc[0]),
 8003522:	edc7 7a05 	vstr	s15, [r7, #20]

		/* Update kalman filter */
		KalmanRollPitch_Update(&kal, accFilt, 0.0f);
 8003526:	f107 030c 	add.w	r3, r7, #12
 800352a:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8003550 <imuAccReadTask+0x80>
 800352e:	4619      	mov	r1, r3
 8003530:	4808      	ldr	r0, [pc, #32]	; (8003554 <imuAccReadTask+0x84>)
 8003532:	f7fe fcbb 	bl	8001eac <KalmanRollPitch_Update>

		osDelay(SAMPLE_TIME_ACC_MS);
 8003536:	230a      	movs	r3, #10
 8003538:	4618      	mov	r0, r3
 800353a:	f004 fe8e 	bl	800825a <osDelay>
	for (;;) {
 800353e:	e7cb      	b.n	80034d8 <imuAccReadTask+0x8>
 8003540:	200042d8 	.word	0x200042d8
 8003544:	2000456c 	.word	0x2000456c
 8003548:	20004590 	.word	0x20004590
 800354c:	200045b4 	.word	0x200045b4
 8003550:	00000000 	.word	0x00000000
 8003554:	20004684 	.word	0x20004684

08003558 <magReadTask>:
	}

}

void magReadTask (void const *argument) {
 8003558:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800355c:	b08c      	sub	sp, #48	; 0x30
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]

	for (;;) {
		IISMagnetometer_Read(&mag);
 8003562:	489f      	ldr	r0, [pc, #636]	; (80037e0 <magReadTask+0x288>)
 8003564:	f7fe f9c6 	bl	80018f4 <IISMagnetometer_Read>

		/* Filter measurements */
		float magFilt[] = {ButterworthLPF_Update(&lpfMag[0], mag.xyz[0]),
 8003568:	4b9d      	ldr	r3, [pc, #628]	; (80037e0 <magReadTask+0x288>)
 800356a:	edd3 7a03 	vldr	s15, [r3, #12]
 800356e:	eeb0 0a67 	vmov.f32	s0, s15
 8003572:	489c      	ldr	r0, [pc, #624]	; (80037e4 <magReadTask+0x28c>)
 8003574:	f7ff fd9c 	bl	80030b0 <ButterworthLPF_Update>
 8003578:	eef0 7a40 	vmov.f32	s15, s0
 800357c:	edc7 7a03 	vstr	s15, [r7, #12]
						   ButterworthLPF_Update(&lpfMag[1], mag.xyz[1]),
 8003580:	4b97      	ldr	r3, [pc, #604]	; (80037e0 <magReadTask+0x288>)
 8003582:	edd3 7a04 	vldr	s15, [r3, #16]
 8003586:	eeb0 0a67 	vmov.f32	s0, s15
 800358a:	4897      	ldr	r0, [pc, #604]	; (80037e8 <magReadTask+0x290>)
 800358c:	f7ff fd90 	bl	80030b0 <ButterworthLPF_Update>
 8003590:	eef0 7a40 	vmov.f32	s15, s0
		float magFilt[] = {ButterworthLPF_Update(&lpfMag[0], mag.xyz[0]),
 8003594:	edc7 7a04 	vstr	s15, [r7, #16]
						   ButterworthLPF_Update(&lpfMag[2], mag.xyz[2])};
 8003598:	4b91      	ldr	r3, [pc, #580]	; (80037e0 <magReadTask+0x288>)
 800359a:	edd3 7a05 	vldr	s15, [r3, #20]
 800359e:	eeb0 0a67 	vmov.f32	s0, s15
 80035a2:	4892      	ldr	r0, [pc, #584]	; (80037ec <magReadTask+0x294>)
 80035a4:	f7ff fd84 	bl	80030b0 <ButterworthLPF_Update>
 80035a8:	eef0 7a40 	vmov.f32	s15, s0
		float magFilt[] = {ButterworthLPF_Update(&lpfMag[0], mag.xyz[0]),
 80035ac:	edc7 7a05 	vstr	s15, [r7, #20]

		/* Convert to unit vector */
		float inorm = 1.0f / sqrt(magFilt[0] * magFilt[0] + magFilt[1] * magFilt[1] + magFilt[2] * magFilt[2]);
 80035b0:	ed97 7a03 	vldr	s14, [r7, #12]
 80035b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80035b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035bc:	edd7 6a04 	vldr	s13, [r7, #16]
 80035c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80035c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035cc:	edd7 6a05 	vldr	s13, [r7, #20]
 80035d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80035d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035dc:	ee17 0a90 	vmov	r0, s15
 80035e0:	f7fc ff6c 	bl	80004bc <__aeabi_f2d>
 80035e4:	4603      	mov	r3, r0
 80035e6:	460c      	mov	r4, r1
 80035e8:	ec44 3b10 	vmov	d0, r3, r4
 80035ec:	f006 f87e 	bl	80096ec <sqrt>
 80035f0:	ec54 3b10 	vmov	r3, r4, d0
 80035f4:	461a      	mov	r2, r3
 80035f6:	4623      	mov	r3, r4
 80035f8:	f04f 0000 	mov.w	r0, #0
 80035fc:	497c      	ldr	r1, [pc, #496]	; (80037f0 <magReadTask+0x298>)
 80035fe:	f7fd f8df 	bl	80007c0 <__aeabi_ddiv>
 8003602:	4603      	mov	r3, r0
 8003604:	460c      	mov	r4, r1
 8003606:	4618      	mov	r0, r3
 8003608:	4621      	mov	r1, r4
 800360a:	f7fd faa7 	bl	8000b5c <__aeabi_d2f>
 800360e:	4603      	mov	r3, r0
 8003610:	62fb      	str	r3, [r7, #44]	; 0x2c

		magFilt[0] *= inorm;
 8003612:	ed97 7a03 	vldr	s14, [r7, #12]
 8003616:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800361a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800361e:	edc7 7a03 	vstr	s15, [r7, #12]
		magFilt[1] *= inorm;
 8003622:	ed97 7a04 	vldr	s14, [r7, #16]
 8003626:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800362a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362e:	edc7 7a04 	vstr	s15, [r7, #16]
		magFilt[2] *= inorm;
 8003632:	ed97 7a05 	vldr	s14, [r7, #20]
 8003636:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800363a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800363e:	edc7 7a05 	vstr	s15, [r7, #20]

		/* Estimate heading from magnetometer only */
		float sp = sin(kal.phi);
 8003642:	4b6c      	ldr	r3, [pc, #432]	; (80037f4 <magReadTask+0x29c>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4618      	mov	r0, r3
 8003648:	f7fc ff38 	bl	80004bc <__aeabi_f2d>
 800364c:	4603      	mov	r3, r0
 800364e:	460c      	mov	r4, r1
 8003650:	ec44 3b10 	vmov	d0, r3, r4
 8003654:	f006 f800 	bl	8009658 <sin>
 8003658:	ec54 3b10 	vmov	r3, r4, d0
 800365c:	4618      	mov	r0, r3
 800365e:	4621      	mov	r1, r4
 8003660:	f7fd fa7c 	bl	8000b5c <__aeabi_d2f>
 8003664:	4603      	mov	r3, r0
 8003666:	62bb      	str	r3, [r7, #40]	; 0x28
		float cp = cos(kal.phi);
 8003668:	4b62      	ldr	r3, [pc, #392]	; (80037f4 <magReadTask+0x29c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4618      	mov	r0, r3
 800366e:	f7fc ff25 	bl	80004bc <__aeabi_f2d>
 8003672:	4603      	mov	r3, r0
 8003674:	460c      	mov	r4, r1
 8003676:	ec44 3b10 	vmov	d0, r3, r4
 800367a:	f005 ffa9 	bl	80095d0 <cos>
 800367e:	ec54 3b10 	vmov	r3, r4, d0
 8003682:	4618      	mov	r0, r3
 8003684:	4621      	mov	r1, r4
 8003686:	f7fd fa69 	bl	8000b5c <__aeabi_d2f>
 800368a:	4603      	mov	r3, r0
 800368c:	627b      	str	r3, [r7, #36]	; 0x24
		float ct = cos(kal.theta);
 800368e:	4b59      	ldr	r3, [pc, #356]	; (80037f4 <magReadTask+0x29c>)
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	4618      	mov	r0, r3
 8003694:	f7fc ff12 	bl	80004bc <__aeabi_f2d>
 8003698:	4603      	mov	r3, r0
 800369a:	460c      	mov	r4, r1
 800369c:	ec44 3b10 	vmov	d0, r3, r4
 80036a0:	f005 ff96 	bl	80095d0 <cos>
 80036a4:	ec54 3b10 	vmov	r3, r4, d0
 80036a8:	4618      	mov	r0, r3
 80036aa:	4621      	mov	r1, r4
 80036ac:	f7fd fa56 	bl	8000b5c <__aeabi_d2f>
 80036b0:	4603      	mov	r3, r0
 80036b2:	623b      	str	r3, [r7, #32]

		float magHeading = atan2(-magFilt[1] * cp + magFilt[2] * sp, magFilt[0] * ct + (magFilt[1] * sp + magFilt[2] * cp) * sin(kal.theta));
 80036b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80036b8:	eeb1 7a67 	vneg.f32	s14, s15
 80036bc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80036c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80036c8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80036cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036d4:	ee17 0a90 	vmov	r0, s15
 80036d8:	f7fc fef0 	bl	80004bc <__aeabi_f2d>
 80036dc:	4682      	mov	sl, r0
 80036de:	468b      	mov	fp, r1
 80036e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80036e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80036e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ec:	ee17 0a90 	vmov	r0, s15
 80036f0:	f7fc fee4 	bl	80004bc <__aeabi_f2d>
 80036f4:	4604      	mov	r4, r0
 80036f6:	460d      	mov	r5, r1
 80036f8:	ed97 7a04 	vldr	s14, [r7, #16]
 80036fc:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003700:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003704:	edd7 6a05 	vldr	s13, [r7, #20]
 8003708:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800370c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003710:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003714:	ee17 0a90 	vmov	r0, s15
 8003718:	f7fc fed0 	bl	80004bc <__aeabi_f2d>
 800371c:	4680      	mov	r8, r0
 800371e:	4689      	mov	r9, r1
 8003720:	4b34      	ldr	r3, [pc, #208]	; (80037f4 <magReadTask+0x29c>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	4618      	mov	r0, r3
 8003726:	f7fc fec9 	bl	80004bc <__aeabi_f2d>
 800372a:	4602      	mov	r2, r0
 800372c:	460b      	mov	r3, r1
 800372e:	ec43 2b10 	vmov	d0, r2, r3
 8003732:	f005 ff91 	bl	8009658 <sin>
 8003736:	ec53 2b10 	vmov	r2, r3, d0
 800373a:	4640      	mov	r0, r8
 800373c:	4649      	mov	r1, r9
 800373e:	f7fc ff15 	bl	800056c <__aeabi_dmul>
 8003742:	4602      	mov	r2, r0
 8003744:	460b      	mov	r3, r1
 8003746:	4620      	mov	r0, r4
 8003748:	4629      	mov	r1, r5
 800374a:	f7fc fd59 	bl	8000200 <__adddf3>
 800374e:	4603      	mov	r3, r0
 8003750:	460c      	mov	r4, r1
 8003752:	ec44 3b17 	vmov	d7, r3, r4
 8003756:	eeb0 1a47 	vmov.f32	s2, s14
 800375a:	eef0 1a67 	vmov.f32	s3, s15
 800375e:	ec4b ab10 	vmov	d0, sl, fp
 8003762:	f005 ffc1 	bl	80096e8 <atan2>
 8003766:	ec54 3b10 	vmov	r3, r4, d0
 800376a:	4618      	mov	r0, r3
 800376c:	4621      	mov	r1, r4
 800376e:	f7fd f9f5 	bl	8000b5c <__aeabi_d2f>
 8003772:	4603      	mov	r3, r0
 8003774:	61fb      	str	r3, [r7, #28]

		/* Complementary filter to fuse magnetometer estimate with gyro rates */
		float phiDotGyr = (sp * lpfGyr[1].out + cp * lpfGyr[2].out) / ct;
 8003776:	4b20      	ldr	r3, [pc, #128]	; (80037f8 <magReadTask+0x2a0>)
 8003778:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800377c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8003780:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003784:	4b1c      	ldr	r3, [pc, #112]	; (80037f8 <magReadTask+0x2a0>)
 8003786:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800378a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800378e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003792:	ee77 6a27 	vadd.f32	s13, s14, s15
 8003796:	ed97 7a08 	vldr	s14, [r7, #32]
 800379a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800379e:	edc7 7a06 	vstr	s15, [r7, #24]

		heading = 0.05f * magHeading + 0.95f * (heading + 0.01f * phiDotGyr);
 80037a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80037a6:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80037fc <magReadTask+0x2a4>
 80037aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037ae:	edd7 7a06 	vldr	s15, [r7, #24]
 80037b2:	eddf 6a13 	vldr	s13, [pc, #76]	; 8003800 <magReadTask+0x2a8>
 80037b6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80037ba:	4b12      	ldr	r3, [pc, #72]	; (8003804 <magReadTask+0x2ac>)
 80037bc:	edd3 7a00 	vldr	s15, [r3]
 80037c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037c4:	eddf 6a10 	vldr	s13, [pc, #64]	; 8003808 <magReadTask+0x2b0>
 80037c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80037cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037d0:	4b0c      	ldr	r3, [pc, #48]	; (8003804 <magReadTask+0x2ac>)
 80037d2:	edc3 7a00 	vstr	s15, [r3]

		osDelay(SAMPLE_TIME_MAG_MS);
 80037d6:	230a      	movs	r3, #10
 80037d8:	4618      	mov	r0, r3
 80037da:	f004 fd3e 	bl	800825a <osDelay>
	for (;;) {
 80037de:	e6c0      	b.n	8003562 <magReadTask+0xa>
 80037e0:	20004728 	.word	0x20004728
 80037e4:	200045d8 	.word	0x200045d8
 80037e8:	200045fc 	.word	0x200045fc
 80037ec:	20004620 	.word	0x20004620
 80037f0:	3ff00000 	.word	0x3ff00000
 80037f4:	20004684 	.word	0x20004684
 80037f8:	200044f4 	.word	0x200044f4
 80037fc:	3d4ccccd 	.word	0x3d4ccccd
 8003800:	3c23d70a 	.word	0x3c23d70a
 8003804:	20004744 	.word	0x20004744
 8003808:	3f733333 	.word	0x3f733333

0800380c <gpsReadTask>:
	}

}

void gpsReadTask (void const *argument) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]

	for (;;) {

		osDelay(SAMPLE_TIME_GPS_MS);
 8003814:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003818:	4618      	mov	r0, r3
 800381a:	f004 fd1e 	bl	800825a <osDelay>
 800381e:	e7f9      	b.n	8003814 <gpsReadTask+0x8>

08003820 <barometerReadTask>:
	}

}

void barometerReadTask (void const *argument) {
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]

	for (;;) {
		MPRLSBarometer_ReadPressure(&bar);
 8003828:	4807      	ldr	r0, [pc, #28]	; (8003848 <barometerReadTask+0x28>)
 800382a:	f7ff f9db 	bl	8002be4 <MPRLSBarometer_ReadPressure>

		/* Filter measurement */
		ButterworthLPF_Update(&lpfBar, bar.pressurePa);
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <barometerReadTask+0x28>)
 8003830:	edd3 7a05 	vldr	s15, [r3, #20]
 8003834:	eeb0 0a67 	vmov.f32	s0, s15
 8003838:	4804      	ldr	r0, [pc, #16]	; (800384c <barometerReadTask+0x2c>)
 800383a:	f7ff fc39 	bl	80030b0 <ButterworthLPF_Update>

		osDelay(SAMPLE_TIME_BAR_MS);
 800383e:	230a      	movs	r3, #10
 8003840:	4618      	mov	r0, r3
 8003842:	f004 fd0a 	bl	800825a <osDelay>
		MPRLSBarometer_ReadPressure(&bar);
 8003846:	e7ef      	b.n	8003828 <barometerReadTask+0x8>
 8003848:	2000470c 	.word	0x2000470c
 800384c:	200044d0 	.word	0x200044d0

08003850 <debugSerialTask>:
	}

}

void debugSerialTask (void const *argument) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b0a6      	sub	sp, #152	; 0x98
 8003854:	af02      	add	r7, sp, #8
 8003856:	6078      	str	r0, [r7, #4]

	for (;;) {

	    NavDataContainer[0] = lpfAcc[0].out;
 8003858:	4b40      	ldr	r3, [pc, #256]	; (800395c <debugSerialTask+0x10c>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a40      	ldr	r2, [pc, #256]	; (8003960 <debugSerialTask+0x110>)
 800385e:	6013      	str	r3, [r2, #0]
		NavDataContainer[1] = lpfAcc[1].out;
 8003860:	4b3e      	ldr	r3, [pc, #248]	; (800395c <debugSerialTask+0x10c>)
 8003862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003864:	4a3e      	ldr	r2, [pc, #248]	; (8003960 <debugSerialTask+0x110>)
 8003866:	6053      	str	r3, [r2, #4]
		NavDataContainer[2] = lpfAcc[2].out;
 8003868:	4b3c      	ldr	r3, [pc, #240]	; (800395c <debugSerialTask+0x10c>)
 800386a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800386c:	4a3c      	ldr	r2, [pc, #240]	; (8003960 <debugSerialTask+0x110>)
 800386e:	6093      	str	r3, [r2, #8]
		NavDataContainer[3] = lpfGyr[0].out;
 8003870:	4b3c      	ldr	r3, [pc, #240]	; (8003964 <debugSerialTask+0x114>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a3a      	ldr	r2, [pc, #232]	; (8003960 <debugSerialTask+0x110>)
 8003876:	60d3      	str	r3, [r2, #12]
		NavDataContainer[4] = lpfGyr[1].out;
 8003878:	4b3a      	ldr	r3, [pc, #232]	; (8003964 <debugSerialTask+0x114>)
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	4a38      	ldr	r2, [pc, #224]	; (8003960 <debugSerialTask+0x110>)
 800387e:	6113      	str	r3, [r2, #16]
		NavDataContainer[5] = lpfGyr[2].out;
 8003880:	4b38      	ldr	r3, [pc, #224]	; (8003964 <debugSerialTask+0x114>)
 8003882:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003884:	4a36      	ldr	r2, [pc, #216]	; (8003960 <debugSerialTask+0x110>)
 8003886:	6153      	str	r3, [r2, #20]

		NavDataContainer[6] = lpfMag[0].out;
 8003888:	4b37      	ldr	r3, [pc, #220]	; (8003968 <debugSerialTask+0x118>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a34      	ldr	r2, [pc, #208]	; (8003960 <debugSerialTask+0x110>)
 800388e:	6193      	str	r3, [r2, #24]
		NavDataContainer[7] = lpfMag[1].out;
 8003890:	4b35      	ldr	r3, [pc, #212]	; (8003968 <debugSerialTask+0x118>)
 8003892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003894:	4a32      	ldr	r2, [pc, #200]	; (8003960 <debugSerialTask+0x110>)
 8003896:	61d3      	str	r3, [r2, #28]
		NavDataContainer[8] = lpfMag[2].out;
 8003898:	4b33      	ldr	r3, [pc, #204]	; (8003968 <debugSerialTask+0x118>)
 800389a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800389c:	4a30      	ldr	r2, [pc, #192]	; (8003960 <debugSerialTask+0x110>)
 800389e:	6213      	str	r3, [r2, #32]

		NavDataContainer[9]  = lpfBar.out;
 80038a0:	4b32      	ldr	r3, [pc, #200]	; (800396c <debugSerialTask+0x11c>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a2e      	ldr	r2, [pc, #184]	; (8003960 <debugSerialTask+0x110>)
 80038a6:	6253      	str	r3, [r2, #36]	; 0x24
		NavDataContainer[10] = 0.0f;
 80038a8:	4b2d      	ldr	r3, [pc, #180]	; (8003960 <debugSerialTask+0x110>)
 80038aa:	f04f 0200 	mov.w	r2, #0
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28

		NavDataContainer[11] = (float) gpsData.fixQuality;
 80038b0:	4b2f      	ldr	r3, [pc, #188]	; (8003970 <debugSerialTask+0x120>)
 80038b2:	7f5b      	ldrb	r3, [r3, #29]
 80038b4:	ee07 3a90 	vmov	s15, r3
 80038b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038bc:	4b28      	ldr	r3, [pc, #160]	; (8003960 <debugSerialTask+0x110>)
 80038be:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		NavDataContainer[12] = gpsData.latitude_dec;
 80038c2:	4b2b      	ldr	r3, [pc, #172]	; (8003970 <debugSerialTask+0x120>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a26      	ldr	r2, [pc, #152]	; (8003960 <debugSerialTask+0x110>)
 80038c8:	6313      	str	r3, [r2, #48]	; 0x30
		NavDataContainer[13] = gpsData.longitude_dec;
 80038ca:	4b29      	ldr	r3, [pc, #164]	; (8003970 <debugSerialTask+0x120>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	4a24      	ldr	r2, [pc, #144]	; (8003960 <debugSerialTask+0x110>)
 80038d0:	6353      	str	r3, [r2, #52]	; 0x34
		NavDataContainer[14] = gpsData.altitude_m;
 80038d2:	4b27      	ldr	r3, [pc, #156]	; (8003970 <debugSerialTask+0x120>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	4a22      	ldr	r2, [pc, #136]	; (8003960 <debugSerialTask+0x110>)
 80038d8:	6393      	str	r3, [r2, #56]	; 0x38
		NavDataContainer[15] = gpsData.groundSpeed_mps;
 80038da:	4b25      	ldr	r3, [pc, #148]	; (8003970 <debugSerialTask+0x120>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	4a20      	ldr	r2, [pc, #128]	; (8003960 <debugSerialTask+0x110>)
 80038e0:	63d3      	str	r3, [r2, #60]	; 0x3c
		NavDataContainer[16] = gpsData.course_deg;
 80038e2:	4b23      	ldr	r3, [pc, #140]	; (8003970 <debugSerialTask+0x120>)
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	4a1e      	ldr	r2, [pc, #120]	; (8003960 <debugSerialTask+0x110>)
 80038e8:	6413      	str	r3, [r2, #64]	; 0x40

		NavDataContainer[17] = kal.phi    * 57.2957795131f;
 80038ea:	4b22      	ldr	r3, [pc, #136]	; (8003974 <debugSerialTask+0x124>)
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8003978 <debugSerialTask+0x128>
 80038f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038f8:	4b19      	ldr	r3, [pc, #100]	; (8003960 <debugSerialTask+0x110>)
 80038fa:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		NavDataContainer[18] = kal.theta  * 57.2957795131f;
 80038fe:	4b1d      	ldr	r3, [pc, #116]	; (8003974 <debugSerialTask+0x124>)
 8003900:	edd3 7a01 	vldr	s15, [r3, #4]
 8003904:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8003978 <debugSerialTask+0x128>
 8003908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800390c:	4b14      	ldr	r3, [pc, #80]	; (8003960 <debugSerialTask+0x110>)
 800390e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		NavDataContainer[19] = heading    * 57.2957795131f;
 8003912:	4b1a      	ldr	r3, [pc, #104]	; (800397c <debugSerialTask+0x12c>)
 8003914:	edd3 7a00 	vldr	s15, [r3]
 8003918:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8003978 <debugSerialTask+0x128>
 800391c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003920:	4b0f      	ldr	r3, [pc, #60]	; (8003960 <debugSerialTask+0x110>)
 8003922:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

		uint8_t UAVDataPacket[128];
		uint8_t UAVDataPacketLength = UAVDataLink_Pack(0, 0, sizeof(NavDataContainer), (const uint8_t *) NavDataContainer, UAVDataPacket);
 8003926:	f107 030c 	add.w	r3, r7, #12
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	4b0c      	ldr	r3, [pc, #48]	; (8003960 <debugSerialTask+0x110>)
 800392e:	2250      	movs	r2, #80	; 0x50
 8003930:	2100      	movs	r1, #0
 8003932:	2000      	movs	r0, #0
 8003934:	f7ff f9f4 	bl	8002d20 <UAVDataLink_Pack>
 8003938:	4603      	mov	r3, r0
 800393a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

		HAL_UART_Transmit(&huart3, UAVDataPacket, UAVDataPacketLength, HAL_MAX_DELAY);
 800393e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003942:	b29a      	uxth	r2, r3
 8003944:	f107 010c 	add.w	r1, r7, #12
 8003948:	f04f 33ff 	mov.w	r3, #4294967295
 800394c:	480c      	ldr	r0, [pc, #48]	; (8003980 <debugSerialTask+0x130>)
 800394e:	f003 fdce 	bl	80074ee <HAL_UART_Transmit>

		osDelay(SAMPLE_TIME_DBG_MS);
 8003952:	2364      	movs	r3, #100	; 0x64
 8003954:	4618      	mov	r0, r3
 8003956:	f004 fc80 	bl	800825a <osDelay>
	for (;;) {
 800395a:	e77d      	b.n	8003858 <debugSerialTask+0x8>
 800395c:	2000456c 	.word	0x2000456c
 8003960:	200046bc 	.word	0x200046bc
 8003964:	200044f4 	.word	0x200044f4
 8003968:	200045d8 	.word	0x200045d8
 800396c:	200044d0 	.word	0x200044d0
 8003970:	20004450 	.word	0x20004450
 8003974:	20004684 	.word	0x20004684
 8003978:	42652ee1 	.word	0x42652ee1
 800397c:	20004744 	.word	0x20004744
 8003980:	20004308 	.word	0x20004308

08003984 <initPeripherals>:
	}

}

void initPeripherals() {
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af04      	add	r7, sp, #16
	uint8_t status = 0;
 800398a:	2300      	movs	r3, #0
 800398c:	71fb      	strb	r3, [r7, #7]

	/* Initialise pressure sensor */
	uint8_t statBar = (MPRLSBarometer_Init(&bar, &hi2c1, BARNRST_GPIO_Port, BARNRST_Pin, INTBAR_GPIO_Port, INTBAR_Pin) == MPRLS_STATUS_POWERED);
 800398e:	2301      	movs	r3, #1
 8003990:	9301      	str	r3, [sp, #4]
 8003992:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <initPeripherals+0xbc>)
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	2380      	movs	r3, #128	; 0x80
 8003998:	4a2a      	ldr	r2, [pc, #168]	; (8003a44 <initPeripherals+0xc0>)
 800399a:	492b      	ldr	r1, [pc, #172]	; (8003a48 <initPeripherals+0xc4>)
 800399c:	482b      	ldr	r0, [pc, #172]	; (8003a4c <initPeripherals+0xc8>)
 800399e:	f7ff f8bd 	bl	8002b1c <MPRLSBarometer_Init>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b40      	cmp	r3, #64	; 0x40
 80039a6:	bf0c      	ite	eq
 80039a8:	2301      	moveq	r3, #1
 80039aa:	2300      	movne	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	71bb      	strb	r3, [r7, #6]

	/* Initialise magnetometer */
	uint8_t statMag = IISMagnetometer_Init(&mag, &hi2c1, GPIOA, INTMAG_Pin);
 80039b0:	2340      	movs	r3, #64	; 0x40
 80039b2:	4a24      	ldr	r2, [pc, #144]	; (8003a44 <initPeripherals+0xc0>)
 80039b4:	4924      	ldr	r1, [pc, #144]	; (8003a48 <initPeripherals+0xc4>)
 80039b6:	4826      	ldr	r0, [pc, #152]	; (8003a50 <initPeripherals+0xcc>)
 80039b8:	f7fd ff34 	bl	8001824 <IISMagnetometer_Init>
 80039bc:	4603      	mov	r3, r0
 80039be:	717b      	strb	r3, [r7, #5]

	/* Initialise IMU */
	uint8_t statIMU = BMI088_Init(&imu, &hi2c1, GPIOA, INTACC_Pin, GPIOA, INTGYR_Pin);
 80039c0:	2320      	movs	r3, #32
 80039c2:	9301      	str	r3, [sp, #4]
 80039c4:	4b1f      	ldr	r3, [pc, #124]	; (8003a44 <initPeripherals+0xc0>)
 80039c6:	9300      	str	r3, [sp, #0]
 80039c8:	2310      	movs	r3, #16
 80039ca:	4a1e      	ldr	r2, [pc, #120]	; (8003a44 <initPeripherals+0xc0>)
 80039cc:	491e      	ldr	r1, [pc, #120]	; (8003a48 <initPeripherals+0xc4>)
 80039ce:	4821      	ldr	r0, [pc, #132]	; (8003a54 <initPeripherals+0xd0>)
 80039d0:	f7fd fa94 	bl	8000efc <BMI088_Init>
 80039d4:	4603      	mov	r3, r0
 80039d6:	713b      	strb	r3, [r7, #4]

	status = statBar + statMag + statIMU;
 80039d8:	79ba      	ldrb	r2, [r7, #6]
 80039da:	797b      	ldrb	r3, [r7, #5]
 80039dc:	4413      	add	r3, r2
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	793b      	ldrb	r3, [r7, #4]
 80039e2:	4413      	add	r3, r2
 80039e4:	71fb      	strb	r3, [r7, #7]

	/* Initialise temperature sensor */
	TMP100_Init(&tmp, &hi2c1);
 80039e6:	4918      	ldr	r1, [pc, #96]	; (8003a48 <initPeripherals+0xc4>)
 80039e8:	481b      	ldr	r0, [pc, #108]	; (8003a58 <initPeripherals+0xd4>)
 80039ea:	f7ff f979 	bl	8002ce0 <TMP100_Init>

	/* Initialise GPS receiver */
	UBloxGPS_Init(&gps, &huart1, GPIOC, GPSNRST_Pin, GPIOC, GPSPPS_Pin, GPIOC, GPSLNAEN_Pin);
 80039ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80039f2:	9303      	str	r3, [sp, #12]
 80039f4:	4b19      	ldr	r3, [pc, #100]	; (8003a5c <initPeripherals+0xd8>)
 80039f6:	9302      	str	r3, [sp, #8]
 80039f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039fc:	9301      	str	r3, [sp, #4]
 80039fe:	4b17      	ldr	r3, [pc, #92]	; (8003a5c <initPeripherals+0xd8>)
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a06:	4a15      	ldr	r2, [pc, #84]	; (8003a5c <initPeripherals+0xd8>)
 8003a08:	4915      	ldr	r1, [pc, #84]	; (8003a60 <initPeripherals+0xdc>)
 8003a0a:	4816      	ldr	r0, [pc, #88]	; (8003a64 <initPeripherals+0xe0>)
 8003a0c:	f7ff fa59 	bl	8002ec2 <UBloxGPS_Init>
	UBloxGPS_Reset(&gps);
 8003a10:	4814      	ldr	r0, [pc, #80]	; (8003a64 <initPeripherals+0xe0>)
 8003a12:	f7ff fa94 	bl	8002f3e <UBloxGPS_Reset>

	if (status < 3) {
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	2b02      	cmp	r3, #2
 8003a1a:	d806      	bhi.n	8003a2a <initPeripherals+0xa6>
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_SET);
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a22:	4807      	ldr	r0, [pc, #28]	; (8003a40 <initPeripherals+0xbc>)
 8003a24:	f001 fc1c 	bl	8005260 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_RESET);
	}
}
 8003a28:	e005      	b.n	8003a36 <initPeripherals+0xb2>
		HAL_GPIO_WritePin(GPIOB, LEDB_Pin, GPIO_PIN_RESET);
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003a30:	4803      	ldr	r0, [pc, #12]	; (8003a40 <initPeripherals+0xbc>)
 8003a32:	f001 fc15 	bl	8005260 <HAL_GPIO_WritePin>
}
 8003a36:	bf00      	nop
 8003a38:	3708      	adds	r7, #8
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40020400 	.word	0x40020400
 8003a44:	40020000 	.word	0x40020000
 8003a48:	20004348 	.word	0x20004348
 8003a4c:	2000470c 	.word	0x2000470c
 8003a50:	20004728 	.word	0x20004728
 8003a54:	200042d8 	.word	0x200042d8
 8003a58:	200041ac 	.word	0x200041ac
 8003a5c:	40020800 	.word	0x40020800
 8003a60:	20004490 	.word	0x20004490
 8003a64:	200041b4 	.word	0x200041b4

08003a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b094      	sub	sp, #80	; 0x50
 8003a6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003a6e:	f107 0320 	add.w	r3, r7, #32
 8003a72:	2230      	movs	r2, #48	; 0x30
 8003a74:	2100      	movs	r1, #0
 8003a76:	4618      	mov	r0, r3
 8003a78:	f007 f9cf 	bl	800ae1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003a7c:	f107 030c 	add.w	r3, r7, #12
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	605a      	str	r2, [r3, #4]
 8003a86:	609a      	str	r2, [r3, #8]
 8003a88:	60da      	str	r2, [r3, #12]
 8003a8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	60bb      	str	r3, [r7, #8]
 8003a90:	4b28      	ldr	r3, [pc, #160]	; (8003b34 <SystemClock_Config+0xcc>)
 8003a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a94:	4a27      	ldr	r2, [pc, #156]	; (8003b34 <SystemClock_Config+0xcc>)
 8003a96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a9a:	6413      	str	r3, [r2, #64]	; 0x40
 8003a9c:	4b25      	ldr	r3, [pc, #148]	; (8003b34 <SystemClock_Config+0xcc>)
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa4:	60bb      	str	r3, [r7, #8]
 8003aa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	607b      	str	r3, [r7, #4]
 8003aac:	4b22      	ldr	r3, [pc, #136]	; (8003b38 <SystemClock_Config+0xd0>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a21      	ldr	r2, [pc, #132]	; (8003b38 <SystemClock_Config+0xd0>)
 8003ab2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ab6:	6013      	str	r3, [r2, #0]
 8003ab8:	4b1f      	ldr	r3, [pc, #124]	; (8003b38 <SystemClock_Config+0xd0>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ac0:	607b      	str	r3, [r7, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003ac8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003acc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ace:	2302      	movs	r3, #2
 8003ad0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003ad2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003ad8:	2319      	movs	r3, #25
 8003ada:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003adc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003ae0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003ae6:	2304      	movs	r3, #4
 8003ae8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003aea:	f107 0320 	add.w	r3, r7, #32
 8003aee:	4618      	mov	r0, r3
 8003af0:	f002 fe36 	bl	8006760 <HAL_RCC_OscConfig>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d001      	beq.n	8003afe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003afa:	f000 fa0b 	bl	8003f14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003afe:	230f      	movs	r3, #15
 8003b00:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003b02:	2302      	movs	r3, #2
 8003b04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003b06:	2300      	movs	r3, #0
 8003b08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003b0a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003b0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b14:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003b16:	f107 030c 	add.w	r3, r7, #12
 8003b1a:	2105      	movs	r1, #5
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f003 f861 	bl	8006be4 <HAL_RCC_ClockConfig>
 8003b22:	4603      	mov	r3, r0
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8003b28:	f000 f9f4 	bl	8003f14 <Error_Handler>
  }
}
 8003b2c:	bf00      	nop
 8003b2e:	3750      	adds	r7, #80	; 0x50
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40007000 	.word	0x40007000

08003b3c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003b40:	4b12      	ldr	r3, [pc, #72]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b42:	4a13      	ldr	r2, [pc, #76]	; (8003b90 <MX_I2C1_Init+0x54>)
 8003b44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003b46:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b48:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <MX_I2C1_Init+0x58>)
 8003b4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003b52:	4b0e      	ldr	r3, [pc, #56]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003b5e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003b60:	4b0a      	ldr	r3, [pc, #40]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003b66:	4b09      	ldr	r3, [pc, #36]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b68:	2200      	movs	r2, #0
 8003b6a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003b6c:	4b07      	ldr	r3, [pc, #28]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b6e:	2200      	movs	r2, #0
 8003b70:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003b72:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b74:	2200      	movs	r2, #0
 8003b76:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003b78:	4804      	ldr	r0, [pc, #16]	; (8003b8c <MX_I2C1_Init+0x50>)
 8003b7a:	f001 fba5 	bl	80052c8 <HAL_I2C_Init>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d001      	beq.n	8003b88 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003b84:	f000 f9c6 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003b88:	bf00      	nop
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	20004348 	.word	0x20004348
 8003b90:	40005400 	.word	0x40005400
 8003b94:	000186a0 	.word	0x000186a0

08003b98 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003b9c:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003b9e:	4a13      	ldr	r2, [pc, #76]	; (8003bec <MX_I2C2_Init+0x54>)
 8003ba0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8003ba2:	4b11      	ldr	r3, [pc, #68]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003ba4:	4a12      	ldr	r2, [pc, #72]	; (8003bf0 <MX_I2C2_Init+0x58>)
 8003ba6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ba8:	4b0f      	ldr	r3, [pc, #60]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003bae:	4b0e      	ldr	r3, [pc, #56]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003bb4:	4b0c      	ldr	r3, [pc, #48]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003bba:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003bbc:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003bc2:	4b09      	ldr	r3, [pc, #36]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003bc8:	4b07      	ldr	r3, [pc, #28]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bca:	2200      	movs	r2, #0
 8003bcc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003bce:	4b06      	ldr	r3, [pc, #24]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003bd4:	4804      	ldr	r0, [pc, #16]	; (8003be8 <MX_I2C2_Init+0x50>)
 8003bd6:	f001 fb77 	bl	80052c8 <HAL_I2C_Init>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d001      	beq.n	8003be4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003be0:	f000 f998 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003be4:	bf00      	nop
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	2000439c 	.word	0x2000439c
 8003bec:	40005800 	.word	0x40005800
 8003bf0:	000186a0 	.word	0x000186a0

08003bf4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8003bf8:	4b12      	ldr	r3, [pc, #72]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003bfa:	4a13      	ldr	r2, [pc, #76]	; (8003c48 <MX_I2C3_Init+0x54>)
 8003bfc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003bfe:	4b11      	ldr	r3, [pc, #68]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c00:	4a12      	ldr	r2, [pc, #72]	; (8003c4c <MX_I2C3_Init+0x58>)
 8003c02:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003c04:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8003c0a:	4b0e      	ldr	r3, [pc, #56]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003c10:	4b0c      	ldr	r3, [pc, #48]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c12:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c16:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003c18:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003c1e:	4b09      	ldr	r3, [pc, #36]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c20:	2200      	movs	r2, #0
 8003c22:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003c24:	4b07      	ldr	r3, [pc, #28]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003c2a:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003c30:	4804      	ldr	r0, [pc, #16]	; (8003c44 <MX_I2C3_Init+0x50>)
 8003c32:	f001 fb49 	bl	80052c8 <HAL_I2C_Init>
 8003c36:	4603      	mov	r3, r0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d001      	beq.n	8003c40 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003c3c:	f000 f96a 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003c40:	bf00      	nop
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	2000426c 	.word	0x2000426c
 8003c48:	40005c00 	.word	0x40005c00
 8003c4c:	000186a0 	.word	0x000186a0

08003c50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003c54:	4b11      	ldr	r3, [pc, #68]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c56:	4a12      	ldr	r2, [pc, #72]	; (8003ca0 <MX_USART1_UART_Init+0x50>)
 8003c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003c5a:	4b10      	ldr	r3, [pc, #64]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c5c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003c62:	4b0e      	ldr	r3, [pc, #56]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003c68:	4b0c      	ldr	r3, [pc, #48]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003c6e:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003c74:	4b09      	ldr	r3, [pc, #36]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c76:	220c      	movs	r2, #12
 8003c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003c7a:	4b08      	ldr	r3, [pc, #32]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003c80:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c82:	2200      	movs	r2, #0
 8003c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003c86:	4805      	ldr	r0, [pc, #20]	; (8003c9c <MX_USART1_UART_Init+0x4c>)
 8003c88:	f003 fbe4 	bl	8007454 <HAL_UART_Init>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003c92:	f000 f93f 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003c96:	bf00      	nop
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	bf00      	nop
 8003c9c:	20004490 	.word	0x20004490
 8003ca0:	40011000 	.word	0x40011000

08003ca4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003ca8:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003caa:	4a12      	ldr	r2, [pc, #72]	; (8003cf4 <MX_USART2_UART_Init+0x50>)
 8003cac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003cae:	4b10      	ldr	r3, [pc, #64]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003cb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003cb6:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003cbc:	4b0c      	ldr	r3, [pc, #48]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003cc2:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003cc8:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cca:	220c      	movs	r2, #12
 8003ccc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003cce:	4b08      	ldr	r3, [pc, #32]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003cd4:	4b06      	ldr	r3, [pc, #24]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003cda:	4805      	ldr	r0, [pc, #20]	; (8003cf0 <MX_USART2_UART_Init+0x4c>)
 8003cdc:	f003 fbba 	bl	8007454 <HAL_UART_Init>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003ce6:	f000 f915 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003cea:	bf00      	nop
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20004644 	.word	0x20004644
 8003cf4:	40004400 	.word	0x40004400

08003cf8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003cfc:	4b11      	ldr	r3, [pc, #68]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003cfe:	4a12      	ldr	r2, [pc, #72]	; (8003d48 <MX_USART3_UART_Init+0x50>)
 8003d00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 256000;
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d04:	f44f 327a 	mov.w	r2, #256000	; 0x3e800
 8003d08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003d0a:	4b0e      	ldr	r3, [pc, #56]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003d10:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003d16:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003d1c:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d1e:	220c      	movs	r2, #12
 8003d20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d22:	4b08      	ldr	r3, [pc, #32]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003d28:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003d2e:	4805      	ldr	r0, [pc, #20]	; (8003d44 <MX_USART3_UART_Init+0x4c>)
 8003d30:	f003 fb90 	bl	8007454 <HAL_UART_Init>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d001      	beq.n	8003d3e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003d3a:	f000 f8eb 	bl	8003f14 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	20004308 	.word	0x20004308
 8003d48:	40004800 	.word	0x40004800

08003d4c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003d52:	2300      	movs	r3, #0
 8003d54:	607b      	str	r3, [r7, #4]
 8003d56:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <MX_DMA_Init+0x3c>)
 8003d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d5a:	4a0b      	ldr	r2, [pc, #44]	; (8003d88 <MX_DMA_Init+0x3c>)
 8003d5c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d60:	6313      	str	r3, [r2, #48]	; 0x30
 8003d62:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <MX_DMA_Init+0x3c>)
 8003d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d6a:	607b      	str	r3, [r7, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2105      	movs	r1, #5
 8003d72:	2044      	movs	r0, #68	; 0x44
 8003d74:	f000 fd00 	bl	8004778 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8003d78:	2044      	movs	r0, #68	; 0x44
 8003d7a:	f000 fd19 	bl	80047b0 <HAL_NVIC_EnableIRQ>

}
 8003d7e:	bf00      	nop
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800

08003d8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b08a      	sub	sp, #40	; 0x28
 8003d90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d92:	f107 0314 	add.w	r3, r7, #20
 8003d96:	2200      	movs	r2, #0
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	605a      	str	r2, [r3, #4]
 8003d9c:	609a      	str	r2, [r3, #8]
 8003d9e:	60da      	str	r2, [r3, #12]
 8003da0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003da2:	2300      	movs	r3, #0
 8003da4:	613b      	str	r3, [r7, #16]
 8003da6:	4b4e      	ldr	r3, [pc, #312]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003daa:	4a4d      	ldr	r2, [pc, #308]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dac:	f043 0304 	orr.w	r3, r3, #4
 8003db0:	6313      	str	r3, [r2, #48]	; 0x30
 8003db2:	4b4b      	ldr	r3, [pc, #300]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	4b47      	ldr	r3, [pc, #284]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc6:	4a46      	ldr	r2, [pc, #280]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003dce:	4b44      	ldr	r3, [pc, #272]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dd6:	60fb      	str	r3, [r7, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003dda:	2300      	movs	r3, #0
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	4b40      	ldr	r3, [pc, #256]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de2:	4a3f      	ldr	r2, [pc, #252]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003de4:	f043 0301 	orr.w	r3, r3, #1
 8003de8:	6313      	str	r3, [r2, #48]	; 0x30
 8003dea:	4b3d      	ldr	r3, [pc, #244]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dee:	f003 0301 	and.w	r3, r3, #1
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003df6:	2300      	movs	r3, #0
 8003df8:	607b      	str	r3, [r7, #4]
 8003dfa:	4b39      	ldr	r3, [pc, #228]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	4a38      	ldr	r2, [pc, #224]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003e00:	f043 0302 	orr.w	r3, r3, #2
 8003e04:	6313      	str	r3, [r2, #48]	; 0x30
 8003e06:	4b36      	ldr	r3, [pc, #216]	; (8003ee0 <MX_GPIO_Init+0x154>)
 8003e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	607b      	str	r3, [r7, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPSNRST_Pin|FCCTXA_Pin|FCCTXB_Pin|FCCTXC_Pin 
 8003e12:	2200      	movs	r2, #0
 8003e14:	f244 01f0 	movw	r1, #16624	; 0x40f0
 8003e18:	4832      	ldr	r0, [pc, #200]	; (8003ee4 <MX_GPIO_Init+0x158>)
 8003e1a:	f001 fa21 	bl	8005260 <HAL_GPIO_WritePin>
                          |FCCTXD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BARNRST_GPIO_Port, BARNRST_Pin, GPIO_PIN_RESET);
 8003e1e:	2200      	movs	r2, #0
 8003e20:	2180      	movs	r1, #128	; 0x80
 8003e22:	4831      	ldr	r0, [pc, #196]	; (8003ee8 <MX_GPIO_Init+0x15c>)
 8003e24:	f001 fa1c 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDA_Pin|LEDB_Pin|LEDC_Pin|LEDD_Pin, GPIO_PIN_RESET);
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8003e2e:	482f      	ldr	r0, [pc, #188]	; (8003eec <MX_GPIO_Init+0x160>)
 8003e30:	f001 fa16 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GPSLNAEN_Pin FCCRXA_Pin FCCRXB_Pin FCCRXC_Pin 
                           FCCRXD_Pin GPSPPS_Pin */
  GPIO_InitStruct.Pin = GPSLNAEN_Pin|FCCRXA_Pin|FCCRXB_Pin|FCCRXC_Pin 
 8003e34:	f243 030f 	movw	r3, #12303	; 0x300f
 8003e38:	617b      	str	r3, [r7, #20]
                          |FCCRXD_Pin|GPSPPS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e42:	f107 0314 	add.w	r3, r7, #20
 8003e46:	4619      	mov	r1, r3
 8003e48:	4826      	ldr	r0, [pc, #152]	; (8003ee4 <MX_GPIO_Init+0x158>)
 8003e4a:	f001 f857 	bl	8004efc <HAL_GPIO_Init>

  /*Configure GPIO pins : GPSNRST_Pin FCCTXA_Pin FCCTXB_Pin FCCTXC_Pin 
                           FCCTXD_Pin */
  GPIO_InitStruct.Pin = GPSNRST_Pin|FCCTXA_Pin|FCCTXB_Pin|FCCTXC_Pin 
 8003e4e:	f244 03f0 	movw	r3, #16624	; 0x40f0
 8003e52:	617b      	str	r3, [r7, #20]
                          |FCCTXD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e54:	2301      	movs	r3, #1
 8003e56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e60:	f107 0314 	add.w	r3, r7, #20
 8003e64:	4619      	mov	r1, r3
 8003e66:	481f      	ldr	r0, [pc, #124]	; (8003ee4 <MX_GPIO_Init+0x158>)
 8003e68:	f001 f848 	bl	8004efc <HAL_GPIO_Init>

  /*Configure GPIO pins : INTACC_Pin INTGYR_Pin INTMAG_Pin */
  GPIO_InitStruct.Pin = INTACC_Pin|INTGYR_Pin|INTMAG_Pin;
 8003e6c:	2370      	movs	r3, #112	; 0x70
 8003e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e70:	2300      	movs	r3, #0
 8003e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e74:	2300      	movs	r3, #0
 8003e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e78:	f107 0314 	add.w	r3, r7, #20
 8003e7c:	4619      	mov	r1, r3
 8003e7e:	481a      	ldr	r0, [pc, #104]	; (8003ee8 <MX_GPIO_Init+0x15c>)
 8003e80:	f001 f83c 	bl	8004efc <HAL_GPIO_Init>

  /*Configure GPIO pin : BARNRST_Pin */
  GPIO_InitStruct.Pin = BARNRST_Pin;
 8003e84:	2380      	movs	r3, #128	; 0x80
 8003e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e90:	2300      	movs	r3, #0
 8003e92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BARNRST_GPIO_Port, &GPIO_InitStruct);
 8003e94:	f107 0314 	add.w	r3, r7, #20
 8003e98:	4619      	mov	r1, r3
 8003e9a:	4813      	ldr	r0, [pc, #76]	; (8003ee8 <MX_GPIO_Init+0x15c>)
 8003e9c:	f001 f82e 	bl	8004efc <HAL_GPIO_Init>

  /*Configure GPIO pin : INTBAR_Pin */
  GPIO_InitStruct.Pin = INTBAR_Pin;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTBAR_GPIO_Port, &GPIO_InitStruct);
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	480e      	ldr	r0, [pc, #56]	; (8003eec <MX_GPIO_Init+0x160>)
 8003eb4:	f001 f822 	bl	8004efc <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDA_Pin LEDB_Pin LEDC_Pin LEDD_Pin */
  GPIO_InitStruct.Pin = LEDA_Pin|LEDB_Pin|LEDC_Pin|LEDD_Pin;
 8003eb8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8003ebc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eca:	f107 0314 	add.w	r3, r7, #20
 8003ece:	4619      	mov	r1, r3
 8003ed0:	4806      	ldr	r0, [pc, #24]	; (8003eec <MX_GPIO_Init+0x160>)
 8003ed2:	f001 f813 	bl	8004efc <HAL_GPIO_Init>

}
 8003ed6:	bf00      	nop
 8003ed8:	3728      	adds	r7, #40	; 0x28
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40020800 	.word	0x40020800
 8003ee8:	40020000 	.word	0x40020000
 8003eec:	40020400 	.word	0x40020400

08003ef0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b082      	sub	sp, #8
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	4a04      	ldr	r2, [pc, #16]	; (8003f10 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003f02:	f000 fb3f 	bl	8004584 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003f06:	bf00      	nop
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
 8003f0e:	bf00      	nop
 8003f10:	40010000 	.word	0x40010000

08003f14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f18:	bf00      	nop
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	607b      	str	r3, [r7, #4]
 8003f2e:	4b12      	ldr	r3, [pc, #72]	; (8003f78 <HAL_MspInit+0x54>)
 8003f30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f32:	4a11      	ldr	r2, [pc, #68]	; (8003f78 <HAL_MspInit+0x54>)
 8003f34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f38:	6453      	str	r3, [r2, #68]	; 0x44
 8003f3a:	4b0f      	ldr	r3, [pc, #60]	; (8003f78 <HAL_MspInit+0x54>)
 8003f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f42:	607b      	str	r3, [r7, #4]
 8003f44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f46:	2300      	movs	r3, #0
 8003f48:	603b      	str	r3, [r7, #0]
 8003f4a:	4b0b      	ldr	r3, [pc, #44]	; (8003f78 <HAL_MspInit+0x54>)
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <HAL_MspInit+0x54>)
 8003f50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f54:	6413      	str	r3, [r2, #64]	; 0x40
 8003f56:	4b08      	ldr	r3, [pc, #32]	; (8003f78 <HAL_MspInit+0x54>)
 8003f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f5e:	603b      	str	r3, [r7, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003f62:	2200      	movs	r2, #0
 8003f64:	210f      	movs	r1, #15
 8003f66:	f06f 0001 	mvn.w	r0, #1
 8003f6a:	f000 fc05 	bl	8004778 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40023800 	.word	0x40023800

08003f7c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08e      	sub	sp, #56	; 0x38
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
 8003f8c:	605a      	str	r2, [r3, #4]
 8003f8e:	609a      	str	r2, [r3, #8]
 8003f90:	60da      	str	r2, [r3, #12]
 8003f92:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a5c      	ldr	r2, [pc, #368]	; (800410c <HAL_I2C_MspInit+0x190>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d12d      	bne.n	8003ffa <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	623b      	str	r3, [r7, #32]
 8003fa2:	4b5b      	ldr	r3, [pc, #364]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	4a5a      	ldr	r2, [pc, #360]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fa8:	f043 0302 	orr.w	r3, r3, #2
 8003fac:	6313      	str	r3, [r2, #48]	; 0x30
 8003fae:	4b58      	ldr	r3, [pc, #352]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	623b      	str	r3, [r7, #32]
 8003fb8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003fba:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003fbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003fc0:	2312      	movs	r3, #18
 8003fc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003fcc:	2304      	movs	r3, #4
 8003fce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	484f      	ldr	r0, [pc, #316]	; (8004114 <HAL_I2C_MspInit+0x198>)
 8003fd8:	f000 ff90 	bl	8004efc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003fdc:	2300      	movs	r3, #0
 8003fde:	61fb      	str	r3, [r7, #28]
 8003fe0:	4b4b      	ldr	r3, [pc, #300]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe4:	4a4a      	ldr	r2, [pc, #296]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fe6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003fea:	6413      	str	r3, [r2, #64]	; 0x40
 8003fec:	4b48      	ldr	r3, [pc, #288]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8003fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ff4:	61fb      	str	r3, [r7, #28]
 8003ff6:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003ff8:	e083      	b.n	8004102 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a46      	ldr	r2, [pc, #280]	; (8004118 <HAL_I2C_MspInit+0x19c>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d12d      	bne.n	8004060 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004004:	2300      	movs	r3, #0
 8004006:	61bb      	str	r3, [r7, #24]
 8004008:	4b41      	ldr	r3, [pc, #260]	; (8004110 <HAL_I2C_MspInit+0x194>)
 800400a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400c:	4a40      	ldr	r2, [pc, #256]	; (8004110 <HAL_I2C_MspInit+0x194>)
 800400e:	f043 0302 	orr.w	r3, r3, #2
 8004012:	6313      	str	r3, [r2, #48]	; 0x30
 8004014:	4b3e      	ldr	r3, [pc, #248]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004018:	f003 0302 	and.w	r3, r3, #2
 800401c:	61bb      	str	r3, [r7, #24]
 800401e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004020:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004024:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004026:	2312      	movs	r3, #18
 8004028:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800402a:	2301      	movs	r3, #1
 800402c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800402e:	2303      	movs	r3, #3
 8004030:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004032:	2304      	movs	r3, #4
 8004034:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004036:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800403a:	4619      	mov	r1, r3
 800403c:	4835      	ldr	r0, [pc, #212]	; (8004114 <HAL_I2C_MspInit+0x198>)
 800403e:	f000 ff5d 	bl	8004efc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004042:	2300      	movs	r3, #0
 8004044:	617b      	str	r3, [r7, #20]
 8004046:	4b32      	ldr	r3, [pc, #200]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	4a31      	ldr	r2, [pc, #196]	; (8004110 <HAL_I2C_MspInit+0x194>)
 800404c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004050:	6413      	str	r3, [r2, #64]	; 0x40
 8004052:	4b2f      	ldr	r3, [pc, #188]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800405a:	617b      	str	r3, [r7, #20]
 800405c:	697b      	ldr	r3, [r7, #20]
}
 800405e:	e050      	b.n	8004102 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a2d      	ldr	r2, [pc, #180]	; (800411c <HAL_I2C_MspInit+0x1a0>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d14b      	bne.n	8004102 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800406a:	2300      	movs	r3, #0
 800406c:	613b      	str	r3, [r7, #16]
 800406e:	4b28      	ldr	r3, [pc, #160]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004072:	4a27      	ldr	r2, [pc, #156]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004074:	f043 0304 	orr.w	r3, r3, #4
 8004078:	6313      	str	r3, [r2, #48]	; 0x30
 800407a:	4b25      	ldr	r3, [pc, #148]	; (8004110 <HAL_I2C_MspInit+0x194>)
 800407c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	613b      	str	r3, [r7, #16]
 8004084:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004086:	2300      	movs	r3, #0
 8004088:	60fb      	str	r3, [r7, #12]
 800408a:	4b21      	ldr	r3, [pc, #132]	; (8004110 <HAL_I2C_MspInit+0x194>)
 800408c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408e:	4a20      	ldr	r2, [pc, #128]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	6313      	str	r3, [r2, #48]	; 0x30
 8004096:	4b1e      	ldr	r3, [pc, #120]	; (8004110 <HAL_I2C_MspInit+0x194>)
 8004098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80040a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040a8:	2312      	movs	r3, #18
 80040aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ac:	2301      	movs	r3, #1
 80040ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040b0:	2303      	movs	r3, #3
 80040b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80040b4:	2304      	movs	r3, #4
 80040b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040bc:	4619      	mov	r1, r3
 80040be:	4818      	ldr	r0, [pc, #96]	; (8004120 <HAL_I2C_MspInit+0x1a4>)
 80040c0:	f000 ff1c 	bl	8004efc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80040c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040ca:	2312      	movs	r3, #18
 80040cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ce:	2301      	movs	r3, #1
 80040d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040d2:	2303      	movs	r3, #3
 80040d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80040d6:	2304      	movs	r3, #4
 80040d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040de:	4619      	mov	r1, r3
 80040e0:	4810      	ldr	r0, [pc, #64]	; (8004124 <HAL_I2C_MspInit+0x1a8>)
 80040e2:	f000 ff0b 	bl	8004efc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	4b09      	ldr	r3, [pc, #36]	; (8004110 <HAL_I2C_MspInit+0x194>)
 80040ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ee:	4a08      	ldr	r2, [pc, #32]	; (8004110 <HAL_I2C_MspInit+0x194>)
 80040f0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80040f4:	6413      	str	r3, [r2, #64]	; 0x40
 80040f6:	4b06      	ldr	r3, [pc, #24]	; (8004110 <HAL_I2C_MspInit+0x194>)
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
}
 8004102:	bf00      	nop
 8004104:	3738      	adds	r7, #56	; 0x38
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	40005400 	.word	0x40005400
 8004110:	40023800 	.word	0x40023800
 8004114:	40020400 	.word	0x40020400
 8004118:	40005800 	.word	0x40005800
 800411c:	40005c00 	.word	0x40005c00
 8004120:	40020800 	.word	0x40020800
 8004124:	40020000 	.word	0x40020000

08004128 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b08e      	sub	sp, #56	; 0x38
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004130:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]
 800413e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a66      	ldr	r2, [pc, #408]	; (80042e0 <HAL_UART_MspInit+0x1b8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d162      	bne.n	8004210 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800414a:	2300      	movs	r3, #0
 800414c:	623b      	str	r3, [r7, #32]
 800414e:	4b65      	ldr	r3, [pc, #404]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004152:	4a64      	ldr	r2, [pc, #400]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004154:	f043 0310 	orr.w	r3, r3, #16
 8004158:	6453      	str	r3, [r2, #68]	; 0x44
 800415a:	4b62      	ldr	r3, [pc, #392]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 800415c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800415e:	f003 0310 	and.w	r3, r3, #16
 8004162:	623b      	str	r3, [r7, #32]
 8004164:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004166:	2300      	movs	r3, #0
 8004168:	61fb      	str	r3, [r7, #28]
 800416a:	4b5e      	ldr	r3, [pc, #376]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	4a5d      	ldr	r2, [pc, #372]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004170:	f043 0302 	orr.w	r3, r3, #2
 8004174:	6313      	str	r3, [r2, #48]	; 0x30
 8004176:	4b5b      	ldr	r3, [pc, #364]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	61fb      	str	r3, [r7, #28]
 8004180:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004182:	23c0      	movs	r3, #192	; 0xc0
 8004184:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004186:	2302      	movs	r3, #2
 8004188:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800418a:	2301      	movs	r3, #1
 800418c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800418e:	2303      	movs	r3, #3
 8004190:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004192:	2307      	movs	r3, #7
 8004194:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004196:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800419a:	4619      	mov	r1, r3
 800419c:	4852      	ldr	r0, [pc, #328]	; (80042e8 <HAL_UART_MspInit+0x1c0>)
 800419e:	f000 fead 	bl	8004efc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 80041a2:	4b52      	ldr	r3, [pc, #328]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041a4:	4a52      	ldr	r2, [pc, #328]	; (80042f0 <HAL_UART_MspInit+0x1c8>)
 80041a6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80041a8:	4b50      	ldr	r3, [pc, #320]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041ae:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041b0:	4b4e      	ldr	r3, [pc, #312]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041b6:	4b4d      	ldr	r3, [pc, #308]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80041bc:	4b4b      	ldr	r3, [pc, #300]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041c2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041c4:	4b49      	ldr	r3, [pc, #292]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041ca:	4b48      	ldr	r3, [pc, #288]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80041d0:	4b46      	ldr	r3, [pc, #280]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041d2:	2200      	movs	r2, #0
 80041d4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80041d6:	4b45      	ldr	r3, [pc, #276]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041d8:	2200      	movs	r2, #0
 80041da:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041dc:	4b43      	ldr	r3, [pc, #268]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041de:	2200      	movs	r2, #0
 80041e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80041e2:	4842      	ldr	r0, [pc, #264]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041e4:	f000 faf2 	bl	80047cc <HAL_DMA_Init>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80041ee:	f7ff fe91 	bl	8003f14 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a3d      	ldr	r2, [pc, #244]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041f6:	635a      	str	r2, [r3, #52]	; 0x34
 80041f8:	4a3c      	ldr	r2, [pc, #240]	; (80042ec <HAL_UART_MspInit+0x1c4>)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80041fe:	2200      	movs	r2, #0
 8004200:	2105      	movs	r1, #5
 8004202:	2025      	movs	r0, #37	; 0x25
 8004204:	f000 fab8 	bl	8004778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004208:	2025      	movs	r0, #37	; 0x25
 800420a:	f000 fad1 	bl	80047b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800420e:	e063      	b.n	80042d8 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART2)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a37      	ldr	r2, [pc, #220]	; (80042f4 <HAL_UART_MspInit+0x1cc>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d12c      	bne.n	8004274 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	4b31      	ldr	r3, [pc, #196]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004222:	4a30      	ldr	r2, [pc, #192]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004224:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004228:	6413      	str	r3, [r2, #64]	; 0x40
 800422a:	4b2e      	ldr	r3, [pc, #184]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004232:	61bb      	str	r3, [r7, #24]
 8004234:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	617b      	str	r3, [r7, #20]
 800423a:	4b2a      	ldr	r3, [pc, #168]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 800423c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423e:	4a29      	ldr	r2, [pc, #164]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004240:	f043 0301 	orr.w	r3, r3, #1
 8004244:	6313      	str	r3, [r2, #48]	; 0x30
 8004246:	4b27      	ldr	r3, [pc, #156]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424a:	f003 0301 	and.w	r3, r3, #1
 800424e:	617b      	str	r3, [r7, #20]
 8004250:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004252:	230c      	movs	r3, #12
 8004254:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004256:	2302      	movs	r3, #2
 8004258:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800425a:	2301      	movs	r3, #1
 800425c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800425e:	2303      	movs	r3, #3
 8004260:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004262:	2307      	movs	r3, #7
 8004264:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004266:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800426a:	4619      	mov	r1, r3
 800426c:	4822      	ldr	r0, [pc, #136]	; (80042f8 <HAL_UART_MspInit+0x1d0>)
 800426e:	f000 fe45 	bl	8004efc <HAL_GPIO_Init>
}
 8004272:	e031      	b.n	80042d8 <HAL_UART_MspInit+0x1b0>
  else if(huart->Instance==USART3)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a20      	ldr	r2, [pc, #128]	; (80042fc <HAL_UART_MspInit+0x1d4>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d12c      	bne.n	80042d8 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART3_CLK_ENABLE();
 800427e:	2300      	movs	r3, #0
 8004280:	613b      	str	r3, [r7, #16]
 8004282:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004286:	4a17      	ldr	r2, [pc, #92]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800428c:	6413      	str	r3, [r2, #64]	; 0x40
 800428e:	4b15      	ldr	r3, [pc, #84]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 8004290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004292:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	60fb      	str	r3, [r7, #12]
 800429e:	4b11      	ldr	r3, [pc, #68]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 80042a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a2:	4a10      	ldr	r2, [pc, #64]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 80042a4:	f043 0304 	orr.w	r3, r3, #4
 80042a8:	6313      	str	r3, [r2, #48]	; 0x30
 80042aa:	4b0e      	ldr	r3, [pc, #56]	; (80042e4 <HAL_UART_MspInit+0x1bc>)
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	f003 0304 	and.w	r3, r3, #4
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80042b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042bc:	2302      	movs	r3, #2
 80042be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80042c0:	2301      	movs	r3, #1
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042c4:	2303      	movs	r3, #3
 80042c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80042c8:	2307      	movs	r3, #7
 80042ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042d0:	4619      	mov	r1, r3
 80042d2:	480b      	ldr	r0, [pc, #44]	; (8004300 <HAL_UART_MspInit+0x1d8>)
 80042d4:	f000 fe12 	bl	8004efc <HAL_GPIO_Init>
}
 80042d8:	bf00      	nop
 80042da:	3738      	adds	r7, #56	; 0x38
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	40011000 	.word	0x40011000
 80042e4:	40023800 	.word	0x40023800
 80042e8:	40020400 	.word	0x40020400
 80042ec:	200043f0 	.word	0x200043f0
 80042f0:	40026488 	.word	0x40026488
 80042f4:	40004400 	.word	0x40004400
 80042f8:	40020000 	.word	0x40020000
 80042fc:	40004800 	.word	0x40004800
 8004300:	40020800 	.word	0x40020800

08004304 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08c      	sub	sp, #48	; 0x30
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800430c:	2300      	movs	r3, #0
 800430e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004310:	2300      	movs	r3, #0
 8004312:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8004314:	2200      	movs	r2, #0
 8004316:	6879      	ldr	r1, [r7, #4]
 8004318:	2019      	movs	r0, #25
 800431a:	f000 fa2d 	bl	8004778 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800431e:	2019      	movs	r0, #25
 8004320:	f000 fa46 	bl	80047b0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	4b1f      	ldr	r3, [pc, #124]	; (80043a8 <HAL_InitTick+0xa4>)
 800432a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432c:	4a1e      	ldr	r2, [pc, #120]	; (80043a8 <HAL_InitTick+0xa4>)
 800432e:	f043 0301 	orr.w	r3, r3, #1
 8004332:	6453      	str	r3, [r2, #68]	; 0x44
 8004334:	4b1c      	ldr	r3, [pc, #112]	; (80043a8 <HAL_InitTick+0xa4>)
 8004336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	60fb      	str	r3, [r7, #12]
 800433e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004340:	f107 0210 	add.w	r2, r7, #16
 8004344:	f107 0314 	add.w	r3, r7, #20
 8004348:	4611      	mov	r1, r2
 800434a:	4618      	mov	r0, r3
 800434c:	f002 fe12 	bl	8006f74 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004350:	f002 fdfc 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8004354:	4603      	mov	r3, r0
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800435a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800435c:	4a13      	ldr	r2, [pc, #76]	; (80043ac <HAL_InitTick+0xa8>)
 800435e:	fba2 2303 	umull	r2, r3, r2, r3
 8004362:	0c9b      	lsrs	r3, r3, #18
 8004364:	3b01      	subs	r3, #1
 8004366:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004368:	4b11      	ldr	r3, [pc, #68]	; (80043b0 <HAL_InitTick+0xac>)
 800436a:	4a12      	ldr	r2, [pc, #72]	; (80043b4 <HAL_InitTick+0xb0>)
 800436c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800436e:	4b10      	ldr	r3, [pc, #64]	; (80043b0 <HAL_InitTick+0xac>)
 8004370:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004374:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004376:	4a0e      	ldr	r2, [pc, #56]	; (80043b0 <HAL_InitTick+0xac>)
 8004378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800437a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800437c:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <HAL_InitTick+0xac>)
 800437e:	2200      	movs	r2, #0
 8004380:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004382:	4b0b      	ldr	r3, [pc, #44]	; (80043b0 <HAL_InitTick+0xac>)
 8004384:	2200      	movs	r2, #0
 8004386:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004388:	4809      	ldr	r0, [pc, #36]	; (80043b0 <HAL_InitTick+0xac>)
 800438a:	f002 fe25 	bl	8006fd8 <HAL_TIM_Base_Init>
 800438e:	4603      	mov	r3, r0
 8004390:	2b00      	cmp	r3, #0
 8004392:	d104      	bne.n	800439e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004394:	4806      	ldr	r0, [pc, #24]	; (80043b0 <HAL_InitTick+0xac>)
 8004396:	f002 fe54 	bl	8007042 <HAL_TIM_Base_Start_IT>
 800439a:	4603      	mov	r3, r0
 800439c:	e000      	b.n	80043a0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3730      	adds	r7, #48	; 0x30
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	40023800 	.word	0x40023800
 80043ac:	431bde83 	.word	0x431bde83
 80043b0:	20004748 	.word	0x20004748
 80043b4:	40010000 	.word	0x40010000

080043b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043b8:	b480      	push	{r7}
 80043ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80043bc:	bf00      	nop
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043c6:	b480      	push	{r7}
 80043c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ca:	e7fe      	b.n	80043ca <HardFault_Handler+0x4>

080043cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043d0:	e7fe      	b.n	80043d0 <MemManage_Handler+0x4>

080043d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043d2:	b480      	push	{r7}
 80043d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043d6:	e7fe      	b.n	80043d6 <BusFault_Handler+0x4>

080043d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043d8:	b480      	push	{r7}
 80043da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043dc:	e7fe      	b.n	80043dc <UsageFault_Handler+0x4>

080043de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043de:	b480      	push	{r7}
 80043e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043e2:	bf00      	nop
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr

080043ec <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80043f0:	4802      	ldr	r0, [pc, #8]	; (80043fc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80043f2:	f002 fe4a 	bl	800708a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80043f6:	bf00      	nop
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20004748 	.word	0x20004748

08004400 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004404:	4802      	ldr	r0, [pc, #8]	; (8004410 <USART1_IRQHandler+0x10>)
 8004406:	f003 f98b 	bl	8007720 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800440a:	bf00      	nop
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20004490 	.word	0x20004490

08004414 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004418:	4802      	ldr	r0, [pc, #8]	; (8004424 <DMA2_Stream5_IRQHandler+0x10>)
 800441a:	f000 fb07 	bl	8004a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800441e:	bf00      	nop
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	200043f0 	.word	0x200043f0

08004428 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004430:	4b11      	ldr	r3, [pc, #68]	; (8004478 <_sbrk+0x50>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d102      	bne.n	800443e <_sbrk+0x16>
		heap_end = &end;
 8004438:	4b0f      	ldr	r3, [pc, #60]	; (8004478 <_sbrk+0x50>)
 800443a:	4a10      	ldr	r2, [pc, #64]	; (800447c <_sbrk+0x54>)
 800443c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800443e:	4b0e      	ldr	r3, [pc, #56]	; (8004478 <_sbrk+0x50>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004444:	4b0c      	ldr	r3, [pc, #48]	; (8004478 <_sbrk+0x50>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4413      	add	r3, r2
 800444c:	466a      	mov	r2, sp
 800444e:	4293      	cmp	r3, r2
 8004450:	d907      	bls.n	8004462 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8004452:	f006 fcad 	bl	800adb0 <__errno>
 8004456:	4602      	mov	r2, r0
 8004458:	230c      	movs	r3, #12
 800445a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800445c:	f04f 33ff 	mov.w	r3, #4294967295
 8004460:	e006      	b.n	8004470 <_sbrk+0x48>
	}

	heap_end += incr;
 8004462:	4b05      	ldr	r3, [pc, #20]	; (8004478 <_sbrk+0x50>)
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4413      	add	r3, r2
 800446a:	4a03      	ldr	r2, [pc, #12]	; (8004478 <_sbrk+0x50>)
 800446c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800446e:	68fb      	ldr	r3, [r7, #12]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	20000454 	.word	0x20000454
 800447c:	20004790 	.word	0x20004790

08004480 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004484:	4b16      	ldr	r3, [pc, #88]	; (80044e0 <SystemInit+0x60>)
 8004486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800448a:	4a15      	ldr	r2, [pc, #84]	; (80044e0 <SystemInit+0x60>)
 800448c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004490:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004494:	4b13      	ldr	r3, [pc, #76]	; (80044e4 <SystemInit+0x64>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a12      	ldr	r2, [pc, #72]	; (80044e4 <SystemInit+0x64>)
 800449a:	f043 0301 	orr.w	r3, r3, #1
 800449e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80044a0:	4b10      	ldr	r3, [pc, #64]	; (80044e4 <SystemInit+0x64>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80044a6:	4b0f      	ldr	r3, [pc, #60]	; (80044e4 <SystemInit+0x64>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a0e      	ldr	r2, [pc, #56]	; (80044e4 <SystemInit+0x64>)
 80044ac:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80044b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80044b6:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <SystemInit+0x64>)
 80044b8:	4a0b      	ldr	r2, [pc, #44]	; (80044e8 <SystemInit+0x68>)
 80044ba:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80044bc:	4b09      	ldr	r3, [pc, #36]	; (80044e4 <SystemInit+0x64>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a08      	ldr	r2, [pc, #32]	; (80044e4 <SystemInit+0x64>)
 80044c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80044c8:	4b06      	ldr	r3, [pc, #24]	; (80044e4 <SystemInit+0x64>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80044ce:	4b04      	ldr	r3, [pc, #16]	; (80044e0 <SystemInit+0x60>)
 80044d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044d4:	609a      	str	r2, [r3, #8]
#endif
}
 80044d6:	bf00      	nop
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	e000ed00 	.word	0xe000ed00
 80044e4:	40023800 	.word	0x40023800
 80044e8:	24003010 	.word	0x24003010

080044ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80044ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004524 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80044f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80044f2:	e003      	b.n	80044fc <LoopCopyDataInit>

080044f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80044f4:	4b0c      	ldr	r3, [pc, #48]	; (8004528 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80044f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80044f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80044fa:	3104      	adds	r1, #4

080044fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80044fc:	480b      	ldr	r0, [pc, #44]	; (800452c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80044fe:	4b0c      	ldr	r3, [pc, #48]	; (8004530 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004500:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004502:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004504:	d3f6      	bcc.n	80044f4 <CopyDataInit>
  ldr  r2, =_sbss
 8004506:	4a0b      	ldr	r2, [pc, #44]	; (8004534 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004508:	e002      	b.n	8004510 <LoopFillZerobss>

0800450a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800450a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800450c:	f842 3b04 	str.w	r3, [r2], #4

08004510 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004510:	4b09      	ldr	r3, [pc, #36]	; (8004538 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004512:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004514:	d3f9      	bcc.n	800450a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004516:	f7ff ffb3 	bl	8004480 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800451a:	f006 fc4f 	bl	800adbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800451e:	f7fe fe47 	bl	80031b0 <main>
  bx  lr    
 8004522:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004524:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004528:	0800e4f0 	.word	0x0800e4f0
  ldr  r0, =_sdata
 800452c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004530:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8004534:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8004538:	20004790 	.word	0x20004790

0800453c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800453c:	e7fe      	b.n	800453c <ADC_IRQHandler>
	...

08004540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004544:	4b0e      	ldr	r3, [pc, #56]	; (8004580 <HAL_Init+0x40>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a0d      	ldr	r2, [pc, #52]	; (8004580 <HAL_Init+0x40>)
 800454a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800454e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004550:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <HAL_Init+0x40>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a0a      	ldr	r2, [pc, #40]	; (8004580 <HAL_Init+0x40>)
 8004556:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800455a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800455c:	4b08      	ldr	r3, [pc, #32]	; (8004580 <HAL_Init+0x40>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a07      	ldr	r2, [pc, #28]	; (8004580 <HAL_Init+0x40>)
 8004562:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004568:	2003      	movs	r0, #3
 800456a:	f000 f8fa 	bl	8004762 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800456e:	2000      	movs	r0, #0
 8004570:	f7ff fec8 	bl	8004304 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004574:	f7ff fcd6 	bl	8003f24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	40023c00 	.word	0x40023c00

08004584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004584:	b480      	push	{r7}
 8004586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004588:	4b06      	ldr	r3, [pc, #24]	; (80045a4 <HAL_IncTick+0x20>)
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	461a      	mov	r2, r3
 800458e:	4b06      	ldr	r3, [pc, #24]	; (80045a8 <HAL_IncTick+0x24>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4413      	add	r3, r2
 8004594:	4a04      	ldr	r2, [pc, #16]	; (80045a8 <HAL_IncTick+0x24>)
 8004596:	6013      	str	r3, [r2, #0]
}
 8004598:	bf00      	nop
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr
 80045a2:	bf00      	nop
 80045a4:	20000008 	.word	0x20000008
 80045a8:	20004788 	.word	0x20004788

080045ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045ac:	b480      	push	{r7}
 80045ae:	af00      	add	r7, sp, #0
  return uwTick;
 80045b0:	4b03      	ldr	r3, [pc, #12]	; (80045c0 <HAL_GetTick+0x14>)
 80045b2:	681b      	ldr	r3, [r3, #0]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	20004788 	.word	0x20004788

080045c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80045cc:	f7ff ffee 	bl	80045ac <HAL_GetTick>
 80045d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045dc:	d005      	beq.n	80045ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80045de:	4b09      	ldr	r3, [pc, #36]	; (8004604 <HAL_Delay+0x40>)
 80045e0:	781b      	ldrb	r3, [r3, #0]
 80045e2:	461a      	mov	r2, r3
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	4413      	add	r3, r2
 80045e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80045ea:	bf00      	nop
 80045ec:	f7ff ffde 	bl	80045ac <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d8f7      	bhi.n	80045ec <HAL_Delay+0x28>
  {
  }
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20000008 	.word	0x20000008

08004608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004618:	4b0c      	ldr	r3, [pc, #48]	; (800464c <__NVIC_SetPriorityGrouping+0x44>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800461e:	68ba      	ldr	r2, [r7, #8]
 8004620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004624:	4013      	ands	r3, r2
 8004626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800463a:	4a04      	ldr	r2, [pc, #16]	; (800464c <__NVIC_SetPriorityGrouping+0x44>)
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	60d3      	str	r3, [r2, #12]
}
 8004640:	bf00      	nop
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr
 800464c:	e000ed00 	.word	0xe000ed00

08004650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <__NVIC_GetPriorityGrouping+0x18>)
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	0a1b      	lsrs	r3, r3, #8
 800465a:	f003 0307 	and.w	r3, r3, #7
}
 800465e:	4618      	mov	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr
 8004668:	e000ed00 	.word	0xe000ed00

0800466c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800466c:	b480      	push	{r7}
 800466e:	b083      	sub	sp, #12
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467a:	2b00      	cmp	r3, #0
 800467c:	db0b      	blt.n	8004696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800467e:	79fb      	ldrb	r3, [r7, #7]
 8004680:	f003 021f 	and.w	r2, r3, #31
 8004684:	4907      	ldr	r1, [pc, #28]	; (80046a4 <__NVIC_EnableIRQ+0x38>)
 8004686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	2001      	movs	r0, #1
 800468e:	fa00 f202 	lsl.w	r2, r0, r2
 8004692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	e000e100 	.word	0xe000e100

080046a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	6039      	str	r1, [r7, #0]
 80046b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	db0a      	blt.n	80046d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	490c      	ldr	r1, [pc, #48]	; (80046f4 <__NVIC_SetPriority+0x4c>)
 80046c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c6:	0112      	lsls	r2, r2, #4
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	440b      	add	r3, r1
 80046cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80046d0:	e00a      	b.n	80046e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	b2da      	uxtb	r2, r3
 80046d6:	4908      	ldr	r1, [pc, #32]	; (80046f8 <__NVIC_SetPriority+0x50>)
 80046d8:	79fb      	ldrb	r3, [r7, #7]
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	3b04      	subs	r3, #4
 80046e0:	0112      	lsls	r2, r2, #4
 80046e2:	b2d2      	uxtb	r2, r2
 80046e4:	440b      	add	r3, r1
 80046e6:	761a      	strb	r2, [r3, #24]
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	e000e100 	.word	0xe000e100
 80046f8:	e000ed00 	.word	0xe000ed00

080046fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b089      	sub	sp, #36	; 0x24
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f003 0307 	and.w	r3, r3, #7
 800470e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f1c3 0307 	rsb	r3, r3, #7
 8004716:	2b04      	cmp	r3, #4
 8004718:	bf28      	it	cs
 800471a:	2304      	movcs	r3, #4
 800471c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	3304      	adds	r3, #4
 8004722:	2b06      	cmp	r3, #6
 8004724:	d902      	bls.n	800472c <NVIC_EncodePriority+0x30>
 8004726:	69fb      	ldr	r3, [r7, #28]
 8004728:	3b03      	subs	r3, #3
 800472a:	e000      	b.n	800472e <NVIC_EncodePriority+0x32>
 800472c:	2300      	movs	r3, #0
 800472e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004730:	f04f 32ff 	mov.w	r2, #4294967295
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	fa02 f303 	lsl.w	r3, r2, r3
 800473a:	43da      	mvns	r2, r3
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	401a      	ands	r2, r3
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004744:	f04f 31ff 	mov.w	r1, #4294967295
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	fa01 f303 	lsl.w	r3, r1, r3
 800474e:	43d9      	mvns	r1, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004754:	4313      	orrs	r3, r2
         );
}
 8004756:	4618      	mov	r0, r3
 8004758:	3724      	adds	r7, #36	; 0x24
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b082      	sub	sp, #8
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7ff ff4c 	bl	8004608 <__NVIC_SetPriorityGrouping>
}
 8004770:	bf00      	nop
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	4603      	mov	r3, r0
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
 8004784:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004786:	2300      	movs	r3, #0
 8004788:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800478a:	f7ff ff61 	bl	8004650 <__NVIC_GetPriorityGrouping>
 800478e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004790:	687a      	ldr	r2, [r7, #4]
 8004792:	68b9      	ldr	r1, [r7, #8]
 8004794:	6978      	ldr	r0, [r7, #20]
 8004796:	f7ff ffb1 	bl	80046fc <NVIC_EncodePriority>
 800479a:	4602      	mov	r2, r0
 800479c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047a0:	4611      	mov	r1, r2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff ff80 	bl	80046a8 <__NVIC_SetPriority>
}
 80047a8:	bf00      	nop
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff ff54 	bl	800466c <__NVIC_EnableIRQ>
}
 80047c4:	bf00      	nop
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80047d8:	f7ff fee8 	bl	80045ac <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e099      	b.n	800491c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681a      	ldr	r2, [r3, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f022 0201 	bic.w	r2, r2, #1
 8004806:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004808:	e00f      	b.n	800482a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800480a:	f7ff fecf 	bl	80045ac <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	2b05      	cmp	r3, #5
 8004816:	d908      	bls.n	800482a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2220      	movs	r2, #32
 800481c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2203      	movs	r2, #3
 8004822:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e078      	b.n	800491c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1e8      	bne.n	800480a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	4b38      	ldr	r3, [pc, #224]	; (8004924 <HAL_DMA_Init+0x158>)
 8004844:	4013      	ands	r3, r2
 8004846:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004856:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004862:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	699b      	ldr	r3, [r3, #24]
 8004868:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800486e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a1b      	ldr	r3, [r3, #32]
 8004874:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004880:	2b04      	cmp	r3, #4
 8004882:	d107      	bne.n	8004894 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488c:	4313      	orrs	r3, r2
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	697a      	ldr	r2, [r7, #20]
 800489a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	f023 0307 	bic.w	r3, r3, #7
 80048aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d117      	bne.n	80048ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c2:	697a      	ldr	r2, [r7, #20]
 80048c4:	4313      	orrs	r3, r2
 80048c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d00e      	beq.n	80048ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f000 fa99 	bl	8004e08 <DMA_CheckFifoParam>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d008      	beq.n	80048ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2240      	movs	r2, #64	; 0x40
 80048e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80048ea:	2301      	movs	r3, #1
 80048ec:	e016      	b.n	800491c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 fa50 	bl	8004d9c <DMA_CalcBaseAndBitshift>
 80048fc:	4603      	mov	r3, r0
 80048fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004904:	223f      	movs	r2, #63	; 0x3f
 8004906:	409a      	lsls	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3718      	adds	r7, #24
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	f010803f 	.word	0xf010803f

08004928 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b086      	sub	sp, #24
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
 8004934:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800493e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <HAL_DMA_Start_IT+0x26>
 800494a:	2302      	movs	r3, #2
 800494c:	e048      	b.n	80049e0 <HAL_DMA_Start_IT+0xb8>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800495c:	b2db      	uxtb	r3, r3
 800495e:	2b01      	cmp	r3, #1
 8004960:	d137      	bne.n	80049d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2202      	movs	r2, #2
 8004966:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	68b9      	ldr	r1, [r7, #8]
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 f9e2 	bl	8004d40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004980:	223f      	movs	r2, #63	; 0x3f
 8004982:	409a      	lsls	r2, r3
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0216 	orr.w	r2, r2, #22
 8004996:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	695a      	ldr	r2, [r3, #20]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80049a6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d007      	beq.n	80049c0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0208 	orr.w	r2, r2, #8
 80049be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f042 0201 	orr.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]
 80049d0:	e005      	b.n	80049de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80049da:	2302      	movs	r3, #2
 80049dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80049de:	7dfb      	ldrb	r3, [r7, #23]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3718      	adds	r7, #24
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d004      	beq.n	8004a06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2280      	movs	r2, #128	; 0x80
 8004a00:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e00c      	b.n	8004a20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2205      	movs	r2, #5
 8004a0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0201 	bic.w	r2, r2, #1
 8004a1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a1e:	2300      	movs	r3, #0
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b086      	sub	sp, #24
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004a34:	2300      	movs	r3, #0
 8004a36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a38:	4b92      	ldr	r3, [pc, #584]	; (8004c84 <HAL_DMA_IRQHandler+0x258>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a92      	ldr	r2, [pc, #584]	; (8004c88 <HAL_DMA_IRQHandler+0x25c>)
 8004a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a42:	0a9b      	lsrs	r3, r3, #10
 8004a44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a56:	2208      	movs	r2, #8
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d01a      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0304 	and.w	r3, r3, #4
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d013      	beq.n	8004a98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0204 	bic.w	r2, r2, #4
 8004a7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a84:	2208      	movs	r2, #8
 8004a86:	409a      	lsls	r2, r3
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a90:	f043 0201 	orr.w	r2, r3, #1
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	409a      	lsls	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d012      	beq.n	8004ace <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d00b      	beq.n	8004ace <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aba:	2201      	movs	r2, #1
 8004abc:	409a      	lsls	r2, r3
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac6:	f043 0202 	orr.w	r2, r3, #2
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad2:	2204      	movs	r2, #4
 8004ad4:	409a      	lsls	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	4013      	ands	r3, r2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d012      	beq.n	8004b04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00b      	beq.n	8004b04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af0:	2204      	movs	r2, #4
 8004af2:	409a      	lsls	r2, r3
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004afc:	f043 0204 	orr.w	r2, r3, #4
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b08:	2210      	movs	r2, #16
 8004b0a:	409a      	lsls	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	4013      	ands	r3, r2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d043      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f003 0308 	and.w	r3, r3, #8
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d03c      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b26:	2210      	movs	r2, #16
 8004b28:	409a      	lsls	r2, r3
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d018      	beq.n	8004b6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d108      	bne.n	8004b5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d024      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	4798      	blx	r3
 8004b5a:	e01f      	b.n	8004b9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d01b      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	4798      	blx	r3
 8004b6c:	e016      	b.n	8004b9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d107      	bne.n	8004b8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f022 0208 	bic.w	r2, r2, #8
 8004b8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba0:	2220      	movs	r2, #32
 8004ba2:	409a      	lsls	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	f000 808e 	beq.w	8004cca <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 0310 	and.w	r3, r3, #16
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	f000 8086 	beq.w	8004cca <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	409a      	lsls	r2, r3
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b05      	cmp	r3, #5
 8004bd4:	d136      	bne.n	8004c44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0216 	bic.w	r2, r2, #22
 8004be4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	695a      	ldr	r2, [r3, #20]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bf4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d103      	bne.n	8004c06 <HAL_DMA_IRQHandler+0x1da>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d007      	beq.n	8004c16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0208 	bic.w	r2, r2, #8
 8004c14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c1a:	223f      	movs	r2, #63	; 0x3f
 8004c1c:	409a      	lsls	r2, r3
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d07d      	beq.n	8004d36 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3e:	6878      	ldr	r0, [r7, #4]
 8004c40:	4798      	blx	r3
        }
        return;
 8004c42:	e078      	b.n	8004d36 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d01c      	beq.n	8004c8c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d108      	bne.n	8004c72 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d030      	beq.n	8004cca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	4798      	blx	r3
 8004c70:	e02b      	b.n	8004cca <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d027      	beq.n	8004cca <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	4798      	blx	r3
 8004c82:	e022      	b.n	8004cca <HAL_DMA_IRQHandler+0x29e>
 8004c84:	20000004 	.word	0x20000004
 8004c88:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10f      	bne.n	8004cba <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0210 	bic.w	r2, r2, #16
 8004ca8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2201      	movs	r2, #1
 8004cb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d003      	beq.n	8004cca <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d032      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d022      	beq.n	8004d24 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2205      	movs	r2, #5
 8004ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0201 	bic.w	r2, r2, #1
 8004cf4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	60bb      	str	r3, [r7, #8]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d307      	bcc.n	8004d12 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f003 0301 	and.w	r3, r3, #1
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d1f2      	bne.n	8004cf6 <HAL_DMA_IRQHandler+0x2ca>
 8004d10:	e000      	b.n	8004d14 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004d12:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	4798      	blx	r3
 8004d34:	e000      	b.n	8004d38 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004d36:	bf00      	nop
    }
  }
}
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop

08004d40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b40      	cmp	r3, #64	; 0x40
 8004d6c:	d108      	bne.n	8004d80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	687a      	ldr	r2, [r7, #4]
 8004d74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d7e:	e007      	b.n	8004d90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	60da      	str	r2, [r3, #12]
}
 8004d90:	bf00      	nop
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	3b10      	subs	r3, #16
 8004dac:	4a14      	ldr	r2, [pc, #80]	; (8004e00 <DMA_CalcBaseAndBitshift+0x64>)
 8004dae:	fba2 2303 	umull	r2, r3, r2, r3
 8004db2:	091b      	lsrs	r3, r3, #4
 8004db4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004db6:	4a13      	ldr	r2, [pc, #76]	; (8004e04 <DMA_CalcBaseAndBitshift+0x68>)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4413      	add	r3, r2
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2b03      	cmp	r3, #3
 8004dc8:	d909      	bls.n	8004dde <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004dd2:	f023 0303 	bic.w	r3, r3, #3
 8004dd6:	1d1a      	adds	r2, r3, #4
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	659a      	str	r2, [r3, #88]	; 0x58
 8004ddc:	e007      	b.n	8004dee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004de6:	f023 0303 	bic.w	r3, r3, #3
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3714      	adds	r7, #20
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	aaaaaaab 	.word	0xaaaaaaab
 8004e04:	0800e038 	.word	0x0800e038

08004e08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e10:	2300      	movs	r3, #0
 8004e12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	699b      	ldr	r3, [r3, #24]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d11f      	bne.n	8004e62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	2b03      	cmp	r3, #3
 8004e26:	d855      	bhi.n	8004ed4 <DMA_CheckFifoParam+0xcc>
 8004e28:	a201      	add	r2, pc, #4	; (adr r2, 8004e30 <DMA_CheckFifoParam+0x28>)
 8004e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e2e:	bf00      	nop
 8004e30:	08004e41 	.word	0x08004e41
 8004e34:	08004e53 	.word	0x08004e53
 8004e38:	08004e41 	.word	0x08004e41
 8004e3c:	08004ed5 	.word	0x08004ed5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d045      	beq.n	8004ed8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e50:	e042      	b.n	8004ed8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e56:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e5a:	d13f      	bne.n	8004edc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e60:	e03c      	b.n	8004edc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e6a:	d121      	bne.n	8004eb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	d836      	bhi.n	8004ee0 <DMA_CheckFifoParam+0xd8>
 8004e72:	a201      	add	r2, pc, #4	; (adr r2, 8004e78 <DMA_CheckFifoParam+0x70>)
 8004e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e78:	08004e89 	.word	0x08004e89
 8004e7c:	08004e8f 	.word	0x08004e8f
 8004e80:	08004e89 	.word	0x08004e89
 8004e84:	08004ea1 	.word	0x08004ea1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8004e8c:	e02f      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d024      	beq.n	8004ee4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e9e:	e021      	b.n	8004ee4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004ea8:	d11e      	bne.n	8004ee8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004eae:	e01b      	b.n	8004ee8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	2b02      	cmp	r3, #2
 8004eb4:	d902      	bls.n	8004ebc <DMA_CheckFifoParam+0xb4>
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d003      	beq.n	8004ec2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004eba:	e018      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	73fb      	strb	r3, [r7, #15]
      break;
 8004ec0:	e015      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d00e      	beq.n	8004eec <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73fb      	strb	r3, [r7, #15]
      break;
 8004ed2:	e00b      	b.n	8004eec <DMA_CheckFifoParam+0xe4>
      break;
 8004ed4:	bf00      	nop
 8004ed6:	e00a      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;
 8004ed8:	bf00      	nop
 8004eda:	e008      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;
 8004edc:	bf00      	nop
 8004ede:	e006      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;
 8004ee0:	bf00      	nop
 8004ee2:	e004      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;
 8004ee4:	bf00      	nop
 8004ee6:	e002      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;   
 8004ee8:	bf00      	nop
 8004eea:	e000      	b.n	8004eee <DMA_CheckFifoParam+0xe6>
      break;
 8004eec:	bf00      	nop
    }
  } 
  
  return status; 
 8004eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	3714      	adds	r7, #20
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b089      	sub	sp, #36	; 0x24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004f06:	2300      	movs	r3, #0
 8004f08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f12:	2300      	movs	r3, #0
 8004f14:	61fb      	str	r3, [r7, #28]
 8004f16:	e16b      	b.n	80051f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f18:	2201      	movs	r2, #1
 8004f1a:	69fb      	ldr	r3, [r7, #28]
 8004f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f2c:	693a      	ldr	r2, [r7, #16]
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	429a      	cmp	r2, r3
 8004f32:	f040 815a 	bne.w	80051ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d003      	beq.n	8004f46 <HAL_GPIO_Init+0x4a>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b12      	cmp	r3, #18
 8004f44:	d123      	bne.n	8004f8e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	08da      	lsrs	r2, r3, #3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	3208      	adds	r2, #8
 8004f4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	220f      	movs	r2, #15
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	43db      	mvns	r3, r3
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	4013      	ands	r3, r2
 8004f68:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	691a      	ldr	r2, [r3, #16]
 8004f6e:	69fb      	ldr	r3, [r7, #28]
 8004f70:	f003 0307 	and.w	r3, r3, #7
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7a:	69ba      	ldr	r2, [r7, #24]
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	08da      	lsrs	r2, r3, #3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	3208      	adds	r2, #8
 8004f88:	69b9      	ldr	r1, [r7, #24]
 8004f8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	2203      	movs	r2, #3
 8004f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9e:	43db      	mvns	r3, r3
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	4013      	ands	r3, r2
 8004fa4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f003 0203 	and.w	r2, r3, #3
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	005b      	lsls	r3, r3, #1
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	69ba      	ldr	r2, [r7, #24]
 8004fc0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d00b      	beq.n	8004fe2 <HAL_GPIO_Init+0xe6>
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d007      	beq.n	8004fe2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004fd6:	2b11      	cmp	r3, #17
 8004fd8:	d003      	beq.n	8004fe2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	2b12      	cmp	r3, #18
 8004fe0:	d130      	bne.n	8005044 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	005b      	lsls	r3, r3, #1
 8004fec:	2203      	movs	r2, #3
 8004fee:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff2:	43db      	mvns	r3, r3
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	69fb      	ldr	r3, [r7, #28]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	fa02 f303 	lsl.w	r3, r2, r3
 8005006:	69ba      	ldr	r2, [r7, #24]
 8005008:	4313      	orrs	r3, r2
 800500a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69ba      	ldr	r2, [r7, #24]
 8005010:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005018:	2201      	movs	r2, #1
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	43db      	mvns	r3, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4013      	ands	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	091b      	lsrs	r3, r3, #4
 800502e:	f003 0201 	and.w	r2, r3, #1
 8005032:	69fb      	ldr	r3, [r7, #28]
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	4313      	orrs	r3, r2
 800503c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	69ba      	ldr	r2, [r7, #24]
 8005042:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800504a:	69fb      	ldr	r3, [r7, #28]
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	2203      	movs	r2, #3
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	43db      	mvns	r3, r3
 8005056:	69ba      	ldr	r2, [r7, #24]
 8005058:	4013      	ands	r3, r2
 800505a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	005b      	lsls	r3, r3, #1
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	4313      	orrs	r3, r2
 800506c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69ba      	ldr	r2, [r7, #24]
 8005072:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800507c:	2b00      	cmp	r3, #0
 800507e:	f000 80b4 	beq.w	80051ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]
 8005086:	4b5f      	ldr	r3, [pc, #380]	; (8005204 <HAL_GPIO_Init+0x308>)
 8005088:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800508a:	4a5e      	ldr	r2, [pc, #376]	; (8005204 <HAL_GPIO_Init+0x308>)
 800508c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005090:	6453      	str	r3, [r2, #68]	; 0x44
 8005092:	4b5c      	ldr	r3, [pc, #368]	; (8005204 <HAL_GPIO_Init+0x308>)
 8005094:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005096:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800509a:	60fb      	str	r3, [r7, #12]
 800509c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800509e:	4a5a      	ldr	r2, [pc, #360]	; (8005208 <HAL_GPIO_Init+0x30c>)
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	089b      	lsrs	r3, r3, #2
 80050a4:	3302      	adds	r3, #2
 80050a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	f003 0303 	and.w	r3, r3, #3
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	220f      	movs	r2, #15
 80050b6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ba:	43db      	mvns	r3, r3
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	4013      	ands	r3, r2
 80050c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a51      	ldr	r2, [pc, #324]	; (800520c <HAL_GPIO_Init+0x310>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d02b      	beq.n	8005122 <HAL_GPIO_Init+0x226>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a50      	ldr	r2, [pc, #320]	; (8005210 <HAL_GPIO_Init+0x314>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d025      	beq.n	800511e <HAL_GPIO_Init+0x222>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a4f      	ldr	r2, [pc, #316]	; (8005214 <HAL_GPIO_Init+0x318>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d01f      	beq.n	800511a <HAL_GPIO_Init+0x21e>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a4e      	ldr	r2, [pc, #312]	; (8005218 <HAL_GPIO_Init+0x31c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d019      	beq.n	8005116 <HAL_GPIO_Init+0x21a>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	4a4d      	ldr	r2, [pc, #308]	; (800521c <HAL_GPIO_Init+0x320>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d013      	beq.n	8005112 <HAL_GPIO_Init+0x216>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4a4c      	ldr	r2, [pc, #304]	; (8005220 <HAL_GPIO_Init+0x324>)
 80050ee:	4293      	cmp	r3, r2
 80050f0:	d00d      	beq.n	800510e <HAL_GPIO_Init+0x212>
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4a4b      	ldr	r2, [pc, #300]	; (8005224 <HAL_GPIO_Init+0x328>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d007      	beq.n	800510a <HAL_GPIO_Init+0x20e>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	4a4a      	ldr	r2, [pc, #296]	; (8005228 <HAL_GPIO_Init+0x32c>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d101      	bne.n	8005106 <HAL_GPIO_Init+0x20a>
 8005102:	2307      	movs	r3, #7
 8005104:	e00e      	b.n	8005124 <HAL_GPIO_Init+0x228>
 8005106:	2308      	movs	r3, #8
 8005108:	e00c      	b.n	8005124 <HAL_GPIO_Init+0x228>
 800510a:	2306      	movs	r3, #6
 800510c:	e00a      	b.n	8005124 <HAL_GPIO_Init+0x228>
 800510e:	2305      	movs	r3, #5
 8005110:	e008      	b.n	8005124 <HAL_GPIO_Init+0x228>
 8005112:	2304      	movs	r3, #4
 8005114:	e006      	b.n	8005124 <HAL_GPIO_Init+0x228>
 8005116:	2303      	movs	r3, #3
 8005118:	e004      	b.n	8005124 <HAL_GPIO_Init+0x228>
 800511a:	2302      	movs	r3, #2
 800511c:	e002      	b.n	8005124 <HAL_GPIO_Init+0x228>
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <HAL_GPIO_Init+0x228>
 8005122:	2300      	movs	r3, #0
 8005124:	69fa      	ldr	r2, [r7, #28]
 8005126:	f002 0203 	and.w	r2, r2, #3
 800512a:	0092      	lsls	r2, r2, #2
 800512c:	4093      	lsls	r3, r2
 800512e:	69ba      	ldr	r2, [r7, #24]
 8005130:	4313      	orrs	r3, r2
 8005132:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005134:	4934      	ldr	r1, [pc, #208]	; (8005208 <HAL_GPIO_Init+0x30c>)
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	089b      	lsrs	r3, r3, #2
 800513a:	3302      	adds	r3, #2
 800513c:	69ba      	ldr	r2, [r7, #24]
 800513e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005142:	4b3a      	ldr	r3, [pc, #232]	; (800522c <HAL_GPIO_Init+0x330>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	43db      	mvns	r3, r3
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	4013      	ands	r3, r2
 8005150:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d003      	beq.n	8005166 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	4313      	orrs	r3, r2
 8005164:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005166:	4a31      	ldr	r2, [pc, #196]	; (800522c <HAL_GPIO_Init+0x330>)
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800516c:	4b2f      	ldr	r3, [pc, #188]	; (800522c <HAL_GPIO_Init+0x330>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	43db      	mvns	r3, r3
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4013      	ands	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005184:	2b00      	cmp	r3, #0
 8005186:	d003      	beq.n	8005190 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005188:	69ba      	ldr	r2, [r7, #24]
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005190:	4a26      	ldr	r2, [pc, #152]	; (800522c <HAL_GPIO_Init+0x330>)
 8005192:	69bb      	ldr	r3, [r7, #24]
 8005194:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005196:	4b25      	ldr	r3, [pc, #148]	; (800522c <HAL_GPIO_Init+0x330>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	43db      	mvns	r3, r3
 80051a0:	69ba      	ldr	r2, [r7, #24]
 80051a2:	4013      	ands	r3, r2
 80051a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d003      	beq.n	80051ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80051ba:	4a1c      	ldr	r2, [pc, #112]	; (800522c <HAL_GPIO_Init+0x330>)
 80051bc:	69bb      	ldr	r3, [r7, #24]
 80051be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051c0:	4b1a      	ldr	r3, [pc, #104]	; (800522c <HAL_GPIO_Init+0x330>)
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051c6:	693b      	ldr	r3, [r7, #16]
 80051c8:	43db      	mvns	r3, r3
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	4013      	ands	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d003      	beq.n	80051e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80051dc:	69ba      	ldr	r2, [r7, #24]
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051e4:	4a11      	ldr	r2, [pc, #68]	; (800522c <HAL_GPIO_Init+0x330>)
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	3301      	adds	r3, #1
 80051ee:	61fb      	str	r3, [r7, #28]
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	2b0f      	cmp	r3, #15
 80051f4:	f67f ae90 	bls.w	8004f18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051f8:	bf00      	nop
 80051fa:	3724      	adds	r7, #36	; 0x24
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	40023800 	.word	0x40023800
 8005208:	40013800 	.word	0x40013800
 800520c:	40020000 	.word	0x40020000
 8005210:	40020400 	.word	0x40020400
 8005214:	40020800 	.word	0x40020800
 8005218:	40020c00 	.word	0x40020c00
 800521c:	40021000 	.word	0x40021000
 8005220:	40021400 	.word	0x40021400
 8005224:	40021800 	.word	0x40021800
 8005228:	40021c00 	.word	0x40021c00
 800522c:	40013c00 	.word	0x40013c00

08005230 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	691a      	ldr	r2, [r3, #16]
 8005240:	887b      	ldrh	r3, [r7, #2]
 8005242:	4013      	ands	r3, r2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005248:	2301      	movs	r3, #1
 800524a:	73fb      	strb	r3, [r7, #15]
 800524c:	e001      	b.n	8005252 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800524e:	2300      	movs	r3, #0
 8005250:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005252:	7bfb      	ldrb	r3, [r7, #15]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	460b      	mov	r3, r1
 800526a:	807b      	strh	r3, [r7, #2]
 800526c:	4613      	mov	r3, r2
 800526e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005270:	787b      	ldrb	r3, [r7, #1]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800527c:	e003      	b.n	8005286 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800527e:	887b      	ldrh	r3, [r7, #2]
 8005280:	041a      	lsls	r2, r3, #16
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	619a      	str	r2, [r3, #24]
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	460b      	mov	r3, r1
 800529c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	695a      	ldr	r2, [r3, #20]
 80052a2:	887b      	ldrh	r3, [r7, #2]
 80052a4:	401a      	ands	r2, r3
 80052a6:	887b      	ldrh	r3, [r7, #2]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d104      	bne.n	80052b6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80052ac:	887b      	ldrh	r3, [r7, #2]
 80052ae:	041a      	lsls	r2, r3, #16
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80052b4:	e002      	b.n	80052bc <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80052b6:	887a      	ldrh	r2, [r7, #2]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	619a      	str	r2, [r3, #24]
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b084      	sub	sp, #16
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e10f      	b.n	80054fa <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7fe fe44 	bl	8003f7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2224      	movs	r2, #36	; 0x24
 80052f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800530c:	f001 fe0a 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8005310:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	4a7b      	ldr	r2, [pc, #492]	; (8005504 <HAL_I2C_Init+0x23c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d807      	bhi.n	800532c <HAL_I2C_Init+0x64>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	4a7a      	ldr	r2, [pc, #488]	; (8005508 <HAL_I2C_Init+0x240>)
 8005320:	4293      	cmp	r3, r2
 8005322:	bf94      	ite	ls
 8005324:	2301      	movls	r3, #1
 8005326:	2300      	movhi	r3, #0
 8005328:	b2db      	uxtb	r3, r3
 800532a:	e006      	b.n	800533a <HAL_I2C_Init+0x72>
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	4a77      	ldr	r2, [pc, #476]	; (800550c <HAL_I2C_Init+0x244>)
 8005330:	4293      	cmp	r3, r2
 8005332:	bf94      	ite	ls
 8005334:	2301      	movls	r3, #1
 8005336:	2300      	movhi	r3, #0
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e0db      	b.n	80054fa <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	4a72      	ldr	r2, [pc, #456]	; (8005510 <HAL_I2C_Init+0x248>)
 8005346:	fba2 2303 	umull	r2, r3, r2, r3
 800534a:	0c9b      	lsrs	r3, r3, #18
 800534c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	430a      	orrs	r2, r1
 8005360:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6a1b      	ldr	r3, [r3, #32]
 8005368:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	4a64      	ldr	r2, [pc, #400]	; (8005504 <HAL_I2C_Init+0x23c>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d802      	bhi.n	800537c <HAL_I2C_Init+0xb4>
 8005376:	68bb      	ldr	r3, [r7, #8]
 8005378:	3301      	adds	r3, #1
 800537a:	e009      	b.n	8005390 <HAL_I2C_Init+0xc8>
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005382:	fb02 f303 	mul.w	r3, r2, r3
 8005386:	4a63      	ldr	r2, [pc, #396]	; (8005514 <HAL_I2C_Init+0x24c>)
 8005388:	fba2 2303 	umull	r2, r3, r2, r3
 800538c:	099b      	lsrs	r3, r3, #6
 800538e:	3301      	adds	r3, #1
 8005390:	687a      	ldr	r2, [r7, #4]
 8005392:	6812      	ldr	r2, [r2, #0]
 8005394:	430b      	orrs	r3, r1
 8005396:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	69db      	ldr	r3, [r3, #28]
 800539e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80053a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	685b      	ldr	r3, [r3, #4]
 80053aa:	4956      	ldr	r1, [pc, #344]	; (8005504 <HAL_I2C_Init+0x23c>)
 80053ac:	428b      	cmp	r3, r1
 80053ae:	d80d      	bhi.n	80053cc <HAL_I2C_Init+0x104>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	1e59      	subs	r1, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	005b      	lsls	r3, r3, #1
 80053ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80053be:	3301      	adds	r3, #1
 80053c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c4:	2b04      	cmp	r3, #4
 80053c6:	bf38      	it	cc
 80053c8:	2304      	movcc	r3, #4
 80053ca:	e04f      	b.n	800546c <HAL_I2C_Init+0x1a4>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d111      	bne.n	80053f8 <HAL_I2C_Init+0x130>
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	1e58      	subs	r0, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6859      	ldr	r1, [r3, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	005b      	lsls	r3, r3, #1
 80053e0:	440b      	add	r3, r1
 80053e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80053e6:	3301      	adds	r3, #1
 80053e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	e012      	b.n	800541e <HAL_I2C_Init+0x156>
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	1e58      	subs	r0, r3, #1
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6859      	ldr	r1, [r3, #4]
 8005400:	460b      	mov	r3, r1
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	440b      	add	r3, r1
 8005406:	0099      	lsls	r1, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	fbb0 f3f3 	udiv	r3, r0, r3
 800540e:	3301      	adds	r3, #1
 8005410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005414:	2b00      	cmp	r3, #0
 8005416:	bf0c      	ite	eq
 8005418:	2301      	moveq	r3, #1
 800541a:	2300      	movne	r3, #0
 800541c:	b2db      	uxtb	r3, r3
 800541e:	2b00      	cmp	r3, #0
 8005420:	d001      	beq.n	8005426 <HAL_I2C_Init+0x15e>
 8005422:	2301      	movs	r3, #1
 8005424:	e022      	b.n	800546c <HAL_I2C_Init+0x1a4>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10e      	bne.n	800544c <HAL_I2C_Init+0x184>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	1e58      	subs	r0, r3, #1
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6859      	ldr	r1, [r3, #4]
 8005436:	460b      	mov	r3, r1
 8005438:	005b      	lsls	r3, r3, #1
 800543a:	440b      	add	r3, r1
 800543c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005440:	3301      	adds	r3, #1
 8005442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800544a:	e00f      	b.n	800546c <HAL_I2C_Init+0x1a4>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	1e58      	subs	r0, r3, #1
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6859      	ldr	r1, [r3, #4]
 8005454:	460b      	mov	r3, r1
 8005456:	009b      	lsls	r3, r3, #2
 8005458:	440b      	add	r3, r1
 800545a:	0099      	lsls	r1, r3, #2
 800545c:	440b      	add	r3, r1
 800545e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005462:	3301      	adds	r3, #1
 8005464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005468:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800546c:	6879      	ldr	r1, [r7, #4]
 800546e:	6809      	ldr	r1, [r1, #0]
 8005470:	4313      	orrs	r3, r2
 8005472:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	69da      	ldr	r2, [r3, #28]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a1b      	ldr	r3, [r3, #32]
 8005486:	431a      	orrs	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	430a      	orrs	r2, r1
 800548e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800549a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6911      	ldr	r1, [r2, #16]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	68d2      	ldr	r2, [r2, #12]
 80054a6:	4311      	orrs	r1, r2
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	6812      	ldr	r2, [r2, #0]
 80054ac:	430b      	orrs	r3, r1
 80054ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695a      	ldr	r2, [r3, #20]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	431a      	orrs	r2, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	681a      	ldr	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	000186a0 	.word	0x000186a0
 8005508:	001e847f 	.word	0x001e847f
 800550c:	003d08ff 	.word	0x003d08ff
 8005510:	431bde83 	.word	0x431bde83
 8005514:	10624dd3 	.word	0x10624dd3

08005518 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b088      	sub	sp, #32
 800551c:	af02      	add	r7, sp, #8
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	607a      	str	r2, [r7, #4]
 8005522:	461a      	mov	r2, r3
 8005524:	460b      	mov	r3, r1
 8005526:	817b      	strh	r3, [r7, #10]
 8005528:	4613      	mov	r3, r2
 800552a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800552c:	f7ff f83e 	bl	80045ac <HAL_GetTick>
 8005530:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005538:	b2db      	uxtb	r3, r3
 800553a:	2b20      	cmp	r3, #32
 800553c:	f040 80e0 	bne.w	8005700 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	2319      	movs	r3, #25
 8005546:	2201      	movs	r2, #1
 8005548:	4970      	ldr	r1, [pc, #448]	; (800570c <HAL_I2C_Master_Transmit+0x1f4>)
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f000 ff2a 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005550:	4603      	mov	r3, r0
 8005552:	2b00      	cmp	r3, #0
 8005554:	d001      	beq.n	800555a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005556:	2302      	movs	r3, #2
 8005558:	e0d3      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_I2C_Master_Transmit+0x50>
 8005564:	2302      	movs	r3, #2
 8005566:	e0cc      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b01      	cmp	r3, #1
 800557c:	d007      	beq.n	800558e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681a      	ldr	r2, [r3, #0]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f042 0201 	orr.w	r2, r2, #1
 800558c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800559c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2221      	movs	r2, #33	; 0x21
 80055a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2210      	movs	r2, #16
 80055aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2200      	movs	r2, #0
 80055b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	893a      	ldrh	r2, [r7, #8]
 80055be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c4:	b29a      	uxth	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	4a50      	ldr	r2, [pc, #320]	; (8005710 <HAL_I2C_Master_Transmit+0x1f8>)
 80055ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055d0:	8979      	ldrh	r1, [r7, #10]
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	6a3a      	ldr	r2, [r7, #32]
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 fce8 	bl	8005fac <I2C_MasterRequestWrite>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e08d      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e6:	2300      	movs	r3, #0
 80055e8:	613b      	str	r3, [r7, #16]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	695b      	ldr	r3, [r3, #20]
 80055f0:	613b      	str	r3, [r7, #16]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	613b      	str	r3, [r7, #16]
 80055fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80055fc:	e066      	b.n	80056cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	6a39      	ldr	r1, [r7, #32]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 ffa4 	bl	8006550 <I2C_WaitOnTXEFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00d      	beq.n	800562a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005612:	2b04      	cmp	r3, #4
 8005614:	d107      	bne.n	8005626 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005624:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e06b      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562e:	781a      	ldrb	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563a:	1c5a      	adds	r2, r3, #1
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005652:	3b01      	subs	r3, #1
 8005654:	b29a      	uxth	r2, r3
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	f003 0304 	and.w	r3, r3, #4
 8005664:	2b04      	cmp	r3, #4
 8005666:	d11b      	bne.n	80056a0 <HAL_I2C_Master_Transmit+0x188>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800566c:	2b00      	cmp	r3, #0
 800566e:	d017      	beq.n	80056a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005674:	781a      	ldrb	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	1c5a      	adds	r2, r3, #1
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29a      	uxth	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005698:	3b01      	subs	r3, #1
 800569a:	b29a      	uxth	r2, r3
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	6a39      	ldr	r1, [r7, #32]
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f000 ff94 	bl	80065d2 <I2C_WaitOnBTFFlagUntilTimeout>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d00d      	beq.n	80056cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b4:	2b04      	cmp	r3, #4
 80056b6:	d107      	bne.n	80056c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e01a      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d194      	bne.n	80055fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2220      	movs	r2, #32
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3718      	adds	r7, #24
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
 800570a:	bf00      	nop
 800570c:	00100002 	.word	0x00100002
 8005710:	ffff0000 	.word	0xffff0000

08005714 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b08c      	sub	sp, #48	; 0x30
 8005718:	af02      	add	r7, sp, #8
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	607a      	str	r2, [r7, #4]
 800571e:	461a      	mov	r2, r3
 8005720:	460b      	mov	r3, r1
 8005722:	817b      	strh	r3, [r7, #10]
 8005724:	4613      	mov	r3, r2
 8005726:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005728:	f7fe ff40 	bl	80045ac <HAL_GetTick>
 800572c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005734:	b2db      	uxtb	r3, r3
 8005736:	2b20      	cmp	r3, #32
 8005738:	f040 820b 	bne.w	8005b52 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800573c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573e:	9300      	str	r3, [sp, #0]
 8005740:	2319      	movs	r3, #25
 8005742:	2201      	movs	r2, #1
 8005744:	497c      	ldr	r1, [pc, #496]	; (8005938 <HAL_I2C_Master_Receive+0x224>)
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fe2c 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005752:	2302      	movs	r3, #2
 8005754:	e1fe      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_I2C_Master_Receive+0x50>
 8005760:	2302      	movs	r3, #2
 8005762:	e1f7      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b01      	cmp	r3, #1
 8005778:	d007      	beq.n	800578a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0201 	orr.w	r2, r2, #1
 8005788:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005798:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2222      	movs	r2, #34	; 0x22
 800579e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2210      	movs	r2, #16
 80057a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2200      	movs	r2, #0
 80057ae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	893a      	ldrh	r2, [r7, #8]
 80057ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4a5c      	ldr	r2, [pc, #368]	; (800593c <HAL_I2C_Master_Receive+0x228>)
 80057ca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057cc:	8979      	ldrh	r1, [r7, #10]
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057d2:	68f8      	ldr	r0, [r7, #12]
 80057d4:	f000 fc60 	bl	8006098 <I2C_MasterRequestRead>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d001      	beq.n	80057e2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e1b8      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d113      	bne.n	8005812 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ea:	2300      	movs	r3, #0
 80057ec:	623b      	str	r3, [r7, #32]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	623b      	str	r3, [r7, #32]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	623b      	str	r3, [r7, #32]
 80057fe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	e18c      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005816:	2b01      	cmp	r3, #1
 8005818:	d11b      	bne.n	8005852 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005828:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582a:	2300      	movs	r3, #0
 800582c:	61fb      	str	r3, [r7, #28]
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	695b      	ldr	r3, [r3, #20]
 8005834:	61fb      	str	r3, [r7, #28]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	699b      	ldr	r3, [r3, #24]
 800583c:	61fb      	str	r3, [r7, #28]
 800583e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e16c      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005856:	2b02      	cmp	r3, #2
 8005858:	d11b      	bne.n	8005892 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005868:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005878:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800587a:	2300      	movs	r3, #0
 800587c:	61bb      	str	r3, [r7, #24]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	61bb      	str	r3, [r7, #24]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	61bb      	str	r3, [r7, #24]
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	e14c      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a2:	2300      	movs	r3, #0
 80058a4:	617b      	str	r3, [r7, #20]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	695b      	ldr	r3, [r3, #20]
 80058ac:	617b      	str	r3, [r7, #20]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	617b      	str	r3, [r7, #20]
 80058b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80058b8:	e138      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058be:	2b03      	cmp	r3, #3
 80058c0:	f200 80f1 	bhi.w	8005aa6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d123      	bne.n	8005914 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f000 febf 	bl	8006654 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d001      	beq.n	80058e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e139      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	691a      	ldr	r2, [r3, #16]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ea:	b2d2      	uxtb	r2, r2
 80058ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058fc:	3b01      	subs	r3, #1
 80058fe:	b29a      	uxth	r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005908:	b29b      	uxth	r3, r3
 800590a:	3b01      	subs	r3, #1
 800590c:	b29a      	uxth	r2, r3
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005912:	e10b      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005918:	2b02      	cmp	r3, #2
 800591a:	d14e      	bne.n	80059ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	9300      	str	r3, [sp, #0]
 8005920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005922:	2200      	movs	r2, #0
 8005924:	4906      	ldr	r1, [pc, #24]	; (8005940 <HAL_I2C_Master_Receive+0x22c>)
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 fd3c 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e10e      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
 8005936:	bf00      	nop
 8005938:	00100002 	.word	0x00100002
 800593c:	ffff0000 	.word	0xffff0000
 8005940:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005952:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	691a      	ldr	r2, [r3, #16]
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005966:	1c5a      	adds	r2, r3, #1
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005970:	3b01      	subs	r3, #1
 8005972:	b29a      	uxth	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800597c:	b29b      	uxth	r3, r3
 800597e:	3b01      	subs	r3, #1
 8005980:	b29a      	uxth	r2, r3
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	691a      	ldr	r2, [r3, #16]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005990:	b2d2      	uxtb	r2, r2
 8005992:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005998:	1c5a      	adds	r2, r3, #1
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059a2:	3b01      	subs	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	3b01      	subs	r3, #1
 80059b2:	b29a      	uxth	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80059b8:	e0b8      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	9300      	str	r3, [sp, #0]
 80059be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c0:	2200      	movs	r2, #0
 80059c2:	4966      	ldr	r1, [pc, #408]	; (8005b5c <HAL_I2C_Master_Receive+0x448>)
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 fced 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d001      	beq.n	80059d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e0bf      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	691a      	ldr	r2, [r3, #16]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ee:	b2d2      	uxtb	r2, r2
 80059f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f6:	1c5a      	adds	r2, r3, #1
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a00:	3b01      	subs	r3, #1
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	494f      	ldr	r1, [pc, #316]	; (8005b5c <HAL_I2C_Master_Receive+0x448>)
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 fcbf 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e091      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	691a      	ldr	r2, [r3, #16]
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4a:	b2d2      	uxtb	r2, r2
 8005a4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	b29a      	uxth	r2, r3
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a68:	b29b      	uxth	r3, r3
 8005a6a:	3b01      	subs	r3, #1
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	691a      	ldr	r2, [r3, #16]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7c:	b2d2      	uxtb	r2, r2
 8005a7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a84:	1c5a      	adds	r2, r3, #1
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a8e:	3b01      	subs	r3, #1
 8005a90:	b29a      	uxth	r2, r3
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	3b01      	subs	r3, #1
 8005a9e:	b29a      	uxth	r2, r3
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005aa4:	e042      	b.n	8005b2c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aa8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f000 fdd2 	bl	8006654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e04c      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	691a      	ldr	r2, [r3, #16]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac4:	b2d2      	uxtb	r2, r2
 8005ac6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	b29a      	uxth	r2, r3
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	3b01      	subs	r3, #1
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	695b      	ldr	r3, [r3, #20]
 8005af2:	f003 0304 	and.w	r3, r3, #4
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d118      	bne.n	8005b2c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	691a      	ldr	r2, [r3, #16]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	b2d2      	uxtb	r2, r2
 8005b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b16:	3b01      	subs	r3, #1
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	3b01      	subs	r3, #1
 8005b26:	b29a      	uxth	r2, r3
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f47f aec2 	bne.w	80058ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	e000      	b.n	8005b54 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005b52:	2302      	movs	r3, #2
  }
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3728      	adds	r7, #40	; 0x28
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}
 8005b5c:	00010004 	.word	0x00010004

08005b60 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b08c      	sub	sp, #48	; 0x30
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	4608      	mov	r0, r1
 8005b6a:	4611      	mov	r1, r2
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	4603      	mov	r3, r0
 8005b70:	817b      	strh	r3, [r7, #10]
 8005b72:	460b      	mov	r3, r1
 8005b74:	813b      	strh	r3, [r7, #8]
 8005b76:	4613      	mov	r3, r2
 8005b78:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b7a:	f7fe fd17 	bl	80045ac <HAL_GetTick>
 8005b7e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b20      	cmp	r3, #32
 8005b8a:	f040 8208 	bne.w	8005f9e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b90:	9300      	str	r3, [sp, #0]
 8005b92:	2319      	movs	r3, #25
 8005b94:	2201      	movs	r2, #1
 8005b96:	497b      	ldr	r1, [pc, #492]	; (8005d84 <HAL_I2C_Mem_Read+0x224>)
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 fc03 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d001      	beq.n	8005ba8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e1fb      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d101      	bne.n	8005bb6 <HAL_I2C_Mem_Read+0x56>
 8005bb2:	2302      	movs	r3, #2
 8005bb4:	e1f4      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2201      	movs	r2, #1
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0301 	and.w	r3, r3, #1
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d007      	beq.n	8005bdc <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0201 	orr.w	r2, r2, #1
 8005bda:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2222      	movs	r2, #34	; 0x22
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2240      	movs	r2, #64	; 0x40
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c06:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005c0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	4a5b      	ldr	r2, [pc, #364]	; (8005d88 <HAL_I2C_Mem_Read+0x228>)
 8005c1c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c1e:	88f8      	ldrh	r0, [r7, #6]
 8005c20:	893a      	ldrh	r2, [r7, #8]
 8005c22:	8979      	ldrh	r1, [r7, #10]
 8005c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c26:	9301      	str	r3, [sp, #4]
 8005c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 fae8 	bl	8006204 <I2C_RequestMemoryRead>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	e1b0      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d113      	bne.n	8005c6e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c46:	2300      	movs	r3, #0
 8005c48:	623b      	str	r3, [r7, #32]
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	623b      	str	r3, [r7, #32]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	699b      	ldr	r3, [r3, #24]
 8005c58:	623b      	str	r3, [r7, #32]
 8005c5a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c6a:	601a      	str	r2, [r3, #0]
 8005c6c:	e184      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d11b      	bne.n	8005cae <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681a      	ldr	r2, [r3, #0]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c86:	2300      	movs	r3, #0
 8005c88:	61fb      	str	r3, [r7, #28]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	695b      	ldr	r3, [r3, #20]
 8005c90:	61fb      	str	r3, [r7, #28]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	61fb      	str	r3, [r7, #28]
 8005c9a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005caa:	601a      	str	r2, [r3, #0]
 8005cac:	e164      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d11b      	bne.n	8005cee <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005cc4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	61bb      	str	r3, [r7, #24]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	695b      	ldr	r3, [r3, #20]
 8005ce0:	61bb      	str	r3, [r7, #24]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	699b      	ldr	r3, [r3, #24]
 8005ce8:	61bb      	str	r3, [r7, #24]
 8005cea:	69bb      	ldr	r3, [r7, #24]
 8005cec:	e144      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cee:	2300      	movs	r3, #0
 8005cf0:	617b      	str	r3, [r7, #20]
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	617b      	str	r3, [r7, #20]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	617b      	str	r3, [r7, #20]
 8005d02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005d04:	e138      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d0a:	2b03      	cmp	r3, #3
 8005d0c:	f200 80f1 	bhi.w	8005ef2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d123      	bne.n	8005d60 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d1a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 fc99 	bl	8006654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d001      	beq.n	8005d2c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e139      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	691a      	ldr	r2, [r3, #16]
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d36:	b2d2      	uxtb	r2, r2
 8005d38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	1c5a      	adds	r2, r3, #1
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d54:	b29b      	uxth	r3, r3
 8005d56:	3b01      	subs	r3, #1
 8005d58:	b29a      	uxth	r2, r3
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d5e:	e10b      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d64:	2b02      	cmp	r3, #2
 8005d66:	d14e      	bne.n	8005e06 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6a:	9300      	str	r3, [sp, #0]
 8005d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d6e:	2200      	movs	r2, #0
 8005d70:	4906      	ldr	r1, [pc, #24]	; (8005d8c <HAL_I2C_Mem_Read+0x22c>)
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f000 fb16 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d008      	beq.n	8005d90 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e10e      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
 8005d82:	bf00      	nop
 8005d84:	00100002 	.word	0x00100002
 8005d88:	ffff0000 	.word	0xffff0000
 8005d8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	b29a      	uxth	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	691a      	ldr	r2, [r3, #16]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	b2d2      	uxtb	r2, r2
 8005dde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de4:	1c5a      	adds	r2, r3, #1
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dee:	3b01      	subs	r3, #1
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dfa:	b29b      	uxth	r3, r3
 8005dfc:	3b01      	subs	r3, #1
 8005dfe:	b29a      	uxth	r2, r3
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005e04:	e0b8      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e08:	9300      	str	r3, [sp, #0]
 8005e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4966      	ldr	r1, [pc, #408]	; (8005fa8 <HAL_I2C_Mem_Read+0x448>)
 8005e10:	68f8      	ldr	r0, [r7, #12]
 8005e12:	f000 fac7 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d001      	beq.n	8005e20 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e0bf      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681a      	ldr	r2, [r3, #0]
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e42:	1c5a      	adds	r2, r3, #1
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	b29a      	uxth	r2, r3
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	b29a      	uxth	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e68:	2200      	movs	r2, #0
 8005e6a:	494f      	ldr	r1, [pc, #316]	; (8005fa8 <HAL_I2C_Mem_Read+0x448>)
 8005e6c:	68f8      	ldr	r0, [r7, #12]
 8005e6e:	f000 fa99 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8005e72:	4603      	mov	r3, r0
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d001      	beq.n	8005e7c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e091      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	691a      	ldr	r2, [r3, #16]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e96:	b2d2      	uxtb	r2, r2
 8005e98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e9e:	1c5a      	adds	r2, r3, #1
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	b29a      	uxth	r2, r3
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	b29a      	uxth	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	691a      	ldr	r2, [r3, #16]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	b2d2      	uxtb	r2, r2
 8005eca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005eda:	3b01      	subs	r3, #1
 8005edc:	b29a      	uxth	r2, r3
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005ef0:	e042      	b.n	8005f78 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ef4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005ef6:	68f8      	ldr	r0, [r7, #12]
 8005ef8:	f000 fbac 	bl	8006654 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005efc:	4603      	mov	r3, r0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d001      	beq.n	8005f06 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e04c      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	691a      	ldr	r2, [r3, #16]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f10:	b2d2      	uxtb	r2, r2
 8005f12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f18:	1c5a      	adds	r2, r3, #1
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f22:	3b01      	subs	r3, #1
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	3b01      	subs	r3, #1
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	f003 0304 	and.w	r3, r3, #4
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d118      	bne.n	8005f78 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	691a      	ldr	r2, [r3, #16]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f50:	b2d2      	uxtb	r2, r2
 8005f52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f58:	1c5a      	adds	r2, r3, #1
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	3b01      	subs	r3, #1
 8005f72:	b29a      	uxth	r2, r3
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f47f aec2 	bne.w	8005d06 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2220      	movs	r2, #32
 8005f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	e000      	b.n	8005fa0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005f9e:	2302      	movs	r3, #2
  }
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3728      	adds	r7, #40	; 0x28
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	00010004 	.word	0x00010004

08005fac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af02      	add	r7, sp, #8
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	607a      	str	r2, [r7, #4]
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	460b      	mov	r3, r1
 8005fba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d006      	beq.n	8005fd6 <I2C_MasterRequestWrite+0x2a>
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d003      	beq.n	8005fd6 <I2C_MasterRequestWrite+0x2a>
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005fd4:	d108      	bne.n	8005fe8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	e00b      	b.n	8006000 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fec:	2b12      	cmp	r3, #18
 8005fee:	d107      	bne.n	8006000 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ffe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	9300      	str	r3, [sp, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800600c:	68f8      	ldr	r0, [r7, #12]
 800600e:	f000 f9c9 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e035      	b.n	8006088 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006024:	d108      	bne.n	8006038 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006026:	897b      	ldrh	r3, [r7, #10]
 8006028:	b2db      	uxtb	r3, r3
 800602a:	461a      	mov	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006034:	611a      	str	r2, [r3, #16]
 8006036:	e01b      	b.n	8006070 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006038:	897b      	ldrh	r3, [r7, #10]
 800603a:	11db      	asrs	r3, r3, #7
 800603c:	b2db      	uxtb	r3, r3
 800603e:	f003 0306 	and.w	r3, r3, #6
 8006042:	b2db      	uxtb	r3, r3
 8006044:	f063 030f 	orn	r3, r3, #15
 8006048:	b2da      	uxtb	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	490e      	ldr	r1, [pc, #56]	; (8006090 <I2C_MasterRequestWrite+0xe4>)
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f000 f9fb 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800605c:	4603      	mov	r3, r0
 800605e:	2b00      	cmp	r3, #0
 8006060:	d001      	beq.n	8006066 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	e010      	b.n	8006088 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006066:	897b      	ldrh	r3, [r7, #10]
 8006068:	b2da      	uxtb	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	4907      	ldr	r1, [pc, #28]	; (8006094 <I2C_MasterRequestWrite+0xe8>)
 8006076:	68f8      	ldr	r0, [r7, #12]
 8006078:	f000 f9eb 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d001      	beq.n	8006086 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e000      	b.n	8006088 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8006086:	2300      	movs	r3, #0
}
 8006088:	4618      	mov	r0, r3
 800608a:	3718      	adds	r7, #24
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	00010008 	.word	0x00010008
 8006094:	00010002 	.word	0x00010002

08006098 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b088      	sub	sp, #32
 800609c:	af02      	add	r7, sp, #8
 800609e:	60f8      	str	r0, [r7, #12]
 80060a0:	607a      	str	r2, [r7, #4]
 80060a2:	603b      	str	r3, [r7, #0]
 80060a4:	460b      	mov	r3, r1
 80060a6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ac:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80060bc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d006      	beq.n	80060d2 <I2C_MasterRequestRead+0x3a>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d003      	beq.n	80060d2 <I2C_MasterRequestRead+0x3a>
 80060ca:	697b      	ldr	r3, [r7, #20]
 80060cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80060d0:	d108      	bne.n	80060e4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060e0:	601a      	str	r2, [r3, #0]
 80060e2:	e00b      	b.n	80060fc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e8:	2b11      	cmp	r3, #17
 80060ea:	d107      	bne.n	80060fc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	9300      	str	r3, [sp, #0]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 f94b 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d001      	beq.n	8006118 <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e06d      	b.n	80061f4 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006120:	d108      	bne.n	8006134 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006122:	897b      	ldrh	r3, [r7, #10]
 8006124:	b2db      	uxtb	r3, r3
 8006126:	f043 0301 	orr.w	r3, r3, #1
 800612a:	b2da      	uxtb	r2, r3
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	611a      	str	r2, [r3, #16]
 8006132:	e053      	b.n	80061dc <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006134:	897b      	ldrh	r3, [r7, #10]
 8006136:	11db      	asrs	r3, r3, #7
 8006138:	b2db      	uxtb	r3, r3
 800613a:	f003 0306 	and.w	r3, r3, #6
 800613e:	b2db      	uxtb	r3, r3
 8006140:	f063 030f 	orn	r3, r3, #15
 8006144:	b2da      	uxtb	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	492a      	ldr	r1, [pc, #168]	; (80061fc <I2C_MasterRequestRead+0x164>)
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f000 f97d 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006158:	4603      	mov	r3, r0
 800615a:	2b00      	cmp	r3, #0
 800615c:	d001      	beq.n	8006162 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e048      	b.n	80061f4 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006162:	897b      	ldrh	r3, [r7, #10]
 8006164:	b2da      	uxtb	r2, r3
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	4923      	ldr	r1, [pc, #140]	; (8006200 <I2C_MasterRequestRead+0x168>)
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 f96d 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 800617e:	2301      	movs	r3, #1
 8006180:	e038      	b.n	80061f4 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006182:	2300      	movs	r3, #0
 8006184:	613b      	str	r3, [r7, #16]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	695b      	ldr	r3, [r3, #20]
 800618c:	613b      	str	r3, [r7, #16]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	613b      	str	r3, [r7, #16]
 8006196:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	681a      	ldr	r2, [r3, #0]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061a6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 f8f5 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d001      	beq.n	80061c4 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e017      	b.n	80061f4 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80061c4:	897b      	ldrh	r3, [r7, #10]
 80061c6:	11db      	asrs	r3, r3, #7
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	f003 0306 	and.w	r3, r3, #6
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	f063 030e 	orn	r3, r3, #14
 80061d4:	b2da      	uxtb	r2, r3
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	4907      	ldr	r1, [pc, #28]	; (8006200 <I2C_MasterRequestRead+0x168>)
 80061e2:	68f8      	ldr	r0, [r7, #12]
 80061e4:	f000 f935 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d001      	beq.n	80061f2 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80061ee:	2301      	movs	r3, #1
 80061f0:	e000      	b.n	80061f4 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	00010008 	.word	0x00010008
 8006200:	00010002 	.word	0x00010002

08006204 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b088      	sub	sp, #32
 8006208:	af02      	add	r7, sp, #8
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	4608      	mov	r0, r1
 800620e:	4611      	mov	r1, r2
 8006210:	461a      	mov	r2, r3
 8006212:	4603      	mov	r3, r0
 8006214:	817b      	strh	r3, [r7, #10]
 8006216:	460b      	mov	r3, r1
 8006218:	813b      	strh	r3, [r7, #8]
 800621a:	4613      	mov	r3, r2
 800621c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800622c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800623c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800623e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006240:	9300      	str	r3, [sp, #0]
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	2200      	movs	r2, #0
 8006246:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800624a:	68f8      	ldr	r0, [r7, #12]
 800624c:	f000 f8aa 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8006250:	4603      	mov	r3, r0
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e09e      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800625a:	897b      	ldrh	r3, [r7, #10]
 800625c:	b2db      	uxtb	r3, r3
 800625e:	461a      	mov	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006268:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800626a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800626c:	6a3a      	ldr	r2, [r7, #32]
 800626e:	494c      	ldr	r1, [pc, #304]	; (80063a0 <I2C_RequestMemoryRead+0x19c>)
 8006270:	68f8      	ldr	r0, [r7, #12]
 8006272:	f000 f8ee 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e08b      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006280:	2300      	movs	r3, #0
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	695b      	ldr	r3, [r3, #20]
 800628a:	617b      	str	r3, [r7, #20]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699b      	ldr	r3, [r3, #24]
 8006292:	617b      	str	r3, [r7, #20]
 8006294:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006298:	6a39      	ldr	r1, [r7, #32]
 800629a:	68f8      	ldr	r0, [r7, #12]
 800629c:	f000 f958 	bl	8006550 <I2C_WaitOnTXEFlagUntilTimeout>
 80062a0:	4603      	mov	r3, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00d      	beq.n	80062c2 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062aa:	2b04      	cmp	r3, #4
 80062ac:	d107      	bne.n	80062be <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e06a      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062c2:	88fb      	ldrh	r3, [r7, #6]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d105      	bne.n	80062d4 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062c8:	893b      	ldrh	r3, [r7, #8]
 80062ca:	b2da      	uxtb	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	611a      	str	r2, [r3, #16]
 80062d2:	e021      	b.n	8006318 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062d4:	893b      	ldrh	r3, [r7, #8]
 80062d6:	0a1b      	lsrs	r3, r3, #8
 80062d8:	b29b      	uxth	r3, r3
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e4:	6a39      	ldr	r1, [r7, #32]
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 f932 	bl	8006550 <I2C_WaitOnTXEFlagUntilTimeout>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d00d      	beq.n	800630e <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d107      	bne.n	800630a <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006308:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e044      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800630e:	893b      	ldrh	r3, [r7, #8]
 8006310:	b2da      	uxtb	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006318:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800631a:	6a39      	ldr	r1, [r7, #32]
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f000 f917 	bl	8006550 <I2C_WaitOnTXEFlagUntilTimeout>
 8006322:	4603      	mov	r3, r0
 8006324:	2b00      	cmp	r3, #0
 8006326:	d00d      	beq.n	8006344 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800632c:	2b04      	cmp	r3, #4
 800632e:	d107      	bne.n	8006340 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	681a      	ldr	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800633e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e029      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	681a      	ldr	r2, [r3, #0]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006352:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006356:	9300      	str	r3, [sp, #0]
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	2200      	movs	r2, #0
 800635c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f000 f81f 	bl	80063a4 <I2C_WaitOnFlagUntilTimeout>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e013      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006370:	897b      	ldrh	r3, [r7, #10]
 8006372:	b2db      	uxtb	r3, r3
 8006374:	f043 0301 	orr.w	r3, r3, #1
 8006378:	b2da      	uxtb	r2, r3
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006382:	6a3a      	ldr	r2, [r7, #32]
 8006384:	4906      	ldr	r1, [pc, #24]	; (80063a0 <I2C_RequestMemoryRead+0x19c>)
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 f863 	bl	8006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e000      	b.n	8006398 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8006396:	2300      	movs	r3, #0
}
 8006398:	4618      	mov	r0, r3
 800639a:	3718      	adds	r7, #24
 800639c:	46bd      	mov	sp, r7
 800639e:	bd80      	pop	{r7, pc}
 80063a0:	00010002 	.word	0x00010002

080063a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	603b      	str	r3, [r7, #0]
 80063b0:	4613      	mov	r3, r2
 80063b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063b4:	e025      	b.n	8006402 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063bc:	d021      	beq.n	8006402 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063be:	f7fe f8f5 	bl	80045ac <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	69bb      	ldr	r3, [r7, #24]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	683a      	ldr	r2, [r7, #0]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d302      	bcc.n	80063d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d116      	bne.n	8006402 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	2220      	movs	r2, #32
 80063de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ee:	f043 0220 	orr.w	r2, r3, #32
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e023      	b.n	800644a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	0c1b      	lsrs	r3, r3, #16
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b01      	cmp	r3, #1
 800640a:	d10d      	bne.n	8006428 <I2C_WaitOnFlagUntilTimeout+0x84>
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	43da      	mvns	r2, r3
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	4013      	ands	r3, r2
 8006418:	b29b      	uxth	r3, r3
 800641a:	2b00      	cmp	r3, #0
 800641c:	bf0c      	ite	eq
 800641e:	2301      	moveq	r3, #1
 8006420:	2300      	movne	r3, #0
 8006422:	b2db      	uxtb	r3, r3
 8006424:	461a      	mov	r2, r3
 8006426:	e00c      	b.n	8006442 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	699b      	ldr	r3, [r3, #24]
 800642e:	43da      	mvns	r2, r3
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	4013      	ands	r3, r2
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	bf0c      	ite	eq
 800643a:	2301      	moveq	r3, #1
 800643c:	2300      	movne	r3, #0
 800643e:	b2db      	uxtb	r3, r3
 8006440:	461a      	mov	r2, r3
 8006442:	79fb      	ldrb	r3, [r7, #7]
 8006444:	429a      	cmp	r2, r3
 8006446:	d0b6      	beq.n	80063b6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006452:	b580      	push	{r7, lr}
 8006454:	b084      	sub	sp, #16
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006460:	e051      	b.n	8006506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	695b      	ldr	r3, [r3, #20]
 8006468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800646c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006470:	d123      	bne.n	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006480:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800648a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2220      	movs	r2, #32
 8006496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	f043 0204 	orr.w	r2, r3, #4
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e046      	b.n	8006548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064c0:	d021      	beq.n	8006506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064c2:	f7fe f873 	bl	80045ac <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	429a      	cmp	r2, r3
 80064d0:	d302      	bcc.n	80064d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d116      	bne.n	8006506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2220      	movs	r2, #32
 80064e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2200      	movs	r2, #0
 80064ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064f2:	f043 0220 	orr.w	r2, r3, #32
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e020      	b.n	8006548 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	0c1b      	lsrs	r3, r3, #16
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b01      	cmp	r3, #1
 800650e:	d10c      	bne.n	800652a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	695b      	ldr	r3, [r3, #20]
 8006516:	43da      	mvns	r2, r3
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	4013      	ands	r3, r2
 800651c:	b29b      	uxth	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	bf14      	ite	ne
 8006522:	2301      	movne	r3, #1
 8006524:	2300      	moveq	r3, #0
 8006526:	b2db      	uxtb	r3, r3
 8006528:	e00b      	b.n	8006542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	699b      	ldr	r3, [r3, #24]
 8006530:	43da      	mvns	r2, r3
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4013      	ands	r3, r2
 8006536:	b29b      	uxth	r3, r3
 8006538:	2b00      	cmp	r3, #0
 800653a:	bf14      	ite	ne
 800653c:	2301      	movne	r3, #1
 800653e:	2300      	moveq	r3, #0
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d18d      	bne.n	8006462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	3710      	adds	r7, #16
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	60b9      	str	r1, [r7, #8]
 800655a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800655c:	e02d      	b.n	80065ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 f8ce 	bl	8006700 <I2C_IsAcknowledgeFailed>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e02d      	b.n	80065ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006574:	d021      	beq.n	80065ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006576:	f7fe f819 	bl	80045ac <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	429a      	cmp	r2, r3
 8006584:	d302      	bcc.n	800658c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d116      	bne.n	80065ba <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2200      	movs	r2, #0
 8006590:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2220      	movs	r2, #32
 8006596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a6:	f043 0220 	orr.w	r2, r3, #32
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80065b6:	2301      	movs	r3, #1
 80065b8:	e007      	b.n	80065ca <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	695b      	ldr	r3, [r3, #20]
 80065c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065c4:	2b80      	cmp	r3, #128	; 0x80
 80065c6:	d1ca      	bne.n	800655e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b084      	sub	sp, #16
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065de:	e02d      	b.n	800663c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065e0:	68f8      	ldr	r0, [r7, #12]
 80065e2:	f000 f88d 	bl	8006700 <I2C_IsAcknowledgeFailed>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d001      	beq.n	80065f0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	e02d      	b.n	800664c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f6:	d021      	beq.n	800663c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065f8:	f7fd ffd8 	bl	80045ac <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	68ba      	ldr	r2, [r7, #8]
 8006604:	429a      	cmp	r2, r3
 8006606:	d302      	bcc.n	800660e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d116      	bne.n	800663c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2200      	movs	r2, #0
 8006612:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2200      	movs	r2, #0
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006628:	f043 0220 	orr.w	r2, r3, #32
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e007      	b.n	800664c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	f003 0304 	and.w	r3, r3, #4
 8006646:	2b04      	cmp	r3, #4
 8006648:	d1ca      	bne.n	80065e0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006660:	e042      	b.n	80066e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695b      	ldr	r3, [r3, #20]
 8006668:	f003 0310 	and.w	r3, r3, #16
 800666c:	2b10      	cmp	r3, #16
 800666e:	d119      	bne.n	80066a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f06f 0210 	mvn.w	r2, #16
 8006678:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	2200      	movs	r2, #0
 800667e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2220      	movs	r2, #32
 8006684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e029      	b.n	80066f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066a4:	f7fd ff82 	bl	80045ac <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	68ba      	ldr	r2, [r7, #8]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d302      	bcc.n	80066ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d116      	bne.n	80066e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2220      	movs	r2, #32
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	f043 0220 	orr.w	r2, r3, #32
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
 80066e6:	e007      	b.n	80066f8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	695b      	ldr	r3, [r3, #20]
 80066ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f2:	2b40      	cmp	r3, #64	; 0x40
 80066f4:	d1b5      	bne.n	8006662 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80066f6:	2300      	movs	r3, #0
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006716:	d11b      	bne.n	8006750 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006720:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2220      	movs	r2, #32
 800672c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2200      	movs	r2, #0
 8006734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673c:	f043 0204 	orr.w	r2, r3, #4
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e000      	b.n	8006752 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	370c      	adds	r7, #12
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
	...

08006760 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d101      	bne.n	8006772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800676e:	2301      	movs	r3, #1
 8006770:	e22d      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b00      	cmp	r3, #0
 800677c:	d075      	beq.n	800686a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800677e:	4ba3      	ldr	r3, [pc, #652]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f003 030c 	and.w	r3, r3, #12
 8006786:	2b04      	cmp	r3, #4
 8006788:	d00c      	beq.n	80067a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800678a:	4ba0      	ldr	r3, [pc, #640]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 800678c:	689b      	ldr	r3, [r3, #8]
 800678e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006792:	2b08      	cmp	r3, #8
 8006794:	d112      	bne.n	80067bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006796:	4b9d      	ldr	r3, [pc, #628]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800679e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80067a2:	d10b      	bne.n	80067bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067a4:	4b99      	ldr	r3, [pc, #612]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d05b      	beq.n	8006868 <HAL_RCC_OscConfig+0x108>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d157      	bne.n	8006868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e208      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067c4:	d106      	bne.n	80067d4 <HAL_RCC_OscConfig+0x74>
 80067c6:	4b91      	ldr	r3, [pc, #580]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a90      	ldr	r2, [pc, #576]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d0:	6013      	str	r3, [r2, #0]
 80067d2:	e01d      	b.n	8006810 <HAL_RCC_OscConfig+0xb0>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067dc:	d10c      	bne.n	80067f8 <HAL_RCC_OscConfig+0x98>
 80067de:	4b8b      	ldr	r3, [pc, #556]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a8a      	ldr	r2, [pc, #552]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067e8:	6013      	str	r3, [r2, #0]
 80067ea:	4b88      	ldr	r3, [pc, #544]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a87      	ldr	r2, [pc, #540]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067f4:	6013      	str	r3, [r2, #0]
 80067f6:	e00b      	b.n	8006810 <HAL_RCC_OscConfig+0xb0>
 80067f8:	4b84      	ldr	r3, [pc, #528]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a83      	ldr	r2, [pc, #524]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80067fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006802:	6013      	str	r3, [r2, #0]
 8006804:	4b81      	ldr	r3, [pc, #516]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a80      	ldr	r2, [pc, #512]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 800680a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800680e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d013      	beq.n	8006840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006818:	f7fd fec8 	bl	80045ac <HAL_GetTick>
 800681c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800681e:	e008      	b.n	8006832 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006820:	f7fd fec4 	bl	80045ac <HAL_GetTick>
 8006824:	4602      	mov	r2, r0
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	1ad3      	subs	r3, r2, r3
 800682a:	2b64      	cmp	r3, #100	; 0x64
 800682c:	d901      	bls.n	8006832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800682e:	2303      	movs	r3, #3
 8006830:	e1cd      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006832:	4b76      	ldr	r3, [pc, #472]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800683a:	2b00      	cmp	r3, #0
 800683c:	d0f0      	beq.n	8006820 <HAL_RCC_OscConfig+0xc0>
 800683e:	e014      	b.n	800686a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006840:	f7fd feb4 	bl	80045ac <HAL_GetTick>
 8006844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006846:	e008      	b.n	800685a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006848:	f7fd feb0 	bl	80045ac <HAL_GetTick>
 800684c:	4602      	mov	r2, r0
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	1ad3      	subs	r3, r2, r3
 8006852:	2b64      	cmp	r3, #100	; 0x64
 8006854:	d901      	bls.n	800685a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e1b9      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800685a:	4b6c      	ldr	r3, [pc, #432]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006862:	2b00      	cmp	r3, #0
 8006864:	d1f0      	bne.n	8006848 <HAL_RCC_OscConfig+0xe8>
 8006866:	e000      	b.n	800686a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d063      	beq.n	800693e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006876:	4b65      	ldr	r3, [pc, #404]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	f003 030c 	and.w	r3, r3, #12
 800687e:	2b00      	cmp	r3, #0
 8006880:	d00b      	beq.n	800689a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006882:	4b62      	ldr	r3, [pc, #392]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800688a:	2b08      	cmp	r3, #8
 800688c:	d11c      	bne.n	80068c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800688e:	4b5f      	ldr	r3, [pc, #380]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d116      	bne.n	80068c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800689a:	4b5c      	ldr	r3, [pc, #368]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f003 0302 	and.w	r3, r3, #2
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d005      	beq.n	80068b2 <HAL_RCC_OscConfig+0x152>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68db      	ldr	r3, [r3, #12]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d001      	beq.n	80068b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e18d      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068b2:	4b56      	ldr	r3, [pc, #344]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	00db      	lsls	r3, r3, #3
 80068c0:	4952      	ldr	r1, [pc, #328]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068c6:	e03a      	b.n	800693e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d020      	beq.n	8006912 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068d0:	4b4f      	ldr	r3, [pc, #316]	; (8006a10 <HAL_RCC_OscConfig+0x2b0>)
 80068d2:	2201      	movs	r2, #1
 80068d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d6:	f7fd fe69 	bl	80045ac <HAL_GetTick>
 80068da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068dc:	e008      	b.n	80068f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80068de:	f7fd fe65 	bl	80045ac <HAL_GetTick>
 80068e2:	4602      	mov	r2, r0
 80068e4:	693b      	ldr	r3, [r7, #16]
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	2b02      	cmp	r3, #2
 80068ea:	d901      	bls.n	80068f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e16e      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068f0:	4b46      	ldr	r3, [pc, #280]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0302 	and.w	r3, r3, #2
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0f0      	beq.n	80068de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068fc:	4b43      	ldr	r3, [pc, #268]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	691b      	ldr	r3, [r3, #16]
 8006908:	00db      	lsls	r3, r3, #3
 800690a:	4940      	ldr	r1, [pc, #256]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 800690c:	4313      	orrs	r3, r2
 800690e:	600b      	str	r3, [r1, #0]
 8006910:	e015      	b.n	800693e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006912:	4b3f      	ldr	r3, [pc, #252]	; (8006a10 <HAL_RCC_OscConfig+0x2b0>)
 8006914:	2200      	movs	r2, #0
 8006916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006918:	f7fd fe48 	bl	80045ac <HAL_GetTick>
 800691c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800691e:	e008      	b.n	8006932 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006920:	f7fd fe44 	bl	80045ac <HAL_GetTick>
 8006924:	4602      	mov	r2, r0
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	1ad3      	subs	r3, r2, r3
 800692a:	2b02      	cmp	r3, #2
 800692c:	d901      	bls.n	8006932 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e14d      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006932:	4b36      	ldr	r3, [pc, #216]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f003 0302 	and.w	r3, r3, #2
 800693a:	2b00      	cmp	r3, #0
 800693c:	d1f0      	bne.n	8006920 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0308 	and.w	r3, r3, #8
 8006946:	2b00      	cmp	r3, #0
 8006948:	d030      	beq.n	80069ac <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d016      	beq.n	8006980 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006952:	4b30      	ldr	r3, [pc, #192]	; (8006a14 <HAL_RCC_OscConfig+0x2b4>)
 8006954:	2201      	movs	r2, #1
 8006956:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006958:	f7fd fe28 	bl	80045ac <HAL_GetTick>
 800695c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800695e:	e008      	b.n	8006972 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006960:	f7fd fe24 	bl	80045ac <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	693b      	ldr	r3, [r7, #16]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d901      	bls.n	8006972 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	e12d      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006972:	4b26      	ldr	r3, [pc, #152]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 8006974:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006976:	f003 0302 	and.w	r3, r3, #2
 800697a:	2b00      	cmp	r3, #0
 800697c:	d0f0      	beq.n	8006960 <HAL_RCC_OscConfig+0x200>
 800697e:	e015      	b.n	80069ac <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006980:	4b24      	ldr	r3, [pc, #144]	; (8006a14 <HAL_RCC_OscConfig+0x2b4>)
 8006982:	2200      	movs	r2, #0
 8006984:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006986:	f7fd fe11 	bl	80045ac <HAL_GetTick>
 800698a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800698c:	e008      	b.n	80069a0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800698e:	f7fd fe0d 	bl	80045ac <HAL_GetTick>
 8006992:	4602      	mov	r2, r0
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	1ad3      	subs	r3, r2, r3
 8006998:	2b02      	cmp	r3, #2
 800699a:	d901      	bls.n	80069a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800699c:	2303      	movs	r3, #3
 800699e:	e116      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80069a0:	4b1a      	ldr	r3, [pc, #104]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80069a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069a4:	f003 0302 	and.w	r3, r3, #2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1f0      	bne.n	800698e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 0304 	and.w	r3, r3, #4
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	f000 80a0 	beq.w	8006afa <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069ba:	2300      	movs	r3, #0
 80069bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069be:	4b13      	ldr	r3, [pc, #76]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d10f      	bne.n	80069ea <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069ca:	2300      	movs	r3, #0
 80069cc:	60fb      	str	r3, [r7, #12]
 80069ce:	4b0f      	ldr	r3, [pc, #60]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	4a0e      	ldr	r2, [pc, #56]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80069d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069d8:	6413      	str	r3, [r2, #64]	; 0x40
 80069da:	4b0c      	ldr	r3, [pc, #48]	; (8006a0c <HAL_RCC_OscConfig+0x2ac>)
 80069dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80069e6:	2301      	movs	r3, #1
 80069e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069ea:	4b0b      	ldr	r3, [pc, #44]	; (8006a18 <HAL_RCC_OscConfig+0x2b8>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d121      	bne.n	8006a3a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069f6:	4b08      	ldr	r3, [pc, #32]	; (8006a18 <HAL_RCC_OscConfig+0x2b8>)
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a07      	ldr	r2, [pc, #28]	; (8006a18 <HAL_RCC_OscConfig+0x2b8>)
 80069fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a02:	f7fd fdd3 	bl	80045ac <HAL_GetTick>
 8006a06:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a08:	e011      	b.n	8006a2e <HAL_RCC_OscConfig+0x2ce>
 8006a0a:	bf00      	nop
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	42470000 	.word	0x42470000
 8006a14:	42470e80 	.word	0x42470e80
 8006a18:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a1c:	f7fd fdc6 	bl	80045ac <HAL_GetTick>
 8006a20:	4602      	mov	r2, r0
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	1ad3      	subs	r3, r2, r3
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d901      	bls.n	8006a2e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	e0cf      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a2e:	4b6a      	ldr	r3, [pc, #424]	; (8006bd8 <HAL_RCC_OscConfig+0x478>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d0f0      	beq.n	8006a1c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d106      	bne.n	8006a50 <HAL_RCC_OscConfig+0x2f0>
 8006a42:	4b66      	ldr	r3, [pc, #408]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a46:	4a65      	ldr	r2, [pc, #404]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a48:	f043 0301 	orr.w	r3, r3, #1
 8006a4c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a4e:	e01c      	b.n	8006a8a <HAL_RCC_OscConfig+0x32a>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	2b05      	cmp	r3, #5
 8006a56:	d10c      	bne.n	8006a72 <HAL_RCC_OscConfig+0x312>
 8006a58:	4b60      	ldr	r3, [pc, #384]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a5c:	4a5f      	ldr	r2, [pc, #380]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a5e:	f043 0304 	orr.w	r3, r3, #4
 8006a62:	6713      	str	r3, [r2, #112]	; 0x70
 8006a64:	4b5d      	ldr	r3, [pc, #372]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a68:	4a5c      	ldr	r2, [pc, #368]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a6a:	f043 0301 	orr.w	r3, r3, #1
 8006a6e:	6713      	str	r3, [r2, #112]	; 0x70
 8006a70:	e00b      	b.n	8006a8a <HAL_RCC_OscConfig+0x32a>
 8006a72:	4b5a      	ldr	r3, [pc, #360]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a76:	4a59      	ldr	r2, [pc, #356]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a78:	f023 0301 	bic.w	r3, r3, #1
 8006a7c:	6713      	str	r3, [r2, #112]	; 0x70
 8006a7e:	4b57      	ldr	r3, [pc, #348]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a82:	4a56      	ldr	r2, [pc, #344]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006a84:	f023 0304 	bic.w	r3, r3, #4
 8006a88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d015      	beq.n	8006abe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a92:	f7fd fd8b 	bl	80045ac <HAL_GetTick>
 8006a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a98:	e00a      	b.n	8006ab0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006a9a:	f7fd fd87 	bl	80045ac <HAL_GetTick>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d901      	bls.n	8006ab0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e08e      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ab0:	4b4a      	ldr	r3, [pc, #296]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d0ee      	beq.n	8006a9a <HAL_RCC_OscConfig+0x33a>
 8006abc:	e014      	b.n	8006ae8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006abe:	f7fd fd75 	bl	80045ac <HAL_GetTick>
 8006ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ac4:	e00a      	b.n	8006adc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ac6:	f7fd fd71 	bl	80045ac <HAL_GetTick>
 8006aca:	4602      	mov	r2, r0
 8006acc:	693b      	ldr	r3, [r7, #16]
 8006ace:	1ad3      	subs	r3, r2, r3
 8006ad0:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d901      	bls.n	8006adc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006ad8:	2303      	movs	r3, #3
 8006ada:	e078      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006adc:	4b3f      	ldr	r3, [pc, #252]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006ade:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ae0:	f003 0302 	and.w	r3, r3, #2
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1ee      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ae8:	7dfb      	ldrb	r3, [r7, #23]
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d105      	bne.n	8006afa <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006aee:	4b3b      	ldr	r3, [pc, #236]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af2:	4a3a      	ldr	r2, [pc, #232]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006af4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006af8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	699b      	ldr	r3, [r3, #24]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d064      	beq.n	8006bcc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006b02:	4b36      	ldr	r3, [pc, #216]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	f003 030c 	and.w	r3, r3, #12
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d05c      	beq.n	8006bc8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d141      	bne.n	8006b9a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b16:	4b32      	ldr	r3, [pc, #200]	; (8006be0 <HAL_RCC_OscConfig+0x480>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b1c:	f7fd fd46 	bl	80045ac <HAL_GetTick>
 8006b20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b22:	e008      	b.n	8006b36 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b24:	f7fd fd42 	bl	80045ac <HAL_GetTick>
 8006b28:	4602      	mov	r2, r0
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	1ad3      	subs	r3, r2, r3
 8006b2e:	2b02      	cmp	r3, #2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e04b      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b36:	4b29      	ldr	r3, [pc, #164]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d1f0      	bne.n	8006b24 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	69da      	ldr	r2, [r3, #28]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6a1b      	ldr	r3, [r3, #32]
 8006b4a:	431a      	orrs	r2, r3
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b50:	019b      	lsls	r3, r3, #6
 8006b52:	431a      	orrs	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	3b01      	subs	r3, #1
 8006b5c:	041b      	lsls	r3, r3, #16
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b64:	061b      	lsls	r3, r3, #24
 8006b66:	491d      	ldr	r1, [pc, #116]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b6c:	4b1c      	ldr	r3, [pc, #112]	; (8006be0 <HAL_RCC_OscConfig+0x480>)
 8006b6e:	2201      	movs	r2, #1
 8006b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b72:	f7fd fd1b 	bl	80045ac <HAL_GetTick>
 8006b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b78:	e008      	b.n	8006b8c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006b7a:	f7fd fd17 	bl	80045ac <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	2b02      	cmp	r3, #2
 8006b86:	d901      	bls.n	8006b8c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e020      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b8c:	4b13      	ldr	r3, [pc, #76]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0f0      	beq.n	8006b7a <HAL_RCC_OscConfig+0x41a>
 8006b98:	e018      	b.n	8006bcc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b9a:	4b11      	ldr	r3, [pc, #68]	; (8006be0 <HAL_RCC_OscConfig+0x480>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ba0:	f7fd fd04 	bl	80045ac <HAL_GetTick>
 8006ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba6:	e008      	b.n	8006bba <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ba8:	f7fd fd00 	bl	80045ac <HAL_GetTick>
 8006bac:	4602      	mov	r2, r0
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	1ad3      	subs	r3, r2, r3
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d901      	bls.n	8006bba <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8006bb6:	2303      	movs	r3, #3
 8006bb8:	e009      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006bba:	4b08      	ldr	r3, [pc, #32]	; (8006bdc <HAL_RCC_OscConfig+0x47c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1f0      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x448>
 8006bc6:	e001      	b.n	8006bcc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e000      	b.n	8006bce <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8006bcc:	2300      	movs	r3, #0
}
 8006bce:	4618      	mov	r0, r3
 8006bd0:	3718      	adds	r7, #24
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}
 8006bd6:	bf00      	nop
 8006bd8:	40007000 	.word	0x40007000
 8006bdc:	40023800 	.word	0x40023800
 8006be0:	42470060 	.word	0x42470060

08006be4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d101      	bne.n	8006bf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	e0ca      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006bf8:	4b67      	ldr	r3, [pc, #412]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 030f 	and.w	r3, r3, #15
 8006c00:	683a      	ldr	r2, [r7, #0]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d90c      	bls.n	8006c20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c06:	4b64      	ldr	r3, [pc, #400]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006c08:	683a      	ldr	r2, [r7, #0]
 8006c0a:	b2d2      	uxtb	r2, r2
 8006c0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c0e:	4b62      	ldr	r3, [pc, #392]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	683a      	ldr	r2, [r7, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d001      	beq.n	8006c20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e0b6      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0302 	and.w	r3, r3, #2
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d020      	beq.n	8006c6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 0304 	and.w	r3, r3, #4
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d005      	beq.n	8006c44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c38:	4b58      	ldr	r3, [pc, #352]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	4a57      	ldr	r2, [pc, #348]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c3e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006c42:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0308 	and.w	r3, r3, #8
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d005      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c50:	4b52      	ldr	r3, [pc, #328]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c52:	689b      	ldr	r3, [r3, #8]
 8006c54:	4a51      	ldr	r2, [pc, #324]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c56:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006c5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c5c:	4b4f      	ldr	r3, [pc, #316]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	494c      	ldr	r1, [pc, #304]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0301 	and.w	r3, r3, #1
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d044      	beq.n	8006d04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d107      	bne.n	8006c92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c82:	4b46      	ldr	r3, [pc, #280]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d119      	bne.n	8006cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e07d      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	2b02      	cmp	r3, #2
 8006c98:	d003      	beq.n	8006ca2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c9e:	2b03      	cmp	r3, #3
 8006ca0:	d107      	bne.n	8006cb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ca2:	4b3e      	ldr	r3, [pc, #248]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d109      	bne.n	8006cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e06d      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cb2:	4b3a      	ldr	r3, [pc, #232]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e065      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cc2:	4b36      	ldr	r3, [pc, #216]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	f023 0203 	bic.w	r2, r3, #3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	4933      	ldr	r1, [pc, #204]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006cd4:	f7fd fc6a 	bl	80045ac <HAL_GetTick>
 8006cd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cda:	e00a      	b.n	8006cf2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006cdc:	f7fd fc66 	bl	80045ac <HAL_GetTick>
 8006ce0:	4602      	mov	r2, r0
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	1ad3      	subs	r3, r2, r3
 8006ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d901      	bls.n	8006cf2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e04d      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006cf2:	4b2a      	ldr	r3, [pc, #168]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 020c 	and.w	r2, r3, #12
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	009b      	lsls	r3, r3, #2
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d1eb      	bne.n	8006cdc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006d04:	4b24      	ldr	r3, [pc, #144]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 030f 	and.w	r3, r3, #15
 8006d0c:	683a      	ldr	r2, [r7, #0]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d20c      	bcs.n	8006d2c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d12:	4b21      	ldr	r3, [pc, #132]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	b2d2      	uxtb	r2, r2
 8006d18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d1a:	4b1f      	ldr	r3, [pc, #124]	; (8006d98 <HAL_RCC_ClockConfig+0x1b4>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 030f 	and.w	r3, r3, #15
 8006d22:	683a      	ldr	r2, [r7, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d001      	beq.n	8006d2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	e030      	b.n	8006d8e <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 0304 	and.w	r3, r3, #4
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d008      	beq.n	8006d4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d38:	4b18      	ldr	r3, [pc, #96]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006d3a:	689b      	ldr	r3, [r3, #8]
 8006d3c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	4915      	ldr	r1, [pc, #84]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f003 0308 	and.w	r3, r3, #8
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d009      	beq.n	8006d6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d56:	4b11      	ldr	r3, [pc, #68]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	00db      	lsls	r3, r3, #3
 8006d64:	490d      	ldr	r1, [pc, #52]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006d6a:	f000 f81d 	bl	8006da8 <HAL_RCC_GetSysClockFreq>
 8006d6e:	4601      	mov	r1, r0
 8006d70:	4b0a      	ldr	r3, [pc, #40]	; (8006d9c <HAL_RCC_ClockConfig+0x1b8>)
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	091b      	lsrs	r3, r3, #4
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	4a09      	ldr	r2, [pc, #36]	; (8006da0 <HAL_RCC_ClockConfig+0x1bc>)
 8006d7c:	5cd3      	ldrb	r3, [r2, r3]
 8006d7e:	fa21 f303 	lsr.w	r3, r1, r3
 8006d82:	4a08      	ldr	r2, [pc, #32]	; (8006da4 <HAL_RCC_ClockConfig+0x1c0>)
 8006d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8006d86:	2000      	movs	r0, #0
 8006d88:	f7fd fabc 	bl	8004304 <HAL_InitTick>

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	40023c00 	.word	0x40023c00
 8006d9c:	40023800 	.word	0x40023800
 8006da0:	0800e020 	.word	0x0800e020
 8006da4:	20000004 	.word	0x20000004

08006da8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006daa:	b085      	sub	sp, #20
 8006dac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006dae:	2300      	movs	r3, #0
 8006db0:	607b      	str	r3, [r7, #4]
 8006db2:	2300      	movs	r3, #0
 8006db4:	60fb      	str	r3, [r7, #12]
 8006db6:	2300      	movs	r3, #0
 8006db8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006dbe:	4b50      	ldr	r3, [pc, #320]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 030c 	and.w	r3, r3, #12
 8006dc6:	2b04      	cmp	r3, #4
 8006dc8:	d007      	beq.n	8006dda <HAL_RCC_GetSysClockFreq+0x32>
 8006dca:	2b08      	cmp	r3, #8
 8006dcc:	d008      	beq.n	8006de0 <HAL_RCC_GetSysClockFreq+0x38>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	f040 808d 	bne.w	8006eee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006dd4:	4b4b      	ldr	r3, [pc, #300]	; (8006f04 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006dd6:	60bb      	str	r3, [r7, #8]
       break;
 8006dd8:	e08c      	b.n	8006ef4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006dda:	4b4b      	ldr	r3, [pc, #300]	; (8006f08 <HAL_RCC_GetSysClockFreq+0x160>)
 8006ddc:	60bb      	str	r3, [r7, #8]
      break;
 8006dde:	e089      	b.n	8006ef4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006de0:	4b47      	ldr	r3, [pc, #284]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006de8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006dea:	4b45      	ldr	r3, [pc, #276]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d023      	beq.n	8006e3e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006df6:	4b42      	ldr	r3, [pc, #264]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	099b      	lsrs	r3, r3, #6
 8006dfc:	f04f 0400 	mov.w	r4, #0
 8006e00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006e04:	f04f 0200 	mov.w	r2, #0
 8006e08:	ea03 0501 	and.w	r5, r3, r1
 8006e0c:	ea04 0602 	and.w	r6, r4, r2
 8006e10:	4a3d      	ldr	r2, [pc, #244]	; (8006f08 <HAL_RCC_GetSysClockFreq+0x160>)
 8006e12:	fb02 f106 	mul.w	r1, r2, r6
 8006e16:	2200      	movs	r2, #0
 8006e18:	fb02 f205 	mul.w	r2, r2, r5
 8006e1c:	440a      	add	r2, r1
 8006e1e:	493a      	ldr	r1, [pc, #232]	; (8006f08 <HAL_RCC_GetSysClockFreq+0x160>)
 8006e20:	fba5 0101 	umull	r0, r1, r5, r1
 8006e24:	1853      	adds	r3, r2, r1
 8006e26:	4619      	mov	r1, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f04f 0400 	mov.w	r4, #0
 8006e2e:	461a      	mov	r2, r3
 8006e30:	4623      	mov	r3, r4
 8006e32:	f7f9 fee3 	bl	8000bfc <__aeabi_uldivmod>
 8006e36:	4603      	mov	r3, r0
 8006e38:	460c      	mov	r4, r1
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	e049      	b.n	8006ed2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e3e:	4b30      	ldr	r3, [pc, #192]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006e40:	685b      	ldr	r3, [r3, #4]
 8006e42:	099b      	lsrs	r3, r3, #6
 8006e44:	f04f 0400 	mov.w	r4, #0
 8006e48:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006e4c:	f04f 0200 	mov.w	r2, #0
 8006e50:	ea03 0501 	and.w	r5, r3, r1
 8006e54:	ea04 0602 	and.w	r6, r4, r2
 8006e58:	4629      	mov	r1, r5
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	f04f 0300 	mov.w	r3, #0
 8006e60:	f04f 0400 	mov.w	r4, #0
 8006e64:	0154      	lsls	r4, r2, #5
 8006e66:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006e6a:	014b      	lsls	r3, r1, #5
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	4622      	mov	r2, r4
 8006e70:	1b49      	subs	r1, r1, r5
 8006e72:	eb62 0206 	sbc.w	r2, r2, r6
 8006e76:	f04f 0300 	mov.w	r3, #0
 8006e7a:	f04f 0400 	mov.w	r4, #0
 8006e7e:	0194      	lsls	r4, r2, #6
 8006e80:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006e84:	018b      	lsls	r3, r1, #6
 8006e86:	1a5b      	subs	r3, r3, r1
 8006e88:	eb64 0402 	sbc.w	r4, r4, r2
 8006e8c:	f04f 0100 	mov.w	r1, #0
 8006e90:	f04f 0200 	mov.w	r2, #0
 8006e94:	00e2      	lsls	r2, r4, #3
 8006e96:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006e9a:	00d9      	lsls	r1, r3, #3
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4614      	mov	r4, r2
 8006ea0:	195b      	adds	r3, r3, r5
 8006ea2:	eb44 0406 	adc.w	r4, r4, r6
 8006ea6:	f04f 0100 	mov.w	r1, #0
 8006eaa:	f04f 0200 	mov.w	r2, #0
 8006eae:	02a2      	lsls	r2, r4, #10
 8006eb0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006eb4:	0299      	lsls	r1, r3, #10
 8006eb6:	460b      	mov	r3, r1
 8006eb8:	4614      	mov	r4, r2
 8006eba:	4618      	mov	r0, r3
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f04f 0400 	mov.w	r4, #0
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	4623      	mov	r3, r4
 8006ec8:	f7f9 fe98 	bl	8000bfc <__aeabi_uldivmod>
 8006ecc:	4603      	mov	r3, r0
 8006ece:	460c      	mov	r4, r1
 8006ed0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ed2:	4b0b      	ldr	r3, [pc, #44]	; (8006f00 <HAL_RCC_GetSysClockFreq+0x158>)
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	0c1b      	lsrs	r3, r3, #16
 8006ed8:	f003 0303 	and.w	r3, r3, #3
 8006edc:	3301      	adds	r3, #1
 8006ede:	005b      	lsls	r3, r3, #1
 8006ee0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006ee2:	68fa      	ldr	r2, [r7, #12]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eea:	60bb      	str	r3, [r7, #8]
      break;
 8006eec:	e002      	b.n	8006ef4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006eee:	4b05      	ldr	r3, [pc, #20]	; (8006f04 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006ef0:	60bb      	str	r3, [r7, #8]
      break;
 8006ef2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006efe:	bf00      	nop
 8006f00:	40023800 	.word	0x40023800
 8006f04:	00f42400 	.word	0x00f42400
 8006f08:	017d7840 	.word	0x017d7840

08006f0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f0c:	b480      	push	{r7}
 8006f0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f10:	4b03      	ldr	r3, [pc, #12]	; (8006f20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f12:	681b      	ldr	r3, [r3, #0]
}
 8006f14:	4618      	mov	r0, r3
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
 8006f1e:	bf00      	nop
 8006f20:	20000004 	.word	0x20000004

08006f24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006f28:	f7ff fff0 	bl	8006f0c <HAL_RCC_GetHCLKFreq>
 8006f2c:	4601      	mov	r1, r0
 8006f2e:	4b05      	ldr	r3, [pc, #20]	; (8006f44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	0a9b      	lsrs	r3, r3, #10
 8006f34:	f003 0307 	and.w	r3, r3, #7
 8006f38:	4a03      	ldr	r2, [pc, #12]	; (8006f48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f3a:	5cd3      	ldrb	r3, [r2, r3]
 8006f3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	40023800 	.word	0x40023800
 8006f48:	0800e030 	.word	0x0800e030

08006f4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006f50:	f7ff ffdc 	bl	8006f0c <HAL_RCC_GetHCLKFreq>
 8006f54:	4601      	mov	r1, r0
 8006f56:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f58:	689b      	ldr	r3, [r3, #8]
 8006f5a:	0b5b      	lsrs	r3, r3, #13
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	4a03      	ldr	r2, [pc, #12]	; (8006f70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f62:	5cd3      	ldrb	r3, [r2, r3]
 8006f64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	40023800 	.word	0x40023800
 8006f70:	0800e030 	.word	0x0800e030

08006f74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b083      	sub	sp, #12
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	220f      	movs	r2, #15
 8006f82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006f84:	4b12      	ldr	r3, [pc, #72]	; (8006fd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	f003 0203 	and.w	r2, r3, #3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006f90:	4b0f      	ldr	r3, [pc, #60]	; (8006fd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006f9c:	4b0c      	ldr	r3, [pc, #48]	; (8006fd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006fa8:	4b09      	ldr	r3, [pc, #36]	; (8006fd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	08db      	lsrs	r3, r3, #3
 8006fae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006fb6:	4b07      	ldr	r3, [pc, #28]	; (8006fd4 <HAL_RCC_GetClockConfig+0x60>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 020f 	and.w	r2, r3, #15
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	601a      	str	r2, [r3, #0]
}
 8006fc2:	bf00      	nop
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
 8006fce:	bf00      	nop
 8006fd0:	40023800 	.word	0x40023800
 8006fd4:	40023c00 	.word	0x40023c00

08006fd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d101      	bne.n	8006fea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	e01d      	b.n	8007026 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ff0:	b2db      	uxtb	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d106      	bne.n	8007004 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 f815 	bl	800702e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681a      	ldr	r2, [r3, #0]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	3304      	adds	r3, #4
 8007014:	4619      	mov	r1, r3
 8007016:	4610      	mov	r0, r2
 8007018:	f000 f968 	bl	80072ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007024:	2300      	movs	r3, #0
}
 8007026:	4618      	mov	r0, r3
 8007028:	3708      	adds	r7, #8
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}

0800702e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800702e:	b480      	push	{r7}
 8007030:	b083      	sub	sp, #12
 8007032:	af00      	add	r7, sp, #0
 8007034:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007036:	bf00      	nop
 8007038:	370c      	adds	r7, #12
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr

08007042 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007042:	b480      	push	{r7}
 8007044:	b085      	sub	sp, #20
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68da      	ldr	r2, [r3, #12]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	f042 0201 	orr.w	r2, r2, #1
 8007058:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f003 0307 	and.w	r3, r3, #7
 8007064:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	2b06      	cmp	r3, #6
 800706a:	d007      	beq.n	800707c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f042 0201 	orr.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800707c:	2300      	movs	r3, #0
}
 800707e:	4618      	mov	r0, r3
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr

0800708a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800708a:	b580      	push	{r7, lr}
 800708c:	b082      	sub	sp, #8
 800708e:	af00      	add	r7, sp, #0
 8007090:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	691b      	ldr	r3, [r3, #16]
 8007098:	f003 0302 	and.w	r3, r3, #2
 800709c:	2b02      	cmp	r3, #2
 800709e:	d122      	bne.n	80070e6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f003 0302 	and.w	r3, r3, #2
 80070aa:	2b02      	cmp	r3, #2
 80070ac:	d11b      	bne.n	80070e6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f06f 0202 	mvn.w	r2, #2
 80070b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	699b      	ldr	r3, [r3, #24]
 80070c4:	f003 0303 	and.w	r3, r3, #3
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d003      	beq.n	80070d4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f8ee 	bl	80072ae <HAL_TIM_IC_CaptureCallback>
 80070d2:	e005      	b.n	80070e0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f8e0 	bl	800729a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f8f1 	bl	80072c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	691b      	ldr	r3, [r3, #16]
 80070ec:	f003 0304 	and.w	r3, r3, #4
 80070f0:	2b04      	cmp	r3, #4
 80070f2:	d122      	bne.n	800713a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68db      	ldr	r3, [r3, #12]
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	2b04      	cmp	r3, #4
 8007100:	d11b      	bne.n	800713a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f06f 0204 	mvn.w	r2, #4
 800710a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2202      	movs	r2, #2
 8007110:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800711c:	2b00      	cmp	r3, #0
 800711e:	d003      	beq.n	8007128 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f8c4 	bl	80072ae <HAL_TIM_IC_CaptureCallback>
 8007126:	e005      	b.n	8007134 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 f8b6 	bl	800729a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f8c7 	bl	80072c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	691b      	ldr	r3, [r3, #16]
 8007140:	f003 0308 	and.w	r3, r3, #8
 8007144:	2b08      	cmp	r3, #8
 8007146:	d122      	bne.n	800718e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68db      	ldr	r3, [r3, #12]
 800714e:	f003 0308 	and.w	r3, r3, #8
 8007152:	2b08      	cmp	r3, #8
 8007154:	d11b      	bne.n	800718e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f06f 0208 	mvn.w	r2, #8
 800715e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2204      	movs	r2, #4
 8007164:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	69db      	ldr	r3, [r3, #28]
 800716c:	f003 0303 	and.w	r3, r3, #3
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007174:	6878      	ldr	r0, [r7, #4]
 8007176:	f000 f89a 	bl	80072ae <HAL_TIM_IC_CaptureCallback>
 800717a:	e005      	b.n	8007188 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 f88c 	bl	800729a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f89d 	bl	80072c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	691b      	ldr	r3, [r3, #16]
 8007194:	f003 0310 	and.w	r3, r3, #16
 8007198:	2b10      	cmp	r3, #16
 800719a:	d122      	bne.n	80071e2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	f003 0310 	and.w	r3, r3, #16
 80071a6:	2b10      	cmp	r3, #16
 80071a8:	d11b      	bne.n	80071e2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f06f 0210 	mvn.w	r2, #16
 80071b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2208      	movs	r2, #8
 80071b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	69db      	ldr	r3, [r3, #28]
 80071c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d003      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f870 	bl	80072ae <HAL_TIM_IC_CaptureCallback>
 80071ce:	e005      	b.n	80071dc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f862 	bl	800729a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f873 	bl	80072c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691b      	ldr	r3, [r3, #16]
 80071e8:	f003 0301 	and.w	r3, r3, #1
 80071ec:	2b01      	cmp	r3, #1
 80071ee:	d10e      	bne.n	800720e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d107      	bne.n	800720e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f06f 0201 	mvn.w	r2, #1
 8007206:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007208:	6878      	ldr	r0, [r7, #4]
 800720a:	f7fc fe71 	bl	8003ef0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	691b      	ldr	r3, [r3, #16]
 8007214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007218:	2b80      	cmp	r3, #128	; 0x80
 800721a:	d10e      	bne.n	800723a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007226:	2b80      	cmp	r3, #128	; 0x80
 8007228:	d107      	bne.n	800723a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f903 	bl	8007440 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	691b      	ldr	r3, [r3, #16]
 8007240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007244:	2b40      	cmp	r3, #64	; 0x40
 8007246:	d10e      	bne.n	8007266 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007252:	2b40      	cmp	r3, #64	; 0x40
 8007254:	d107      	bne.n	8007266 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800725e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f838 	bl	80072d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	f003 0320 	and.w	r3, r3, #32
 8007270:	2b20      	cmp	r3, #32
 8007272:	d10e      	bne.n	8007292 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68db      	ldr	r3, [r3, #12]
 800727a:	f003 0320 	and.w	r3, r3, #32
 800727e:	2b20      	cmp	r3, #32
 8007280:	d107      	bne.n	8007292 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f06f 0220 	mvn.w	r2, #32
 800728a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f000 f8cd 	bl	800742c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007292:	bf00      	nop
 8007294:	3708      	adds	r7, #8
 8007296:	46bd      	mov	sp, r7
 8007298:	bd80      	pop	{r7, pc}

0800729a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800729a:	b480      	push	{r7}
 800729c:	b083      	sub	sp, #12
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80072a2:	bf00      	nop
 80072a4:	370c      	adds	r7, #12
 80072a6:	46bd      	mov	sp, r7
 80072a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ac:	4770      	bx	lr

080072ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b083      	sub	sp, #12
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072b6:	bf00      	nop
 80072b8:	370c      	adds	r7, #12
 80072ba:	46bd      	mov	sp, r7
 80072bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c0:	4770      	bx	lr

080072c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072c2:	b480      	push	{r7}
 80072c4:	b083      	sub	sp, #12
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072ca:	bf00      	nop
 80072cc:	370c      	adds	r7, #12
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072de:	bf00      	nop
 80072e0:	370c      	adds	r7, #12
 80072e2:	46bd      	mov	sp, r7
 80072e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e8:	4770      	bx	lr
	...

080072ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a40      	ldr	r2, [pc, #256]	; (8007400 <TIM_Base_SetConfig+0x114>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d013      	beq.n	800732c <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800730a:	d00f      	beq.n	800732c <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a3d      	ldr	r2, [pc, #244]	; (8007404 <TIM_Base_SetConfig+0x118>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d00b      	beq.n	800732c <TIM_Base_SetConfig+0x40>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a3c      	ldr	r2, [pc, #240]	; (8007408 <TIM_Base_SetConfig+0x11c>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d007      	beq.n	800732c <TIM_Base_SetConfig+0x40>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	4a3b      	ldr	r2, [pc, #236]	; (800740c <TIM_Base_SetConfig+0x120>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d003      	beq.n	800732c <TIM_Base_SetConfig+0x40>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	4a3a      	ldr	r2, [pc, #232]	; (8007410 <TIM_Base_SetConfig+0x124>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d108      	bne.n	800733e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007332:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	68fa      	ldr	r2, [r7, #12]
 800733a:	4313      	orrs	r3, r2
 800733c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a2f      	ldr	r2, [pc, #188]	; (8007400 <TIM_Base_SetConfig+0x114>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d02b      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800734c:	d027      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a2c      	ldr	r2, [pc, #176]	; (8007404 <TIM_Base_SetConfig+0x118>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d023      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a2b      	ldr	r2, [pc, #172]	; (8007408 <TIM_Base_SetConfig+0x11c>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d01f      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a2a      	ldr	r2, [pc, #168]	; (800740c <TIM_Base_SetConfig+0x120>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d01b      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a29      	ldr	r2, [pc, #164]	; (8007410 <TIM_Base_SetConfig+0x124>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d017      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a28      	ldr	r2, [pc, #160]	; (8007414 <TIM_Base_SetConfig+0x128>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d013      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a27      	ldr	r2, [pc, #156]	; (8007418 <TIM_Base_SetConfig+0x12c>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d00f      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a26      	ldr	r2, [pc, #152]	; (800741c <TIM_Base_SetConfig+0x130>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d00b      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	4a25      	ldr	r2, [pc, #148]	; (8007420 <TIM_Base_SetConfig+0x134>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d007      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	4a24      	ldr	r2, [pc, #144]	; (8007424 <TIM_Base_SetConfig+0x138>)
 8007392:	4293      	cmp	r3, r2
 8007394:	d003      	beq.n	800739e <TIM_Base_SetConfig+0xb2>
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	4a23      	ldr	r2, [pc, #140]	; (8007428 <TIM_Base_SetConfig+0x13c>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d108      	bne.n	80073b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	695b      	ldr	r3, [r3, #20]
 80073ba:	4313      	orrs	r3, r2
 80073bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68fa      	ldr	r2, [r7, #12]
 80073c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	689a      	ldr	r2, [r3, #8]
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a0a      	ldr	r2, [pc, #40]	; (8007400 <TIM_Base_SetConfig+0x114>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d003      	beq.n	80073e4 <TIM_Base_SetConfig+0xf8>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a0c      	ldr	r2, [pc, #48]	; (8007410 <TIM_Base_SetConfig+0x124>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d103      	bne.n	80073ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	691a      	ldr	r2, [r3, #16]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	615a      	str	r2, [r3, #20]
}
 80073f2:	bf00      	nop
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	40010000 	.word	0x40010000
 8007404:	40000400 	.word	0x40000400
 8007408:	40000800 	.word	0x40000800
 800740c:	40000c00 	.word	0x40000c00
 8007410:	40010400 	.word	0x40010400
 8007414:	40014000 	.word	0x40014000
 8007418:	40014400 	.word	0x40014400
 800741c:	40014800 	.word	0x40014800
 8007420:	40001800 	.word	0x40001800
 8007424:	40001c00 	.word	0x40001c00
 8007428:	40002000 	.word	0x40002000

0800742c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007434:	bf00      	nop
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007448:	bf00      	nop
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d101      	bne.n	8007466 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e03f      	b.n	80074e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800746c:	b2db      	uxtb	r3, r3
 800746e:	2b00      	cmp	r3, #0
 8007470:	d106      	bne.n	8007480 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f7fc fe54 	bl	8004128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2224      	movs	r2, #36	; 0x24
 8007484:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68da      	ldr	r2, [r3, #12]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007496:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f000 fc69 	bl	8007d70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	691a      	ldr	r2, [r3, #16]
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	695a      	ldr	r2, [r3, #20]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	68da      	ldr	r2, [r3, #12]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2220      	movs	r2, #32
 80074d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2220      	movs	r2, #32
 80074e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80074e4:	2300      	movs	r3, #0
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3708      	adds	r7, #8
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b088      	sub	sp, #32
 80074f2:	af02      	add	r7, sp, #8
 80074f4:	60f8      	str	r0, [r7, #12]
 80074f6:	60b9      	str	r1, [r7, #8]
 80074f8:	603b      	str	r3, [r7, #0]
 80074fa:	4613      	mov	r3, r2
 80074fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80074fe:	2300      	movs	r3, #0
 8007500:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b20      	cmp	r3, #32
 800750c:	f040 8083 	bne.w	8007616 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <HAL_UART_Transmit+0x2e>
 8007516:	88fb      	ldrh	r3, [r7, #6]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d101      	bne.n	8007520 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800751c:	2301      	movs	r3, #1
 800751e:	e07b      	b.n	8007618 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007526:	2b01      	cmp	r3, #1
 8007528:	d101      	bne.n	800752e <HAL_UART_Transmit+0x40>
 800752a:	2302      	movs	r3, #2
 800752c:	e074      	b.n	8007618 <HAL_UART_Transmit+0x12a>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2200      	movs	r2, #0
 800753a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2221      	movs	r2, #33	; 0x21
 8007540:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007544:	f7fd f832 	bl	80045ac <HAL_GetTick>
 8007548:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	88fa      	ldrh	r2, [r7, #6]
 800754e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	88fa      	ldrh	r2, [r7, #6]
 8007554:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007556:	e042      	b.n	80075de <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800755c:	b29b      	uxth	r3, r3
 800755e:	3b01      	subs	r3, #1
 8007560:	b29a      	uxth	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800756e:	d122      	bne.n	80075b6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2200      	movs	r2, #0
 8007578:	2180      	movs	r1, #128	; 0x80
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f000 fa76 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d001      	beq.n	800758a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e046      	b.n	8007618 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	881b      	ldrh	r3, [r3, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800759c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	691b      	ldr	r3, [r3, #16]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d103      	bne.n	80075ae <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	3302      	adds	r3, #2
 80075aa:	60bb      	str	r3, [r7, #8]
 80075ac:	e017      	b.n	80075de <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	3301      	adds	r3, #1
 80075b2:	60bb      	str	r3, [r7, #8]
 80075b4:	e013      	b.n	80075de <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	9300      	str	r3, [sp, #0]
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2200      	movs	r2, #0
 80075be:	2180      	movs	r1, #128	; 0x80
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 fa53 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 80075c6:	4603      	mov	r3, r0
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d001      	beq.n	80075d0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80075cc:	2303      	movs	r3, #3
 80075ce:	e023      	b.n	8007618 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	1c5a      	adds	r2, r3, #1
 80075d4:	60ba      	str	r2, [r7, #8]
 80075d6:	781a      	ldrb	r2, [r3, #0]
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1b7      	bne.n	8007558 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	2200      	movs	r2, #0
 80075f0:	2140      	movs	r1, #64	; 0x40
 80075f2:	68f8      	ldr	r0, [r7, #12]
 80075f4:	f000 fa3a 	bl	8007a6c <UART_WaitOnFlagUntilTimeout>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d001      	beq.n	8007602 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80075fe:	2303      	movs	r3, #3
 8007600:	e00a      	b.n	8007618 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	2220      	movs	r2, #32
 8007606:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	2200      	movs	r2, #0
 800760e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8007612:	2300      	movs	r3, #0
 8007614:	e000      	b.n	8007618 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007616:	2302      	movs	r3, #2
  }
}
 8007618:	4618      	mov	r0, r3
 800761a:	3718      	adds	r7, #24
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b086      	sub	sp, #24
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	4613      	mov	r3, r2
 800762c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007634:	b2db      	uxtb	r3, r3
 8007636:	2b20      	cmp	r3, #32
 8007638:	d166      	bne.n	8007708 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d002      	beq.n	8007646 <HAL_UART_Receive_DMA+0x26>
 8007640:	88fb      	ldrh	r3, [r7, #6]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d101      	bne.n	800764a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e05f      	b.n	800770a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007650:	2b01      	cmp	r3, #1
 8007652:	d101      	bne.n	8007658 <HAL_UART_Receive_DMA+0x38>
 8007654:	2302      	movs	r3, #2
 8007656:	e058      	b.n	800770a <HAL_UART_Receive_DMA+0xea>
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2201      	movs	r2, #1
 800765c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	88fa      	ldrh	r2, [r7, #6]
 800766a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2222      	movs	r2, #34	; 0x22
 8007676:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800767e:	4a25      	ldr	r2, [pc, #148]	; (8007714 <HAL_UART_Receive_DMA+0xf4>)
 8007680:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007686:	4a24      	ldr	r2, [pc, #144]	; (8007718 <HAL_UART_Receive_DMA+0xf8>)
 8007688:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800768e:	4a23      	ldr	r2, [pc, #140]	; (800771c <HAL_UART_Receive_DMA+0xfc>)
 8007690:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007696:	2200      	movs	r2, #0
 8007698:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800769a:	f107 0308 	add.w	r3, r7, #8
 800769e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	3304      	adds	r3, #4
 80076aa:	4619      	mov	r1, r3
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	88fb      	ldrh	r3, [r7, #6]
 80076b2:	f7fd f939 	bl	8004928 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80076b6:	2300      	movs	r3, #0
 80076b8:	613b      	str	r3, [r7, #16]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	613b      	str	r3, [r7, #16]
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	613b      	str	r3, [r7, #16]
 80076ca:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	2200      	movs	r2, #0
 80076d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	68da      	ldr	r2, [r3, #12]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076e2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	695a      	ldr	r2, [r3, #20]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f042 0201 	orr.w	r2, r2, #1
 80076f2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	695a      	ldr	r2, [r3, #20]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007702:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007704:	2300      	movs	r3, #0
 8007706:	e000      	b.n	800770a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007708:	2302      	movs	r3, #2
  }
}
 800770a:	4618      	mov	r0, r3
 800770c:	3718      	adds	r7, #24
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	08007955 	.word	0x08007955
 8007718:	080079bd 	.word	0x080079bd
 800771c:	080079d9 	.word	0x080079d9

08007720 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b088      	sub	sp, #32
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	695b      	ldr	r3, [r3, #20]
 800773e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007740:	2300      	movs	r3, #0
 8007742:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007744:	2300      	movs	r3, #0
 8007746:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	f003 030f 	and.w	r3, r3, #15
 800774e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10d      	bne.n	8007772 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	f003 0320 	and.w	r3, r3, #32
 800775c:	2b00      	cmp	r3, #0
 800775e:	d008      	beq.n	8007772 <HAL_UART_IRQHandler+0x52>
 8007760:	69bb      	ldr	r3, [r7, #24]
 8007762:	f003 0320 	and.w	r3, r3, #32
 8007766:	2b00      	cmp	r3, #0
 8007768:	d003      	beq.n	8007772 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f000 fa7e 	bl	8007c6c <UART_Receive_IT>
      return;
 8007770:	e0cc      	b.n	800790c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 80ab 	beq.w	80078d0 <HAL_UART_IRQHandler+0x1b0>
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f003 0301 	and.w	r3, r3, #1
 8007780:	2b00      	cmp	r3, #0
 8007782:	d105      	bne.n	8007790 <HAL_UART_IRQHandler+0x70>
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 80a0 	beq.w	80078d0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007790:	69fb      	ldr	r3, [r7, #28]
 8007792:	f003 0301 	and.w	r3, r3, #1
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00a      	beq.n	80077b0 <HAL_UART_IRQHandler+0x90>
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d005      	beq.n	80077b0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077a8:	f043 0201 	orr.w	r2, r3, #1
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00a      	beq.n	80077d0 <HAL_UART_IRQHandler+0xb0>
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	f003 0301 	and.w	r3, r3, #1
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d005      	beq.n	80077d0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077c8:	f043 0202 	orr.w	r2, r3, #2
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077d0:	69fb      	ldr	r3, [r7, #28]
 80077d2:	f003 0302 	and.w	r3, r3, #2
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00a      	beq.n	80077f0 <HAL_UART_IRQHandler+0xd0>
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d005      	beq.n	80077f0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077e8:	f043 0204 	orr.w	r2, r3, #4
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	f003 0308 	and.w	r3, r3, #8
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <HAL_UART_IRQHandler+0xf0>
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d005      	beq.n	8007810 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007808:	f043 0208 	orr.w	r2, r3, #8
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d078      	beq.n	800790a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	f003 0320 	and.w	r3, r3, #32
 800781e:	2b00      	cmp	r3, #0
 8007820:	d007      	beq.n	8007832 <HAL_UART_IRQHandler+0x112>
 8007822:	69bb      	ldr	r3, [r7, #24]
 8007824:	f003 0320 	and.w	r3, r3, #32
 8007828:	2b00      	cmp	r3, #0
 800782a:	d002      	beq.n	8007832 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 fa1d 	bl	8007c6c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	695b      	ldr	r3, [r3, #20]
 8007838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800783c:	2b40      	cmp	r3, #64	; 0x40
 800783e:	bf0c      	ite	eq
 8007840:	2301      	moveq	r3, #1
 8007842:	2300      	movne	r3, #0
 8007844:	b2db      	uxtb	r3, r3
 8007846:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800784c:	f003 0308 	and.w	r3, r3, #8
 8007850:	2b00      	cmp	r3, #0
 8007852:	d102      	bne.n	800785a <HAL_UART_IRQHandler+0x13a>
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d031      	beq.n	80078be <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f966 	bl	8007b2c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	695b      	ldr	r3, [r3, #20]
 8007866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800786a:	2b40      	cmp	r3, #64	; 0x40
 800786c:	d123      	bne.n	80078b6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	695a      	ldr	r2, [r3, #20]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800787c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007882:	2b00      	cmp	r3, #0
 8007884:	d013      	beq.n	80078ae <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800788a:	4a22      	ldr	r2, [pc, #136]	; (8007914 <HAL_UART_IRQHandler+0x1f4>)
 800788c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007892:	4618      	mov	r0, r3
 8007894:	f7fd f8a8 	bl	80049e8 <HAL_DMA_Abort_IT>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	d016      	beq.n	80078cc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80078a8:	4610      	mov	r0, r2
 80078aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078ac:	e00e      	b.n	80078cc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80078ae:	6878      	ldr	r0, [r7, #4]
 80078b0:	f000 f846 	bl	8007940 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078b4:	e00a      	b.n	80078cc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	f000 f842 	bl	8007940 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078bc:	e006      	b.n	80078cc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f83e 	bl	8007940 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80078ca:	e01e      	b.n	800790a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078cc:	bf00      	nop
    return;
 80078ce:	e01c      	b.n	800790a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d008      	beq.n	80078ec <HAL_UART_IRQHandler+0x1cc>
 80078da:	69bb      	ldr	r3, [r7, #24]
 80078dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d003      	beq.n	80078ec <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 f953 	bl	8007b90 <UART_Transmit_IT>
    return;
 80078ea:	e00f      	b.n	800790c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00a      	beq.n	800790c <HAL_UART_IRQHandler+0x1ec>
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d005      	beq.n	800790c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 f99b 	bl	8007c3c <UART_EndTransmit_IT>
    return;
 8007906:	bf00      	nop
 8007908:	e000      	b.n	800790c <HAL_UART_IRQHandler+0x1ec>
    return;
 800790a:	bf00      	nop
  }
}
 800790c:	3720      	adds	r7, #32
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	08007b69 	.word	0x08007b69

08007918 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007940:	b480      	push	{r7}
 8007942:	b083      	sub	sp, #12
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007948:	bf00      	nop
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007960:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800796c:	2b00      	cmp	r3, #0
 800796e:	d11e      	bne.n	80079ae <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68da      	ldr	r2, [r3, #12]
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007984:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	695a      	ldr	r2, [r3, #20]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f022 0201 	bic.w	r2, r2, #1
 8007994:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695a      	ldr	r2, [r3, #20]
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079a4:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2220      	movs	r2, #32
 80079aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f7fb fbda 	bl	8003168 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079b4:	bf00      	nop
 80079b6:	3710      	adds	r7, #16
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80079ca:	68f8      	ldr	r0, [r7, #12]
 80079cc:	f7ff ffae 	bl	800792c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079d0:	bf00      	nop
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80079e0:	2300      	movs	r3, #0
 80079e2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079e8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	695b      	ldr	r3, [r3, #20]
 80079f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079f4:	2b80      	cmp	r3, #128	; 0x80
 80079f6:	bf0c      	ite	eq
 80079f8:	2301      	moveq	r3, #1
 80079fa:	2300      	movne	r3, #0
 80079fc:	b2db      	uxtb	r3, r3
 80079fe:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	2b21      	cmp	r3, #33	; 0x21
 8007a0a:	d108      	bne.n	8007a1e <UART_DMAError+0x46>
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d005      	beq.n	8007a1e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	2200      	movs	r2, #0
 8007a16:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007a18:	68b8      	ldr	r0, [r7, #8]
 8007a1a:	f000 f871 	bl	8007b00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	695b      	ldr	r3, [r3, #20]
 8007a24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a28:	2b40      	cmp	r3, #64	; 0x40
 8007a2a:	bf0c      	ite	eq
 8007a2c:	2301      	moveq	r3, #1
 8007a2e:	2300      	movne	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007a3a:	b2db      	uxtb	r3, r3
 8007a3c:	2b22      	cmp	r3, #34	; 0x22
 8007a3e:	d108      	bne.n	8007a52 <UART_DMAError+0x7a>
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007a4c:	68b8      	ldr	r0, [r7, #8]
 8007a4e:	f000 f86d 	bl	8007b2c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a56:	f043 0210 	orr.w	r2, r3, #16
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007a5e:	68b8      	ldr	r0, [r7, #8]
 8007a60:	f7ff ff6e 	bl	8007940 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007a64:	bf00      	nop
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	60f8      	str	r0, [r7, #12]
 8007a74:	60b9      	str	r1, [r7, #8]
 8007a76:	603b      	str	r3, [r7, #0]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a7c:	e02c      	b.n	8007ad8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a84:	d028      	beq.n	8007ad8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d007      	beq.n	8007a9c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a8c:	f7fc fd8e 	bl	80045ac <HAL_GetTick>
 8007a90:	4602      	mov	r2, r0
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	1ad3      	subs	r3, r2, r3
 8007a96:	69ba      	ldr	r2, [r7, #24]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d21d      	bcs.n	8007ad8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68da      	ldr	r2, [r3, #12]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007aaa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	695a      	ldr	r2, [r3, #20]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f022 0201 	bic.w	r2, r2, #1
 8007aba:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8007ad4:	2303      	movs	r3, #3
 8007ad6:	e00f      	b.n	8007af8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	4013      	ands	r3, r2
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	bf0c      	ite	eq
 8007ae8:	2301      	moveq	r3, #1
 8007aea:	2300      	movne	r3, #0
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	461a      	mov	r2, r3
 8007af0:	79fb      	ldrb	r3, [r7, #7]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d0c3      	beq.n	8007a7e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b083      	sub	sp, #12
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b16:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2220      	movs	r2, #32
 8007b1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007b20:	bf00      	nop
 8007b22:	370c      	adds	r7, #12
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68da      	ldr	r2, [r3, #12]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b42:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	695a      	ldr	r2, [r3, #20]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f022 0201 	bic.w	r2, r2, #1
 8007b52:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2220      	movs	r2, #32
 8007b58:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007b5c:	bf00      	nop
 8007b5e:	370c      	adds	r7, #12
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr

08007b68 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	2200      	movs	r2, #0
 8007b80:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f7ff fedc 	bl	8007940 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b88:	bf00      	nop
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}

08007b90 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b90:	b480      	push	{r7}
 8007b92:	b085      	sub	sp, #20
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	2b21      	cmp	r3, #33	; 0x21
 8007ba2:	d144      	bne.n	8007c2e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	689b      	ldr	r3, [r3, #8]
 8007ba8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007bac:	d11a      	bne.n	8007be4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	881b      	ldrh	r3, [r3, #0]
 8007bb8:	461a      	mov	r2, r3
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bc2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	691b      	ldr	r3, [r3, #16]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d105      	bne.n	8007bd8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6a1b      	ldr	r3, [r3, #32]
 8007bd0:	1c9a      	adds	r2, r3, #2
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	621a      	str	r2, [r3, #32]
 8007bd6:	e00e      	b.n	8007bf6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6a1b      	ldr	r3, [r3, #32]
 8007bdc:	1c5a      	adds	r2, r3, #1
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	621a      	str	r2, [r3, #32]
 8007be2:	e008      	b.n	8007bf6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6a1b      	ldr	r3, [r3, #32]
 8007be8:	1c59      	adds	r1, r3, #1
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6211      	str	r1, [r2, #32]
 8007bee:	781a      	ldrb	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29b      	uxth	r3, r3
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	4619      	mov	r1, r3
 8007c04:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10f      	bne.n	8007c2a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68da      	ldr	r2, [r3, #12]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c18:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	68da      	ldr	r2, [r3, #12]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c28:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	e000      	b.n	8007c30 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007c2e:	2302      	movs	r3, #2
  }
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3714      	adds	r7, #20
 8007c34:	46bd      	mov	sp, r7
 8007c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c3a:	4770      	bx	lr

08007c3c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b082      	sub	sp, #8
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	68da      	ldr	r2, [r3, #12]
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c52:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f7ff fe5b 	bl	8007918 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c62:	2300      	movs	r3, #0
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3708      	adds	r7, #8
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007c7a:	b2db      	uxtb	r3, r3
 8007c7c:	2b22      	cmp	r3, #34	; 0x22
 8007c7e:	d171      	bne.n	8007d64 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c88:	d123      	bne.n	8007cd2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10e      	bne.n	8007cb6 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	b29b      	uxth	r3, r3
 8007ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cae:	1c9a      	adds	r2, r3, #2
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	629a      	str	r2, [r3, #40]	; 0x28
 8007cb4:	e029      	b.n	8007d0a <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	629a      	str	r2, [r3, #40]	; 0x28
 8007cd0:	e01b      	b.n	8007d0a <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	691b      	ldr	r3, [r3, #16]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10a      	bne.n	8007cf0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	6858      	ldr	r0, [r3, #4]
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ce4:	1c59      	adds	r1, r3, #1
 8007ce6:	687a      	ldr	r2, [r7, #4]
 8007ce8:	6291      	str	r1, [r2, #40]	; 0x28
 8007cea:	b2c2      	uxtb	r2, r0
 8007cec:	701a      	strb	r2, [r3, #0]
 8007cee:	e00c      	b.n	8007d0a <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	b2da      	uxtb	r2, r3
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cfc:	1c58      	adds	r0, r3, #1
 8007cfe:	6879      	ldr	r1, [r7, #4]
 8007d00:	6288      	str	r0, [r1, #40]	; 0x28
 8007d02:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007d06:	b2d2      	uxtb	r2, r2
 8007d08:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	3b01      	subs	r3, #1
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	4619      	mov	r1, r3
 8007d18:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d120      	bne.n	8007d60 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	68da      	ldr	r2, [r3, #12]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f022 0220 	bic.w	r2, r2, #32
 8007d2c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	68da      	ldr	r2, [r3, #12]
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d3c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	695a      	ldr	r2, [r3, #20]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	f022 0201 	bic.w	r2, r2, #1
 8007d4c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2220      	movs	r2, #32
 8007d52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007d56:	6878      	ldr	r0, [r7, #4]
 8007d58:	f7fb fa06 	bl	8003168 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	e002      	b.n	8007d66 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007d60:	2300      	movs	r3, #0
 8007d62:	e000      	b.n	8007d66 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
  }
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d70:	b5b0      	push	{r4, r5, r7, lr}
 8007d72:	b084      	sub	sp, #16
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	68da      	ldr	r2, [r3, #12]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	689a      	ldr	r2, [r3, #8]
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	691b      	ldr	r3, [r3, #16]
 8007d96:	431a      	orrs	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	695b      	ldr	r3, [r3, #20]
 8007d9c:	431a      	orrs	r2, r3
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68db      	ldr	r3, [r3, #12]
 8007dac:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007db0:	f023 030c 	bic.w	r3, r3, #12
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	6812      	ldr	r2, [r2, #0]
 8007db8:	68f9      	ldr	r1, [r7, #12]
 8007dba:	430b      	orrs	r3, r1
 8007dbc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	695b      	ldr	r3, [r3, #20]
 8007dc4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	699a      	ldr	r2, [r3, #24]
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	430a      	orrs	r2, r1
 8007dd2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ddc:	f040 80e4 	bne.w	8007fa8 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4aab      	ldr	r2, [pc, #684]	; (8008094 <UART_SetConfig+0x324>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d004      	beq.n	8007df4 <UART_SetConfig+0x84>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4aaa      	ldr	r2, [pc, #680]	; (8008098 <UART_SetConfig+0x328>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d16c      	bne.n	8007ece <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007df4:	f7ff f8aa 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007df8:	4602      	mov	r2, r0
 8007dfa:	4613      	mov	r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	4413      	add	r3, r2
 8007e00:	009a      	lsls	r2, r3, #2
 8007e02:	441a      	add	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	685b      	ldr	r3, [r3, #4]
 8007e08:	005b      	lsls	r3, r3, #1
 8007e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e0e:	4aa3      	ldr	r2, [pc, #652]	; (800809c <UART_SetConfig+0x32c>)
 8007e10:	fba2 2303 	umull	r2, r3, r2, r3
 8007e14:	095b      	lsrs	r3, r3, #5
 8007e16:	011c      	lsls	r4, r3, #4
 8007e18:	f7ff f898 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	4613      	mov	r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	009a      	lsls	r2, r3, #2
 8007e26:	441a      	add	r2, r3
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	685b      	ldr	r3, [r3, #4]
 8007e2c:	005b      	lsls	r3, r3, #1
 8007e2e:	fbb2 f5f3 	udiv	r5, r2, r3
 8007e32:	f7ff f88b 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007e36:	4602      	mov	r2, r0
 8007e38:	4613      	mov	r3, r2
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	4413      	add	r3, r2
 8007e3e:	009a      	lsls	r2, r3, #2
 8007e40:	441a      	add	r2, r3
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	005b      	lsls	r3, r3, #1
 8007e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e4c:	4a93      	ldr	r2, [pc, #588]	; (800809c <UART_SetConfig+0x32c>)
 8007e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e52:	095b      	lsrs	r3, r3, #5
 8007e54:	2264      	movs	r2, #100	; 0x64
 8007e56:	fb02 f303 	mul.w	r3, r2, r3
 8007e5a:	1aeb      	subs	r3, r5, r3
 8007e5c:	00db      	lsls	r3, r3, #3
 8007e5e:	3332      	adds	r3, #50	; 0x32
 8007e60:	4a8e      	ldr	r2, [pc, #568]	; (800809c <UART_SetConfig+0x32c>)
 8007e62:	fba2 2303 	umull	r2, r3, r2, r3
 8007e66:	095b      	lsrs	r3, r3, #5
 8007e68:	005b      	lsls	r3, r3, #1
 8007e6a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e6e:	441c      	add	r4, r3
 8007e70:	f7ff f86c 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007e74:	4602      	mov	r2, r0
 8007e76:	4613      	mov	r3, r2
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	4413      	add	r3, r2
 8007e7c:	009a      	lsls	r2, r3, #2
 8007e7e:	441a      	add	r2, r3
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	005b      	lsls	r3, r3, #1
 8007e86:	fbb2 f5f3 	udiv	r5, r2, r3
 8007e8a:	f7ff f85f 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	4613      	mov	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4413      	add	r3, r2
 8007e96:	009a      	lsls	r2, r3, #2
 8007e98:	441a      	add	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	005b      	lsls	r3, r3, #1
 8007ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ea4:	4a7d      	ldr	r2, [pc, #500]	; (800809c <UART_SetConfig+0x32c>)
 8007ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8007eaa:	095b      	lsrs	r3, r3, #5
 8007eac:	2264      	movs	r2, #100	; 0x64
 8007eae:	fb02 f303 	mul.w	r3, r2, r3
 8007eb2:	1aeb      	subs	r3, r5, r3
 8007eb4:	00db      	lsls	r3, r3, #3
 8007eb6:	3332      	adds	r3, #50	; 0x32
 8007eb8:	4a78      	ldr	r2, [pc, #480]	; (800809c <UART_SetConfig+0x32c>)
 8007eba:	fba2 2303 	umull	r2, r3, r2, r3
 8007ebe:	095b      	lsrs	r3, r3, #5
 8007ec0:	f003 0207 	and.w	r2, r3, #7
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4422      	add	r2, r4
 8007eca:	609a      	str	r2, [r3, #8]
 8007ecc:	e154      	b.n	8008178 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8007ece:	f7ff f829 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4413      	add	r3, r2
 8007eda:	009a      	lsls	r2, r3, #2
 8007edc:	441a      	add	r2, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	005b      	lsls	r3, r3, #1
 8007ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ee8:	4a6c      	ldr	r2, [pc, #432]	; (800809c <UART_SetConfig+0x32c>)
 8007eea:	fba2 2303 	umull	r2, r3, r2, r3
 8007eee:	095b      	lsrs	r3, r3, #5
 8007ef0:	011c      	lsls	r4, r3, #4
 8007ef2:	f7ff f817 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	4613      	mov	r3, r2
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	4413      	add	r3, r2
 8007efe:	009a      	lsls	r2, r3, #2
 8007f00:	441a      	add	r2, r3
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	005b      	lsls	r3, r3, #1
 8007f08:	fbb2 f5f3 	udiv	r5, r2, r3
 8007f0c:	f7ff f80a 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8007f10:	4602      	mov	r2, r0
 8007f12:	4613      	mov	r3, r2
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	4413      	add	r3, r2
 8007f18:	009a      	lsls	r2, r3, #2
 8007f1a:	441a      	add	r2, r3
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	005b      	lsls	r3, r3, #1
 8007f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f26:	4a5d      	ldr	r2, [pc, #372]	; (800809c <UART_SetConfig+0x32c>)
 8007f28:	fba2 2303 	umull	r2, r3, r2, r3
 8007f2c:	095b      	lsrs	r3, r3, #5
 8007f2e:	2264      	movs	r2, #100	; 0x64
 8007f30:	fb02 f303 	mul.w	r3, r2, r3
 8007f34:	1aeb      	subs	r3, r5, r3
 8007f36:	00db      	lsls	r3, r3, #3
 8007f38:	3332      	adds	r3, #50	; 0x32
 8007f3a:	4a58      	ldr	r2, [pc, #352]	; (800809c <UART_SetConfig+0x32c>)
 8007f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f40:	095b      	lsrs	r3, r3, #5
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007f48:	441c      	add	r4, r3
 8007f4a:	f7fe ffeb 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	4613      	mov	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	009a      	lsls	r2, r3, #2
 8007f58:	441a      	add	r2, r3
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	005b      	lsls	r3, r3, #1
 8007f60:	fbb2 f5f3 	udiv	r5, r2, r3
 8007f64:	f7fe ffde 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8007f68:	4602      	mov	r2, r0
 8007f6a:	4613      	mov	r3, r2
 8007f6c:	009b      	lsls	r3, r3, #2
 8007f6e:	4413      	add	r3, r2
 8007f70:	009a      	lsls	r2, r3, #2
 8007f72:	441a      	add	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	685b      	ldr	r3, [r3, #4]
 8007f78:	005b      	lsls	r3, r3, #1
 8007f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f7e:	4a47      	ldr	r2, [pc, #284]	; (800809c <UART_SetConfig+0x32c>)
 8007f80:	fba2 2303 	umull	r2, r3, r2, r3
 8007f84:	095b      	lsrs	r3, r3, #5
 8007f86:	2264      	movs	r2, #100	; 0x64
 8007f88:	fb02 f303 	mul.w	r3, r2, r3
 8007f8c:	1aeb      	subs	r3, r5, r3
 8007f8e:	00db      	lsls	r3, r3, #3
 8007f90:	3332      	adds	r3, #50	; 0x32
 8007f92:	4a42      	ldr	r2, [pc, #264]	; (800809c <UART_SetConfig+0x32c>)
 8007f94:	fba2 2303 	umull	r2, r3, r2, r3
 8007f98:	095b      	lsrs	r3, r3, #5
 8007f9a:	f003 0207 	and.w	r2, r3, #7
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4422      	add	r2, r4
 8007fa4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8007fa6:	e0e7      	b.n	8008178 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a39      	ldr	r2, [pc, #228]	; (8008094 <UART_SetConfig+0x324>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d004      	beq.n	8007fbc <UART_SetConfig+0x24c>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	4a38      	ldr	r2, [pc, #224]	; (8008098 <UART_SetConfig+0x328>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d171      	bne.n	80080a0 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8007fbc:	f7fe ffc6 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007fc0:	4602      	mov	r2, r0
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	009b      	lsls	r3, r3, #2
 8007fc6:	4413      	add	r3, r2
 8007fc8:	009a      	lsls	r2, r3, #2
 8007fca:	441a      	add	r2, r3
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fd6:	4a31      	ldr	r2, [pc, #196]	; (800809c <UART_SetConfig+0x32c>)
 8007fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8007fdc:	095b      	lsrs	r3, r3, #5
 8007fde:	011c      	lsls	r4, r3, #4
 8007fe0:	f7fe ffb4 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	009b      	lsls	r3, r3, #2
 8007fea:	4413      	add	r3, r2
 8007fec:	009a      	lsls	r2, r3, #2
 8007fee:	441a      	add	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	fbb2 f5f3 	udiv	r5, r2, r3
 8007ffa:	f7fe ffa7 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8007ffe:	4602      	mov	r2, r0
 8008000:	4613      	mov	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	009a      	lsls	r2, r3, #2
 8008008:	441a      	add	r2, r3
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	009b      	lsls	r3, r3, #2
 8008010:	fbb2 f3f3 	udiv	r3, r2, r3
 8008014:	4a21      	ldr	r2, [pc, #132]	; (800809c <UART_SetConfig+0x32c>)
 8008016:	fba2 2303 	umull	r2, r3, r2, r3
 800801a:	095b      	lsrs	r3, r3, #5
 800801c:	2264      	movs	r2, #100	; 0x64
 800801e:	fb02 f303 	mul.w	r3, r2, r3
 8008022:	1aeb      	subs	r3, r5, r3
 8008024:	011b      	lsls	r3, r3, #4
 8008026:	3332      	adds	r3, #50	; 0x32
 8008028:	4a1c      	ldr	r2, [pc, #112]	; (800809c <UART_SetConfig+0x32c>)
 800802a:	fba2 2303 	umull	r2, r3, r2, r3
 800802e:	095b      	lsrs	r3, r3, #5
 8008030:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008034:	441c      	add	r4, r3
 8008036:	f7fe ff89 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 800803a:	4602      	mov	r2, r0
 800803c:	4613      	mov	r3, r2
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	4413      	add	r3, r2
 8008042:	009a      	lsls	r2, r3, #2
 8008044:	441a      	add	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008050:	f7fe ff7c 	bl	8006f4c <HAL_RCC_GetPCLK2Freq>
 8008054:	4602      	mov	r2, r0
 8008056:	4613      	mov	r3, r2
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	4413      	add	r3, r2
 800805c:	009a      	lsls	r2, r3, #2
 800805e:	441a      	add	r2, r3
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	fbb2 f3f3 	udiv	r3, r2, r3
 800806a:	4a0c      	ldr	r2, [pc, #48]	; (800809c <UART_SetConfig+0x32c>)
 800806c:	fba2 2303 	umull	r2, r3, r2, r3
 8008070:	095b      	lsrs	r3, r3, #5
 8008072:	2264      	movs	r2, #100	; 0x64
 8008074:	fb02 f303 	mul.w	r3, r2, r3
 8008078:	1aeb      	subs	r3, r5, r3
 800807a:	011b      	lsls	r3, r3, #4
 800807c:	3332      	adds	r3, #50	; 0x32
 800807e:	4a07      	ldr	r2, [pc, #28]	; (800809c <UART_SetConfig+0x32c>)
 8008080:	fba2 2303 	umull	r2, r3, r2, r3
 8008084:	095b      	lsrs	r3, r3, #5
 8008086:	f003 020f 	and.w	r2, r3, #15
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4422      	add	r2, r4
 8008090:	609a      	str	r2, [r3, #8]
 8008092:	e071      	b.n	8008178 <UART_SetConfig+0x408>
 8008094:	40011000 	.word	0x40011000
 8008098:	40011400 	.word	0x40011400
 800809c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80080a0:	f7fe ff40 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 80080a4:	4602      	mov	r2, r0
 80080a6:	4613      	mov	r3, r2
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	4413      	add	r3, r2
 80080ac:	009a      	lsls	r2, r3, #2
 80080ae:	441a      	add	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	685b      	ldr	r3, [r3, #4]
 80080b4:	009b      	lsls	r3, r3, #2
 80080b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080ba:	4a31      	ldr	r2, [pc, #196]	; (8008180 <UART_SetConfig+0x410>)
 80080bc:	fba2 2303 	umull	r2, r3, r2, r3
 80080c0:	095b      	lsrs	r3, r3, #5
 80080c2:	011c      	lsls	r4, r3, #4
 80080c4:	f7fe ff2e 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 80080c8:	4602      	mov	r2, r0
 80080ca:	4613      	mov	r3, r2
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4413      	add	r3, r2
 80080d0:	009a      	lsls	r2, r3, #2
 80080d2:	441a      	add	r2, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	fbb2 f5f3 	udiv	r5, r2, r3
 80080de:	f7fe ff21 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 80080e2:	4602      	mov	r2, r0
 80080e4:	4613      	mov	r3, r2
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4413      	add	r3, r2
 80080ea:	009a      	lsls	r2, r3, #2
 80080ec:	441a      	add	r2, r3
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f8:	4a21      	ldr	r2, [pc, #132]	; (8008180 <UART_SetConfig+0x410>)
 80080fa:	fba2 2303 	umull	r2, r3, r2, r3
 80080fe:	095b      	lsrs	r3, r3, #5
 8008100:	2264      	movs	r2, #100	; 0x64
 8008102:	fb02 f303 	mul.w	r3, r2, r3
 8008106:	1aeb      	subs	r3, r5, r3
 8008108:	011b      	lsls	r3, r3, #4
 800810a:	3332      	adds	r3, #50	; 0x32
 800810c:	4a1c      	ldr	r2, [pc, #112]	; (8008180 <UART_SetConfig+0x410>)
 800810e:	fba2 2303 	umull	r2, r3, r2, r3
 8008112:	095b      	lsrs	r3, r3, #5
 8008114:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008118:	441c      	add	r4, r3
 800811a:	f7fe ff03 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 800811e:	4602      	mov	r2, r0
 8008120:	4613      	mov	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	009a      	lsls	r2, r3, #2
 8008128:	441a      	add	r2, r3
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	fbb2 f5f3 	udiv	r5, r2, r3
 8008134:	f7fe fef6 	bl	8006f24 <HAL_RCC_GetPCLK1Freq>
 8008138:	4602      	mov	r2, r0
 800813a:	4613      	mov	r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	4413      	add	r3, r2
 8008140:	009a      	lsls	r2, r3, #2
 8008142:	441a      	add	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	fbb2 f3f3 	udiv	r3, r2, r3
 800814e:	4a0c      	ldr	r2, [pc, #48]	; (8008180 <UART_SetConfig+0x410>)
 8008150:	fba2 2303 	umull	r2, r3, r2, r3
 8008154:	095b      	lsrs	r3, r3, #5
 8008156:	2264      	movs	r2, #100	; 0x64
 8008158:	fb02 f303 	mul.w	r3, r2, r3
 800815c:	1aeb      	subs	r3, r5, r3
 800815e:	011b      	lsls	r3, r3, #4
 8008160:	3332      	adds	r3, #50	; 0x32
 8008162:	4a07      	ldr	r2, [pc, #28]	; (8008180 <UART_SetConfig+0x410>)
 8008164:	fba2 2303 	umull	r2, r3, r2, r3
 8008168:	095b      	lsrs	r3, r3, #5
 800816a:	f003 020f 	and.w	r2, r3, #15
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4422      	add	r2, r4
 8008174:	609a      	str	r2, [r3, #8]
}
 8008176:	e7ff      	b.n	8008178 <UART_SetConfig+0x408>
 8008178:	bf00      	nop
 800817a:	3710      	adds	r7, #16
 800817c:	46bd      	mov	sp, r7
 800817e:	bdb0      	pop	{r4, r5, r7, pc}
 8008180:	51eb851f 	.word	0x51eb851f

08008184 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008184:	b480      	push	{r7}
 8008186:	b085      	sub	sp, #20
 8008188:	af00      	add	r7, sp, #0
 800818a:	4603      	mov	r3, r0
 800818c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800818e:	2300      	movs	r3, #0
 8008190:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008192:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008196:	2b84      	cmp	r3, #132	; 0x84
 8008198:	d005      	beq.n	80081a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800819a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	4413      	add	r3, r2
 80081a2:	3303      	adds	r3, #3
 80081a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80081a6:	68fb      	ldr	r3, [r7, #12]
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3714      	adds	r7, #20
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80081b8:	f000 fad2 	bl	8008760 <vTaskStartScheduler>
  
  return osOK;
 80081bc:	2300      	movs	r3, #0
}
 80081be:	4618      	mov	r0, r3
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80081c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081c4:	b089      	sub	sp, #36	; 0x24
 80081c6:	af04      	add	r7, sp, #16
 80081c8:	6078      	str	r0, [r7, #4]
 80081ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	695b      	ldr	r3, [r3, #20]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d020      	beq.n	8008216 <osThreadCreate+0x54>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	699b      	ldr	r3, [r3, #24]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d01c      	beq.n	8008216 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685c      	ldr	r4, [r3, #4]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681d      	ldr	r5, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	691e      	ldr	r6, [r3, #16]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7ff ffc8 	bl	8008184 <makeFreeRtosPriority>
 80081f4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	695b      	ldr	r3, [r3, #20]
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80081fe:	9202      	str	r2, [sp, #8]
 8008200:	9301      	str	r3, [sp, #4]
 8008202:	9100      	str	r1, [sp, #0]
 8008204:	683b      	ldr	r3, [r7, #0]
 8008206:	4632      	mov	r2, r6
 8008208:	4629      	mov	r1, r5
 800820a:	4620      	mov	r0, r4
 800820c:	f000 f8ed 	bl	80083ea <xTaskCreateStatic>
 8008210:	4603      	mov	r3, r0
 8008212:	60fb      	str	r3, [r7, #12]
 8008214:	e01c      	b.n	8008250 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	685c      	ldr	r4, [r3, #4]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008222:	b29e      	uxth	r6, r3
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800822a:	4618      	mov	r0, r3
 800822c:	f7ff ffaa 	bl	8008184 <makeFreeRtosPriority>
 8008230:	4602      	mov	r2, r0
 8008232:	f107 030c 	add.w	r3, r7, #12
 8008236:	9301      	str	r3, [sp, #4]
 8008238:	9200      	str	r2, [sp, #0]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	4632      	mov	r2, r6
 800823e:	4629      	mov	r1, r5
 8008240:	4620      	mov	r0, r4
 8008242:	f000 f92b 	bl	800849c <xTaskCreate>
 8008246:	4603      	mov	r3, r0
 8008248:	2b01      	cmp	r3, #1
 800824a:	d001      	beq.n	8008250 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800824c:	2300      	movs	r3, #0
 800824e:	e000      	b.n	8008252 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008250:	68fb      	ldr	r3, [r7, #12]
}
 8008252:	4618      	mov	r0, r3
 8008254:	3714      	adds	r7, #20
 8008256:	46bd      	mov	sp, r7
 8008258:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800825a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800825a:	b580      	push	{r7, lr}
 800825c:	b084      	sub	sp, #16
 800825e:	af00      	add	r7, sp, #0
 8008260:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d001      	beq.n	8008270 <osDelay+0x16>
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	e000      	b.n	8008272 <osDelay+0x18>
 8008270:	2301      	movs	r3, #1
 8008272:	4618      	mov	r0, r3
 8008274:	f000 fa40 	bl	80086f8 <vTaskDelay>
  
  return osOK;
 8008278:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800827a:	4618      	mov	r0, r3
 800827c:	3710      	adds	r7, #16
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}

08008282 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008282:	b480      	push	{r7}
 8008284:	b083      	sub	sp, #12
 8008286:	af00      	add	r7, sp, #0
 8008288:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f103 0208 	add.w	r2, r3, #8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f04f 32ff 	mov.w	r2, #4294967295
 800829a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f103 0208 	add.w	r2, r3, #8
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	f103 0208 	add.w	r2, r3, #8
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2200      	movs	r2, #0
 80082b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80082b6:	bf00      	nop
 80082b8:	370c      	adds	r7, #12
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80082c2:	b480      	push	{r7}
 80082c4:	b083      	sub	sp, #12
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	2200      	movs	r2, #0
 80082ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80082d0:	bf00      	nop
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr

080082dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
 80082e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	689a      	ldr	r2, [r3, #8]
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	689b      	ldr	r3, [r3, #8]
 80082fe:	683a      	ldr	r2, [r7, #0]
 8008300:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	1c5a      	adds	r2, r3, #1
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	601a      	str	r2, [r3, #0]
}
 8008318:	bf00      	nop
 800831a:	3714      	adds	r7, #20
 800831c:	46bd      	mov	sp, r7
 800831e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008322:	4770      	bx	lr

08008324 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008324:	b480      	push	{r7}
 8008326:	b085      	sub	sp, #20
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800833a:	d103      	bne.n	8008344 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	60fb      	str	r3, [r7, #12]
 8008342:	e00c      	b.n	800835e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	3308      	adds	r3, #8
 8008348:	60fb      	str	r3, [r7, #12]
 800834a:	e002      	b.n	8008352 <vListInsert+0x2e>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	60fb      	str	r3, [r7, #12]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	429a      	cmp	r2, r3
 800835c:	d2f6      	bcs.n	800834c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	685a      	ldr	r2, [r3, #4]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	683a      	ldr	r2, [r7, #0]
 800836c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	68fa      	ldr	r2, [r7, #12]
 8008372:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	683a      	ldr	r2, [r7, #0]
 8008378:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800837a:	683b      	ldr	r3, [r7, #0]
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	1c5a      	adds	r2, r3, #1
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	601a      	str	r2, [r3, #0]
}
 800838a:	bf00      	nop
 800838c:	3714      	adds	r7, #20
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008396:	b480      	push	{r7}
 8008398:	b085      	sub	sp, #20
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6892      	ldr	r2, [r2, #8]
 80083ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	6852      	ldr	r2, [r2, #4]
 80083b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d103      	bne.n	80083ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	689a      	ldr	r2, [r3, #8]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	1e5a      	subs	r2, r3, #1
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3714      	adds	r7, #20
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b08e      	sub	sp, #56	; 0x38
 80083ee:	af04      	add	r7, sp, #16
 80083f0:	60f8      	str	r0, [r7, #12]
 80083f2:	60b9      	str	r1, [r7, #8]
 80083f4:	607a      	str	r2, [r7, #4]
 80083f6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80083f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d109      	bne.n	8008412 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80083fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008402:	f383 8811 	msr	BASEPRI, r3
 8008406:	f3bf 8f6f 	isb	sy
 800840a:	f3bf 8f4f 	dsb	sy
 800840e:	623b      	str	r3, [r7, #32]
 8008410:	e7fe      	b.n	8008410 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8008412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008414:	2b00      	cmp	r3, #0
 8008416:	d109      	bne.n	800842c <xTaskCreateStatic+0x42>
 8008418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	61fb      	str	r3, [r7, #28]
 800842a:	e7fe      	b.n	800842a <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800842c:	2354      	movs	r3, #84	; 0x54
 800842e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	2b54      	cmp	r3, #84	; 0x54
 8008434:	d009      	beq.n	800844a <xTaskCreateStatic+0x60>
 8008436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800843a:	f383 8811 	msr	BASEPRI, r3
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f3bf 8f4f 	dsb	sy
 8008446:	61bb      	str	r3, [r7, #24]
 8008448:	e7fe      	b.n	8008448 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800844a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01e      	beq.n	800848e <xTaskCreateStatic+0xa4>
 8008450:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008452:	2b00      	cmp	r3, #0
 8008454:	d01b      	beq.n	800848e <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008458:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800845a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800845c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800845e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008462:	2202      	movs	r2, #2
 8008464:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008468:	2300      	movs	r3, #0
 800846a:	9303      	str	r3, [sp, #12]
 800846c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846e:	9302      	str	r3, [sp, #8]
 8008470:	f107 0314 	add.w	r3, r7, #20
 8008474:	9301      	str	r3, [sp, #4]
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	687a      	ldr	r2, [r7, #4]
 800847e:	68b9      	ldr	r1, [r7, #8]
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f000 f850 	bl	8008526 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008486:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008488:	f000 f8cc 	bl	8008624 <prvAddNewTaskToReadyList>
 800848c:	e001      	b.n	8008492 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800848e:	2300      	movs	r3, #0
 8008490:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008492:	697b      	ldr	r3, [r7, #20]
	}
 8008494:	4618      	mov	r0, r3
 8008496:	3728      	adds	r7, #40	; 0x28
 8008498:	46bd      	mov	sp, r7
 800849a:	bd80      	pop	{r7, pc}

0800849c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800849c:	b580      	push	{r7, lr}
 800849e:	b08c      	sub	sp, #48	; 0x30
 80084a0:	af04      	add	r7, sp, #16
 80084a2:	60f8      	str	r0, [r7, #12]
 80084a4:	60b9      	str	r1, [r7, #8]
 80084a6:	603b      	str	r3, [r7, #0]
 80084a8:	4613      	mov	r3, r2
 80084aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80084ac:	88fb      	ldrh	r3, [r7, #6]
 80084ae:	009b      	lsls	r3, r3, #2
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 feb7 	bl	8009224 <pvPortMalloc>
 80084b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00e      	beq.n	80084dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80084be:	2054      	movs	r0, #84	; 0x54
 80084c0:	f000 feb0 	bl	8009224 <pvPortMalloc>
 80084c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80084cc:	69fb      	ldr	r3, [r7, #28]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	631a      	str	r2, [r3, #48]	; 0x30
 80084d2:	e005      	b.n	80084e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80084d4:	6978      	ldr	r0, [r7, #20]
 80084d6:	f000 ff67 	bl	80093a8 <vPortFree>
 80084da:	e001      	b.n	80084e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80084dc:	2300      	movs	r3, #0
 80084de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d017      	beq.n	8008516 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80084ee:	88fa      	ldrh	r2, [r7, #6]
 80084f0:	2300      	movs	r3, #0
 80084f2:	9303      	str	r3, [sp, #12]
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	9302      	str	r3, [sp, #8]
 80084f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fa:	9301      	str	r3, [sp, #4]
 80084fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084fe:	9300      	str	r3, [sp, #0]
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	68b9      	ldr	r1, [r7, #8]
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f000 f80e 	bl	8008526 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800850a:	69f8      	ldr	r0, [r7, #28]
 800850c:	f000 f88a 	bl	8008624 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008510:	2301      	movs	r3, #1
 8008512:	61bb      	str	r3, [r7, #24]
 8008514:	e002      	b.n	800851c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008516:	f04f 33ff 	mov.w	r3, #4294967295
 800851a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800851c:	69bb      	ldr	r3, [r7, #24]
	}
 800851e:	4618      	mov	r0, r3
 8008520:	3720      	adds	r7, #32
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}

08008526 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008526:	b580      	push	{r7, lr}
 8008528:	b088      	sub	sp, #32
 800852a:	af00      	add	r7, sp, #0
 800852c:	60f8      	str	r0, [r7, #12]
 800852e:	60b9      	str	r1, [r7, #8]
 8008530:	607a      	str	r2, [r7, #4]
 8008532:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008536:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800853e:	3b01      	subs	r3, #1
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	f023 0307 	bic.w	r3, r3, #7
 800854c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800854e:	69bb      	ldr	r3, [r7, #24]
 8008550:	f003 0307 	and.w	r3, r3, #7
 8008554:	2b00      	cmp	r3, #0
 8008556:	d009      	beq.n	800856c <prvInitialiseNewTask+0x46>
 8008558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855c:	f383 8811 	msr	BASEPRI, r3
 8008560:	f3bf 8f6f 	isb	sy
 8008564:	f3bf 8f4f 	dsb	sy
 8008568:	617b      	str	r3, [r7, #20]
 800856a:	e7fe      	b.n	800856a <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800856c:	2300      	movs	r3, #0
 800856e:	61fb      	str	r3, [r7, #28]
 8008570:	e012      	b.n	8008598 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008572:	68ba      	ldr	r2, [r7, #8]
 8008574:	69fb      	ldr	r3, [r7, #28]
 8008576:	4413      	add	r3, r2
 8008578:	7819      	ldrb	r1, [r3, #0]
 800857a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	4413      	add	r3, r2
 8008580:	3334      	adds	r3, #52	; 0x34
 8008582:	460a      	mov	r2, r1
 8008584:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	4413      	add	r3, r2
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d006      	beq.n	80085a0 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008592:	69fb      	ldr	r3, [r7, #28]
 8008594:	3301      	adds	r3, #1
 8008596:	61fb      	str	r3, [r7, #28]
 8008598:	69fb      	ldr	r3, [r7, #28]
 800859a:	2b0f      	cmp	r3, #15
 800859c:	d9e9      	bls.n	8008572 <prvInitialiseNewTask+0x4c>
 800859e:	e000      	b.n	80085a2 <prvInitialiseNewTask+0x7c>
		{
			break;
 80085a0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80085a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80085aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ac:	2b06      	cmp	r3, #6
 80085ae:	d901      	bls.n	80085b4 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80085b0:	2306      	movs	r3, #6
 80085b2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80085b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085b8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80085ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80085be:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80085c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c2:	2200      	movs	r2, #0
 80085c4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80085c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c8:	3304      	adds	r3, #4
 80085ca:	4618      	mov	r0, r3
 80085cc:	f7ff fe79 	bl	80082c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80085d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d2:	3318      	adds	r3, #24
 80085d4:	4618      	mov	r0, r3
 80085d6:	f7ff fe74 	bl	80082c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80085da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085de:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085e2:	f1c3 0207 	rsb	r2, r3, #7
 80085e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085e8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085ee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80085f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f2:	2200      	movs	r2, #0
 80085f4:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80085f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	68f9      	ldr	r1, [r7, #12]
 8008602:	69b8      	ldr	r0, [r7, #24]
 8008604:	f000 fc08 	bl	8008e18 <pxPortInitialiseStack>
 8008608:	4602      	mov	r2, r0
 800860a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800860c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800860e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008610:	2b00      	cmp	r3, #0
 8008612:	d002      	beq.n	800861a <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008618:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800861a:	bf00      	nop
 800861c:	3720      	adds	r7, #32
 800861e:	46bd      	mov	sp, r7
 8008620:	bd80      	pop	{r7, pc}
	...

08008624 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b082      	sub	sp, #8
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800862c:	f000 fd1e 	bl	800906c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008630:	4b2a      	ldr	r3, [pc, #168]	; (80086dc <prvAddNewTaskToReadyList+0xb8>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3301      	adds	r3, #1
 8008636:	4a29      	ldr	r2, [pc, #164]	; (80086dc <prvAddNewTaskToReadyList+0xb8>)
 8008638:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800863a:	4b29      	ldr	r3, [pc, #164]	; (80086e0 <prvAddNewTaskToReadyList+0xbc>)
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d109      	bne.n	8008656 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008642:	4a27      	ldr	r2, [pc, #156]	; (80086e0 <prvAddNewTaskToReadyList+0xbc>)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008648:	4b24      	ldr	r3, [pc, #144]	; (80086dc <prvAddNewTaskToReadyList+0xb8>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b01      	cmp	r3, #1
 800864e:	d110      	bne.n	8008672 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008650:	f000 fabc 	bl	8008bcc <prvInitialiseTaskLists>
 8008654:	e00d      	b.n	8008672 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008656:	4b23      	ldr	r3, [pc, #140]	; (80086e4 <prvAddNewTaskToReadyList+0xc0>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d109      	bne.n	8008672 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800865e:	4b20      	ldr	r3, [pc, #128]	; (80086e0 <prvAddNewTaskToReadyList+0xbc>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008668:	429a      	cmp	r2, r3
 800866a:	d802      	bhi.n	8008672 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800866c:	4a1c      	ldr	r2, [pc, #112]	; (80086e0 <prvAddNewTaskToReadyList+0xbc>)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008672:	4b1d      	ldr	r3, [pc, #116]	; (80086e8 <prvAddNewTaskToReadyList+0xc4>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	3301      	adds	r3, #1
 8008678:	4a1b      	ldr	r2, [pc, #108]	; (80086e8 <prvAddNewTaskToReadyList+0xc4>)
 800867a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008680:	2201      	movs	r2, #1
 8008682:	409a      	lsls	r2, r3
 8008684:	4b19      	ldr	r3, [pc, #100]	; (80086ec <prvAddNewTaskToReadyList+0xc8>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4313      	orrs	r3, r2
 800868a:	4a18      	ldr	r2, [pc, #96]	; (80086ec <prvAddNewTaskToReadyList+0xc8>)
 800868c:	6013      	str	r3, [r2, #0]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008692:	4613      	mov	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	4413      	add	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	4a15      	ldr	r2, [pc, #84]	; (80086f0 <prvAddNewTaskToReadyList+0xcc>)
 800869c:	441a      	add	r2, r3
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	3304      	adds	r3, #4
 80086a2:	4619      	mov	r1, r3
 80086a4:	4610      	mov	r0, r2
 80086a6:	f7ff fe19 	bl	80082dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80086aa:	f000 fd0d 	bl	80090c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80086ae:	4b0d      	ldr	r3, [pc, #52]	; (80086e4 <prvAddNewTaskToReadyList+0xc0>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00e      	beq.n	80086d4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80086b6:	4b0a      	ldr	r3, [pc, #40]	; (80086e0 <prvAddNewTaskToReadyList+0xbc>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c0:	429a      	cmp	r2, r3
 80086c2:	d207      	bcs.n	80086d4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80086c4:	4b0b      	ldr	r3, [pc, #44]	; (80086f4 <prvAddNewTaskToReadyList+0xd0>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	f3bf 8f4f 	dsb	sy
 80086d0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80086d4:	bf00      	nop
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	20000558 	.word	0x20000558
 80086e0:	20000458 	.word	0x20000458
 80086e4:	20000564 	.word	0x20000564
 80086e8:	20000574 	.word	0x20000574
 80086ec:	20000560 	.word	0x20000560
 80086f0:	2000045c 	.word	0x2000045c
 80086f4:	e000ed04 	.word	0xe000ed04

080086f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008700:	2300      	movs	r3, #0
 8008702:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d016      	beq.n	8008738 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800870a:	4b13      	ldr	r3, [pc, #76]	; (8008758 <vTaskDelay+0x60>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d009      	beq.n	8008726 <vTaskDelay+0x2e>
 8008712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008716:	f383 8811 	msr	BASEPRI, r3
 800871a:	f3bf 8f6f 	isb	sy
 800871e:	f3bf 8f4f 	dsb	sy
 8008722:	60bb      	str	r3, [r7, #8]
 8008724:	e7fe      	b.n	8008724 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8008726:	f000 f879 	bl	800881c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800872a:	2100      	movs	r1, #0
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 fb0d 	bl	8008d4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008732:	f000 f881 	bl	8008838 <xTaskResumeAll>
 8008736:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d107      	bne.n	800874e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800873e:	4b07      	ldr	r3, [pc, #28]	; (800875c <vTaskDelay+0x64>)
 8008740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008744:	601a      	str	r2, [r3, #0]
 8008746:	f3bf 8f4f 	dsb	sy
 800874a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800874e:	bf00      	nop
 8008750:	3710      	adds	r7, #16
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop
 8008758:	20000580 	.word	0x20000580
 800875c:	e000ed04 	.word	0xe000ed04

08008760 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b08a      	sub	sp, #40	; 0x28
 8008764:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008766:	2300      	movs	r3, #0
 8008768:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800876a:	2300      	movs	r3, #0
 800876c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800876e:	463a      	mov	r2, r7
 8008770:	1d39      	adds	r1, r7, #4
 8008772:	f107 0308 	add.w	r3, r7, #8
 8008776:	4618      	mov	r0, r3
 8008778:	f7fa fc04 	bl	8002f84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800877c:	6839      	ldr	r1, [r7, #0]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	68ba      	ldr	r2, [r7, #8]
 8008782:	9202      	str	r2, [sp, #8]
 8008784:	9301      	str	r3, [sp, #4]
 8008786:	2300      	movs	r3, #0
 8008788:	9300      	str	r3, [sp, #0]
 800878a:	2300      	movs	r3, #0
 800878c:	460a      	mov	r2, r1
 800878e:	491d      	ldr	r1, [pc, #116]	; (8008804 <vTaskStartScheduler+0xa4>)
 8008790:	481d      	ldr	r0, [pc, #116]	; (8008808 <vTaskStartScheduler+0xa8>)
 8008792:	f7ff fe2a 	bl	80083ea <xTaskCreateStatic>
 8008796:	4602      	mov	r2, r0
 8008798:	4b1c      	ldr	r3, [pc, #112]	; (800880c <vTaskStartScheduler+0xac>)
 800879a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800879c:	4b1b      	ldr	r3, [pc, #108]	; (800880c <vTaskStartScheduler+0xac>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80087a4:	2301      	movs	r3, #1
 80087a6:	617b      	str	r3, [r7, #20]
 80087a8:	e001      	b.n	80087ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80087aa:	2300      	movs	r3, #0
 80087ac:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2b01      	cmp	r3, #1
 80087b2:	d115      	bne.n	80087e0 <vTaskStartScheduler+0x80>
 80087b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b8:	f383 8811 	msr	BASEPRI, r3
 80087bc:	f3bf 8f6f 	isb	sy
 80087c0:	f3bf 8f4f 	dsb	sy
 80087c4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80087c6:	4b12      	ldr	r3, [pc, #72]	; (8008810 <vTaskStartScheduler+0xb0>)
 80087c8:	f04f 32ff 	mov.w	r2, #4294967295
 80087cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80087ce:	4b11      	ldr	r3, [pc, #68]	; (8008814 <vTaskStartScheduler+0xb4>)
 80087d0:	2201      	movs	r2, #1
 80087d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80087d4:	4b10      	ldr	r3, [pc, #64]	; (8008818 <vTaskStartScheduler+0xb8>)
 80087d6:	2200      	movs	r2, #0
 80087d8:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80087da:	f000 fba9 	bl	8008f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80087de:	e00d      	b.n	80087fc <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087e6:	d109      	bne.n	80087fc <vTaskStartScheduler+0x9c>
 80087e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ec:	f383 8811 	msr	BASEPRI, r3
 80087f0:	f3bf 8f6f 	isb	sy
 80087f4:	f3bf 8f4f 	dsb	sy
 80087f8:	60fb      	str	r3, [r7, #12]
 80087fa:	e7fe      	b.n	80087fa <vTaskStartScheduler+0x9a>
}
 80087fc:	bf00      	nop
 80087fe:	3718      	adds	r7, #24
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}
 8008804:	0800e018 	.word	0x0800e018
 8008808:	08008b9d 	.word	0x08008b9d
 800880c:	2000057c 	.word	0x2000057c
 8008810:	20000578 	.word	0x20000578
 8008814:	20000564 	.word	0x20000564
 8008818:	2000055c 	.word	0x2000055c

0800881c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800881c:	b480      	push	{r7}
 800881e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008820:	4b04      	ldr	r3, [pc, #16]	; (8008834 <vTaskSuspendAll+0x18>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	3301      	adds	r3, #1
 8008826:	4a03      	ldr	r2, [pc, #12]	; (8008834 <vTaskSuspendAll+0x18>)
 8008828:	6013      	str	r3, [r2, #0]
}
 800882a:	bf00      	nop
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr
 8008834:	20000580 	.word	0x20000580

08008838 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800883e:	2300      	movs	r3, #0
 8008840:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008842:	2300      	movs	r3, #0
 8008844:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008846:	4b41      	ldr	r3, [pc, #260]	; (800894c <xTaskResumeAll+0x114>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d109      	bne.n	8008862 <xTaskResumeAll+0x2a>
 800884e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008852:	f383 8811 	msr	BASEPRI, r3
 8008856:	f3bf 8f6f 	isb	sy
 800885a:	f3bf 8f4f 	dsb	sy
 800885e:	603b      	str	r3, [r7, #0]
 8008860:	e7fe      	b.n	8008860 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008862:	f000 fc03 	bl	800906c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008866:	4b39      	ldr	r3, [pc, #228]	; (800894c <xTaskResumeAll+0x114>)
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3b01      	subs	r3, #1
 800886c:	4a37      	ldr	r2, [pc, #220]	; (800894c <xTaskResumeAll+0x114>)
 800886e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008870:	4b36      	ldr	r3, [pc, #216]	; (800894c <xTaskResumeAll+0x114>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d161      	bne.n	800893c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008878:	4b35      	ldr	r3, [pc, #212]	; (8008950 <xTaskResumeAll+0x118>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d05d      	beq.n	800893c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008880:	e02e      	b.n	80088e0 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008882:	4b34      	ldr	r3, [pc, #208]	; (8008954 <xTaskResumeAll+0x11c>)
 8008884:	68db      	ldr	r3, [r3, #12]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	3318      	adds	r3, #24
 800888e:	4618      	mov	r0, r3
 8008890:	f7ff fd81 	bl	8008396 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	3304      	adds	r3, #4
 8008898:	4618      	mov	r0, r3
 800889a:	f7ff fd7c 	bl	8008396 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a2:	2201      	movs	r2, #1
 80088a4:	409a      	lsls	r2, r3
 80088a6:	4b2c      	ldr	r3, [pc, #176]	; (8008958 <xTaskResumeAll+0x120>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	4a2a      	ldr	r2, [pc, #168]	; (8008958 <xTaskResumeAll+0x120>)
 80088ae:	6013      	str	r3, [r2, #0]
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b4:	4613      	mov	r3, r2
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4a27      	ldr	r2, [pc, #156]	; (800895c <xTaskResumeAll+0x124>)
 80088be:	441a      	add	r2, r3
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	3304      	adds	r3, #4
 80088c4:	4619      	mov	r1, r3
 80088c6:	4610      	mov	r0, r2
 80088c8:	f7ff fd08 	bl	80082dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088d0:	4b23      	ldr	r3, [pc, #140]	; (8008960 <xTaskResumeAll+0x128>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d302      	bcc.n	80088e0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80088da:	4b22      	ldr	r3, [pc, #136]	; (8008964 <xTaskResumeAll+0x12c>)
 80088dc:	2201      	movs	r2, #1
 80088de:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80088e0:	4b1c      	ldr	r3, [pc, #112]	; (8008954 <xTaskResumeAll+0x11c>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d1cc      	bne.n	8008882 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d001      	beq.n	80088f2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80088ee:	f000 fa07 	bl	8008d00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80088f2:	4b1d      	ldr	r3, [pc, #116]	; (8008968 <xTaskResumeAll+0x130>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d010      	beq.n	8008920 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80088fe:	f000 f837 	bl	8008970 <xTaskIncrementTick>
 8008902:	4603      	mov	r3, r0
 8008904:	2b00      	cmp	r3, #0
 8008906:	d002      	beq.n	800890e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8008908:	4b16      	ldr	r3, [pc, #88]	; (8008964 <xTaskResumeAll+0x12c>)
 800890a:	2201      	movs	r2, #1
 800890c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	3b01      	subs	r3, #1
 8008912:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1f1      	bne.n	80088fe <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800891a:	4b13      	ldr	r3, [pc, #76]	; (8008968 <xTaskResumeAll+0x130>)
 800891c:	2200      	movs	r2, #0
 800891e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008920:	4b10      	ldr	r3, [pc, #64]	; (8008964 <xTaskResumeAll+0x12c>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d009      	beq.n	800893c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008928:	2301      	movs	r3, #1
 800892a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800892c:	4b0f      	ldr	r3, [pc, #60]	; (800896c <xTaskResumeAll+0x134>)
 800892e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008932:	601a      	str	r2, [r3, #0]
 8008934:	f3bf 8f4f 	dsb	sy
 8008938:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800893c:	f000 fbc4 	bl	80090c8 <vPortExitCritical>

	return xAlreadyYielded;
 8008940:	68bb      	ldr	r3, [r7, #8]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	20000580 	.word	0x20000580
 8008950:	20000558 	.word	0x20000558
 8008954:	20000518 	.word	0x20000518
 8008958:	20000560 	.word	0x20000560
 800895c:	2000045c 	.word	0x2000045c
 8008960:	20000458 	.word	0x20000458
 8008964:	2000056c 	.word	0x2000056c
 8008968:	20000568 	.word	0x20000568
 800896c:	e000ed04 	.word	0xe000ed04

08008970 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008976:	2300      	movs	r3, #0
 8008978:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800897a:	4b50      	ldr	r3, [pc, #320]	; (8008abc <xTaskIncrementTick+0x14c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2b00      	cmp	r3, #0
 8008980:	f040 808c 	bne.w	8008a9c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008984:	4b4e      	ldr	r3, [pc, #312]	; (8008ac0 <xTaskIncrementTick+0x150>)
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	3301      	adds	r3, #1
 800898a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800898c:	4a4c      	ldr	r2, [pc, #304]	; (8008ac0 <xTaskIncrementTick+0x150>)
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d11f      	bne.n	80089d8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008998:	4b4a      	ldr	r3, [pc, #296]	; (8008ac4 <xTaskIncrementTick+0x154>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d009      	beq.n	80089b6 <xTaskIncrementTick+0x46>
 80089a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	603b      	str	r3, [r7, #0]
 80089b4:	e7fe      	b.n	80089b4 <xTaskIncrementTick+0x44>
 80089b6:	4b43      	ldr	r3, [pc, #268]	; (8008ac4 <xTaskIncrementTick+0x154>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	60fb      	str	r3, [r7, #12]
 80089bc:	4b42      	ldr	r3, [pc, #264]	; (8008ac8 <xTaskIncrementTick+0x158>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4a40      	ldr	r2, [pc, #256]	; (8008ac4 <xTaskIncrementTick+0x154>)
 80089c2:	6013      	str	r3, [r2, #0]
 80089c4:	4a40      	ldr	r2, [pc, #256]	; (8008ac8 <xTaskIncrementTick+0x158>)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6013      	str	r3, [r2, #0]
 80089ca:	4b40      	ldr	r3, [pc, #256]	; (8008acc <xTaskIncrementTick+0x15c>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3301      	adds	r3, #1
 80089d0:	4a3e      	ldr	r2, [pc, #248]	; (8008acc <xTaskIncrementTick+0x15c>)
 80089d2:	6013      	str	r3, [r2, #0]
 80089d4:	f000 f994 	bl	8008d00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80089d8:	4b3d      	ldr	r3, [pc, #244]	; (8008ad0 <xTaskIncrementTick+0x160>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	693a      	ldr	r2, [r7, #16]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d34d      	bcc.n	8008a7e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089e2:	4b38      	ldr	r3, [pc, #224]	; (8008ac4 <xTaskIncrementTick+0x154>)
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <xTaskIncrementTick+0x80>
 80089ec:	2301      	movs	r3, #1
 80089ee:	e000      	b.n	80089f2 <xTaskIncrementTick+0x82>
 80089f0:	2300      	movs	r3, #0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d004      	beq.n	8008a00 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089f6:	4b36      	ldr	r3, [pc, #216]	; (8008ad0 <xTaskIncrementTick+0x160>)
 80089f8:	f04f 32ff 	mov.w	r2, #4294967295
 80089fc:	601a      	str	r2, [r3, #0]
					break;
 80089fe:	e03e      	b.n	8008a7e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008a00:	4b30      	ldr	r3, [pc, #192]	; (8008ac4 <xTaskIncrementTick+0x154>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008a10:	693a      	ldr	r2, [r7, #16]
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d203      	bcs.n	8008a20 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008a18:	4a2d      	ldr	r2, [pc, #180]	; (8008ad0 <xTaskIncrementTick+0x160>)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6013      	str	r3, [r2, #0]
						break;
 8008a1e:	e02e      	b.n	8008a7e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	3304      	adds	r3, #4
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7ff fcb6 	bl	8008396 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d004      	beq.n	8008a3c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	3318      	adds	r3, #24
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff fcad 	bl	8008396 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a40:	2201      	movs	r2, #1
 8008a42:	409a      	lsls	r2, r3
 8008a44:	4b23      	ldr	r3, [pc, #140]	; (8008ad4 <xTaskIncrementTick+0x164>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	4a22      	ldr	r2, [pc, #136]	; (8008ad4 <xTaskIncrementTick+0x164>)
 8008a4c:	6013      	str	r3, [r2, #0]
 8008a4e:	68bb      	ldr	r3, [r7, #8]
 8008a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a52:	4613      	mov	r3, r2
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	4413      	add	r3, r2
 8008a58:	009b      	lsls	r3, r3, #2
 8008a5a:	4a1f      	ldr	r2, [pc, #124]	; (8008ad8 <xTaskIncrementTick+0x168>)
 8008a5c:	441a      	add	r2, r3
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	3304      	adds	r3, #4
 8008a62:	4619      	mov	r1, r3
 8008a64:	4610      	mov	r0, r2
 8008a66:	f7ff fc39 	bl	80082dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a6e:	4b1b      	ldr	r3, [pc, #108]	; (8008adc <xTaskIncrementTick+0x16c>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a74:	429a      	cmp	r2, r3
 8008a76:	d3b4      	bcc.n	80089e2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008a7c:	e7b1      	b.n	80089e2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008a7e:	4b17      	ldr	r3, [pc, #92]	; (8008adc <xTaskIncrementTick+0x16c>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a84:	4914      	ldr	r1, [pc, #80]	; (8008ad8 <xTaskIncrementTick+0x168>)
 8008a86:	4613      	mov	r3, r2
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	4413      	add	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	440b      	add	r3, r1
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d907      	bls.n	8008aa6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8008a96:	2301      	movs	r3, #1
 8008a98:	617b      	str	r3, [r7, #20]
 8008a9a:	e004      	b.n	8008aa6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008a9c:	4b10      	ldr	r3, [pc, #64]	; (8008ae0 <xTaskIncrementTick+0x170>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	4a0f      	ldr	r2, [pc, #60]	; (8008ae0 <xTaskIncrementTick+0x170>)
 8008aa4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008aa6:	4b0f      	ldr	r3, [pc, #60]	; (8008ae4 <xTaskIncrementTick+0x174>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d001      	beq.n	8008ab2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8008aae:	2301      	movs	r3, #1
 8008ab0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008ab2:	697b      	ldr	r3, [r7, #20]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3718      	adds	r7, #24
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	20000580 	.word	0x20000580
 8008ac0:	2000055c 	.word	0x2000055c
 8008ac4:	20000510 	.word	0x20000510
 8008ac8:	20000514 	.word	0x20000514
 8008acc:	20000570 	.word	0x20000570
 8008ad0:	20000578 	.word	0x20000578
 8008ad4:	20000560 	.word	0x20000560
 8008ad8:	2000045c 	.word	0x2000045c
 8008adc:	20000458 	.word	0x20000458
 8008ae0:	20000568 	.word	0x20000568
 8008ae4:	2000056c 	.word	0x2000056c

08008ae8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b087      	sub	sp, #28
 8008aec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008aee:	4b26      	ldr	r3, [pc, #152]	; (8008b88 <vTaskSwitchContext+0xa0>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d003      	beq.n	8008afe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008af6:	4b25      	ldr	r3, [pc, #148]	; (8008b8c <vTaskSwitchContext+0xa4>)
 8008af8:	2201      	movs	r2, #1
 8008afa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008afc:	e03e      	b.n	8008b7c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008afe:	4b23      	ldr	r3, [pc, #140]	; (8008b8c <vTaskSwitchContext+0xa4>)
 8008b00:	2200      	movs	r2, #0
 8008b02:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008b04:	4b22      	ldr	r3, [pc, #136]	; (8008b90 <vTaskSwitchContext+0xa8>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	fab3 f383 	clz	r3, r3
 8008b10:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008b12:	7afb      	ldrb	r3, [r7, #11]
 8008b14:	f1c3 031f 	rsb	r3, r3, #31
 8008b18:	617b      	str	r3, [r7, #20]
 8008b1a:	491e      	ldr	r1, [pc, #120]	; (8008b94 <vTaskSwitchContext+0xac>)
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	4613      	mov	r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	4413      	add	r3, r2
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	440b      	add	r3, r1
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d109      	bne.n	8008b42 <vTaskSwitchContext+0x5a>
	__asm volatile
 8008b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b32:	f383 8811 	msr	BASEPRI, r3
 8008b36:	f3bf 8f6f 	isb	sy
 8008b3a:	f3bf 8f4f 	dsb	sy
 8008b3e:	607b      	str	r3, [r7, #4]
 8008b40:	e7fe      	b.n	8008b40 <vTaskSwitchContext+0x58>
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	4613      	mov	r3, r2
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	4413      	add	r3, r2
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	4a11      	ldr	r2, [pc, #68]	; (8008b94 <vTaskSwitchContext+0xac>)
 8008b4e:	4413      	add	r3, r2
 8008b50:	613b      	str	r3, [r7, #16]
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	685b      	ldr	r3, [r3, #4]
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	605a      	str	r2, [r3, #4]
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	3308      	adds	r3, #8
 8008b64:	429a      	cmp	r2, r3
 8008b66:	d104      	bne.n	8008b72 <vTaskSwitchContext+0x8a>
 8008b68:	693b      	ldr	r3, [r7, #16]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	685a      	ldr	r2, [r3, #4]
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	605a      	str	r2, [r3, #4]
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	685b      	ldr	r3, [r3, #4]
 8008b76:	68db      	ldr	r3, [r3, #12]
 8008b78:	4a07      	ldr	r2, [pc, #28]	; (8008b98 <vTaskSwitchContext+0xb0>)
 8008b7a:	6013      	str	r3, [r2, #0]
}
 8008b7c:	bf00      	nop
 8008b7e:	371c      	adds	r7, #28
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr
 8008b88:	20000580 	.word	0x20000580
 8008b8c:	2000056c 	.word	0x2000056c
 8008b90:	20000560 	.word	0x20000560
 8008b94:	2000045c 	.word	0x2000045c
 8008b98:	20000458 	.word	0x20000458

08008b9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b082      	sub	sp, #8
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ba4:	f000 f852 	bl	8008c4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ba8:	4b06      	ldr	r3, [pc, #24]	; (8008bc4 <prvIdleTask+0x28>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	d9f9      	bls.n	8008ba4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008bb0:	4b05      	ldr	r3, [pc, #20]	; (8008bc8 <prvIdleTask+0x2c>)
 8008bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bb6:	601a      	str	r2, [r3, #0]
 8008bb8:	f3bf 8f4f 	dsb	sy
 8008bbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008bc0:	e7f0      	b.n	8008ba4 <prvIdleTask+0x8>
 8008bc2:	bf00      	nop
 8008bc4:	2000045c 	.word	0x2000045c
 8008bc8:	e000ed04 	.word	0xe000ed04

08008bcc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b082      	sub	sp, #8
 8008bd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	607b      	str	r3, [r7, #4]
 8008bd6:	e00c      	b.n	8008bf2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	4613      	mov	r3, r2
 8008bdc:	009b      	lsls	r3, r3, #2
 8008bde:	4413      	add	r3, r2
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	4a12      	ldr	r2, [pc, #72]	; (8008c2c <prvInitialiseTaskLists+0x60>)
 8008be4:	4413      	add	r3, r2
 8008be6:	4618      	mov	r0, r3
 8008be8:	f7ff fb4b 	bl	8008282 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	607b      	str	r3, [r7, #4]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2b06      	cmp	r3, #6
 8008bf6:	d9ef      	bls.n	8008bd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008bf8:	480d      	ldr	r0, [pc, #52]	; (8008c30 <prvInitialiseTaskLists+0x64>)
 8008bfa:	f7ff fb42 	bl	8008282 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008bfe:	480d      	ldr	r0, [pc, #52]	; (8008c34 <prvInitialiseTaskLists+0x68>)
 8008c00:	f7ff fb3f 	bl	8008282 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008c04:	480c      	ldr	r0, [pc, #48]	; (8008c38 <prvInitialiseTaskLists+0x6c>)
 8008c06:	f7ff fb3c 	bl	8008282 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008c0a:	480c      	ldr	r0, [pc, #48]	; (8008c3c <prvInitialiseTaskLists+0x70>)
 8008c0c:	f7ff fb39 	bl	8008282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008c10:	480b      	ldr	r0, [pc, #44]	; (8008c40 <prvInitialiseTaskLists+0x74>)
 8008c12:	f7ff fb36 	bl	8008282 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008c16:	4b0b      	ldr	r3, [pc, #44]	; (8008c44 <prvInitialiseTaskLists+0x78>)
 8008c18:	4a05      	ldr	r2, [pc, #20]	; (8008c30 <prvInitialiseTaskLists+0x64>)
 8008c1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008c1c:	4b0a      	ldr	r3, [pc, #40]	; (8008c48 <prvInitialiseTaskLists+0x7c>)
 8008c1e:	4a05      	ldr	r2, [pc, #20]	; (8008c34 <prvInitialiseTaskLists+0x68>)
 8008c20:	601a      	str	r2, [r3, #0]
}
 8008c22:	bf00      	nop
 8008c24:	3708      	adds	r7, #8
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	2000045c 	.word	0x2000045c
 8008c30:	200004e8 	.word	0x200004e8
 8008c34:	200004fc 	.word	0x200004fc
 8008c38:	20000518 	.word	0x20000518
 8008c3c:	2000052c 	.word	0x2000052c
 8008c40:	20000544 	.word	0x20000544
 8008c44:	20000510 	.word	0x20000510
 8008c48:	20000514 	.word	0x20000514

08008c4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c52:	e019      	b.n	8008c88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008c54:	f000 fa0a 	bl	800906c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008c58:	4b0f      	ldr	r3, [pc, #60]	; (8008c98 <prvCheckTasksWaitingTermination+0x4c>)
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	68db      	ldr	r3, [r3, #12]
 8008c5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	3304      	adds	r3, #4
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7ff fb96 	bl	8008396 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008c6a:	4b0c      	ldr	r3, [pc, #48]	; (8008c9c <prvCheckTasksWaitingTermination+0x50>)
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	4a0a      	ldr	r2, [pc, #40]	; (8008c9c <prvCheckTasksWaitingTermination+0x50>)
 8008c72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008c74:	4b0a      	ldr	r3, [pc, #40]	; (8008ca0 <prvCheckTasksWaitingTermination+0x54>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	4a09      	ldr	r2, [pc, #36]	; (8008ca0 <prvCheckTasksWaitingTermination+0x54>)
 8008c7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008c7e:	f000 fa23 	bl	80090c8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008c82:	6878      	ldr	r0, [r7, #4]
 8008c84:	f000 f80e 	bl	8008ca4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008c88:	4b05      	ldr	r3, [pc, #20]	; (8008ca0 <prvCheckTasksWaitingTermination+0x54>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d1e1      	bne.n	8008c54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008c90:	bf00      	nop
 8008c92:	3708      	adds	r7, #8
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}
 8008c98:	2000052c 	.word	0x2000052c
 8008c9c:	20000558 	.word	0x20000558
 8008ca0:	20000540 	.word	0x20000540

08008ca4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b084      	sub	sp, #16
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d108      	bne.n	8008cc8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 fb74 	bl	80093a8 <vPortFree>
				vPortFree( pxTCB );
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f000 fb71 	bl	80093a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008cc6:	e017      	b.n	8008cf8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d103      	bne.n	8008cda <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008cd2:	6878      	ldr	r0, [r7, #4]
 8008cd4:	f000 fb68 	bl	80093a8 <vPortFree>
	}
 8008cd8:	e00e      	b.n	8008cf8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008ce0:	2b02      	cmp	r3, #2
 8008ce2:	d009      	beq.n	8008cf8 <prvDeleteTCB+0x54>
 8008ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	60fb      	str	r3, [r7, #12]
 8008cf6:	e7fe      	b.n	8008cf6 <prvDeleteTCB+0x52>
	}
 8008cf8:	bf00      	nop
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d06:	4b0f      	ldr	r3, [pc, #60]	; (8008d44 <prvResetNextTaskUnblockTime+0x44>)
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d101      	bne.n	8008d14 <prvResetNextTaskUnblockTime+0x14>
 8008d10:	2301      	movs	r3, #1
 8008d12:	e000      	b.n	8008d16 <prvResetNextTaskUnblockTime+0x16>
 8008d14:	2300      	movs	r3, #0
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d004      	beq.n	8008d24 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008d1a:	4b0b      	ldr	r3, [pc, #44]	; (8008d48 <prvResetNextTaskUnblockTime+0x48>)
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008d22:	e008      	b.n	8008d36 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008d24:	4b07      	ldr	r3, [pc, #28]	; (8008d44 <prvResetNextTaskUnblockTime+0x44>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	68db      	ldr	r3, [r3, #12]
 8008d2c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	4a05      	ldr	r2, [pc, #20]	; (8008d48 <prvResetNextTaskUnblockTime+0x48>)
 8008d34:	6013      	str	r3, [r2, #0]
}
 8008d36:	bf00      	nop
 8008d38:	370c      	adds	r7, #12
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	20000510 	.word	0x20000510
 8008d48:	20000578 	.word	0x20000578

08008d4c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b084      	sub	sp, #16
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
 8008d54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d56:	4b29      	ldr	r3, [pc, #164]	; (8008dfc <prvAddCurrentTaskToDelayedList+0xb0>)
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d5c:	4b28      	ldr	r3, [pc, #160]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3304      	adds	r3, #4
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7ff fb17 	bl	8008396 <uxListRemove>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d10b      	bne.n	8008d86 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008d6e:	4b24      	ldr	r3, [pc, #144]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d74:	2201      	movs	r2, #1
 8008d76:	fa02 f303 	lsl.w	r3, r2, r3
 8008d7a:	43da      	mvns	r2, r3
 8008d7c:	4b21      	ldr	r3, [pc, #132]	; (8008e04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	4013      	ands	r3, r2
 8008d82:	4a20      	ldr	r2, [pc, #128]	; (8008e04 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008d84:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d8c:	d10a      	bne.n	8008da4 <prvAddCurrentTaskToDelayedList+0x58>
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d007      	beq.n	8008da4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d94:	4b1a      	ldr	r3, [pc, #104]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	3304      	adds	r3, #4
 8008d9a:	4619      	mov	r1, r3
 8008d9c:	481a      	ldr	r0, [pc, #104]	; (8008e08 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008d9e:	f7ff fa9d 	bl	80082dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008da2:	e026      	b.n	8008df2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4413      	add	r3, r2
 8008daa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008dac:	4b14      	ldr	r3, [pc, #80]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008db4:	68ba      	ldr	r2, [r7, #8]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d209      	bcs.n	8008dd0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008dbc:	4b13      	ldr	r3, [pc, #76]	; (8008e0c <prvAddCurrentTaskToDelayedList+0xc0>)
 8008dbe:	681a      	ldr	r2, [r3, #0]
 8008dc0:	4b0f      	ldr	r3, [pc, #60]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	3304      	adds	r3, #4
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	4610      	mov	r0, r2
 8008dca:	f7ff faab 	bl	8008324 <vListInsert>
}
 8008dce:	e010      	b.n	8008df2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008dd0:	4b0f      	ldr	r3, [pc, #60]	; (8008e10 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	4b0a      	ldr	r3, [pc, #40]	; (8008e00 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	3304      	adds	r3, #4
 8008dda:	4619      	mov	r1, r3
 8008ddc:	4610      	mov	r0, r2
 8008dde:	f7ff faa1 	bl	8008324 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008de2:	4b0c      	ldr	r3, [pc, #48]	; (8008e14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d202      	bcs.n	8008df2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008dec:	4a09      	ldr	r2, [pc, #36]	; (8008e14 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008dee:	68bb      	ldr	r3, [r7, #8]
 8008df0:	6013      	str	r3, [r2, #0]
}
 8008df2:	bf00      	nop
 8008df4:	3710      	adds	r7, #16
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
 8008dfa:	bf00      	nop
 8008dfc:	2000055c 	.word	0x2000055c
 8008e00:	20000458 	.word	0x20000458
 8008e04:	20000560 	.word	0x20000560
 8008e08:	20000544 	.word	0x20000544
 8008e0c:	20000514 	.word	0x20000514
 8008e10:	20000510 	.word	0x20000510
 8008e14:	20000578 	.word	0x20000578

08008e18 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	60f8      	str	r0, [r7, #12]
 8008e20:	60b9      	str	r1, [r7, #8]
 8008e22:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	3b04      	subs	r3, #4
 8008e28:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008e30:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	3b04      	subs	r3, #4
 8008e36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	f023 0201 	bic.w	r2, r3, #1
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	3b04      	subs	r3, #4
 8008e46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008e48:	4a0c      	ldr	r2, [pc, #48]	; (8008e7c <pxPortInitialiseStack+0x64>)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3b14      	subs	r3, #20
 8008e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	3b04      	subs	r3, #4
 8008e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f06f 0202 	mvn.w	r2, #2
 8008e66:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	3b20      	subs	r3, #32
 8008e6c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
}
 8008e70:	4618      	mov	r0, r3
 8008e72:	3714      	adds	r7, #20
 8008e74:	46bd      	mov	sp, r7
 8008e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7a:	4770      	bx	lr
 8008e7c:	08008e81 	.word	0x08008e81

08008e80 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008e80:	b480      	push	{r7}
 8008e82:	b085      	sub	sp, #20
 8008e84:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008e86:	2300      	movs	r3, #0
 8008e88:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008e8a:	4b11      	ldr	r3, [pc, #68]	; (8008ed0 <prvTaskExitError+0x50>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e92:	d009      	beq.n	8008ea8 <prvTaskExitError+0x28>
 8008e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	60fb      	str	r3, [r7, #12]
 8008ea6:	e7fe      	b.n	8008ea6 <prvTaskExitError+0x26>
 8008ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008eba:	bf00      	nop
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d0fc      	beq.n	8008ebc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008ec2:	bf00      	nop
 8008ec4:	3714      	adds	r7, #20
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	2000000c 	.word	0x2000000c
	...

08008ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ee0:	4b07      	ldr	r3, [pc, #28]	; (8008f00 <pxCurrentTCBConst2>)
 8008ee2:	6819      	ldr	r1, [r3, #0]
 8008ee4:	6808      	ldr	r0, [r1, #0]
 8008ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eea:	f380 8809 	msr	PSP, r0
 8008eee:	f3bf 8f6f 	isb	sy
 8008ef2:	f04f 0000 	mov.w	r0, #0
 8008ef6:	f380 8811 	msr	BASEPRI, r0
 8008efa:	4770      	bx	lr
 8008efc:	f3af 8000 	nop.w

08008f00 <pxCurrentTCBConst2>:
 8008f00:	20000458 	.word	0x20000458
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008f04:	bf00      	nop
 8008f06:	bf00      	nop

08008f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008f08:	4808      	ldr	r0, [pc, #32]	; (8008f2c <prvPortStartFirstTask+0x24>)
 8008f0a:	6800      	ldr	r0, [r0, #0]
 8008f0c:	6800      	ldr	r0, [r0, #0]
 8008f0e:	f380 8808 	msr	MSP, r0
 8008f12:	f04f 0000 	mov.w	r0, #0
 8008f16:	f380 8814 	msr	CONTROL, r0
 8008f1a:	b662      	cpsie	i
 8008f1c:	b661      	cpsie	f
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	df00      	svc	0
 8008f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008f2a:	bf00      	nop
 8008f2c:	e000ed08 	.word	0xe000ed08

08008f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008f36:	4b44      	ldr	r3, [pc, #272]	; (8009048 <xPortStartScheduler+0x118>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4a44      	ldr	r2, [pc, #272]	; (800904c <xPortStartScheduler+0x11c>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	d109      	bne.n	8008f54 <xPortStartScheduler+0x24>
 8008f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	613b      	str	r3, [r7, #16]
 8008f52:	e7fe      	b.n	8008f52 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008f54:	4b3c      	ldr	r3, [pc, #240]	; (8009048 <xPortStartScheduler+0x118>)
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	4a3d      	ldr	r2, [pc, #244]	; (8009050 <xPortStartScheduler+0x120>)
 8008f5a:	4293      	cmp	r3, r2
 8008f5c:	d109      	bne.n	8008f72 <xPortStartScheduler+0x42>
 8008f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	60fb      	str	r3, [r7, #12]
 8008f70:	e7fe      	b.n	8008f70 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008f72:	4b38      	ldr	r3, [pc, #224]	; (8009054 <xPortStartScheduler+0x124>)
 8008f74:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	781b      	ldrb	r3, [r3, #0]
 8008f7a:	b2db      	uxtb	r3, r3
 8008f7c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	22ff      	movs	r2, #255	; 0xff
 8008f82:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	781b      	ldrb	r3, [r3, #0]
 8008f88:	b2db      	uxtb	r3, r3
 8008f8a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008f8c:	78fb      	ldrb	r3, [r7, #3]
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008f94:	b2da      	uxtb	r2, r3
 8008f96:	4b30      	ldr	r3, [pc, #192]	; (8009058 <xPortStartScheduler+0x128>)
 8008f98:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008f9a:	4b30      	ldr	r3, [pc, #192]	; (800905c <xPortStartScheduler+0x12c>)
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fa0:	e009      	b.n	8008fb6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008fa2:	4b2e      	ldr	r3, [pc, #184]	; (800905c <xPortStartScheduler+0x12c>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	3b01      	subs	r3, #1
 8008fa8:	4a2c      	ldr	r2, [pc, #176]	; (800905c <xPortStartScheduler+0x12c>)
 8008faa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008fac:	78fb      	ldrb	r3, [r7, #3]
 8008fae:	b2db      	uxtb	r3, r3
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008fb6:	78fb      	ldrb	r3, [r7, #3]
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fbe:	2b80      	cmp	r3, #128	; 0x80
 8008fc0:	d0ef      	beq.n	8008fa2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008fc2:	4b26      	ldr	r3, [pc, #152]	; (800905c <xPortStartScheduler+0x12c>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f1c3 0307 	rsb	r3, r3, #7
 8008fca:	2b04      	cmp	r3, #4
 8008fcc:	d009      	beq.n	8008fe2 <xPortStartScheduler+0xb2>
 8008fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	60bb      	str	r3, [r7, #8]
 8008fe0:	e7fe      	b.n	8008fe0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008fe2:	4b1e      	ldr	r3, [pc, #120]	; (800905c <xPortStartScheduler+0x12c>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	021b      	lsls	r3, r3, #8
 8008fe8:	4a1c      	ldr	r2, [pc, #112]	; (800905c <xPortStartScheduler+0x12c>)
 8008fea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008fec:	4b1b      	ldr	r3, [pc, #108]	; (800905c <xPortStartScheduler+0x12c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008ff4:	4a19      	ldr	r2, [pc, #100]	; (800905c <xPortStartScheduler+0x12c>)
 8008ff6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009000:	4b17      	ldr	r3, [pc, #92]	; (8009060 <xPortStartScheduler+0x130>)
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a16      	ldr	r2, [pc, #88]	; (8009060 <xPortStartScheduler+0x130>)
 8009006:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800900a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800900c:	4b14      	ldr	r3, [pc, #80]	; (8009060 <xPortStartScheduler+0x130>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a13      	ldr	r2, [pc, #76]	; (8009060 <xPortStartScheduler+0x130>)
 8009012:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009016:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009018:	f000 f8d6 	bl	80091c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800901c:	4b11      	ldr	r3, [pc, #68]	; (8009064 <xPortStartScheduler+0x134>)
 800901e:	2200      	movs	r2, #0
 8009020:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009022:	f000 f8f5 	bl	8009210 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009026:	4b10      	ldr	r3, [pc, #64]	; (8009068 <xPortStartScheduler+0x138>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4a0f      	ldr	r2, [pc, #60]	; (8009068 <xPortStartScheduler+0x138>)
 800902c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009030:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009032:	f7ff ff69 	bl	8008f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009036:	f7ff fd57 	bl	8008ae8 <vTaskSwitchContext>
	prvTaskExitError();
 800903a:	f7ff ff21 	bl	8008e80 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800903e:	2300      	movs	r3, #0
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}
 8009048:	e000ed00 	.word	0xe000ed00
 800904c:	410fc271 	.word	0x410fc271
 8009050:	410fc270 	.word	0x410fc270
 8009054:	e000e400 	.word	0xe000e400
 8009058:	20000584 	.word	0x20000584
 800905c:	20000588 	.word	0x20000588
 8009060:	e000ed20 	.word	0xe000ed20
 8009064:	2000000c 	.word	0x2000000c
 8009068:	e000ef34 	.word	0xe000ef34

0800906c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800906c:	b480      	push	{r7}
 800906e:	b083      	sub	sp, #12
 8009070:	af00      	add	r7, sp, #0
 8009072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009076:	f383 8811 	msr	BASEPRI, r3
 800907a:	f3bf 8f6f 	isb	sy
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009084:	4b0e      	ldr	r3, [pc, #56]	; (80090c0 <vPortEnterCritical+0x54>)
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	3301      	adds	r3, #1
 800908a:	4a0d      	ldr	r2, [pc, #52]	; (80090c0 <vPortEnterCritical+0x54>)
 800908c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800908e:	4b0c      	ldr	r3, [pc, #48]	; (80090c0 <vPortEnterCritical+0x54>)
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2b01      	cmp	r3, #1
 8009094:	d10e      	bne.n	80090b4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009096:	4b0b      	ldr	r3, [pc, #44]	; (80090c4 <vPortEnterCritical+0x58>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b00      	cmp	r3, #0
 800909e:	d009      	beq.n	80090b4 <vPortEnterCritical+0x48>
 80090a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	603b      	str	r3, [r7, #0]
 80090b2:	e7fe      	b.n	80090b2 <vPortEnterCritical+0x46>
	}
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	2000000c 	.word	0x2000000c
 80090c4:	e000ed04 	.word	0xe000ed04

080090c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80090c8:	b480      	push	{r7}
 80090ca:	b083      	sub	sp, #12
 80090cc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80090ce:	4b11      	ldr	r3, [pc, #68]	; (8009114 <vPortExitCritical+0x4c>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d109      	bne.n	80090ea <vPortExitCritical+0x22>
 80090d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090da:	f383 8811 	msr	BASEPRI, r3
 80090de:	f3bf 8f6f 	isb	sy
 80090e2:	f3bf 8f4f 	dsb	sy
 80090e6:	607b      	str	r3, [r7, #4]
 80090e8:	e7fe      	b.n	80090e8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80090ea:	4b0a      	ldr	r3, [pc, #40]	; (8009114 <vPortExitCritical+0x4c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	3b01      	subs	r3, #1
 80090f0:	4a08      	ldr	r2, [pc, #32]	; (8009114 <vPortExitCritical+0x4c>)
 80090f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80090f4:	4b07      	ldr	r3, [pc, #28]	; (8009114 <vPortExitCritical+0x4c>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d104      	bne.n	8009106 <vPortExitCritical+0x3e>
 80090fc:	2300      	movs	r3, #0
 80090fe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009106:	bf00      	nop
 8009108:	370c      	adds	r7, #12
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	2000000c 	.word	0x2000000c
	...

08009120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009120:	f3ef 8009 	mrs	r0, PSP
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	4b15      	ldr	r3, [pc, #84]	; (8009180 <pxCurrentTCBConst>)
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	f01e 0f10 	tst.w	lr, #16
 8009130:	bf08      	it	eq
 8009132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	6010      	str	r0, [r2, #0]
 800913c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009140:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009144:	f380 8811 	msr	BASEPRI, r0
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	f7ff fcca 	bl	8008ae8 <vTaskSwitchContext>
 8009154:	f04f 0000 	mov.w	r0, #0
 8009158:	f380 8811 	msr	BASEPRI, r0
 800915c:	bc09      	pop	{r0, r3}
 800915e:	6819      	ldr	r1, [r3, #0]
 8009160:	6808      	ldr	r0, [r1, #0]
 8009162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009166:	f01e 0f10 	tst.w	lr, #16
 800916a:	bf08      	it	eq
 800916c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009170:	f380 8809 	msr	PSP, r0
 8009174:	f3bf 8f6f 	isb	sy
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	f3af 8000 	nop.w

08009180 <pxCurrentTCBConst>:
 8009180:	20000458 	.word	0x20000458
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009184:	bf00      	nop
 8009186:	bf00      	nop

08009188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009188:	b580      	push	{r7, lr}
 800918a:	b082      	sub	sp, #8
 800918c:	af00      	add	r7, sp, #0
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80091a0:	f7ff fbe6 	bl	8008970 <xTaskIncrementTick>
 80091a4:	4603      	mov	r3, r0
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d003      	beq.n	80091b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80091aa:	4b06      	ldr	r3, [pc, #24]	; (80091c4 <SysTick_Handler+0x3c>)
 80091ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091b0:	601a      	str	r2, [r3, #0]
 80091b2:	2300      	movs	r3, #0
 80091b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80091bc:	bf00      	nop
 80091be:	3708      	adds	r7, #8
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	e000ed04 	.word	0xe000ed04

080091c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80091c8:	b480      	push	{r7}
 80091ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80091cc:	4b0b      	ldr	r3, [pc, #44]	; (80091fc <vPortSetupTimerInterrupt+0x34>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80091d2:	4b0b      	ldr	r3, [pc, #44]	; (8009200 <vPortSetupTimerInterrupt+0x38>)
 80091d4:	2200      	movs	r2, #0
 80091d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80091d8:	4b0a      	ldr	r3, [pc, #40]	; (8009204 <vPortSetupTimerInterrupt+0x3c>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a0a      	ldr	r2, [pc, #40]	; (8009208 <vPortSetupTimerInterrupt+0x40>)
 80091de:	fba2 2303 	umull	r2, r3, r2, r3
 80091e2:	099b      	lsrs	r3, r3, #6
 80091e4:	4a09      	ldr	r2, [pc, #36]	; (800920c <vPortSetupTimerInterrupt+0x44>)
 80091e6:	3b01      	subs	r3, #1
 80091e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80091ea:	4b04      	ldr	r3, [pc, #16]	; (80091fc <vPortSetupTimerInterrupt+0x34>)
 80091ec:	2207      	movs	r2, #7
 80091ee:	601a      	str	r2, [r3, #0]
}
 80091f0:	bf00      	nop
 80091f2:	46bd      	mov	sp, r7
 80091f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f8:	4770      	bx	lr
 80091fa:	bf00      	nop
 80091fc:	e000e010 	.word	0xe000e010
 8009200:	e000e018 	.word	0xe000e018
 8009204:	20000004 	.word	0x20000004
 8009208:	10624dd3 	.word	0x10624dd3
 800920c:	e000e014 	.word	0xe000e014

08009210 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009210:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009220 <vPortEnableVFP+0x10>
 8009214:	6801      	ldr	r1, [r0, #0]
 8009216:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800921a:	6001      	str	r1, [r0, #0]
 800921c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800921e:	bf00      	nop
 8009220:	e000ed88 	.word	0xe000ed88

08009224 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b08a      	sub	sp, #40	; 0x28
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800922c:	2300      	movs	r3, #0
 800922e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009230:	f7ff faf4 	bl	800881c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009234:	4b57      	ldr	r3, [pc, #348]	; (8009394 <pvPortMalloc+0x170>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d101      	bne.n	8009240 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800923c:	f000 f90c 	bl	8009458 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009240:	4b55      	ldr	r3, [pc, #340]	; (8009398 <pvPortMalloc+0x174>)
 8009242:	681a      	ldr	r2, [r3, #0]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	4013      	ands	r3, r2
 8009248:	2b00      	cmp	r3, #0
 800924a:	f040 808c 	bne.w	8009366 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d01c      	beq.n	800928e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009254:	2208      	movs	r2, #8
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4413      	add	r3, r2
 800925a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f003 0307 	and.w	r3, r3, #7
 8009262:	2b00      	cmp	r3, #0
 8009264:	d013      	beq.n	800928e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f023 0307 	bic.w	r3, r3, #7
 800926c:	3308      	adds	r3, #8
 800926e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	f003 0307 	and.w	r3, r3, #7
 8009276:	2b00      	cmp	r3, #0
 8009278:	d009      	beq.n	800928e <pvPortMalloc+0x6a>
	__asm volatile
 800927a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800927e:	f383 8811 	msr	BASEPRI, r3
 8009282:	f3bf 8f6f 	isb	sy
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	617b      	str	r3, [r7, #20]
 800928c:	e7fe      	b.n	800928c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d068      	beq.n	8009366 <pvPortMalloc+0x142>
 8009294:	4b41      	ldr	r3, [pc, #260]	; (800939c <pvPortMalloc+0x178>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	687a      	ldr	r2, [r7, #4]
 800929a:	429a      	cmp	r2, r3
 800929c:	d863      	bhi.n	8009366 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800929e:	4b40      	ldr	r3, [pc, #256]	; (80093a0 <pvPortMalloc+0x17c>)
 80092a0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80092a2:	4b3f      	ldr	r3, [pc, #252]	; (80093a0 <pvPortMalloc+0x17c>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092a8:	e004      	b.n	80092b4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80092aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80092ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80092b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d903      	bls.n	80092c6 <pvPortMalloc+0xa2>
 80092be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1f1      	bne.n	80092aa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80092c6:	4b33      	ldr	r3, [pc, #204]	; (8009394 <pvPortMalloc+0x170>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d04a      	beq.n	8009366 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80092d0:	6a3b      	ldr	r3, [r7, #32]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	2208      	movs	r2, #8
 80092d6:	4413      	add	r3, r2
 80092d8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80092da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092dc:	681a      	ldr	r2, [r3, #0]
 80092de:	6a3b      	ldr	r3, [r7, #32]
 80092e0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80092e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	1ad2      	subs	r2, r2, r3
 80092ea:	2308      	movs	r3, #8
 80092ec:	005b      	lsls	r3, r3, #1
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d91e      	bls.n	8009330 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80092f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	4413      	add	r3, r2
 80092f8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	f003 0307 	and.w	r3, r3, #7
 8009300:	2b00      	cmp	r3, #0
 8009302:	d009      	beq.n	8009318 <pvPortMalloc+0xf4>
 8009304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009308:	f383 8811 	msr	BASEPRI, r3
 800930c:	f3bf 8f6f 	isb	sy
 8009310:	f3bf 8f4f 	dsb	sy
 8009314:	613b      	str	r3, [r7, #16]
 8009316:	e7fe      	b.n	8009316 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	1ad2      	subs	r2, r2, r3
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009326:	687a      	ldr	r2, [r7, #4]
 8009328:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800932a:	69b8      	ldr	r0, [r7, #24]
 800932c:	f000 f8f6 	bl	800951c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009330:	4b1a      	ldr	r3, [pc, #104]	; (800939c <pvPortMalloc+0x178>)
 8009332:	681a      	ldr	r2, [r3, #0]
 8009334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009336:	685b      	ldr	r3, [r3, #4]
 8009338:	1ad3      	subs	r3, r2, r3
 800933a:	4a18      	ldr	r2, [pc, #96]	; (800939c <pvPortMalloc+0x178>)
 800933c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800933e:	4b17      	ldr	r3, [pc, #92]	; (800939c <pvPortMalloc+0x178>)
 8009340:	681a      	ldr	r2, [r3, #0]
 8009342:	4b18      	ldr	r3, [pc, #96]	; (80093a4 <pvPortMalloc+0x180>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	429a      	cmp	r2, r3
 8009348:	d203      	bcs.n	8009352 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800934a:	4b14      	ldr	r3, [pc, #80]	; (800939c <pvPortMalloc+0x178>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a15      	ldr	r2, [pc, #84]	; (80093a4 <pvPortMalloc+0x180>)
 8009350:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009354:	685a      	ldr	r2, [r3, #4]
 8009356:	4b10      	ldr	r3, [pc, #64]	; (8009398 <pvPortMalloc+0x174>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	431a      	orrs	r2, r3
 800935c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800935e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009362:	2200      	movs	r2, #0
 8009364:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009366:	f7ff fa67 	bl	8008838 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	f003 0307 	and.w	r3, r3, #7
 8009370:	2b00      	cmp	r3, #0
 8009372:	d009      	beq.n	8009388 <pvPortMalloc+0x164>
 8009374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	60fb      	str	r3, [r7, #12]
 8009386:	e7fe      	b.n	8009386 <pvPortMalloc+0x162>
	return pvReturn;
 8009388:	69fb      	ldr	r3, [r7, #28]
}
 800938a:	4618      	mov	r0, r3
 800938c:	3728      	adds	r7, #40	; 0x28
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	20004194 	.word	0x20004194
 8009398:	200041a0 	.word	0x200041a0
 800939c:	20004198 	.word	0x20004198
 80093a0:	2000418c 	.word	0x2000418c
 80093a4:	2000419c 	.word	0x2000419c

080093a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b086      	sub	sp, #24
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d046      	beq.n	8009448 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80093ba:	2308      	movs	r3, #8
 80093bc:	425b      	negs	r3, r3
 80093be:	697a      	ldr	r2, [r7, #20]
 80093c0:	4413      	add	r3, r2
 80093c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	685a      	ldr	r2, [r3, #4]
 80093cc:	4b20      	ldr	r3, [pc, #128]	; (8009450 <vPortFree+0xa8>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4013      	ands	r3, r2
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d109      	bne.n	80093ea <vPortFree+0x42>
 80093d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093da:	f383 8811 	msr	BASEPRI, r3
 80093de:	f3bf 8f6f 	isb	sy
 80093e2:	f3bf 8f4f 	dsb	sy
 80093e6:	60fb      	str	r3, [r7, #12]
 80093e8:	e7fe      	b.n	80093e8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d009      	beq.n	8009406 <vPortFree+0x5e>
 80093f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	60bb      	str	r3, [r7, #8]
 8009404:	e7fe      	b.n	8009404 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	685a      	ldr	r2, [r3, #4]
 800940a:	4b11      	ldr	r3, [pc, #68]	; (8009450 <vPortFree+0xa8>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4013      	ands	r3, r2
 8009410:	2b00      	cmp	r3, #0
 8009412:	d019      	beq.n	8009448 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009414:	693b      	ldr	r3, [r7, #16]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d115      	bne.n	8009448 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	685a      	ldr	r2, [r3, #4]
 8009420:	4b0b      	ldr	r3, [pc, #44]	; (8009450 <vPortFree+0xa8>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	43db      	mvns	r3, r3
 8009426:	401a      	ands	r2, r3
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800942c:	f7ff f9f6 	bl	800881c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	685a      	ldr	r2, [r3, #4]
 8009434:	4b07      	ldr	r3, [pc, #28]	; (8009454 <vPortFree+0xac>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	4413      	add	r3, r2
 800943a:	4a06      	ldr	r2, [pc, #24]	; (8009454 <vPortFree+0xac>)
 800943c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800943e:	6938      	ldr	r0, [r7, #16]
 8009440:	f000 f86c 	bl	800951c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009444:	f7ff f9f8 	bl	8008838 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009448:	bf00      	nop
 800944a:	3718      	adds	r7, #24
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	200041a0 	.word	0x200041a0
 8009454:	20004198 	.word	0x20004198

08009458 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009458:	b480      	push	{r7}
 800945a:	b085      	sub	sp, #20
 800945c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800945e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009462:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009464:	4b27      	ldr	r3, [pc, #156]	; (8009504 <prvHeapInit+0xac>)
 8009466:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f003 0307 	and.w	r3, r3, #7
 800946e:	2b00      	cmp	r3, #0
 8009470:	d00c      	beq.n	800948c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	3307      	adds	r3, #7
 8009476:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 0307 	bic.w	r3, r3, #7
 800947e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	1ad3      	subs	r3, r2, r3
 8009486:	4a1f      	ldr	r2, [pc, #124]	; (8009504 <prvHeapInit+0xac>)
 8009488:	4413      	add	r3, r2
 800948a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009490:	4a1d      	ldr	r2, [pc, #116]	; (8009508 <prvHeapInit+0xb0>)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009496:	4b1c      	ldr	r3, [pc, #112]	; (8009508 <prvHeapInit+0xb0>)
 8009498:	2200      	movs	r2, #0
 800949a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	68ba      	ldr	r2, [r7, #8]
 80094a0:	4413      	add	r3, r2
 80094a2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80094a4:	2208      	movs	r2, #8
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	1a9b      	subs	r3, r3, r2
 80094aa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0307 	bic.w	r3, r3, #7
 80094b2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	4a15      	ldr	r2, [pc, #84]	; (800950c <prvHeapInit+0xb4>)
 80094b8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80094ba:	4b14      	ldr	r3, [pc, #80]	; (800950c <prvHeapInit+0xb4>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	2200      	movs	r2, #0
 80094c0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80094c2:	4b12      	ldr	r3, [pc, #72]	; (800950c <prvHeapInit+0xb4>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2200      	movs	r2, #0
 80094c8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	68fa      	ldr	r2, [r7, #12]
 80094d2:	1ad2      	subs	r2, r2, r3
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80094d8:	4b0c      	ldr	r3, [pc, #48]	; (800950c <prvHeapInit+0xb4>)
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	4a0a      	ldr	r2, [pc, #40]	; (8009510 <prvHeapInit+0xb8>)
 80094e6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	4a09      	ldr	r2, [pc, #36]	; (8009514 <prvHeapInit+0xbc>)
 80094ee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80094f0:	4b09      	ldr	r3, [pc, #36]	; (8009518 <prvHeapInit+0xc0>)
 80094f2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80094f6:	601a      	str	r2, [r3, #0]
}
 80094f8:	bf00      	nop
 80094fa:	3714      	adds	r7, #20
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr
 8009504:	2000058c 	.word	0x2000058c
 8009508:	2000418c 	.word	0x2000418c
 800950c:	20004194 	.word	0x20004194
 8009510:	2000419c 	.word	0x2000419c
 8009514:	20004198 	.word	0x20004198
 8009518:	200041a0 	.word	0x200041a0

0800951c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009524:	4b28      	ldr	r3, [pc, #160]	; (80095c8 <prvInsertBlockIntoFreeList+0xac>)
 8009526:	60fb      	str	r3, [r7, #12]
 8009528:	e002      	b.n	8009530 <prvInsertBlockIntoFreeList+0x14>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	60fb      	str	r3, [r7, #12]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	429a      	cmp	r2, r3
 8009538:	d8f7      	bhi.n	800952a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	4413      	add	r3, r2
 8009546:	687a      	ldr	r2, [r7, #4]
 8009548:	429a      	cmp	r2, r3
 800954a:	d108      	bne.n	800955e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	685a      	ldr	r2, [r3, #4]
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	441a      	add	r2, r3
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	441a      	add	r2, r3
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	429a      	cmp	r2, r3
 8009570:	d118      	bne.n	80095a4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	4b15      	ldr	r3, [pc, #84]	; (80095cc <prvInsertBlockIntoFreeList+0xb0>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	429a      	cmp	r2, r3
 800957c:	d00d      	beq.n	800959a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685a      	ldr	r2, [r3, #4]
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	441a      	add	r2, r3
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	601a      	str	r2, [r3, #0]
 8009598:	e008      	b.n	80095ac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800959a:	4b0c      	ldr	r3, [pc, #48]	; (80095cc <prvInsertBlockIntoFreeList+0xb0>)
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	601a      	str	r2, [r3, #0]
 80095a2:	e003      	b.n	80095ac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80095ac:	68fa      	ldr	r2, [r7, #12]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d002      	beq.n	80095ba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095ba:	bf00      	nop
 80095bc:	3714      	adds	r7, #20
 80095be:	46bd      	mov	sp, r7
 80095c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c4:	4770      	bx	lr
 80095c6:	bf00      	nop
 80095c8:	2000418c 	.word	0x2000418c
 80095cc:	20004194 	.word	0x20004194

080095d0 <cos>:
 80095d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095d2:	ec51 0b10 	vmov	r0, r1, d0
 80095d6:	4a1e      	ldr	r2, [pc, #120]	; (8009650 <cos+0x80>)
 80095d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80095dc:	4293      	cmp	r3, r2
 80095de:	dc06      	bgt.n	80095ee <cos+0x1e>
 80095e0:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8009648 <cos+0x78>
 80095e4:	f000 fc60 	bl	8009ea8 <__kernel_cos>
 80095e8:	ec51 0b10 	vmov	r0, r1, d0
 80095ec:	e007      	b.n	80095fe <cos+0x2e>
 80095ee:	4a19      	ldr	r2, [pc, #100]	; (8009654 <cos+0x84>)
 80095f0:	4293      	cmp	r3, r2
 80095f2:	dd09      	ble.n	8009608 <cos+0x38>
 80095f4:	ee10 2a10 	vmov	r2, s0
 80095f8:	460b      	mov	r3, r1
 80095fa:	f7f6 fdff 	bl	80001fc <__aeabi_dsub>
 80095fe:	ec41 0b10 	vmov	d0, r0, r1
 8009602:	b005      	add	sp, #20
 8009604:	f85d fb04 	ldr.w	pc, [sp], #4
 8009608:	4668      	mov	r0, sp
 800960a:	f000 f9a9 	bl	8009960 <__ieee754_rem_pio2>
 800960e:	f000 0003 	and.w	r0, r0, #3
 8009612:	2801      	cmp	r0, #1
 8009614:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009618:	ed9d 0b00 	vldr	d0, [sp]
 800961c:	d007      	beq.n	800962e <cos+0x5e>
 800961e:	2802      	cmp	r0, #2
 8009620:	d00e      	beq.n	8009640 <cos+0x70>
 8009622:	2800      	cmp	r0, #0
 8009624:	d0de      	beq.n	80095e4 <cos+0x14>
 8009626:	2001      	movs	r0, #1
 8009628:	f001 f846 	bl	800a6b8 <__kernel_sin>
 800962c:	e7dc      	b.n	80095e8 <cos+0x18>
 800962e:	f001 f843 	bl	800a6b8 <__kernel_sin>
 8009632:	ec53 2b10 	vmov	r2, r3, d0
 8009636:	ee10 0a10 	vmov	r0, s0
 800963a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800963e:	e7de      	b.n	80095fe <cos+0x2e>
 8009640:	f000 fc32 	bl	8009ea8 <__kernel_cos>
 8009644:	e7f5      	b.n	8009632 <cos+0x62>
 8009646:	bf00      	nop
	...
 8009650:	3fe921fb 	.word	0x3fe921fb
 8009654:	7fefffff 	.word	0x7fefffff

08009658 <sin>:
 8009658:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800965a:	ec51 0b10 	vmov	r0, r1, d0
 800965e:	4a20      	ldr	r2, [pc, #128]	; (80096e0 <sin+0x88>)
 8009660:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009664:	4293      	cmp	r3, r2
 8009666:	dc07      	bgt.n	8009678 <sin+0x20>
 8009668:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 80096d8 <sin+0x80>
 800966c:	2000      	movs	r0, #0
 800966e:	f001 f823 	bl	800a6b8 <__kernel_sin>
 8009672:	ec51 0b10 	vmov	r0, r1, d0
 8009676:	e007      	b.n	8009688 <sin+0x30>
 8009678:	4a1a      	ldr	r2, [pc, #104]	; (80096e4 <sin+0x8c>)
 800967a:	4293      	cmp	r3, r2
 800967c:	dd09      	ble.n	8009692 <sin+0x3a>
 800967e:	ee10 2a10 	vmov	r2, s0
 8009682:	460b      	mov	r3, r1
 8009684:	f7f6 fdba 	bl	80001fc <__aeabi_dsub>
 8009688:	ec41 0b10 	vmov	d0, r0, r1
 800968c:	b005      	add	sp, #20
 800968e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009692:	4668      	mov	r0, sp
 8009694:	f000 f964 	bl	8009960 <__ieee754_rem_pio2>
 8009698:	f000 0003 	and.w	r0, r0, #3
 800969c:	2801      	cmp	r0, #1
 800969e:	ed9d 1b02 	vldr	d1, [sp, #8]
 80096a2:	ed9d 0b00 	vldr	d0, [sp]
 80096a6:	d004      	beq.n	80096b2 <sin+0x5a>
 80096a8:	2802      	cmp	r0, #2
 80096aa:	d005      	beq.n	80096b8 <sin+0x60>
 80096ac:	b970      	cbnz	r0, 80096cc <sin+0x74>
 80096ae:	2001      	movs	r0, #1
 80096b0:	e7dd      	b.n	800966e <sin+0x16>
 80096b2:	f000 fbf9 	bl	8009ea8 <__kernel_cos>
 80096b6:	e7dc      	b.n	8009672 <sin+0x1a>
 80096b8:	2001      	movs	r0, #1
 80096ba:	f000 fffd 	bl	800a6b8 <__kernel_sin>
 80096be:	ec53 2b10 	vmov	r2, r3, d0
 80096c2:	ee10 0a10 	vmov	r0, s0
 80096c6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80096ca:	e7dd      	b.n	8009688 <sin+0x30>
 80096cc:	f000 fbec 	bl	8009ea8 <__kernel_cos>
 80096d0:	e7f5      	b.n	80096be <sin+0x66>
 80096d2:	bf00      	nop
 80096d4:	f3af 8000 	nop.w
	...
 80096e0:	3fe921fb 	.word	0x3fe921fb
 80096e4:	7fefffff 	.word	0x7fefffff

080096e8 <atan2>:
 80096e8:	f000 b85a 	b.w	80097a0 <__ieee754_atan2>

080096ec <sqrt>:
 80096ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80096f0:	ed2d 8b02 	vpush	{d8}
 80096f4:	b08b      	sub	sp, #44	; 0x2c
 80096f6:	ec55 4b10 	vmov	r4, r5, d0
 80096fa:	f000 fb23 	bl	8009d44 <__ieee754_sqrt>
 80096fe:	4b26      	ldr	r3, [pc, #152]	; (8009798 <sqrt+0xac>)
 8009700:	eeb0 8a40 	vmov.f32	s16, s0
 8009704:	eef0 8a60 	vmov.f32	s17, s1
 8009708:	f993 6000 	ldrsb.w	r6, [r3]
 800970c:	1c73      	adds	r3, r6, #1
 800970e:	d02a      	beq.n	8009766 <sqrt+0x7a>
 8009710:	4622      	mov	r2, r4
 8009712:	462b      	mov	r3, r5
 8009714:	4620      	mov	r0, r4
 8009716:	4629      	mov	r1, r5
 8009718:	f7f7 f9c2 	bl	8000aa0 <__aeabi_dcmpun>
 800971c:	4607      	mov	r7, r0
 800971e:	bb10      	cbnz	r0, 8009766 <sqrt+0x7a>
 8009720:	f04f 0800 	mov.w	r8, #0
 8009724:	f04f 0900 	mov.w	r9, #0
 8009728:	4642      	mov	r2, r8
 800972a:	464b      	mov	r3, r9
 800972c:	4620      	mov	r0, r4
 800972e:	4629      	mov	r1, r5
 8009730:	f7f7 f98e 	bl	8000a50 <__aeabi_dcmplt>
 8009734:	b1b8      	cbz	r0, 8009766 <sqrt+0x7a>
 8009736:	2301      	movs	r3, #1
 8009738:	9300      	str	r3, [sp, #0]
 800973a:	4b18      	ldr	r3, [pc, #96]	; (800979c <sqrt+0xb0>)
 800973c:	9301      	str	r3, [sp, #4]
 800973e:	9708      	str	r7, [sp, #32]
 8009740:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009744:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009748:	b9b6      	cbnz	r6, 8009778 <sqrt+0x8c>
 800974a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800974e:	4668      	mov	r0, sp
 8009750:	f001 fa9e 	bl	800ac90 <matherr>
 8009754:	b1d0      	cbz	r0, 800978c <sqrt+0xa0>
 8009756:	9b08      	ldr	r3, [sp, #32]
 8009758:	b11b      	cbz	r3, 8009762 <sqrt+0x76>
 800975a:	f001 fb29 	bl	800adb0 <__errno>
 800975e:	9b08      	ldr	r3, [sp, #32]
 8009760:	6003      	str	r3, [r0, #0]
 8009762:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009766:	eeb0 0a48 	vmov.f32	s0, s16
 800976a:	eef0 0a68 	vmov.f32	s1, s17
 800976e:	b00b      	add	sp, #44	; 0x2c
 8009770:	ecbd 8b02 	vpop	{d8}
 8009774:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009778:	4642      	mov	r2, r8
 800977a:	464b      	mov	r3, r9
 800977c:	4640      	mov	r0, r8
 800977e:	4649      	mov	r1, r9
 8009780:	f7f7 f81e 	bl	80007c0 <__aeabi_ddiv>
 8009784:	2e02      	cmp	r6, #2
 8009786:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800978a:	d1e0      	bne.n	800974e <sqrt+0x62>
 800978c:	f001 fb10 	bl	800adb0 <__errno>
 8009790:	2321      	movs	r3, #33	; 0x21
 8009792:	6003      	str	r3, [r0, #0]
 8009794:	e7df      	b.n	8009756 <sqrt+0x6a>
 8009796:	bf00      	nop
 8009798:	20000010 	.word	0x20000010
 800979c:	0800e040 	.word	0x0800e040

080097a0 <__ieee754_atan2>:
 80097a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097a4:	ec57 6b11 	vmov	r6, r7, d1
 80097a8:	4273      	negs	r3, r6
 80097aa:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 80097ae:	4333      	orrs	r3, r6
 80097b0:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8009958 <__ieee754_atan2+0x1b8>
 80097b4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80097b8:	4573      	cmp	r3, lr
 80097ba:	ec51 0b10 	vmov	r0, r1, d0
 80097be:	ee11 8a10 	vmov	r8, s2
 80097c2:	d80a      	bhi.n	80097da <__ieee754_atan2+0x3a>
 80097c4:	4244      	negs	r4, r0
 80097c6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80097ca:	4304      	orrs	r4, r0
 80097cc:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80097d0:	4574      	cmp	r4, lr
 80097d2:	468c      	mov	ip, r1
 80097d4:	ee10 9a10 	vmov	r9, s0
 80097d8:	d907      	bls.n	80097ea <__ieee754_atan2+0x4a>
 80097da:	4632      	mov	r2, r6
 80097dc:	463b      	mov	r3, r7
 80097de:	f7f6 fd0f 	bl	8000200 <__adddf3>
 80097e2:	ec41 0b10 	vmov	d0, r0, r1
 80097e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ea:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80097ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80097f2:	4334      	orrs	r4, r6
 80097f4:	d103      	bne.n	80097fe <__ieee754_atan2+0x5e>
 80097f6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097fa:	f001 b819 	b.w	800a830 <atan>
 80097fe:	17bc      	asrs	r4, r7, #30
 8009800:	f004 0402 	and.w	r4, r4, #2
 8009804:	ea53 0909 	orrs.w	r9, r3, r9
 8009808:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800980c:	d107      	bne.n	800981e <__ieee754_atan2+0x7e>
 800980e:	2c02      	cmp	r4, #2
 8009810:	d073      	beq.n	80098fa <__ieee754_atan2+0x15a>
 8009812:	2c03      	cmp	r4, #3
 8009814:	d1e5      	bne.n	80097e2 <__ieee754_atan2+0x42>
 8009816:	a13e      	add	r1, pc, #248	; (adr r1, 8009910 <__ieee754_atan2+0x170>)
 8009818:	e9d1 0100 	ldrd	r0, r1, [r1]
 800981c:	e7e1      	b.n	80097e2 <__ieee754_atan2+0x42>
 800981e:	ea52 0808 	orrs.w	r8, r2, r8
 8009822:	d106      	bne.n	8009832 <__ieee754_atan2+0x92>
 8009824:	f1bc 0f00 	cmp.w	ip, #0
 8009828:	da6b      	bge.n	8009902 <__ieee754_atan2+0x162>
 800982a:	a13b      	add	r1, pc, #236	; (adr r1, 8009918 <__ieee754_atan2+0x178>)
 800982c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009830:	e7d7      	b.n	80097e2 <__ieee754_atan2+0x42>
 8009832:	4572      	cmp	r2, lr
 8009834:	d120      	bne.n	8009878 <__ieee754_atan2+0xd8>
 8009836:	4293      	cmp	r3, r2
 8009838:	d111      	bne.n	800985e <__ieee754_atan2+0xbe>
 800983a:	2c02      	cmp	r4, #2
 800983c:	d007      	beq.n	800984e <__ieee754_atan2+0xae>
 800983e:	2c03      	cmp	r4, #3
 8009840:	d009      	beq.n	8009856 <__ieee754_atan2+0xb6>
 8009842:	2c01      	cmp	r4, #1
 8009844:	d155      	bne.n	80098f2 <__ieee754_atan2+0x152>
 8009846:	a136      	add	r1, pc, #216	; (adr r1, 8009920 <__ieee754_atan2+0x180>)
 8009848:	e9d1 0100 	ldrd	r0, r1, [r1]
 800984c:	e7c9      	b.n	80097e2 <__ieee754_atan2+0x42>
 800984e:	a136      	add	r1, pc, #216	; (adr r1, 8009928 <__ieee754_atan2+0x188>)
 8009850:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009854:	e7c5      	b.n	80097e2 <__ieee754_atan2+0x42>
 8009856:	a136      	add	r1, pc, #216	; (adr r1, 8009930 <__ieee754_atan2+0x190>)
 8009858:	e9d1 0100 	ldrd	r0, r1, [r1]
 800985c:	e7c1      	b.n	80097e2 <__ieee754_atan2+0x42>
 800985e:	2c02      	cmp	r4, #2
 8009860:	d04b      	beq.n	80098fa <__ieee754_atan2+0x15a>
 8009862:	2c03      	cmp	r4, #3
 8009864:	d0d7      	beq.n	8009816 <__ieee754_atan2+0x76>
 8009866:	2c01      	cmp	r4, #1
 8009868:	f04f 0000 	mov.w	r0, #0
 800986c:	d102      	bne.n	8009874 <__ieee754_atan2+0xd4>
 800986e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009872:	e7b6      	b.n	80097e2 <__ieee754_atan2+0x42>
 8009874:	2100      	movs	r1, #0
 8009876:	e7b4      	b.n	80097e2 <__ieee754_atan2+0x42>
 8009878:	4573      	cmp	r3, lr
 800987a:	d0d3      	beq.n	8009824 <__ieee754_atan2+0x84>
 800987c:	1a9b      	subs	r3, r3, r2
 800987e:	151b      	asrs	r3, r3, #20
 8009880:	2b3c      	cmp	r3, #60	; 0x3c
 8009882:	dc1e      	bgt.n	80098c2 <__ieee754_atan2+0x122>
 8009884:	2f00      	cmp	r7, #0
 8009886:	da01      	bge.n	800988c <__ieee754_atan2+0xec>
 8009888:	333c      	adds	r3, #60	; 0x3c
 800988a:	db1e      	blt.n	80098ca <__ieee754_atan2+0x12a>
 800988c:	4632      	mov	r2, r6
 800988e:	463b      	mov	r3, r7
 8009890:	f7f6 ff96 	bl	80007c0 <__aeabi_ddiv>
 8009894:	ec41 0b10 	vmov	d0, r0, r1
 8009898:	f001 f96a 	bl	800ab70 <fabs>
 800989c:	f000 ffc8 	bl	800a830 <atan>
 80098a0:	ec51 0b10 	vmov	r0, r1, d0
 80098a4:	2c01      	cmp	r4, #1
 80098a6:	d013      	beq.n	80098d0 <__ieee754_atan2+0x130>
 80098a8:	2c02      	cmp	r4, #2
 80098aa:	d015      	beq.n	80098d8 <__ieee754_atan2+0x138>
 80098ac:	2c00      	cmp	r4, #0
 80098ae:	d098      	beq.n	80097e2 <__ieee754_atan2+0x42>
 80098b0:	a321      	add	r3, pc, #132	; (adr r3, 8009938 <__ieee754_atan2+0x198>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	f7f6 fca1 	bl	80001fc <__aeabi_dsub>
 80098ba:	a321      	add	r3, pc, #132	; (adr r3, 8009940 <__ieee754_atan2+0x1a0>)
 80098bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098c0:	e014      	b.n	80098ec <__ieee754_atan2+0x14c>
 80098c2:	a121      	add	r1, pc, #132	; (adr r1, 8009948 <__ieee754_atan2+0x1a8>)
 80098c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098c8:	e7ec      	b.n	80098a4 <__ieee754_atan2+0x104>
 80098ca:	2000      	movs	r0, #0
 80098cc:	2100      	movs	r1, #0
 80098ce:	e7e9      	b.n	80098a4 <__ieee754_atan2+0x104>
 80098d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80098d4:	4619      	mov	r1, r3
 80098d6:	e784      	b.n	80097e2 <__ieee754_atan2+0x42>
 80098d8:	a317      	add	r3, pc, #92	; (adr r3, 8009938 <__ieee754_atan2+0x198>)
 80098da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098de:	f7f6 fc8d 	bl	80001fc <__aeabi_dsub>
 80098e2:	4602      	mov	r2, r0
 80098e4:	460b      	mov	r3, r1
 80098e6:	a116      	add	r1, pc, #88	; (adr r1, 8009940 <__ieee754_atan2+0x1a0>)
 80098e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ec:	f7f6 fc86 	bl	80001fc <__aeabi_dsub>
 80098f0:	e777      	b.n	80097e2 <__ieee754_atan2+0x42>
 80098f2:	a117      	add	r1, pc, #92	; (adr r1, 8009950 <__ieee754_atan2+0x1b0>)
 80098f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098f8:	e773      	b.n	80097e2 <__ieee754_atan2+0x42>
 80098fa:	a111      	add	r1, pc, #68	; (adr r1, 8009940 <__ieee754_atan2+0x1a0>)
 80098fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009900:	e76f      	b.n	80097e2 <__ieee754_atan2+0x42>
 8009902:	a111      	add	r1, pc, #68	; (adr r1, 8009948 <__ieee754_atan2+0x1a8>)
 8009904:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009908:	e76b      	b.n	80097e2 <__ieee754_atan2+0x42>
 800990a:	bf00      	nop
 800990c:	f3af 8000 	nop.w
 8009910:	54442d18 	.word	0x54442d18
 8009914:	c00921fb 	.word	0xc00921fb
 8009918:	54442d18 	.word	0x54442d18
 800991c:	bff921fb 	.word	0xbff921fb
 8009920:	54442d18 	.word	0x54442d18
 8009924:	bfe921fb 	.word	0xbfe921fb
 8009928:	7f3321d2 	.word	0x7f3321d2
 800992c:	4002d97c 	.word	0x4002d97c
 8009930:	7f3321d2 	.word	0x7f3321d2
 8009934:	c002d97c 	.word	0xc002d97c
 8009938:	33145c07 	.word	0x33145c07
 800993c:	3ca1a626 	.word	0x3ca1a626
 8009940:	54442d18 	.word	0x54442d18
 8009944:	400921fb 	.word	0x400921fb
 8009948:	54442d18 	.word	0x54442d18
 800994c:	3ff921fb 	.word	0x3ff921fb
 8009950:	54442d18 	.word	0x54442d18
 8009954:	3fe921fb 	.word	0x3fe921fb
 8009958:	7ff00000 	.word	0x7ff00000
 800995c:	00000000 	.word	0x00000000

08009960 <__ieee754_rem_pio2>:
 8009960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009964:	ec57 6b10 	vmov	r6, r7, d0
 8009968:	4bc3      	ldr	r3, [pc, #780]	; (8009c78 <__ieee754_rem_pio2+0x318>)
 800996a:	b08d      	sub	sp, #52	; 0x34
 800996c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009970:	4598      	cmp	r8, r3
 8009972:	4604      	mov	r4, r0
 8009974:	9704      	str	r7, [sp, #16]
 8009976:	dc07      	bgt.n	8009988 <__ieee754_rem_pio2+0x28>
 8009978:	2200      	movs	r2, #0
 800997a:	2300      	movs	r3, #0
 800997c:	ed84 0b00 	vstr	d0, [r4]
 8009980:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009984:	2500      	movs	r5, #0
 8009986:	e027      	b.n	80099d8 <__ieee754_rem_pio2+0x78>
 8009988:	4bbc      	ldr	r3, [pc, #752]	; (8009c7c <__ieee754_rem_pio2+0x31c>)
 800998a:	4598      	cmp	r8, r3
 800998c:	dc75      	bgt.n	8009a7a <__ieee754_rem_pio2+0x11a>
 800998e:	9b04      	ldr	r3, [sp, #16]
 8009990:	4dbb      	ldr	r5, [pc, #748]	; (8009c80 <__ieee754_rem_pio2+0x320>)
 8009992:	2b00      	cmp	r3, #0
 8009994:	ee10 0a10 	vmov	r0, s0
 8009998:	a3a9      	add	r3, pc, #676	; (adr r3, 8009c40 <__ieee754_rem_pio2+0x2e0>)
 800999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800999e:	4639      	mov	r1, r7
 80099a0:	dd36      	ble.n	8009a10 <__ieee754_rem_pio2+0xb0>
 80099a2:	f7f6 fc2b 	bl	80001fc <__aeabi_dsub>
 80099a6:	45a8      	cmp	r8, r5
 80099a8:	4606      	mov	r6, r0
 80099aa:	460f      	mov	r7, r1
 80099ac:	d018      	beq.n	80099e0 <__ieee754_rem_pio2+0x80>
 80099ae:	a3a6      	add	r3, pc, #664	; (adr r3, 8009c48 <__ieee754_rem_pio2+0x2e8>)
 80099b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b4:	f7f6 fc22 	bl	80001fc <__aeabi_dsub>
 80099b8:	4602      	mov	r2, r0
 80099ba:	460b      	mov	r3, r1
 80099bc:	e9c4 2300 	strd	r2, r3, [r4]
 80099c0:	4630      	mov	r0, r6
 80099c2:	4639      	mov	r1, r7
 80099c4:	f7f6 fc1a 	bl	80001fc <__aeabi_dsub>
 80099c8:	a39f      	add	r3, pc, #636	; (adr r3, 8009c48 <__ieee754_rem_pio2+0x2e8>)
 80099ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ce:	f7f6 fc15 	bl	80001fc <__aeabi_dsub>
 80099d2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80099d6:	2501      	movs	r5, #1
 80099d8:	4628      	mov	r0, r5
 80099da:	b00d      	add	sp, #52	; 0x34
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e0:	a39b      	add	r3, pc, #620	; (adr r3, 8009c50 <__ieee754_rem_pio2+0x2f0>)
 80099e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e6:	f7f6 fc09 	bl	80001fc <__aeabi_dsub>
 80099ea:	a39b      	add	r3, pc, #620	; (adr r3, 8009c58 <__ieee754_rem_pio2+0x2f8>)
 80099ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f0:	4606      	mov	r6, r0
 80099f2:	460f      	mov	r7, r1
 80099f4:	f7f6 fc02 	bl	80001fc <__aeabi_dsub>
 80099f8:	4602      	mov	r2, r0
 80099fa:	460b      	mov	r3, r1
 80099fc:	e9c4 2300 	strd	r2, r3, [r4]
 8009a00:	4630      	mov	r0, r6
 8009a02:	4639      	mov	r1, r7
 8009a04:	f7f6 fbfa 	bl	80001fc <__aeabi_dsub>
 8009a08:	a393      	add	r3, pc, #588	; (adr r3, 8009c58 <__ieee754_rem_pio2+0x2f8>)
 8009a0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0e:	e7de      	b.n	80099ce <__ieee754_rem_pio2+0x6e>
 8009a10:	f7f6 fbf6 	bl	8000200 <__adddf3>
 8009a14:	45a8      	cmp	r8, r5
 8009a16:	4606      	mov	r6, r0
 8009a18:	460f      	mov	r7, r1
 8009a1a:	d016      	beq.n	8009a4a <__ieee754_rem_pio2+0xea>
 8009a1c:	a38a      	add	r3, pc, #552	; (adr r3, 8009c48 <__ieee754_rem_pio2+0x2e8>)
 8009a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a22:	f7f6 fbed 	bl	8000200 <__adddf3>
 8009a26:	4602      	mov	r2, r0
 8009a28:	460b      	mov	r3, r1
 8009a2a:	e9c4 2300 	strd	r2, r3, [r4]
 8009a2e:	4630      	mov	r0, r6
 8009a30:	4639      	mov	r1, r7
 8009a32:	f7f6 fbe3 	bl	80001fc <__aeabi_dsub>
 8009a36:	a384      	add	r3, pc, #528	; (adr r3, 8009c48 <__ieee754_rem_pio2+0x2e8>)
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	f7f6 fbe0 	bl	8000200 <__adddf3>
 8009a40:	f04f 35ff 	mov.w	r5, #4294967295
 8009a44:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009a48:	e7c6      	b.n	80099d8 <__ieee754_rem_pio2+0x78>
 8009a4a:	a381      	add	r3, pc, #516	; (adr r3, 8009c50 <__ieee754_rem_pio2+0x2f0>)
 8009a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a50:	f7f6 fbd6 	bl	8000200 <__adddf3>
 8009a54:	a380      	add	r3, pc, #512	; (adr r3, 8009c58 <__ieee754_rem_pio2+0x2f8>)
 8009a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5a:	4606      	mov	r6, r0
 8009a5c:	460f      	mov	r7, r1
 8009a5e:	f7f6 fbcf 	bl	8000200 <__adddf3>
 8009a62:	4602      	mov	r2, r0
 8009a64:	460b      	mov	r3, r1
 8009a66:	e9c4 2300 	strd	r2, r3, [r4]
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	4639      	mov	r1, r7
 8009a6e:	f7f6 fbc5 	bl	80001fc <__aeabi_dsub>
 8009a72:	a379      	add	r3, pc, #484	; (adr r3, 8009c58 <__ieee754_rem_pio2+0x2f8>)
 8009a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a78:	e7e0      	b.n	8009a3c <__ieee754_rem_pio2+0xdc>
 8009a7a:	4b82      	ldr	r3, [pc, #520]	; (8009c84 <__ieee754_rem_pio2+0x324>)
 8009a7c:	4598      	cmp	r8, r3
 8009a7e:	f300 80d0 	bgt.w	8009c22 <__ieee754_rem_pio2+0x2c2>
 8009a82:	f001 f875 	bl	800ab70 <fabs>
 8009a86:	ec57 6b10 	vmov	r6, r7, d0
 8009a8a:	ee10 0a10 	vmov	r0, s0
 8009a8e:	a374      	add	r3, pc, #464	; (adr r3, 8009c60 <__ieee754_rem_pio2+0x300>)
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	4639      	mov	r1, r7
 8009a96:	f7f6 fd69 	bl	800056c <__aeabi_dmul>
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	4b7a      	ldr	r3, [pc, #488]	; (8009c88 <__ieee754_rem_pio2+0x328>)
 8009a9e:	f7f6 fbaf 	bl	8000200 <__adddf3>
 8009aa2:	f7f7 f813 	bl	8000acc <__aeabi_d2iz>
 8009aa6:	4605      	mov	r5, r0
 8009aa8:	f7f6 fcf6 	bl	8000498 <__aeabi_i2d>
 8009aac:	a364      	add	r3, pc, #400	; (adr r3, 8009c40 <__ieee754_rem_pio2+0x2e0>)
 8009aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ab6:	f7f6 fd59 	bl	800056c <__aeabi_dmul>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	4630      	mov	r0, r6
 8009ac0:	4639      	mov	r1, r7
 8009ac2:	f7f6 fb9b 	bl	80001fc <__aeabi_dsub>
 8009ac6:	a360      	add	r3, pc, #384	; (adr r3, 8009c48 <__ieee754_rem_pio2+0x2e8>)
 8009ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009acc:	4682      	mov	sl, r0
 8009ace:	468b      	mov	fp, r1
 8009ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ad4:	f7f6 fd4a 	bl	800056c <__aeabi_dmul>
 8009ad8:	2d1f      	cmp	r5, #31
 8009ada:	4606      	mov	r6, r0
 8009adc:	460f      	mov	r7, r1
 8009ade:	dc0c      	bgt.n	8009afa <__ieee754_rem_pio2+0x19a>
 8009ae0:	1e6a      	subs	r2, r5, #1
 8009ae2:	4b6a      	ldr	r3, [pc, #424]	; (8009c8c <__ieee754_rem_pio2+0x32c>)
 8009ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ae8:	4543      	cmp	r3, r8
 8009aea:	d006      	beq.n	8009afa <__ieee754_rem_pio2+0x19a>
 8009aec:	4632      	mov	r2, r6
 8009aee:	463b      	mov	r3, r7
 8009af0:	4650      	mov	r0, sl
 8009af2:	4659      	mov	r1, fp
 8009af4:	f7f6 fb82 	bl	80001fc <__aeabi_dsub>
 8009af8:	e00e      	b.n	8009b18 <__ieee754_rem_pio2+0x1b8>
 8009afa:	4632      	mov	r2, r6
 8009afc:	463b      	mov	r3, r7
 8009afe:	4650      	mov	r0, sl
 8009b00:	4659      	mov	r1, fp
 8009b02:	f7f6 fb7b 	bl	80001fc <__aeabi_dsub>
 8009b06:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009b0a:	9305      	str	r3, [sp, #20]
 8009b0c:	9a05      	ldr	r2, [sp, #20]
 8009b0e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	2b10      	cmp	r3, #16
 8009b16:	dc02      	bgt.n	8009b1e <__ieee754_rem_pio2+0x1be>
 8009b18:	e9c4 0100 	strd	r0, r1, [r4]
 8009b1c:	e039      	b.n	8009b92 <__ieee754_rem_pio2+0x232>
 8009b1e:	a34c      	add	r3, pc, #304	; (adr r3, 8009c50 <__ieee754_rem_pio2+0x2f0>)
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b28:	f7f6 fd20 	bl	800056c <__aeabi_dmul>
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	460f      	mov	r7, r1
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	4650      	mov	r0, sl
 8009b36:	4659      	mov	r1, fp
 8009b38:	f7f6 fb60 	bl	80001fc <__aeabi_dsub>
 8009b3c:	4602      	mov	r2, r0
 8009b3e:	460b      	mov	r3, r1
 8009b40:	4680      	mov	r8, r0
 8009b42:	4689      	mov	r9, r1
 8009b44:	4650      	mov	r0, sl
 8009b46:	4659      	mov	r1, fp
 8009b48:	f7f6 fb58 	bl	80001fc <__aeabi_dsub>
 8009b4c:	4632      	mov	r2, r6
 8009b4e:	463b      	mov	r3, r7
 8009b50:	f7f6 fb54 	bl	80001fc <__aeabi_dsub>
 8009b54:	a340      	add	r3, pc, #256	; (adr r3, 8009c58 <__ieee754_rem_pio2+0x2f8>)
 8009b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5a:	4606      	mov	r6, r0
 8009b5c:	460f      	mov	r7, r1
 8009b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b62:	f7f6 fd03 	bl	800056c <__aeabi_dmul>
 8009b66:	4632      	mov	r2, r6
 8009b68:	463b      	mov	r3, r7
 8009b6a:	f7f6 fb47 	bl	80001fc <__aeabi_dsub>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	460b      	mov	r3, r1
 8009b72:	4606      	mov	r6, r0
 8009b74:	460f      	mov	r7, r1
 8009b76:	4640      	mov	r0, r8
 8009b78:	4649      	mov	r1, r9
 8009b7a:	f7f6 fb3f 	bl	80001fc <__aeabi_dsub>
 8009b7e:	9a05      	ldr	r2, [sp, #20]
 8009b80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009b84:	1ad3      	subs	r3, r2, r3
 8009b86:	2b31      	cmp	r3, #49	; 0x31
 8009b88:	dc20      	bgt.n	8009bcc <__ieee754_rem_pio2+0x26c>
 8009b8a:	e9c4 0100 	strd	r0, r1, [r4]
 8009b8e:	46c2      	mov	sl, r8
 8009b90:	46cb      	mov	fp, r9
 8009b92:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009b96:	4650      	mov	r0, sl
 8009b98:	4642      	mov	r2, r8
 8009b9a:	464b      	mov	r3, r9
 8009b9c:	4659      	mov	r1, fp
 8009b9e:	f7f6 fb2d 	bl	80001fc <__aeabi_dsub>
 8009ba2:	463b      	mov	r3, r7
 8009ba4:	4632      	mov	r2, r6
 8009ba6:	f7f6 fb29 	bl	80001fc <__aeabi_dsub>
 8009baa:	9b04      	ldr	r3, [sp, #16]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009bb2:	f6bf af11 	bge.w	80099d8 <__ieee754_rem_pio2+0x78>
 8009bb6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009bba:	6063      	str	r3, [r4, #4]
 8009bbc:	f8c4 8000 	str.w	r8, [r4]
 8009bc0:	60a0      	str	r0, [r4, #8]
 8009bc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009bc6:	60e3      	str	r3, [r4, #12]
 8009bc8:	426d      	negs	r5, r5
 8009bca:	e705      	b.n	80099d8 <__ieee754_rem_pio2+0x78>
 8009bcc:	a326      	add	r3, pc, #152	; (adr r3, 8009c68 <__ieee754_rem_pio2+0x308>)
 8009bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009bd6:	f7f6 fcc9 	bl	800056c <__aeabi_dmul>
 8009bda:	4606      	mov	r6, r0
 8009bdc:	460f      	mov	r7, r1
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	4640      	mov	r0, r8
 8009be4:	4649      	mov	r1, r9
 8009be6:	f7f6 fb09 	bl	80001fc <__aeabi_dsub>
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	4682      	mov	sl, r0
 8009bf0:	468b      	mov	fp, r1
 8009bf2:	4640      	mov	r0, r8
 8009bf4:	4649      	mov	r1, r9
 8009bf6:	f7f6 fb01 	bl	80001fc <__aeabi_dsub>
 8009bfa:	4632      	mov	r2, r6
 8009bfc:	463b      	mov	r3, r7
 8009bfe:	f7f6 fafd 	bl	80001fc <__aeabi_dsub>
 8009c02:	a31b      	add	r3, pc, #108	; (adr r3, 8009c70 <__ieee754_rem_pio2+0x310>)
 8009c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c08:	4606      	mov	r6, r0
 8009c0a:	460f      	mov	r7, r1
 8009c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c10:	f7f6 fcac 	bl	800056c <__aeabi_dmul>
 8009c14:	4632      	mov	r2, r6
 8009c16:	463b      	mov	r3, r7
 8009c18:	f7f6 faf0 	bl	80001fc <__aeabi_dsub>
 8009c1c:	4606      	mov	r6, r0
 8009c1e:	460f      	mov	r7, r1
 8009c20:	e764      	b.n	8009aec <__ieee754_rem_pio2+0x18c>
 8009c22:	4b1b      	ldr	r3, [pc, #108]	; (8009c90 <__ieee754_rem_pio2+0x330>)
 8009c24:	4598      	cmp	r8, r3
 8009c26:	dd35      	ble.n	8009c94 <__ieee754_rem_pio2+0x334>
 8009c28:	ee10 2a10 	vmov	r2, s0
 8009c2c:	463b      	mov	r3, r7
 8009c2e:	4630      	mov	r0, r6
 8009c30:	4639      	mov	r1, r7
 8009c32:	f7f6 fae3 	bl	80001fc <__aeabi_dsub>
 8009c36:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c3a:	e9c4 0100 	strd	r0, r1, [r4]
 8009c3e:	e6a1      	b.n	8009984 <__ieee754_rem_pio2+0x24>
 8009c40:	54400000 	.word	0x54400000
 8009c44:	3ff921fb 	.word	0x3ff921fb
 8009c48:	1a626331 	.word	0x1a626331
 8009c4c:	3dd0b461 	.word	0x3dd0b461
 8009c50:	1a600000 	.word	0x1a600000
 8009c54:	3dd0b461 	.word	0x3dd0b461
 8009c58:	2e037073 	.word	0x2e037073
 8009c5c:	3ba3198a 	.word	0x3ba3198a
 8009c60:	6dc9c883 	.word	0x6dc9c883
 8009c64:	3fe45f30 	.word	0x3fe45f30
 8009c68:	2e000000 	.word	0x2e000000
 8009c6c:	3ba3198a 	.word	0x3ba3198a
 8009c70:	252049c1 	.word	0x252049c1
 8009c74:	397b839a 	.word	0x397b839a
 8009c78:	3fe921fb 	.word	0x3fe921fb
 8009c7c:	4002d97b 	.word	0x4002d97b
 8009c80:	3ff921fb 	.word	0x3ff921fb
 8009c84:	413921fb 	.word	0x413921fb
 8009c88:	3fe00000 	.word	0x3fe00000
 8009c8c:	0800e048 	.word	0x0800e048
 8009c90:	7fefffff 	.word	0x7fefffff
 8009c94:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009c98:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009c9c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	460f      	mov	r7, r1
 8009ca4:	f7f6 ff12 	bl	8000acc <__aeabi_d2iz>
 8009ca8:	f7f6 fbf6 	bl	8000498 <__aeabi_i2d>
 8009cac:	4602      	mov	r2, r0
 8009cae:	460b      	mov	r3, r1
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	4639      	mov	r1, r7
 8009cb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009cb8:	f7f6 faa0 	bl	80001fc <__aeabi_dsub>
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	4b1f      	ldr	r3, [pc, #124]	; (8009d3c <__ieee754_rem_pio2+0x3dc>)
 8009cc0:	f7f6 fc54 	bl	800056c <__aeabi_dmul>
 8009cc4:	460f      	mov	r7, r1
 8009cc6:	4606      	mov	r6, r0
 8009cc8:	f7f6 ff00 	bl	8000acc <__aeabi_d2iz>
 8009ccc:	f7f6 fbe4 	bl	8000498 <__aeabi_i2d>
 8009cd0:	4602      	mov	r2, r0
 8009cd2:	460b      	mov	r3, r1
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	4639      	mov	r1, r7
 8009cd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009cdc:	f7f6 fa8e 	bl	80001fc <__aeabi_dsub>
 8009ce0:	2200      	movs	r2, #0
 8009ce2:	4b16      	ldr	r3, [pc, #88]	; (8009d3c <__ieee754_rem_pio2+0x3dc>)
 8009ce4:	f7f6 fc42 	bl	800056c <__aeabi_dmul>
 8009ce8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009cec:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009cf0:	f04f 0803 	mov.w	r8, #3
 8009cf4:	2600      	movs	r6, #0
 8009cf6:	2700      	movs	r7, #0
 8009cf8:	4632      	mov	r2, r6
 8009cfa:	463b      	mov	r3, r7
 8009cfc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009d00:	f108 3aff 	add.w	sl, r8, #4294967295
 8009d04:	f7f6 fe9a 	bl	8000a3c <__aeabi_dcmpeq>
 8009d08:	b9b0      	cbnz	r0, 8009d38 <__ieee754_rem_pio2+0x3d8>
 8009d0a:	4b0d      	ldr	r3, [pc, #52]	; (8009d40 <__ieee754_rem_pio2+0x3e0>)
 8009d0c:	9301      	str	r3, [sp, #4]
 8009d0e:	2302      	movs	r3, #2
 8009d10:	9300      	str	r3, [sp, #0]
 8009d12:	462a      	mov	r2, r5
 8009d14:	4643      	mov	r3, r8
 8009d16:	4621      	mov	r1, r4
 8009d18:	a806      	add	r0, sp, #24
 8009d1a:	f000 f98d 	bl	800a038 <__kernel_rem_pio2>
 8009d1e:	9b04      	ldr	r3, [sp, #16]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	4605      	mov	r5, r0
 8009d24:	f6bf ae58 	bge.w	80099d8 <__ieee754_rem_pio2+0x78>
 8009d28:	6863      	ldr	r3, [r4, #4]
 8009d2a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d2e:	6063      	str	r3, [r4, #4]
 8009d30:	68e3      	ldr	r3, [r4, #12]
 8009d32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d36:	e746      	b.n	8009bc6 <__ieee754_rem_pio2+0x266>
 8009d38:	46d0      	mov	r8, sl
 8009d3a:	e7dd      	b.n	8009cf8 <__ieee754_rem_pio2+0x398>
 8009d3c:	41700000 	.word	0x41700000
 8009d40:	0800e0c8 	.word	0x0800e0c8

08009d44 <__ieee754_sqrt>:
 8009d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d48:	4955      	ldr	r1, [pc, #340]	; (8009ea0 <__ieee754_sqrt+0x15c>)
 8009d4a:	ec55 4b10 	vmov	r4, r5, d0
 8009d4e:	43a9      	bics	r1, r5
 8009d50:	462b      	mov	r3, r5
 8009d52:	462a      	mov	r2, r5
 8009d54:	d112      	bne.n	8009d7c <__ieee754_sqrt+0x38>
 8009d56:	ee10 2a10 	vmov	r2, s0
 8009d5a:	ee10 0a10 	vmov	r0, s0
 8009d5e:	4629      	mov	r1, r5
 8009d60:	f7f6 fc04 	bl	800056c <__aeabi_dmul>
 8009d64:	4602      	mov	r2, r0
 8009d66:	460b      	mov	r3, r1
 8009d68:	4620      	mov	r0, r4
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	f7f6 fa48 	bl	8000200 <__adddf3>
 8009d70:	4604      	mov	r4, r0
 8009d72:	460d      	mov	r5, r1
 8009d74:	ec45 4b10 	vmov	d0, r4, r5
 8009d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d7c:	2d00      	cmp	r5, #0
 8009d7e:	ee10 0a10 	vmov	r0, s0
 8009d82:	4621      	mov	r1, r4
 8009d84:	dc0f      	bgt.n	8009da6 <__ieee754_sqrt+0x62>
 8009d86:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009d8a:	4330      	orrs	r0, r6
 8009d8c:	d0f2      	beq.n	8009d74 <__ieee754_sqrt+0x30>
 8009d8e:	b155      	cbz	r5, 8009da6 <__ieee754_sqrt+0x62>
 8009d90:	ee10 2a10 	vmov	r2, s0
 8009d94:	4620      	mov	r0, r4
 8009d96:	4629      	mov	r1, r5
 8009d98:	f7f6 fa30 	bl	80001fc <__aeabi_dsub>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	460b      	mov	r3, r1
 8009da0:	f7f6 fd0e 	bl	80007c0 <__aeabi_ddiv>
 8009da4:	e7e4      	b.n	8009d70 <__ieee754_sqrt+0x2c>
 8009da6:	151b      	asrs	r3, r3, #20
 8009da8:	d073      	beq.n	8009e92 <__ieee754_sqrt+0x14e>
 8009daa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009dae:	07dd      	lsls	r5, r3, #31
 8009db0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009db4:	bf48      	it	mi
 8009db6:	0fc8      	lsrmi	r0, r1, #31
 8009db8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009dbc:	bf44      	itt	mi
 8009dbe:	0049      	lslmi	r1, r1, #1
 8009dc0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8009dc4:	2500      	movs	r5, #0
 8009dc6:	1058      	asrs	r0, r3, #1
 8009dc8:	0fcb      	lsrs	r3, r1, #31
 8009dca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009dce:	0049      	lsls	r1, r1, #1
 8009dd0:	2316      	movs	r3, #22
 8009dd2:	462c      	mov	r4, r5
 8009dd4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009dd8:	19a7      	adds	r7, r4, r6
 8009dda:	4297      	cmp	r7, r2
 8009ddc:	bfde      	ittt	le
 8009dde:	19bc      	addle	r4, r7, r6
 8009de0:	1bd2      	suble	r2, r2, r7
 8009de2:	19ad      	addle	r5, r5, r6
 8009de4:	0fcf      	lsrs	r7, r1, #31
 8009de6:	3b01      	subs	r3, #1
 8009de8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8009dec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009df0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009df4:	d1f0      	bne.n	8009dd8 <__ieee754_sqrt+0x94>
 8009df6:	f04f 0c20 	mov.w	ip, #32
 8009dfa:	469e      	mov	lr, r3
 8009dfc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009e00:	42a2      	cmp	r2, r4
 8009e02:	eb06 070e 	add.w	r7, r6, lr
 8009e06:	dc02      	bgt.n	8009e0e <__ieee754_sqrt+0xca>
 8009e08:	d112      	bne.n	8009e30 <__ieee754_sqrt+0xec>
 8009e0a:	428f      	cmp	r7, r1
 8009e0c:	d810      	bhi.n	8009e30 <__ieee754_sqrt+0xec>
 8009e0e:	2f00      	cmp	r7, #0
 8009e10:	eb07 0e06 	add.w	lr, r7, r6
 8009e14:	da42      	bge.n	8009e9c <__ieee754_sqrt+0x158>
 8009e16:	f1be 0f00 	cmp.w	lr, #0
 8009e1a:	db3f      	blt.n	8009e9c <__ieee754_sqrt+0x158>
 8009e1c:	f104 0801 	add.w	r8, r4, #1
 8009e20:	1b12      	subs	r2, r2, r4
 8009e22:	428f      	cmp	r7, r1
 8009e24:	bf88      	it	hi
 8009e26:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009e2a:	1bc9      	subs	r1, r1, r7
 8009e2c:	4433      	add	r3, r6
 8009e2e:	4644      	mov	r4, r8
 8009e30:	0052      	lsls	r2, r2, #1
 8009e32:	f1bc 0c01 	subs.w	ip, ip, #1
 8009e36:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009e3a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009e3e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009e42:	d1dd      	bne.n	8009e00 <__ieee754_sqrt+0xbc>
 8009e44:	430a      	orrs	r2, r1
 8009e46:	d006      	beq.n	8009e56 <__ieee754_sqrt+0x112>
 8009e48:	1c5c      	adds	r4, r3, #1
 8009e4a:	bf13      	iteet	ne
 8009e4c:	3301      	addne	r3, #1
 8009e4e:	3501      	addeq	r5, #1
 8009e50:	4663      	moveq	r3, ip
 8009e52:	f023 0301 	bicne.w	r3, r3, #1
 8009e56:	106a      	asrs	r2, r5, #1
 8009e58:	085b      	lsrs	r3, r3, #1
 8009e5a:	07e9      	lsls	r1, r5, #31
 8009e5c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009e60:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009e64:	bf48      	it	mi
 8009e66:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009e6a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009e6e:	461c      	mov	r4, r3
 8009e70:	e780      	b.n	8009d74 <__ieee754_sqrt+0x30>
 8009e72:	0aca      	lsrs	r2, r1, #11
 8009e74:	3815      	subs	r0, #21
 8009e76:	0549      	lsls	r1, r1, #21
 8009e78:	2a00      	cmp	r2, #0
 8009e7a:	d0fa      	beq.n	8009e72 <__ieee754_sqrt+0x12e>
 8009e7c:	02d6      	lsls	r6, r2, #11
 8009e7e:	d50a      	bpl.n	8009e96 <__ieee754_sqrt+0x152>
 8009e80:	f1c3 0420 	rsb	r4, r3, #32
 8009e84:	fa21 f404 	lsr.w	r4, r1, r4
 8009e88:	1e5d      	subs	r5, r3, #1
 8009e8a:	4099      	lsls	r1, r3
 8009e8c:	4322      	orrs	r2, r4
 8009e8e:	1b43      	subs	r3, r0, r5
 8009e90:	e78b      	b.n	8009daa <__ieee754_sqrt+0x66>
 8009e92:	4618      	mov	r0, r3
 8009e94:	e7f0      	b.n	8009e78 <__ieee754_sqrt+0x134>
 8009e96:	0052      	lsls	r2, r2, #1
 8009e98:	3301      	adds	r3, #1
 8009e9a:	e7ef      	b.n	8009e7c <__ieee754_sqrt+0x138>
 8009e9c:	46a0      	mov	r8, r4
 8009e9e:	e7bf      	b.n	8009e20 <__ieee754_sqrt+0xdc>
 8009ea0:	7ff00000 	.word	0x7ff00000
 8009ea4:	00000000 	.word	0x00000000

08009ea8 <__kernel_cos>:
 8009ea8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eac:	ec59 8b10 	vmov	r8, r9, d0
 8009eb0:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8009eb4:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8009eb8:	ed2d 8b02 	vpush	{d8}
 8009ebc:	eeb0 8a41 	vmov.f32	s16, s2
 8009ec0:	eef0 8a61 	vmov.f32	s17, s3
 8009ec4:	da07      	bge.n	8009ed6 <__kernel_cos+0x2e>
 8009ec6:	ee10 0a10 	vmov	r0, s0
 8009eca:	4649      	mov	r1, r9
 8009ecc:	f7f6 fdfe 	bl	8000acc <__aeabi_d2iz>
 8009ed0:	2800      	cmp	r0, #0
 8009ed2:	f000 8089 	beq.w	8009fe8 <__kernel_cos+0x140>
 8009ed6:	4642      	mov	r2, r8
 8009ed8:	464b      	mov	r3, r9
 8009eda:	4640      	mov	r0, r8
 8009edc:	4649      	mov	r1, r9
 8009ede:	f7f6 fb45 	bl	800056c <__aeabi_dmul>
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	4b4e      	ldr	r3, [pc, #312]	; (800a020 <__kernel_cos+0x178>)
 8009ee6:	4604      	mov	r4, r0
 8009ee8:	460d      	mov	r5, r1
 8009eea:	f7f6 fb3f 	bl	800056c <__aeabi_dmul>
 8009eee:	a340      	add	r3, pc, #256	; (adr r3, 8009ff0 <__kernel_cos+0x148>)
 8009ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	468b      	mov	fp, r1
 8009ef8:	4620      	mov	r0, r4
 8009efa:	4629      	mov	r1, r5
 8009efc:	f7f6 fb36 	bl	800056c <__aeabi_dmul>
 8009f00:	a33d      	add	r3, pc, #244	; (adr r3, 8009ff8 <__kernel_cos+0x150>)
 8009f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f06:	f7f6 f97b 	bl	8000200 <__adddf3>
 8009f0a:	4622      	mov	r2, r4
 8009f0c:	462b      	mov	r3, r5
 8009f0e:	f7f6 fb2d 	bl	800056c <__aeabi_dmul>
 8009f12:	a33b      	add	r3, pc, #236	; (adr r3, 800a000 <__kernel_cos+0x158>)
 8009f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f18:	f7f6 f970 	bl	80001fc <__aeabi_dsub>
 8009f1c:	4622      	mov	r2, r4
 8009f1e:	462b      	mov	r3, r5
 8009f20:	f7f6 fb24 	bl	800056c <__aeabi_dmul>
 8009f24:	a338      	add	r3, pc, #224	; (adr r3, 800a008 <__kernel_cos+0x160>)
 8009f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2a:	f7f6 f969 	bl	8000200 <__adddf3>
 8009f2e:	4622      	mov	r2, r4
 8009f30:	462b      	mov	r3, r5
 8009f32:	f7f6 fb1b 	bl	800056c <__aeabi_dmul>
 8009f36:	a336      	add	r3, pc, #216	; (adr r3, 800a010 <__kernel_cos+0x168>)
 8009f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3c:	f7f6 f95e 	bl	80001fc <__aeabi_dsub>
 8009f40:	4622      	mov	r2, r4
 8009f42:	462b      	mov	r3, r5
 8009f44:	f7f6 fb12 	bl	800056c <__aeabi_dmul>
 8009f48:	a333      	add	r3, pc, #204	; (adr r3, 800a018 <__kernel_cos+0x170>)
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	f7f6 f957 	bl	8000200 <__adddf3>
 8009f52:	4622      	mov	r2, r4
 8009f54:	462b      	mov	r3, r5
 8009f56:	f7f6 fb09 	bl	800056c <__aeabi_dmul>
 8009f5a:	4622      	mov	r2, r4
 8009f5c:	462b      	mov	r3, r5
 8009f5e:	f7f6 fb05 	bl	800056c <__aeabi_dmul>
 8009f62:	ec53 2b18 	vmov	r2, r3, d8
 8009f66:	4604      	mov	r4, r0
 8009f68:	460d      	mov	r5, r1
 8009f6a:	4640      	mov	r0, r8
 8009f6c:	4649      	mov	r1, r9
 8009f6e:	f7f6 fafd 	bl	800056c <__aeabi_dmul>
 8009f72:	460b      	mov	r3, r1
 8009f74:	4602      	mov	r2, r0
 8009f76:	4629      	mov	r1, r5
 8009f78:	4620      	mov	r0, r4
 8009f7a:	f7f6 f93f 	bl	80001fc <__aeabi_dsub>
 8009f7e:	4b29      	ldr	r3, [pc, #164]	; (800a024 <__kernel_cos+0x17c>)
 8009f80:	429e      	cmp	r6, r3
 8009f82:	4680      	mov	r8, r0
 8009f84:	4689      	mov	r9, r1
 8009f86:	dc11      	bgt.n	8009fac <__kernel_cos+0x104>
 8009f88:	4602      	mov	r2, r0
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	4650      	mov	r0, sl
 8009f8e:	4659      	mov	r1, fp
 8009f90:	f7f6 f934 	bl	80001fc <__aeabi_dsub>
 8009f94:	460b      	mov	r3, r1
 8009f96:	4924      	ldr	r1, [pc, #144]	; (800a028 <__kernel_cos+0x180>)
 8009f98:	4602      	mov	r2, r0
 8009f9a:	2000      	movs	r0, #0
 8009f9c:	f7f6 f92e 	bl	80001fc <__aeabi_dsub>
 8009fa0:	ecbd 8b02 	vpop	{d8}
 8009fa4:	ec41 0b10 	vmov	d0, r0, r1
 8009fa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fac:	4b1f      	ldr	r3, [pc, #124]	; (800a02c <__kernel_cos+0x184>)
 8009fae:	491e      	ldr	r1, [pc, #120]	; (800a028 <__kernel_cos+0x180>)
 8009fb0:	429e      	cmp	r6, r3
 8009fb2:	bfcc      	ite	gt
 8009fb4:	4d1e      	ldrgt	r5, [pc, #120]	; (800a030 <__kernel_cos+0x188>)
 8009fb6:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8009fba:	2400      	movs	r4, #0
 8009fbc:	4622      	mov	r2, r4
 8009fbe:	462b      	mov	r3, r5
 8009fc0:	2000      	movs	r0, #0
 8009fc2:	f7f6 f91b 	bl	80001fc <__aeabi_dsub>
 8009fc6:	4622      	mov	r2, r4
 8009fc8:	4606      	mov	r6, r0
 8009fca:	460f      	mov	r7, r1
 8009fcc:	462b      	mov	r3, r5
 8009fce:	4650      	mov	r0, sl
 8009fd0:	4659      	mov	r1, fp
 8009fd2:	f7f6 f913 	bl	80001fc <__aeabi_dsub>
 8009fd6:	4642      	mov	r2, r8
 8009fd8:	464b      	mov	r3, r9
 8009fda:	f7f6 f90f 	bl	80001fc <__aeabi_dsub>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	460b      	mov	r3, r1
 8009fe2:	4630      	mov	r0, r6
 8009fe4:	4639      	mov	r1, r7
 8009fe6:	e7d9      	b.n	8009f9c <__kernel_cos+0xf4>
 8009fe8:	2000      	movs	r0, #0
 8009fea:	490f      	ldr	r1, [pc, #60]	; (800a028 <__kernel_cos+0x180>)
 8009fec:	e7d8      	b.n	8009fa0 <__kernel_cos+0xf8>
 8009fee:	bf00      	nop
 8009ff0:	be8838d4 	.word	0xbe8838d4
 8009ff4:	bda8fae9 	.word	0xbda8fae9
 8009ff8:	bdb4b1c4 	.word	0xbdb4b1c4
 8009ffc:	3e21ee9e 	.word	0x3e21ee9e
 800a000:	809c52ad 	.word	0x809c52ad
 800a004:	3e927e4f 	.word	0x3e927e4f
 800a008:	19cb1590 	.word	0x19cb1590
 800a00c:	3efa01a0 	.word	0x3efa01a0
 800a010:	16c15177 	.word	0x16c15177
 800a014:	3f56c16c 	.word	0x3f56c16c
 800a018:	5555554c 	.word	0x5555554c
 800a01c:	3fa55555 	.word	0x3fa55555
 800a020:	3fe00000 	.word	0x3fe00000
 800a024:	3fd33332 	.word	0x3fd33332
 800a028:	3ff00000 	.word	0x3ff00000
 800a02c:	3fe90000 	.word	0x3fe90000
 800a030:	3fd20000 	.word	0x3fd20000
 800a034:	00000000 	.word	0x00000000

0800a038 <__kernel_rem_pio2>:
 800a038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	ed2d 8b02 	vpush	{d8}
 800a040:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800a044:	1ed4      	subs	r4, r2, #3
 800a046:	9308      	str	r3, [sp, #32]
 800a048:	9101      	str	r1, [sp, #4]
 800a04a:	4bc5      	ldr	r3, [pc, #788]	; (800a360 <__kernel_rem_pio2+0x328>)
 800a04c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800a04e:	9009      	str	r0, [sp, #36]	; 0x24
 800a050:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a054:	9304      	str	r3, [sp, #16]
 800a056:	9b08      	ldr	r3, [sp, #32]
 800a058:	3b01      	subs	r3, #1
 800a05a:	9307      	str	r3, [sp, #28]
 800a05c:	2318      	movs	r3, #24
 800a05e:	fb94 f4f3 	sdiv	r4, r4, r3
 800a062:	f06f 0317 	mvn.w	r3, #23
 800a066:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a06a:	fb04 3303 	mla	r3, r4, r3, r3
 800a06e:	eb03 0a02 	add.w	sl, r3, r2
 800a072:	9b04      	ldr	r3, [sp, #16]
 800a074:	9a07      	ldr	r2, [sp, #28]
 800a076:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a350 <__kernel_rem_pio2+0x318>
 800a07a:	eb03 0802 	add.w	r8, r3, r2
 800a07e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a080:	1aa7      	subs	r7, r4, r2
 800a082:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a086:	ae22      	add	r6, sp, #136	; 0x88
 800a088:	2500      	movs	r5, #0
 800a08a:	4545      	cmp	r5, r8
 800a08c:	dd13      	ble.n	800a0b6 <__kernel_rem_pio2+0x7e>
 800a08e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800a350 <__kernel_rem_pio2+0x318>
 800a092:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a096:	2600      	movs	r6, #0
 800a098:	9b04      	ldr	r3, [sp, #16]
 800a09a:	429e      	cmp	r6, r3
 800a09c:	dc32      	bgt.n	800a104 <__kernel_rem_pio2+0xcc>
 800a09e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0a0:	9302      	str	r3, [sp, #8]
 800a0a2:	9b08      	ldr	r3, [sp, #32]
 800a0a4:	199d      	adds	r5, r3, r6
 800a0a6:	ab22      	add	r3, sp, #136	; 0x88
 800a0a8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a0ac:	9306      	str	r3, [sp, #24]
 800a0ae:	ec59 8b18 	vmov	r8, r9, d8
 800a0b2:	2700      	movs	r7, #0
 800a0b4:	e01f      	b.n	800a0f6 <__kernel_rem_pio2+0xbe>
 800a0b6:	42ef      	cmn	r7, r5
 800a0b8:	d407      	bmi.n	800a0ca <__kernel_rem_pio2+0x92>
 800a0ba:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a0be:	f7f6 f9eb 	bl	8000498 <__aeabi_i2d>
 800a0c2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a0c6:	3501      	adds	r5, #1
 800a0c8:	e7df      	b.n	800a08a <__kernel_rem_pio2+0x52>
 800a0ca:	ec51 0b18 	vmov	r0, r1, d8
 800a0ce:	e7f8      	b.n	800a0c2 <__kernel_rem_pio2+0x8a>
 800a0d0:	9906      	ldr	r1, [sp, #24]
 800a0d2:	9d02      	ldr	r5, [sp, #8]
 800a0d4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a0d8:	9106      	str	r1, [sp, #24]
 800a0da:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a0de:	9502      	str	r5, [sp, #8]
 800a0e0:	f7f6 fa44 	bl	800056c <__aeabi_dmul>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4640      	mov	r0, r8
 800a0ea:	4649      	mov	r1, r9
 800a0ec:	f7f6 f888 	bl	8000200 <__adddf3>
 800a0f0:	3701      	adds	r7, #1
 800a0f2:	4680      	mov	r8, r0
 800a0f4:	4689      	mov	r9, r1
 800a0f6:	9b07      	ldr	r3, [sp, #28]
 800a0f8:	429f      	cmp	r7, r3
 800a0fa:	dde9      	ble.n	800a0d0 <__kernel_rem_pio2+0x98>
 800a0fc:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a100:	3601      	adds	r6, #1
 800a102:	e7c9      	b.n	800a098 <__kernel_rem_pio2+0x60>
 800a104:	9b04      	ldr	r3, [sp, #16]
 800a106:	aa0e      	add	r2, sp, #56	; 0x38
 800a108:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a10c:	930c      	str	r3, [sp, #48]	; 0x30
 800a10e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a110:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a114:	9c04      	ldr	r4, [sp, #16]
 800a116:	930b      	str	r3, [sp, #44]	; 0x2c
 800a118:	ab9a      	add	r3, sp, #616	; 0x268
 800a11a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a11e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a122:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a126:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a12a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a12e:	ab9a      	add	r3, sp, #616	; 0x268
 800a130:	445b      	add	r3, fp
 800a132:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a136:	2500      	movs	r5, #0
 800a138:	1b63      	subs	r3, r4, r5
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	dc78      	bgt.n	800a230 <__kernel_rem_pio2+0x1f8>
 800a13e:	4650      	mov	r0, sl
 800a140:	ec49 8b10 	vmov	d0, r8, r9
 800a144:	f000 fda8 	bl	800ac98 <scalbn>
 800a148:	ec57 6b10 	vmov	r6, r7, d0
 800a14c:	2200      	movs	r2, #0
 800a14e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a152:	ee10 0a10 	vmov	r0, s0
 800a156:	4639      	mov	r1, r7
 800a158:	f7f6 fa08 	bl	800056c <__aeabi_dmul>
 800a15c:	ec41 0b10 	vmov	d0, r0, r1
 800a160:	f000 fd12 	bl	800ab88 <floor>
 800a164:	2200      	movs	r2, #0
 800a166:	ec51 0b10 	vmov	r0, r1, d0
 800a16a:	4b7e      	ldr	r3, [pc, #504]	; (800a364 <__kernel_rem_pio2+0x32c>)
 800a16c:	f7f6 f9fe 	bl	800056c <__aeabi_dmul>
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4630      	mov	r0, r6
 800a176:	4639      	mov	r1, r7
 800a178:	f7f6 f840 	bl	80001fc <__aeabi_dsub>
 800a17c:	460f      	mov	r7, r1
 800a17e:	4606      	mov	r6, r0
 800a180:	f7f6 fca4 	bl	8000acc <__aeabi_d2iz>
 800a184:	9006      	str	r0, [sp, #24]
 800a186:	f7f6 f987 	bl	8000498 <__aeabi_i2d>
 800a18a:	4602      	mov	r2, r0
 800a18c:	460b      	mov	r3, r1
 800a18e:	4630      	mov	r0, r6
 800a190:	4639      	mov	r1, r7
 800a192:	f7f6 f833 	bl	80001fc <__aeabi_dsub>
 800a196:	f1ba 0f00 	cmp.w	sl, #0
 800a19a:	4606      	mov	r6, r0
 800a19c:	460f      	mov	r7, r1
 800a19e:	dd6c      	ble.n	800a27a <__kernel_rem_pio2+0x242>
 800a1a0:	1e62      	subs	r2, r4, #1
 800a1a2:	ab0e      	add	r3, sp, #56	; 0x38
 800a1a4:	f1ca 0118 	rsb	r1, sl, #24
 800a1a8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a1ac:	9d06      	ldr	r5, [sp, #24]
 800a1ae:	fa40 f301 	asr.w	r3, r0, r1
 800a1b2:	441d      	add	r5, r3
 800a1b4:	408b      	lsls	r3, r1
 800a1b6:	1ac0      	subs	r0, r0, r3
 800a1b8:	ab0e      	add	r3, sp, #56	; 0x38
 800a1ba:	9506      	str	r5, [sp, #24]
 800a1bc:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a1c0:	f1ca 0317 	rsb	r3, sl, #23
 800a1c4:	fa40 f303 	asr.w	r3, r0, r3
 800a1c8:	9302      	str	r3, [sp, #8]
 800a1ca:	9b02      	ldr	r3, [sp, #8]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	dd62      	ble.n	800a296 <__kernel_rem_pio2+0x25e>
 800a1d0:	9b06      	ldr	r3, [sp, #24]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	3301      	adds	r3, #1
 800a1d6:	9306      	str	r3, [sp, #24]
 800a1d8:	4615      	mov	r5, r2
 800a1da:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a1de:	4294      	cmp	r4, r2
 800a1e0:	f300 8095 	bgt.w	800a30e <__kernel_rem_pio2+0x2d6>
 800a1e4:	f1ba 0f00 	cmp.w	sl, #0
 800a1e8:	dd07      	ble.n	800a1fa <__kernel_rem_pio2+0x1c2>
 800a1ea:	f1ba 0f01 	cmp.w	sl, #1
 800a1ee:	f000 80a2 	beq.w	800a336 <__kernel_rem_pio2+0x2fe>
 800a1f2:	f1ba 0f02 	cmp.w	sl, #2
 800a1f6:	f000 80c1 	beq.w	800a37c <__kernel_rem_pio2+0x344>
 800a1fa:	9b02      	ldr	r3, [sp, #8]
 800a1fc:	2b02      	cmp	r3, #2
 800a1fe:	d14a      	bne.n	800a296 <__kernel_rem_pio2+0x25e>
 800a200:	4632      	mov	r2, r6
 800a202:	463b      	mov	r3, r7
 800a204:	2000      	movs	r0, #0
 800a206:	4958      	ldr	r1, [pc, #352]	; (800a368 <__kernel_rem_pio2+0x330>)
 800a208:	f7f5 fff8 	bl	80001fc <__aeabi_dsub>
 800a20c:	4606      	mov	r6, r0
 800a20e:	460f      	mov	r7, r1
 800a210:	2d00      	cmp	r5, #0
 800a212:	d040      	beq.n	800a296 <__kernel_rem_pio2+0x25e>
 800a214:	4650      	mov	r0, sl
 800a216:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a358 <__kernel_rem_pio2+0x320>
 800a21a:	f000 fd3d 	bl	800ac98 <scalbn>
 800a21e:	4630      	mov	r0, r6
 800a220:	4639      	mov	r1, r7
 800a222:	ec53 2b10 	vmov	r2, r3, d0
 800a226:	f7f5 ffe9 	bl	80001fc <__aeabi_dsub>
 800a22a:	4606      	mov	r6, r0
 800a22c:	460f      	mov	r7, r1
 800a22e:	e032      	b.n	800a296 <__kernel_rem_pio2+0x25e>
 800a230:	2200      	movs	r2, #0
 800a232:	4b4e      	ldr	r3, [pc, #312]	; (800a36c <__kernel_rem_pio2+0x334>)
 800a234:	4640      	mov	r0, r8
 800a236:	4649      	mov	r1, r9
 800a238:	f7f6 f998 	bl	800056c <__aeabi_dmul>
 800a23c:	f7f6 fc46 	bl	8000acc <__aeabi_d2iz>
 800a240:	f7f6 f92a 	bl	8000498 <__aeabi_i2d>
 800a244:	2200      	movs	r2, #0
 800a246:	4b4a      	ldr	r3, [pc, #296]	; (800a370 <__kernel_rem_pio2+0x338>)
 800a248:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a24c:	f7f6 f98e 	bl	800056c <__aeabi_dmul>
 800a250:	4602      	mov	r2, r0
 800a252:	460b      	mov	r3, r1
 800a254:	4640      	mov	r0, r8
 800a256:	4649      	mov	r1, r9
 800a258:	f7f5 ffd0 	bl	80001fc <__aeabi_dsub>
 800a25c:	f7f6 fc36 	bl	8000acc <__aeabi_d2iz>
 800a260:	ab0e      	add	r3, sp, #56	; 0x38
 800a262:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a266:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a26a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a26e:	f7f5 ffc7 	bl	8000200 <__adddf3>
 800a272:	3501      	adds	r5, #1
 800a274:	4680      	mov	r8, r0
 800a276:	4689      	mov	r9, r1
 800a278:	e75e      	b.n	800a138 <__kernel_rem_pio2+0x100>
 800a27a:	d105      	bne.n	800a288 <__kernel_rem_pio2+0x250>
 800a27c:	1e63      	subs	r3, r4, #1
 800a27e:	aa0e      	add	r2, sp, #56	; 0x38
 800a280:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a284:	15c3      	asrs	r3, r0, #23
 800a286:	e79f      	b.n	800a1c8 <__kernel_rem_pio2+0x190>
 800a288:	2200      	movs	r2, #0
 800a28a:	4b3a      	ldr	r3, [pc, #232]	; (800a374 <__kernel_rem_pio2+0x33c>)
 800a28c:	f7f6 fbf4 	bl	8000a78 <__aeabi_dcmpge>
 800a290:	2800      	cmp	r0, #0
 800a292:	d139      	bne.n	800a308 <__kernel_rem_pio2+0x2d0>
 800a294:	9002      	str	r0, [sp, #8]
 800a296:	2200      	movs	r2, #0
 800a298:	2300      	movs	r3, #0
 800a29a:	4630      	mov	r0, r6
 800a29c:	4639      	mov	r1, r7
 800a29e:	f7f6 fbcd 	bl	8000a3c <__aeabi_dcmpeq>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	f000 80c7 	beq.w	800a436 <__kernel_rem_pio2+0x3fe>
 800a2a8:	1e65      	subs	r5, r4, #1
 800a2aa:	462b      	mov	r3, r5
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	9904      	ldr	r1, [sp, #16]
 800a2b0:	428b      	cmp	r3, r1
 800a2b2:	da6a      	bge.n	800a38a <__kernel_rem_pio2+0x352>
 800a2b4:	2a00      	cmp	r2, #0
 800a2b6:	f000 8088 	beq.w	800a3ca <__kernel_rem_pio2+0x392>
 800a2ba:	ab0e      	add	r3, sp, #56	; 0x38
 800a2bc:	f1aa 0a18 	sub.w	sl, sl, #24
 800a2c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	f000 80b4 	beq.w	800a432 <__kernel_rem_pio2+0x3fa>
 800a2ca:	4650      	mov	r0, sl
 800a2cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800a358 <__kernel_rem_pio2+0x320>
 800a2d0:	f000 fce2 	bl	800ac98 <scalbn>
 800a2d4:	00ec      	lsls	r4, r5, #3
 800a2d6:	ab72      	add	r3, sp, #456	; 0x1c8
 800a2d8:	191e      	adds	r6, r3, r4
 800a2da:	ec59 8b10 	vmov	r8, r9, d0
 800a2de:	f106 0a08 	add.w	sl, r6, #8
 800a2e2:	462f      	mov	r7, r5
 800a2e4:	2f00      	cmp	r7, #0
 800a2e6:	f280 80df 	bge.w	800a4a8 <__kernel_rem_pio2+0x470>
 800a2ea:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800a350 <__kernel_rem_pio2+0x318>
 800a2ee:	f04f 0a00 	mov.w	sl, #0
 800a2f2:	eba5 030a 	sub.w	r3, r5, sl
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	f2c0 810a 	blt.w	800a510 <__kernel_rem_pio2+0x4d8>
 800a2fc:	f8df b078 	ldr.w	fp, [pc, #120]	; 800a378 <__kernel_rem_pio2+0x340>
 800a300:	ec59 8b18 	vmov	r8, r9, d8
 800a304:	2700      	movs	r7, #0
 800a306:	e0f5      	b.n	800a4f4 <__kernel_rem_pio2+0x4bc>
 800a308:	2302      	movs	r3, #2
 800a30a:	9302      	str	r3, [sp, #8]
 800a30c:	e760      	b.n	800a1d0 <__kernel_rem_pio2+0x198>
 800a30e:	ab0e      	add	r3, sp, #56	; 0x38
 800a310:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a314:	b94d      	cbnz	r5, 800a32a <__kernel_rem_pio2+0x2f2>
 800a316:	b12b      	cbz	r3, 800a324 <__kernel_rem_pio2+0x2ec>
 800a318:	a80e      	add	r0, sp, #56	; 0x38
 800a31a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a31e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a322:	2301      	movs	r3, #1
 800a324:	3201      	adds	r2, #1
 800a326:	461d      	mov	r5, r3
 800a328:	e759      	b.n	800a1de <__kernel_rem_pio2+0x1a6>
 800a32a:	a80e      	add	r0, sp, #56	; 0x38
 800a32c:	1acb      	subs	r3, r1, r3
 800a32e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a332:	462b      	mov	r3, r5
 800a334:	e7f6      	b.n	800a324 <__kernel_rem_pio2+0x2ec>
 800a336:	1e62      	subs	r2, r4, #1
 800a338:	ab0e      	add	r3, sp, #56	; 0x38
 800a33a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a33e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a342:	a90e      	add	r1, sp, #56	; 0x38
 800a344:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a348:	e757      	b.n	800a1fa <__kernel_rem_pio2+0x1c2>
 800a34a:	bf00      	nop
 800a34c:	f3af 8000 	nop.w
	...
 800a35c:	3ff00000 	.word	0x3ff00000
 800a360:	0800e210 	.word	0x0800e210
 800a364:	40200000 	.word	0x40200000
 800a368:	3ff00000 	.word	0x3ff00000
 800a36c:	3e700000 	.word	0x3e700000
 800a370:	41700000 	.word	0x41700000
 800a374:	3fe00000 	.word	0x3fe00000
 800a378:	0800e1d0 	.word	0x0800e1d0
 800a37c:	1e62      	subs	r2, r4, #1
 800a37e:	ab0e      	add	r3, sp, #56	; 0x38
 800a380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a384:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a388:	e7db      	b.n	800a342 <__kernel_rem_pio2+0x30a>
 800a38a:	a90e      	add	r1, sp, #56	; 0x38
 800a38c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a390:	3b01      	subs	r3, #1
 800a392:	430a      	orrs	r2, r1
 800a394:	e78b      	b.n	800a2ae <__kernel_rem_pio2+0x276>
 800a396:	3301      	adds	r3, #1
 800a398:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a39c:	2900      	cmp	r1, #0
 800a39e:	d0fa      	beq.n	800a396 <__kernel_rem_pio2+0x35e>
 800a3a0:	9a08      	ldr	r2, [sp, #32]
 800a3a2:	4422      	add	r2, r4
 800a3a4:	00d2      	lsls	r2, r2, #3
 800a3a6:	a922      	add	r1, sp, #136	; 0x88
 800a3a8:	18e3      	adds	r3, r4, r3
 800a3aa:	9206      	str	r2, [sp, #24]
 800a3ac:	440a      	add	r2, r1
 800a3ae:	9302      	str	r3, [sp, #8]
 800a3b0:	f10b 0108 	add.w	r1, fp, #8
 800a3b4:	f102 0308 	add.w	r3, r2, #8
 800a3b8:	1c66      	adds	r6, r4, #1
 800a3ba:	910a      	str	r1, [sp, #40]	; 0x28
 800a3bc:	2500      	movs	r5, #0
 800a3be:	930d      	str	r3, [sp, #52]	; 0x34
 800a3c0:	9b02      	ldr	r3, [sp, #8]
 800a3c2:	42b3      	cmp	r3, r6
 800a3c4:	da04      	bge.n	800a3d0 <__kernel_rem_pio2+0x398>
 800a3c6:	461c      	mov	r4, r3
 800a3c8:	e6a6      	b.n	800a118 <__kernel_rem_pio2+0xe0>
 800a3ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e7e3      	b.n	800a398 <__kernel_rem_pio2+0x360>
 800a3d0:	9b06      	ldr	r3, [sp, #24]
 800a3d2:	18ef      	adds	r7, r5, r3
 800a3d4:	ab22      	add	r3, sp, #136	; 0x88
 800a3d6:	441f      	add	r7, r3
 800a3d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3da:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a3de:	f7f6 f85b 	bl	8000498 <__aeabi_i2d>
 800a3e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3e4:	461c      	mov	r4, r3
 800a3e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a3e8:	e9c7 0100 	strd	r0, r1, [r7]
 800a3ec:	eb03 0b05 	add.w	fp, r3, r5
 800a3f0:	2700      	movs	r7, #0
 800a3f2:	f04f 0800 	mov.w	r8, #0
 800a3f6:	f04f 0900 	mov.w	r9, #0
 800a3fa:	9b07      	ldr	r3, [sp, #28]
 800a3fc:	429f      	cmp	r7, r3
 800a3fe:	dd08      	ble.n	800a412 <__kernel_rem_pio2+0x3da>
 800a400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a402:	aa72      	add	r2, sp, #456	; 0x1c8
 800a404:	18eb      	adds	r3, r5, r3
 800a406:	4413      	add	r3, r2
 800a408:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800a40c:	3601      	adds	r6, #1
 800a40e:	3508      	adds	r5, #8
 800a410:	e7d6      	b.n	800a3c0 <__kernel_rem_pio2+0x388>
 800a412:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a416:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a41a:	f7f6 f8a7 	bl	800056c <__aeabi_dmul>
 800a41e:	4602      	mov	r2, r0
 800a420:	460b      	mov	r3, r1
 800a422:	4640      	mov	r0, r8
 800a424:	4649      	mov	r1, r9
 800a426:	f7f5 feeb 	bl	8000200 <__adddf3>
 800a42a:	3701      	adds	r7, #1
 800a42c:	4680      	mov	r8, r0
 800a42e:	4689      	mov	r9, r1
 800a430:	e7e3      	b.n	800a3fa <__kernel_rem_pio2+0x3c2>
 800a432:	3d01      	subs	r5, #1
 800a434:	e741      	b.n	800a2ba <__kernel_rem_pio2+0x282>
 800a436:	f1ca 0000 	rsb	r0, sl, #0
 800a43a:	ec47 6b10 	vmov	d0, r6, r7
 800a43e:	f000 fc2b 	bl	800ac98 <scalbn>
 800a442:	ec57 6b10 	vmov	r6, r7, d0
 800a446:	2200      	movs	r2, #0
 800a448:	4b99      	ldr	r3, [pc, #612]	; (800a6b0 <__kernel_rem_pio2+0x678>)
 800a44a:	ee10 0a10 	vmov	r0, s0
 800a44e:	4639      	mov	r1, r7
 800a450:	f7f6 fb12 	bl	8000a78 <__aeabi_dcmpge>
 800a454:	b1f8      	cbz	r0, 800a496 <__kernel_rem_pio2+0x45e>
 800a456:	2200      	movs	r2, #0
 800a458:	4b96      	ldr	r3, [pc, #600]	; (800a6b4 <__kernel_rem_pio2+0x67c>)
 800a45a:	4630      	mov	r0, r6
 800a45c:	4639      	mov	r1, r7
 800a45e:	f7f6 f885 	bl	800056c <__aeabi_dmul>
 800a462:	f7f6 fb33 	bl	8000acc <__aeabi_d2iz>
 800a466:	4680      	mov	r8, r0
 800a468:	f7f6 f816 	bl	8000498 <__aeabi_i2d>
 800a46c:	2200      	movs	r2, #0
 800a46e:	4b90      	ldr	r3, [pc, #576]	; (800a6b0 <__kernel_rem_pio2+0x678>)
 800a470:	f7f6 f87c 	bl	800056c <__aeabi_dmul>
 800a474:	460b      	mov	r3, r1
 800a476:	4602      	mov	r2, r0
 800a478:	4639      	mov	r1, r7
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7f5 febe 	bl	80001fc <__aeabi_dsub>
 800a480:	f7f6 fb24 	bl	8000acc <__aeabi_d2iz>
 800a484:	1c65      	adds	r5, r4, #1
 800a486:	ab0e      	add	r3, sp, #56	; 0x38
 800a488:	f10a 0a18 	add.w	sl, sl, #24
 800a48c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a490:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a494:	e719      	b.n	800a2ca <__kernel_rem_pio2+0x292>
 800a496:	4630      	mov	r0, r6
 800a498:	4639      	mov	r1, r7
 800a49a:	f7f6 fb17 	bl	8000acc <__aeabi_d2iz>
 800a49e:	ab0e      	add	r3, sp, #56	; 0x38
 800a4a0:	4625      	mov	r5, r4
 800a4a2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a4a6:	e710      	b.n	800a2ca <__kernel_rem_pio2+0x292>
 800a4a8:	ab0e      	add	r3, sp, #56	; 0x38
 800a4aa:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a4ae:	f7f5 fff3 	bl	8000498 <__aeabi_i2d>
 800a4b2:	4642      	mov	r2, r8
 800a4b4:	464b      	mov	r3, r9
 800a4b6:	f7f6 f859 	bl	800056c <__aeabi_dmul>
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a4c0:	4b7c      	ldr	r3, [pc, #496]	; (800a6b4 <__kernel_rem_pio2+0x67c>)
 800a4c2:	4640      	mov	r0, r8
 800a4c4:	4649      	mov	r1, r9
 800a4c6:	f7f6 f851 	bl	800056c <__aeabi_dmul>
 800a4ca:	3f01      	subs	r7, #1
 800a4cc:	4680      	mov	r8, r0
 800a4ce:	4689      	mov	r9, r1
 800a4d0:	e708      	b.n	800a2e4 <__kernel_rem_pio2+0x2ac>
 800a4d2:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800a4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4da:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800a4de:	f7f6 f845 	bl	800056c <__aeabi_dmul>
 800a4e2:	4602      	mov	r2, r0
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	4640      	mov	r0, r8
 800a4e8:	4649      	mov	r1, r9
 800a4ea:	f7f5 fe89 	bl	8000200 <__adddf3>
 800a4ee:	3701      	adds	r7, #1
 800a4f0:	4680      	mov	r8, r0
 800a4f2:	4689      	mov	r9, r1
 800a4f4:	9b04      	ldr	r3, [sp, #16]
 800a4f6:	429f      	cmp	r7, r3
 800a4f8:	dc01      	bgt.n	800a4fe <__kernel_rem_pio2+0x4c6>
 800a4fa:	45ba      	cmp	sl, r7
 800a4fc:	dae9      	bge.n	800a4d2 <__kernel_rem_pio2+0x49a>
 800a4fe:	ab4a      	add	r3, sp, #296	; 0x128
 800a500:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a504:	e9c3 8900 	strd	r8, r9, [r3]
 800a508:	f10a 0a01 	add.w	sl, sl, #1
 800a50c:	3e08      	subs	r6, #8
 800a50e:	e6f0      	b.n	800a2f2 <__kernel_rem_pio2+0x2ba>
 800a510:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a512:	2b03      	cmp	r3, #3
 800a514:	d85b      	bhi.n	800a5ce <__kernel_rem_pio2+0x596>
 800a516:	e8df f003 	tbb	[pc, r3]
 800a51a:	264a      	.short	0x264a
 800a51c:	0226      	.short	0x0226
 800a51e:	ab9a      	add	r3, sp, #616	; 0x268
 800a520:	441c      	add	r4, r3
 800a522:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a526:	46a2      	mov	sl, r4
 800a528:	46ab      	mov	fp, r5
 800a52a:	f1bb 0f00 	cmp.w	fp, #0
 800a52e:	dc6c      	bgt.n	800a60a <__kernel_rem_pio2+0x5d2>
 800a530:	46a2      	mov	sl, r4
 800a532:	46ab      	mov	fp, r5
 800a534:	f1bb 0f01 	cmp.w	fp, #1
 800a538:	f300 8086 	bgt.w	800a648 <__kernel_rem_pio2+0x610>
 800a53c:	2000      	movs	r0, #0
 800a53e:	2100      	movs	r1, #0
 800a540:	2d01      	cmp	r5, #1
 800a542:	f300 80a0 	bgt.w	800a686 <__kernel_rem_pio2+0x64e>
 800a546:	9b02      	ldr	r3, [sp, #8]
 800a548:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a54c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800a550:	2b00      	cmp	r3, #0
 800a552:	f040 809e 	bne.w	800a692 <__kernel_rem_pio2+0x65a>
 800a556:	9b01      	ldr	r3, [sp, #4]
 800a558:	e9c3 7800 	strd	r7, r8, [r3]
 800a55c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a560:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a564:	e033      	b.n	800a5ce <__kernel_rem_pio2+0x596>
 800a566:	3408      	adds	r4, #8
 800a568:	ab4a      	add	r3, sp, #296	; 0x128
 800a56a:	441c      	add	r4, r3
 800a56c:	462e      	mov	r6, r5
 800a56e:	2000      	movs	r0, #0
 800a570:	2100      	movs	r1, #0
 800a572:	2e00      	cmp	r6, #0
 800a574:	da3a      	bge.n	800a5ec <__kernel_rem_pio2+0x5b4>
 800a576:	9b02      	ldr	r3, [sp, #8]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d03d      	beq.n	800a5f8 <__kernel_rem_pio2+0x5c0>
 800a57c:	4602      	mov	r2, r0
 800a57e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a582:	9c01      	ldr	r4, [sp, #4]
 800a584:	e9c4 2300 	strd	r2, r3, [r4]
 800a588:	4602      	mov	r2, r0
 800a58a:	460b      	mov	r3, r1
 800a58c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a590:	f7f5 fe34 	bl	80001fc <__aeabi_dsub>
 800a594:	ae4c      	add	r6, sp, #304	; 0x130
 800a596:	2401      	movs	r4, #1
 800a598:	42a5      	cmp	r5, r4
 800a59a:	da30      	bge.n	800a5fe <__kernel_rem_pio2+0x5c6>
 800a59c:	9b02      	ldr	r3, [sp, #8]
 800a59e:	b113      	cbz	r3, 800a5a6 <__kernel_rem_pio2+0x56e>
 800a5a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5a4:	4619      	mov	r1, r3
 800a5a6:	9b01      	ldr	r3, [sp, #4]
 800a5a8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a5ac:	e00f      	b.n	800a5ce <__kernel_rem_pio2+0x596>
 800a5ae:	ab9a      	add	r3, sp, #616	; 0x268
 800a5b0:	441c      	add	r4, r3
 800a5b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a5b6:	2000      	movs	r0, #0
 800a5b8:	2100      	movs	r1, #0
 800a5ba:	2d00      	cmp	r5, #0
 800a5bc:	da10      	bge.n	800a5e0 <__kernel_rem_pio2+0x5a8>
 800a5be:	9b02      	ldr	r3, [sp, #8]
 800a5c0:	b113      	cbz	r3, 800a5c8 <__kernel_rem_pio2+0x590>
 800a5c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	9b01      	ldr	r3, [sp, #4]
 800a5ca:	e9c3 0100 	strd	r0, r1, [r3]
 800a5ce:	9b06      	ldr	r3, [sp, #24]
 800a5d0:	f003 0007 	and.w	r0, r3, #7
 800a5d4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a5d8:	ecbd 8b02 	vpop	{d8}
 800a5dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e0:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a5e4:	f7f5 fe0c 	bl	8000200 <__adddf3>
 800a5e8:	3d01      	subs	r5, #1
 800a5ea:	e7e6      	b.n	800a5ba <__kernel_rem_pio2+0x582>
 800a5ec:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a5f0:	f7f5 fe06 	bl	8000200 <__adddf3>
 800a5f4:	3e01      	subs	r6, #1
 800a5f6:	e7bc      	b.n	800a572 <__kernel_rem_pio2+0x53a>
 800a5f8:	4602      	mov	r2, r0
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	e7c1      	b.n	800a582 <__kernel_rem_pio2+0x54a>
 800a5fe:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a602:	f7f5 fdfd 	bl	8000200 <__adddf3>
 800a606:	3401      	adds	r4, #1
 800a608:	e7c6      	b.n	800a598 <__kernel_rem_pio2+0x560>
 800a60a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800a60e:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a612:	4640      	mov	r0, r8
 800a614:	ec53 2b17 	vmov	r2, r3, d7
 800a618:	4649      	mov	r1, r9
 800a61a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a61e:	f7f5 fdef 	bl	8000200 <__adddf3>
 800a622:	4602      	mov	r2, r0
 800a624:	460b      	mov	r3, r1
 800a626:	4606      	mov	r6, r0
 800a628:	460f      	mov	r7, r1
 800a62a:	4640      	mov	r0, r8
 800a62c:	4649      	mov	r1, r9
 800a62e:	f7f5 fde5 	bl	80001fc <__aeabi_dsub>
 800a632:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a636:	f7f5 fde3 	bl	8000200 <__adddf3>
 800a63a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a63e:	e9ca 0100 	strd	r0, r1, [sl]
 800a642:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800a646:	e770      	b.n	800a52a <__kernel_rem_pio2+0x4f2>
 800a648:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800a64c:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a650:	4630      	mov	r0, r6
 800a652:	ec53 2b17 	vmov	r2, r3, d7
 800a656:	4639      	mov	r1, r7
 800a658:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a65c:	f7f5 fdd0 	bl	8000200 <__adddf3>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4680      	mov	r8, r0
 800a666:	4689      	mov	r9, r1
 800a668:	4630      	mov	r0, r6
 800a66a:	4639      	mov	r1, r7
 800a66c:	f7f5 fdc6 	bl	80001fc <__aeabi_dsub>
 800a670:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a674:	f7f5 fdc4 	bl	8000200 <__adddf3>
 800a678:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a67c:	e9ca 0100 	strd	r0, r1, [sl]
 800a680:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800a684:	e756      	b.n	800a534 <__kernel_rem_pio2+0x4fc>
 800a686:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a68a:	f7f5 fdb9 	bl	8000200 <__adddf3>
 800a68e:	3d01      	subs	r5, #1
 800a690:	e756      	b.n	800a540 <__kernel_rem_pio2+0x508>
 800a692:	9b01      	ldr	r3, [sp, #4]
 800a694:	9a01      	ldr	r2, [sp, #4]
 800a696:	601f      	str	r7, [r3, #0]
 800a698:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800a69c:	605c      	str	r4, [r3, #4]
 800a69e:	609d      	str	r5, [r3, #8]
 800a6a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a6a4:	60d3      	str	r3, [r2, #12]
 800a6a6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a6aa:	6110      	str	r0, [r2, #16]
 800a6ac:	6153      	str	r3, [r2, #20]
 800a6ae:	e78e      	b.n	800a5ce <__kernel_rem_pio2+0x596>
 800a6b0:	41700000 	.word	0x41700000
 800a6b4:	3e700000 	.word	0x3e700000

0800a6b8 <__kernel_sin>:
 800a6b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6bc:	ec55 4b10 	vmov	r4, r5, d0
 800a6c0:	b085      	sub	sp, #20
 800a6c2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a6c6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a6ca:	ed8d 1b00 	vstr	d1, [sp]
 800a6ce:	9002      	str	r0, [sp, #8]
 800a6d0:	da06      	bge.n	800a6e0 <__kernel_sin+0x28>
 800a6d2:	ee10 0a10 	vmov	r0, s0
 800a6d6:	4629      	mov	r1, r5
 800a6d8:	f7f6 f9f8 	bl	8000acc <__aeabi_d2iz>
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	d051      	beq.n	800a784 <__kernel_sin+0xcc>
 800a6e0:	4622      	mov	r2, r4
 800a6e2:	462b      	mov	r3, r5
 800a6e4:	4620      	mov	r0, r4
 800a6e6:	4629      	mov	r1, r5
 800a6e8:	f7f5 ff40 	bl	800056c <__aeabi_dmul>
 800a6ec:	4682      	mov	sl, r0
 800a6ee:	468b      	mov	fp, r1
 800a6f0:	4602      	mov	r2, r0
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	4620      	mov	r0, r4
 800a6f6:	4629      	mov	r1, r5
 800a6f8:	f7f5 ff38 	bl	800056c <__aeabi_dmul>
 800a6fc:	a341      	add	r3, pc, #260	; (adr r3, 800a804 <__kernel_sin+0x14c>)
 800a6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a702:	4680      	mov	r8, r0
 800a704:	4689      	mov	r9, r1
 800a706:	4650      	mov	r0, sl
 800a708:	4659      	mov	r1, fp
 800a70a:	f7f5 ff2f 	bl	800056c <__aeabi_dmul>
 800a70e:	a33f      	add	r3, pc, #252	; (adr r3, 800a80c <__kernel_sin+0x154>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	f7f5 fd72 	bl	80001fc <__aeabi_dsub>
 800a718:	4652      	mov	r2, sl
 800a71a:	465b      	mov	r3, fp
 800a71c:	f7f5 ff26 	bl	800056c <__aeabi_dmul>
 800a720:	a33c      	add	r3, pc, #240	; (adr r3, 800a814 <__kernel_sin+0x15c>)
 800a722:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a726:	f7f5 fd6b 	bl	8000200 <__adddf3>
 800a72a:	4652      	mov	r2, sl
 800a72c:	465b      	mov	r3, fp
 800a72e:	f7f5 ff1d 	bl	800056c <__aeabi_dmul>
 800a732:	a33a      	add	r3, pc, #232	; (adr r3, 800a81c <__kernel_sin+0x164>)
 800a734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a738:	f7f5 fd60 	bl	80001fc <__aeabi_dsub>
 800a73c:	4652      	mov	r2, sl
 800a73e:	465b      	mov	r3, fp
 800a740:	f7f5 ff14 	bl	800056c <__aeabi_dmul>
 800a744:	a337      	add	r3, pc, #220	; (adr r3, 800a824 <__kernel_sin+0x16c>)
 800a746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74a:	f7f5 fd59 	bl	8000200 <__adddf3>
 800a74e:	9b02      	ldr	r3, [sp, #8]
 800a750:	4606      	mov	r6, r0
 800a752:	460f      	mov	r7, r1
 800a754:	b9db      	cbnz	r3, 800a78e <__kernel_sin+0xd6>
 800a756:	4602      	mov	r2, r0
 800a758:	460b      	mov	r3, r1
 800a75a:	4650      	mov	r0, sl
 800a75c:	4659      	mov	r1, fp
 800a75e:	f7f5 ff05 	bl	800056c <__aeabi_dmul>
 800a762:	a325      	add	r3, pc, #148	; (adr r3, 800a7f8 <__kernel_sin+0x140>)
 800a764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a768:	f7f5 fd48 	bl	80001fc <__aeabi_dsub>
 800a76c:	4642      	mov	r2, r8
 800a76e:	464b      	mov	r3, r9
 800a770:	f7f5 fefc 	bl	800056c <__aeabi_dmul>
 800a774:	4602      	mov	r2, r0
 800a776:	460b      	mov	r3, r1
 800a778:	4620      	mov	r0, r4
 800a77a:	4629      	mov	r1, r5
 800a77c:	f7f5 fd40 	bl	8000200 <__adddf3>
 800a780:	4604      	mov	r4, r0
 800a782:	460d      	mov	r5, r1
 800a784:	ec45 4b10 	vmov	d0, r4, r5
 800a788:	b005      	add	sp, #20
 800a78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a78e:	2200      	movs	r2, #0
 800a790:	4b1b      	ldr	r3, [pc, #108]	; (800a800 <__kernel_sin+0x148>)
 800a792:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a796:	f7f5 fee9 	bl	800056c <__aeabi_dmul>
 800a79a:	4632      	mov	r2, r6
 800a79c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7a0:	463b      	mov	r3, r7
 800a7a2:	4640      	mov	r0, r8
 800a7a4:	4649      	mov	r1, r9
 800a7a6:	f7f5 fee1 	bl	800056c <__aeabi_dmul>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a7b2:	f7f5 fd23 	bl	80001fc <__aeabi_dsub>
 800a7b6:	4652      	mov	r2, sl
 800a7b8:	465b      	mov	r3, fp
 800a7ba:	f7f5 fed7 	bl	800056c <__aeabi_dmul>
 800a7be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7c2:	f7f5 fd1b 	bl	80001fc <__aeabi_dsub>
 800a7c6:	a30c      	add	r3, pc, #48	; (adr r3, 800a7f8 <__kernel_sin+0x140>)
 800a7c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7cc:	4606      	mov	r6, r0
 800a7ce:	460f      	mov	r7, r1
 800a7d0:	4640      	mov	r0, r8
 800a7d2:	4649      	mov	r1, r9
 800a7d4:	f7f5 feca 	bl	800056c <__aeabi_dmul>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4630      	mov	r0, r6
 800a7de:	4639      	mov	r1, r7
 800a7e0:	f7f5 fd0e 	bl	8000200 <__adddf3>
 800a7e4:	4602      	mov	r2, r0
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4620      	mov	r0, r4
 800a7ea:	4629      	mov	r1, r5
 800a7ec:	f7f5 fd06 	bl	80001fc <__aeabi_dsub>
 800a7f0:	e7c6      	b.n	800a780 <__kernel_sin+0xc8>
 800a7f2:	bf00      	nop
 800a7f4:	f3af 8000 	nop.w
 800a7f8:	55555549 	.word	0x55555549
 800a7fc:	3fc55555 	.word	0x3fc55555
 800a800:	3fe00000 	.word	0x3fe00000
 800a804:	5acfd57c 	.word	0x5acfd57c
 800a808:	3de5d93a 	.word	0x3de5d93a
 800a80c:	8a2b9ceb 	.word	0x8a2b9ceb
 800a810:	3e5ae5e6 	.word	0x3e5ae5e6
 800a814:	57b1fe7d 	.word	0x57b1fe7d
 800a818:	3ec71de3 	.word	0x3ec71de3
 800a81c:	19c161d5 	.word	0x19c161d5
 800a820:	3f2a01a0 	.word	0x3f2a01a0
 800a824:	1110f8a6 	.word	0x1110f8a6
 800a828:	3f811111 	.word	0x3f811111
 800a82c:	00000000 	.word	0x00000000

0800a830 <atan>:
 800a830:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a834:	ec55 4b10 	vmov	r4, r5, d0
 800a838:	4bc3      	ldr	r3, [pc, #780]	; (800ab48 <atan+0x318>)
 800a83a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a83e:	429e      	cmp	r6, r3
 800a840:	46ab      	mov	fp, r5
 800a842:	dd18      	ble.n	800a876 <atan+0x46>
 800a844:	4bc1      	ldr	r3, [pc, #772]	; (800ab4c <atan+0x31c>)
 800a846:	429e      	cmp	r6, r3
 800a848:	dc01      	bgt.n	800a84e <atan+0x1e>
 800a84a:	d109      	bne.n	800a860 <atan+0x30>
 800a84c:	b144      	cbz	r4, 800a860 <atan+0x30>
 800a84e:	4622      	mov	r2, r4
 800a850:	462b      	mov	r3, r5
 800a852:	4620      	mov	r0, r4
 800a854:	4629      	mov	r1, r5
 800a856:	f7f5 fcd3 	bl	8000200 <__adddf3>
 800a85a:	4604      	mov	r4, r0
 800a85c:	460d      	mov	r5, r1
 800a85e:	e006      	b.n	800a86e <atan+0x3e>
 800a860:	f1bb 0f00 	cmp.w	fp, #0
 800a864:	f340 8131 	ble.w	800aaca <atan+0x29a>
 800a868:	a59b      	add	r5, pc, #620	; (adr r5, 800aad8 <atan+0x2a8>)
 800a86a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a86e:	ec45 4b10 	vmov	d0, r4, r5
 800a872:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a876:	4bb6      	ldr	r3, [pc, #728]	; (800ab50 <atan+0x320>)
 800a878:	429e      	cmp	r6, r3
 800a87a:	dc14      	bgt.n	800a8a6 <atan+0x76>
 800a87c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800a880:	429e      	cmp	r6, r3
 800a882:	dc0d      	bgt.n	800a8a0 <atan+0x70>
 800a884:	a396      	add	r3, pc, #600	; (adr r3, 800aae0 <atan+0x2b0>)
 800a886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88a:	ee10 0a10 	vmov	r0, s0
 800a88e:	4629      	mov	r1, r5
 800a890:	f7f5 fcb6 	bl	8000200 <__adddf3>
 800a894:	2200      	movs	r2, #0
 800a896:	4baf      	ldr	r3, [pc, #700]	; (800ab54 <atan+0x324>)
 800a898:	f7f6 f8f8 	bl	8000a8c <__aeabi_dcmpgt>
 800a89c:	2800      	cmp	r0, #0
 800a89e:	d1e6      	bne.n	800a86e <atan+0x3e>
 800a8a0:	f04f 3aff 	mov.w	sl, #4294967295
 800a8a4:	e02b      	b.n	800a8fe <atan+0xce>
 800a8a6:	f000 f963 	bl	800ab70 <fabs>
 800a8aa:	4bab      	ldr	r3, [pc, #684]	; (800ab58 <atan+0x328>)
 800a8ac:	429e      	cmp	r6, r3
 800a8ae:	ec55 4b10 	vmov	r4, r5, d0
 800a8b2:	f300 80bf 	bgt.w	800aa34 <atan+0x204>
 800a8b6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800a8ba:	429e      	cmp	r6, r3
 800a8bc:	f300 80a0 	bgt.w	800aa00 <atan+0x1d0>
 800a8c0:	ee10 2a10 	vmov	r2, s0
 800a8c4:	ee10 0a10 	vmov	r0, s0
 800a8c8:	462b      	mov	r3, r5
 800a8ca:	4629      	mov	r1, r5
 800a8cc:	f7f5 fc98 	bl	8000200 <__adddf3>
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	4ba0      	ldr	r3, [pc, #640]	; (800ab54 <atan+0x324>)
 800a8d4:	f7f5 fc92 	bl	80001fc <__aeabi_dsub>
 800a8d8:	2200      	movs	r2, #0
 800a8da:	4606      	mov	r6, r0
 800a8dc:	460f      	mov	r7, r1
 800a8de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a8e2:	4620      	mov	r0, r4
 800a8e4:	4629      	mov	r1, r5
 800a8e6:	f7f5 fc8b 	bl	8000200 <__adddf3>
 800a8ea:	4602      	mov	r2, r0
 800a8ec:	460b      	mov	r3, r1
 800a8ee:	4630      	mov	r0, r6
 800a8f0:	4639      	mov	r1, r7
 800a8f2:	f7f5 ff65 	bl	80007c0 <__aeabi_ddiv>
 800a8f6:	f04f 0a00 	mov.w	sl, #0
 800a8fa:	4604      	mov	r4, r0
 800a8fc:	460d      	mov	r5, r1
 800a8fe:	4622      	mov	r2, r4
 800a900:	462b      	mov	r3, r5
 800a902:	4620      	mov	r0, r4
 800a904:	4629      	mov	r1, r5
 800a906:	f7f5 fe31 	bl	800056c <__aeabi_dmul>
 800a90a:	4602      	mov	r2, r0
 800a90c:	460b      	mov	r3, r1
 800a90e:	4680      	mov	r8, r0
 800a910:	4689      	mov	r9, r1
 800a912:	f7f5 fe2b 	bl	800056c <__aeabi_dmul>
 800a916:	a374      	add	r3, pc, #464	; (adr r3, 800aae8 <atan+0x2b8>)
 800a918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91c:	4606      	mov	r6, r0
 800a91e:	460f      	mov	r7, r1
 800a920:	f7f5 fe24 	bl	800056c <__aeabi_dmul>
 800a924:	a372      	add	r3, pc, #456	; (adr r3, 800aaf0 <atan+0x2c0>)
 800a926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92a:	f7f5 fc69 	bl	8000200 <__adddf3>
 800a92e:	4632      	mov	r2, r6
 800a930:	463b      	mov	r3, r7
 800a932:	f7f5 fe1b 	bl	800056c <__aeabi_dmul>
 800a936:	a370      	add	r3, pc, #448	; (adr r3, 800aaf8 <atan+0x2c8>)
 800a938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93c:	f7f5 fc60 	bl	8000200 <__adddf3>
 800a940:	4632      	mov	r2, r6
 800a942:	463b      	mov	r3, r7
 800a944:	f7f5 fe12 	bl	800056c <__aeabi_dmul>
 800a948:	a36d      	add	r3, pc, #436	; (adr r3, 800ab00 <atan+0x2d0>)
 800a94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94e:	f7f5 fc57 	bl	8000200 <__adddf3>
 800a952:	4632      	mov	r2, r6
 800a954:	463b      	mov	r3, r7
 800a956:	f7f5 fe09 	bl	800056c <__aeabi_dmul>
 800a95a:	a36b      	add	r3, pc, #428	; (adr r3, 800ab08 <atan+0x2d8>)
 800a95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a960:	f7f5 fc4e 	bl	8000200 <__adddf3>
 800a964:	4632      	mov	r2, r6
 800a966:	463b      	mov	r3, r7
 800a968:	f7f5 fe00 	bl	800056c <__aeabi_dmul>
 800a96c:	a368      	add	r3, pc, #416	; (adr r3, 800ab10 <atan+0x2e0>)
 800a96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a972:	f7f5 fc45 	bl	8000200 <__adddf3>
 800a976:	4642      	mov	r2, r8
 800a978:	464b      	mov	r3, r9
 800a97a:	f7f5 fdf7 	bl	800056c <__aeabi_dmul>
 800a97e:	a366      	add	r3, pc, #408	; (adr r3, 800ab18 <atan+0x2e8>)
 800a980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a984:	4680      	mov	r8, r0
 800a986:	4689      	mov	r9, r1
 800a988:	4630      	mov	r0, r6
 800a98a:	4639      	mov	r1, r7
 800a98c:	f7f5 fdee 	bl	800056c <__aeabi_dmul>
 800a990:	a363      	add	r3, pc, #396	; (adr r3, 800ab20 <atan+0x2f0>)
 800a992:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a996:	f7f5 fc31 	bl	80001fc <__aeabi_dsub>
 800a99a:	4632      	mov	r2, r6
 800a99c:	463b      	mov	r3, r7
 800a99e:	f7f5 fde5 	bl	800056c <__aeabi_dmul>
 800a9a2:	a361      	add	r3, pc, #388	; (adr r3, 800ab28 <atan+0x2f8>)
 800a9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a8:	f7f5 fc28 	bl	80001fc <__aeabi_dsub>
 800a9ac:	4632      	mov	r2, r6
 800a9ae:	463b      	mov	r3, r7
 800a9b0:	f7f5 fddc 	bl	800056c <__aeabi_dmul>
 800a9b4:	a35e      	add	r3, pc, #376	; (adr r3, 800ab30 <atan+0x300>)
 800a9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ba:	f7f5 fc1f 	bl	80001fc <__aeabi_dsub>
 800a9be:	4632      	mov	r2, r6
 800a9c0:	463b      	mov	r3, r7
 800a9c2:	f7f5 fdd3 	bl	800056c <__aeabi_dmul>
 800a9c6:	a35c      	add	r3, pc, #368	; (adr r3, 800ab38 <atan+0x308>)
 800a9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9cc:	f7f5 fc16 	bl	80001fc <__aeabi_dsub>
 800a9d0:	4632      	mov	r2, r6
 800a9d2:	463b      	mov	r3, r7
 800a9d4:	f7f5 fdca 	bl	800056c <__aeabi_dmul>
 800a9d8:	4602      	mov	r2, r0
 800a9da:	460b      	mov	r3, r1
 800a9dc:	4640      	mov	r0, r8
 800a9de:	4649      	mov	r1, r9
 800a9e0:	f7f5 fc0e 	bl	8000200 <__adddf3>
 800a9e4:	4622      	mov	r2, r4
 800a9e6:	462b      	mov	r3, r5
 800a9e8:	f7f5 fdc0 	bl	800056c <__aeabi_dmul>
 800a9ec:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a9f0:	4602      	mov	r2, r0
 800a9f2:	460b      	mov	r3, r1
 800a9f4:	d14b      	bne.n	800aa8e <atan+0x25e>
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	4629      	mov	r1, r5
 800a9fa:	f7f5 fbff 	bl	80001fc <__aeabi_dsub>
 800a9fe:	e72c      	b.n	800a85a <atan+0x2a>
 800aa00:	ee10 0a10 	vmov	r0, s0
 800aa04:	2200      	movs	r2, #0
 800aa06:	4b53      	ldr	r3, [pc, #332]	; (800ab54 <atan+0x324>)
 800aa08:	4629      	mov	r1, r5
 800aa0a:	f7f5 fbf7 	bl	80001fc <__aeabi_dsub>
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4606      	mov	r6, r0
 800aa12:	460f      	mov	r7, r1
 800aa14:	4b4f      	ldr	r3, [pc, #316]	; (800ab54 <atan+0x324>)
 800aa16:	4620      	mov	r0, r4
 800aa18:	4629      	mov	r1, r5
 800aa1a:	f7f5 fbf1 	bl	8000200 <__adddf3>
 800aa1e:	4602      	mov	r2, r0
 800aa20:	460b      	mov	r3, r1
 800aa22:	4630      	mov	r0, r6
 800aa24:	4639      	mov	r1, r7
 800aa26:	f7f5 fecb 	bl	80007c0 <__aeabi_ddiv>
 800aa2a:	f04f 0a01 	mov.w	sl, #1
 800aa2e:	4604      	mov	r4, r0
 800aa30:	460d      	mov	r5, r1
 800aa32:	e764      	b.n	800a8fe <atan+0xce>
 800aa34:	4b49      	ldr	r3, [pc, #292]	; (800ab5c <atan+0x32c>)
 800aa36:	429e      	cmp	r6, r3
 800aa38:	dc1d      	bgt.n	800aa76 <atan+0x246>
 800aa3a:	ee10 0a10 	vmov	r0, s0
 800aa3e:	2200      	movs	r2, #0
 800aa40:	4b47      	ldr	r3, [pc, #284]	; (800ab60 <atan+0x330>)
 800aa42:	4629      	mov	r1, r5
 800aa44:	f7f5 fbda 	bl	80001fc <__aeabi_dsub>
 800aa48:	2200      	movs	r2, #0
 800aa4a:	4606      	mov	r6, r0
 800aa4c:	460f      	mov	r7, r1
 800aa4e:	4b44      	ldr	r3, [pc, #272]	; (800ab60 <atan+0x330>)
 800aa50:	4620      	mov	r0, r4
 800aa52:	4629      	mov	r1, r5
 800aa54:	f7f5 fd8a 	bl	800056c <__aeabi_dmul>
 800aa58:	2200      	movs	r2, #0
 800aa5a:	4b3e      	ldr	r3, [pc, #248]	; (800ab54 <atan+0x324>)
 800aa5c:	f7f5 fbd0 	bl	8000200 <__adddf3>
 800aa60:	4602      	mov	r2, r0
 800aa62:	460b      	mov	r3, r1
 800aa64:	4630      	mov	r0, r6
 800aa66:	4639      	mov	r1, r7
 800aa68:	f7f5 feaa 	bl	80007c0 <__aeabi_ddiv>
 800aa6c:	f04f 0a02 	mov.w	sl, #2
 800aa70:	4604      	mov	r4, r0
 800aa72:	460d      	mov	r5, r1
 800aa74:	e743      	b.n	800a8fe <atan+0xce>
 800aa76:	462b      	mov	r3, r5
 800aa78:	ee10 2a10 	vmov	r2, s0
 800aa7c:	2000      	movs	r0, #0
 800aa7e:	4939      	ldr	r1, [pc, #228]	; (800ab64 <atan+0x334>)
 800aa80:	f7f5 fe9e 	bl	80007c0 <__aeabi_ddiv>
 800aa84:	f04f 0a03 	mov.w	sl, #3
 800aa88:	4604      	mov	r4, r0
 800aa8a:	460d      	mov	r5, r1
 800aa8c:	e737      	b.n	800a8fe <atan+0xce>
 800aa8e:	4b36      	ldr	r3, [pc, #216]	; (800ab68 <atan+0x338>)
 800aa90:	4e36      	ldr	r6, [pc, #216]	; (800ab6c <atan+0x33c>)
 800aa92:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800aa96:	4456      	add	r6, sl
 800aa98:	449a      	add	sl, r3
 800aa9a:	e9da 2300 	ldrd	r2, r3, [sl]
 800aa9e:	f7f5 fbad 	bl	80001fc <__aeabi_dsub>
 800aaa2:	4622      	mov	r2, r4
 800aaa4:	462b      	mov	r3, r5
 800aaa6:	f7f5 fba9 	bl	80001fc <__aeabi_dsub>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	e9d6 0100 	ldrd	r0, r1, [r6]
 800aab2:	f7f5 fba3 	bl	80001fc <__aeabi_dsub>
 800aab6:	f1bb 0f00 	cmp.w	fp, #0
 800aaba:	4604      	mov	r4, r0
 800aabc:	460d      	mov	r5, r1
 800aabe:	f6bf aed6 	bge.w	800a86e <atan+0x3e>
 800aac2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aac6:	461d      	mov	r5, r3
 800aac8:	e6d1      	b.n	800a86e <atan+0x3e>
 800aaca:	a51d      	add	r5, pc, #116	; (adr r5, 800ab40 <atan+0x310>)
 800aacc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aad0:	e6cd      	b.n	800a86e <atan+0x3e>
 800aad2:	bf00      	nop
 800aad4:	f3af 8000 	nop.w
 800aad8:	54442d18 	.word	0x54442d18
 800aadc:	3ff921fb 	.word	0x3ff921fb
 800aae0:	8800759c 	.word	0x8800759c
 800aae4:	7e37e43c 	.word	0x7e37e43c
 800aae8:	e322da11 	.word	0xe322da11
 800aaec:	3f90ad3a 	.word	0x3f90ad3a
 800aaf0:	24760deb 	.word	0x24760deb
 800aaf4:	3fa97b4b 	.word	0x3fa97b4b
 800aaf8:	a0d03d51 	.word	0xa0d03d51
 800aafc:	3fb10d66 	.word	0x3fb10d66
 800ab00:	c54c206e 	.word	0xc54c206e
 800ab04:	3fb745cd 	.word	0x3fb745cd
 800ab08:	920083ff 	.word	0x920083ff
 800ab0c:	3fc24924 	.word	0x3fc24924
 800ab10:	5555550d 	.word	0x5555550d
 800ab14:	3fd55555 	.word	0x3fd55555
 800ab18:	2c6a6c2f 	.word	0x2c6a6c2f
 800ab1c:	bfa2b444 	.word	0xbfa2b444
 800ab20:	52defd9a 	.word	0x52defd9a
 800ab24:	3fadde2d 	.word	0x3fadde2d
 800ab28:	af749a6d 	.word	0xaf749a6d
 800ab2c:	3fb3b0f2 	.word	0x3fb3b0f2
 800ab30:	fe231671 	.word	0xfe231671
 800ab34:	3fbc71c6 	.word	0x3fbc71c6
 800ab38:	9998ebc4 	.word	0x9998ebc4
 800ab3c:	3fc99999 	.word	0x3fc99999
 800ab40:	54442d18 	.word	0x54442d18
 800ab44:	bff921fb 	.word	0xbff921fb
 800ab48:	440fffff 	.word	0x440fffff
 800ab4c:	7ff00000 	.word	0x7ff00000
 800ab50:	3fdbffff 	.word	0x3fdbffff
 800ab54:	3ff00000 	.word	0x3ff00000
 800ab58:	3ff2ffff 	.word	0x3ff2ffff
 800ab5c:	40037fff 	.word	0x40037fff
 800ab60:	3ff80000 	.word	0x3ff80000
 800ab64:	bff00000 	.word	0xbff00000
 800ab68:	0800e240 	.word	0x0800e240
 800ab6c:	0800e220 	.word	0x0800e220

0800ab70 <fabs>:
 800ab70:	ec51 0b10 	vmov	r0, r1, d0
 800ab74:	ee10 2a10 	vmov	r2, s0
 800ab78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ab7c:	ec43 2b10 	vmov	d0, r2, r3
 800ab80:	4770      	bx	lr
 800ab82:	0000      	movs	r0, r0
 800ab84:	0000      	movs	r0, r0
	...

0800ab88 <floor>:
 800ab88:	ec51 0b10 	vmov	r0, r1, d0
 800ab8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab90:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ab94:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ab98:	2e13      	cmp	r6, #19
 800ab9a:	460c      	mov	r4, r1
 800ab9c:	ee10 5a10 	vmov	r5, s0
 800aba0:	4680      	mov	r8, r0
 800aba2:	dc34      	bgt.n	800ac0e <floor+0x86>
 800aba4:	2e00      	cmp	r6, #0
 800aba6:	da16      	bge.n	800abd6 <floor+0x4e>
 800aba8:	a335      	add	r3, pc, #212	; (adr r3, 800ac80 <floor+0xf8>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 fb27 	bl	8000200 <__adddf3>
 800abb2:	2200      	movs	r2, #0
 800abb4:	2300      	movs	r3, #0
 800abb6:	f7f5 ff69 	bl	8000a8c <__aeabi_dcmpgt>
 800abba:	b148      	cbz	r0, 800abd0 <floor+0x48>
 800abbc:	2c00      	cmp	r4, #0
 800abbe:	da59      	bge.n	800ac74 <floor+0xec>
 800abc0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800abc4:	4a30      	ldr	r2, [pc, #192]	; (800ac88 <floor+0x100>)
 800abc6:	432b      	orrs	r3, r5
 800abc8:	2500      	movs	r5, #0
 800abca:	42ab      	cmp	r3, r5
 800abcc:	bf18      	it	ne
 800abce:	4614      	movne	r4, r2
 800abd0:	4621      	mov	r1, r4
 800abd2:	4628      	mov	r0, r5
 800abd4:	e025      	b.n	800ac22 <floor+0x9a>
 800abd6:	4f2d      	ldr	r7, [pc, #180]	; (800ac8c <floor+0x104>)
 800abd8:	4137      	asrs	r7, r6
 800abda:	ea01 0307 	and.w	r3, r1, r7
 800abde:	4303      	orrs	r3, r0
 800abe0:	d01f      	beq.n	800ac22 <floor+0x9a>
 800abe2:	a327      	add	r3, pc, #156	; (adr r3, 800ac80 <floor+0xf8>)
 800abe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abe8:	f7f5 fb0a 	bl	8000200 <__adddf3>
 800abec:	2200      	movs	r2, #0
 800abee:	2300      	movs	r3, #0
 800abf0:	f7f5 ff4c 	bl	8000a8c <__aeabi_dcmpgt>
 800abf4:	2800      	cmp	r0, #0
 800abf6:	d0eb      	beq.n	800abd0 <floor+0x48>
 800abf8:	2c00      	cmp	r4, #0
 800abfa:	bfbe      	ittt	lt
 800abfc:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ac00:	fa43 f606 	asrlt.w	r6, r3, r6
 800ac04:	19a4      	addlt	r4, r4, r6
 800ac06:	ea24 0407 	bic.w	r4, r4, r7
 800ac0a:	2500      	movs	r5, #0
 800ac0c:	e7e0      	b.n	800abd0 <floor+0x48>
 800ac0e:	2e33      	cmp	r6, #51	; 0x33
 800ac10:	dd0b      	ble.n	800ac2a <floor+0xa2>
 800ac12:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ac16:	d104      	bne.n	800ac22 <floor+0x9a>
 800ac18:	ee10 2a10 	vmov	r2, s0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	f7f5 faef 	bl	8000200 <__adddf3>
 800ac22:	ec41 0b10 	vmov	d0, r0, r1
 800ac26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac2a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ac2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac32:	fa23 f707 	lsr.w	r7, r3, r7
 800ac36:	4207      	tst	r7, r0
 800ac38:	d0f3      	beq.n	800ac22 <floor+0x9a>
 800ac3a:	a311      	add	r3, pc, #68	; (adr r3, 800ac80 <floor+0xf8>)
 800ac3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac40:	f7f5 fade 	bl	8000200 <__adddf3>
 800ac44:	2200      	movs	r2, #0
 800ac46:	2300      	movs	r3, #0
 800ac48:	f7f5 ff20 	bl	8000a8c <__aeabi_dcmpgt>
 800ac4c:	2800      	cmp	r0, #0
 800ac4e:	d0bf      	beq.n	800abd0 <floor+0x48>
 800ac50:	2c00      	cmp	r4, #0
 800ac52:	da02      	bge.n	800ac5a <floor+0xd2>
 800ac54:	2e14      	cmp	r6, #20
 800ac56:	d103      	bne.n	800ac60 <floor+0xd8>
 800ac58:	3401      	adds	r4, #1
 800ac5a:	ea25 0507 	bic.w	r5, r5, r7
 800ac5e:	e7b7      	b.n	800abd0 <floor+0x48>
 800ac60:	2301      	movs	r3, #1
 800ac62:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ac66:	fa03 f606 	lsl.w	r6, r3, r6
 800ac6a:	4435      	add	r5, r6
 800ac6c:	4545      	cmp	r5, r8
 800ac6e:	bf38      	it	cc
 800ac70:	18e4      	addcc	r4, r4, r3
 800ac72:	e7f2      	b.n	800ac5a <floor+0xd2>
 800ac74:	2500      	movs	r5, #0
 800ac76:	462c      	mov	r4, r5
 800ac78:	e7aa      	b.n	800abd0 <floor+0x48>
 800ac7a:	bf00      	nop
 800ac7c:	f3af 8000 	nop.w
 800ac80:	8800759c 	.word	0x8800759c
 800ac84:	7e37e43c 	.word	0x7e37e43c
 800ac88:	bff00000 	.word	0xbff00000
 800ac8c:	000fffff 	.word	0x000fffff

0800ac90 <matherr>:
 800ac90:	2000      	movs	r0, #0
 800ac92:	4770      	bx	lr
 800ac94:	0000      	movs	r0, r0
	...

0800ac98 <scalbn>:
 800ac98:	b570      	push	{r4, r5, r6, lr}
 800ac9a:	ec55 4b10 	vmov	r4, r5, d0
 800ac9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800aca2:	4606      	mov	r6, r0
 800aca4:	462b      	mov	r3, r5
 800aca6:	b9aa      	cbnz	r2, 800acd4 <scalbn+0x3c>
 800aca8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800acac:	4323      	orrs	r3, r4
 800acae:	d03b      	beq.n	800ad28 <scalbn+0x90>
 800acb0:	4b31      	ldr	r3, [pc, #196]	; (800ad78 <scalbn+0xe0>)
 800acb2:	4629      	mov	r1, r5
 800acb4:	2200      	movs	r2, #0
 800acb6:	ee10 0a10 	vmov	r0, s0
 800acba:	f7f5 fc57 	bl	800056c <__aeabi_dmul>
 800acbe:	4b2f      	ldr	r3, [pc, #188]	; (800ad7c <scalbn+0xe4>)
 800acc0:	429e      	cmp	r6, r3
 800acc2:	4604      	mov	r4, r0
 800acc4:	460d      	mov	r5, r1
 800acc6:	da12      	bge.n	800acee <scalbn+0x56>
 800acc8:	a327      	add	r3, pc, #156	; (adr r3, 800ad68 <scalbn+0xd0>)
 800acca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acce:	f7f5 fc4d 	bl	800056c <__aeabi_dmul>
 800acd2:	e009      	b.n	800ace8 <scalbn+0x50>
 800acd4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800acd8:	428a      	cmp	r2, r1
 800acda:	d10c      	bne.n	800acf6 <scalbn+0x5e>
 800acdc:	ee10 2a10 	vmov	r2, s0
 800ace0:	4620      	mov	r0, r4
 800ace2:	4629      	mov	r1, r5
 800ace4:	f7f5 fa8c 	bl	8000200 <__adddf3>
 800ace8:	4604      	mov	r4, r0
 800acea:	460d      	mov	r5, r1
 800acec:	e01c      	b.n	800ad28 <scalbn+0x90>
 800acee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800acf2:	460b      	mov	r3, r1
 800acf4:	3a36      	subs	r2, #54	; 0x36
 800acf6:	4432      	add	r2, r6
 800acf8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800acfc:	428a      	cmp	r2, r1
 800acfe:	dd0b      	ble.n	800ad18 <scalbn+0x80>
 800ad00:	ec45 4b11 	vmov	d1, r4, r5
 800ad04:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ad70 <scalbn+0xd8>
 800ad08:	f000 f83c 	bl	800ad84 <copysign>
 800ad0c:	a318      	add	r3, pc, #96	; (adr r3, 800ad70 <scalbn+0xd8>)
 800ad0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad12:	ec51 0b10 	vmov	r0, r1, d0
 800ad16:	e7da      	b.n	800acce <scalbn+0x36>
 800ad18:	2a00      	cmp	r2, #0
 800ad1a:	dd08      	ble.n	800ad2e <scalbn+0x96>
 800ad1c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ad20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ad24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ad28:	ec45 4b10 	vmov	d0, r4, r5
 800ad2c:	bd70      	pop	{r4, r5, r6, pc}
 800ad2e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ad32:	da0d      	bge.n	800ad50 <scalbn+0xb8>
 800ad34:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ad38:	429e      	cmp	r6, r3
 800ad3a:	ec45 4b11 	vmov	d1, r4, r5
 800ad3e:	dce1      	bgt.n	800ad04 <scalbn+0x6c>
 800ad40:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800ad68 <scalbn+0xd0>
 800ad44:	f000 f81e 	bl	800ad84 <copysign>
 800ad48:	a307      	add	r3, pc, #28	; (adr r3, 800ad68 <scalbn+0xd0>)
 800ad4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4e:	e7e0      	b.n	800ad12 <scalbn+0x7a>
 800ad50:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ad54:	3236      	adds	r2, #54	; 0x36
 800ad56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ad5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ad5e:	4620      	mov	r0, r4
 800ad60:	4629      	mov	r1, r5
 800ad62:	2200      	movs	r2, #0
 800ad64:	4b06      	ldr	r3, [pc, #24]	; (800ad80 <scalbn+0xe8>)
 800ad66:	e7b2      	b.n	800acce <scalbn+0x36>
 800ad68:	c2f8f359 	.word	0xc2f8f359
 800ad6c:	01a56e1f 	.word	0x01a56e1f
 800ad70:	8800759c 	.word	0x8800759c
 800ad74:	7e37e43c 	.word	0x7e37e43c
 800ad78:	43500000 	.word	0x43500000
 800ad7c:	ffff3cb0 	.word	0xffff3cb0
 800ad80:	3c900000 	.word	0x3c900000

0800ad84 <copysign>:
 800ad84:	ec51 0b10 	vmov	r0, r1, d0
 800ad88:	ee11 0a90 	vmov	r0, s3
 800ad8c:	ee10 2a10 	vmov	r2, s0
 800ad90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ad94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ad98:	ea41 0300 	orr.w	r3, r1, r0
 800ad9c:	ec43 2b10 	vmov	d0, r2, r3
 800ada0:	4770      	bx	lr

0800ada2 <atof>:
 800ada2:	2100      	movs	r1, #0
 800ada4:	f001 b99c 	b.w	800c0e0 <strtod>

0800ada8 <atoi>:
 800ada8:	220a      	movs	r2, #10
 800adaa:	2100      	movs	r1, #0
 800adac:	f001 ba28 	b.w	800c200 <strtol>

0800adb0 <__errno>:
 800adb0:	4b01      	ldr	r3, [pc, #4]	; (800adb8 <__errno+0x8>)
 800adb2:	6818      	ldr	r0, [r3, #0]
 800adb4:	4770      	bx	lr
 800adb6:	bf00      	nop
 800adb8:	20000014 	.word	0x20000014

0800adbc <__libc_init_array>:
 800adbc:	b570      	push	{r4, r5, r6, lr}
 800adbe:	4e0d      	ldr	r6, [pc, #52]	; (800adf4 <__libc_init_array+0x38>)
 800adc0:	4c0d      	ldr	r4, [pc, #52]	; (800adf8 <__libc_init_array+0x3c>)
 800adc2:	1ba4      	subs	r4, r4, r6
 800adc4:	10a4      	asrs	r4, r4, #2
 800adc6:	2500      	movs	r5, #0
 800adc8:	42a5      	cmp	r5, r4
 800adca:	d109      	bne.n	800ade0 <__libc_init_array+0x24>
 800adcc:	4e0b      	ldr	r6, [pc, #44]	; (800adfc <__libc_init_array+0x40>)
 800adce:	4c0c      	ldr	r4, [pc, #48]	; (800ae00 <__libc_init_array+0x44>)
 800add0:	f003 f860 	bl	800de94 <_init>
 800add4:	1ba4      	subs	r4, r4, r6
 800add6:	10a4      	asrs	r4, r4, #2
 800add8:	2500      	movs	r5, #0
 800adda:	42a5      	cmp	r5, r4
 800addc:	d105      	bne.n	800adea <__libc_init_array+0x2e>
 800adde:	bd70      	pop	{r4, r5, r6, pc}
 800ade0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ade4:	4798      	blx	r3
 800ade6:	3501      	adds	r5, #1
 800ade8:	e7ee      	b.n	800adc8 <__libc_init_array+0xc>
 800adea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800adee:	4798      	blx	r3
 800adf0:	3501      	adds	r5, #1
 800adf2:	e7f2      	b.n	800adda <__libc_init_array+0x1e>
 800adf4:	0800e4e8 	.word	0x0800e4e8
 800adf8:	0800e4e8 	.word	0x0800e4e8
 800adfc:	0800e4e8 	.word	0x0800e4e8
 800ae00:	0800e4ec 	.word	0x0800e4ec

0800ae04 <memcpy>:
 800ae04:	b510      	push	{r4, lr}
 800ae06:	1e43      	subs	r3, r0, #1
 800ae08:	440a      	add	r2, r1
 800ae0a:	4291      	cmp	r1, r2
 800ae0c:	d100      	bne.n	800ae10 <memcpy+0xc>
 800ae0e:	bd10      	pop	{r4, pc}
 800ae10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae18:	e7f7      	b.n	800ae0a <memcpy+0x6>

0800ae1a <memset>:
 800ae1a:	4402      	add	r2, r0
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	d100      	bne.n	800ae24 <memset+0xa>
 800ae22:	4770      	bx	lr
 800ae24:	f803 1b01 	strb.w	r1, [r3], #1
 800ae28:	e7f9      	b.n	800ae1e <memset+0x4>

0800ae2a <__cvt>:
 800ae2a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae2e:	ec55 4b10 	vmov	r4, r5, d0
 800ae32:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ae34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ae38:	2d00      	cmp	r5, #0
 800ae3a:	460e      	mov	r6, r1
 800ae3c:	4691      	mov	r9, r2
 800ae3e:	4619      	mov	r1, r3
 800ae40:	bfb8      	it	lt
 800ae42:	4622      	movlt	r2, r4
 800ae44:	462b      	mov	r3, r5
 800ae46:	f027 0720 	bic.w	r7, r7, #32
 800ae4a:	bfbb      	ittet	lt
 800ae4c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ae50:	461d      	movlt	r5, r3
 800ae52:	2300      	movge	r3, #0
 800ae54:	232d      	movlt	r3, #45	; 0x2d
 800ae56:	bfb8      	it	lt
 800ae58:	4614      	movlt	r4, r2
 800ae5a:	2f46      	cmp	r7, #70	; 0x46
 800ae5c:	700b      	strb	r3, [r1, #0]
 800ae5e:	d004      	beq.n	800ae6a <__cvt+0x40>
 800ae60:	2f45      	cmp	r7, #69	; 0x45
 800ae62:	d100      	bne.n	800ae66 <__cvt+0x3c>
 800ae64:	3601      	adds	r6, #1
 800ae66:	2102      	movs	r1, #2
 800ae68:	e000      	b.n	800ae6c <__cvt+0x42>
 800ae6a:	2103      	movs	r1, #3
 800ae6c:	ab03      	add	r3, sp, #12
 800ae6e:	9301      	str	r3, [sp, #4]
 800ae70:	ab02      	add	r3, sp, #8
 800ae72:	9300      	str	r3, [sp, #0]
 800ae74:	4632      	mov	r2, r6
 800ae76:	4653      	mov	r3, sl
 800ae78:	ec45 4b10 	vmov	d0, r4, r5
 800ae7c:	f001 fa64 	bl	800c348 <_dtoa_r>
 800ae80:	2f47      	cmp	r7, #71	; 0x47
 800ae82:	4680      	mov	r8, r0
 800ae84:	d102      	bne.n	800ae8c <__cvt+0x62>
 800ae86:	f019 0f01 	tst.w	r9, #1
 800ae8a:	d026      	beq.n	800aeda <__cvt+0xb0>
 800ae8c:	2f46      	cmp	r7, #70	; 0x46
 800ae8e:	eb08 0906 	add.w	r9, r8, r6
 800ae92:	d111      	bne.n	800aeb8 <__cvt+0x8e>
 800ae94:	f898 3000 	ldrb.w	r3, [r8]
 800ae98:	2b30      	cmp	r3, #48	; 0x30
 800ae9a:	d10a      	bne.n	800aeb2 <__cvt+0x88>
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	2300      	movs	r3, #0
 800aea0:	4620      	mov	r0, r4
 800aea2:	4629      	mov	r1, r5
 800aea4:	f7f5 fdca 	bl	8000a3c <__aeabi_dcmpeq>
 800aea8:	b918      	cbnz	r0, 800aeb2 <__cvt+0x88>
 800aeaa:	f1c6 0601 	rsb	r6, r6, #1
 800aeae:	f8ca 6000 	str.w	r6, [sl]
 800aeb2:	f8da 3000 	ldr.w	r3, [sl]
 800aeb6:	4499      	add	r9, r3
 800aeb8:	2200      	movs	r2, #0
 800aeba:	2300      	movs	r3, #0
 800aebc:	4620      	mov	r0, r4
 800aebe:	4629      	mov	r1, r5
 800aec0:	f7f5 fdbc 	bl	8000a3c <__aeabi_dcmpeq>
 800aec4:	b938      	cbnz	r0, 800aed6 <__cvt+0xac>
 800aec6:	2230      	movs	r2, #48	; 0x30
 800aec8:	9b03      	ldr	r3, [sp, #12]
 800aeca:	454b      	cmp	r3, r9
 800aecc:	d205      	bcs.n	800aeda <__cvt+0xb0>
 800aece:	1c59      	adds	r1, r3, #1
 800aed0:	9103      	str	r1, [sp, #12]
 800aed2:	701a      	strb	r2, [r3, #0]
 800aed4:	e7f8      	b.n	800aec8 <__cvt+0x9e>
 800aed6:	f8cd 900c 	str.w	r9, [sp, #12]
 800aeda:	9b03      	ldr	r3, [sp, #12]
 800aedc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aede:	eba3 0308 	sub.w	r3, r3, r8
 800aee2:	4640      	mov	r0, r8
 800aee4:	6013      	str	r3, [r2, #0]
 800aee6:	b004      	add	sp, #16
 800aee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800aeec <__exponent>:
 800aeec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aeee:	2900      	cmp	r1, #0
 800aef0:	4604      	mov	r4, r0
 800aef2:	bfba      	itte	lt
 800aef4:	4249      	neglt	r1, r1
 800aef6:	232d      	movlt	r3, #45	; 0x2d
 800aef8:	232b      	movge	r3, #43	; 0x2b
 800aefa:	2909      	cmp	r1, #9
 800aefc:	f804 2b02 	strb.w	r2, [r4], #2
 800af00:	7043      	strb	r3, [r0, #1]
 800af02:	dd20      	ble.n	800af46 <__exponent+0x5a>
 800af04:	f10d 0307 	add.w	r3, sp, #7
 800af08:	461f      	mov	r7, r3
 800af0a:	260a      	movs	r6, #10
 800af0c:	fb91 f5f6 	sdiv	r5, r1, r6
 800af10:	fb06 1115 	mls	r1, r6, r5, r1
 800af14:	3130      	adds	r1, #48	; 0x30
 800af16:	2d09      	cmp	r5, #9
 800af18:	f803 1c01 	strb.w	r1, [r3, #-1]
 800af1c:	f103 32ff 	add.w	r2, r3, #4294967295
 800af20:	4629      	mov	r1, r5
 800af22:	dc09      	bgt.n	800af38 <__exponent+0x4c>
 800af24:	3130      	adds	r1, #48	; 0x30
 800af26:	3b02      	subs	r3, #2
 800af28:	f802 1c01 	strb.w	r1, [r2, #-1]
 800af2c:	42bb      	cmp	r3, r7
 800af2e:	4622      	mov	r2, r4
 800af30:	d304      	bcc.n	800af3c <__exponent+0x50>
 800af32:	1a10      	subs	r0, r2, r0
 800af34:	b003      	add	sp, #12
 800af36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af38:	4613      	mov	r3, r2
 800af3a:	e7e7      	b.n	800af0c <__exponent+0x20>
 800af3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af40:	f804 2b01 	strb.w	r2, [r4], #1
 800af44:	e7f2      	b.n	800af2c <__exponent+0x40>
 800af46:	2330      	movs	r3, #48	; 0x30
 800af48:	4419      	add	r1, r3
 800af4a:	7083      	strb	r3, [r0, #2]
 800af4c:	1d02      	adds	r2, r0, #4
 800af4e:	70c1      	strb	r1, [r0, #3]
 800af50:	e7ef      	b.n	800af32 <__exponent+0x46>
	...

0800af54 <_printf_float>:
 800af54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af58:	b08d      	sub	sp, #52	; 0x34
 800af5a:	460c      	mov	r4, r1
 800af5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800af60:	4616      	mov	r6, r2
 800af62:	461f      	mov	r7, r3
 800af64:	4605      	mov	r5, r0
 800af66:	f002 fad3 	bl	800d510 <_localeconv_r>
 800af6a:	6803      	ldr	r3, [r0, #0]
 800af6c:	9304      	str	r3, [sp, #16]
 800af6e:	4618      	mov	r0, r3
 800af70:	f7f5 f938 	bl	80001e4 <strlen>
 800af74:	2300      	movs	r3, #0
 800af76:	930a      	str	r3, [sp, #40]	; 0x28
 800af78:	f8d8 3000 	ldr.w	r3, [r8]
 800af7c:	9005      	str	r0, [sp, #20]
 800af7e:	3307      	adds	r3, #7
 800af80:	f023 0307 	bic.w	r3, r3, #7
 800af84:	f103 0208 	add.w	r2, r3, #8
 800af88:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af8c:	f8d4 b000 	ldr.w	fp, [r4]
 800af90:	f8c8 2000 	str.w	r2, [r8]
 800af94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800af9c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800afa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800afa4:	9307      	str	r3, [sp, #28]
 800afa6:	f8cd 8018 	str.w	r8, [sp, #24]
 800afaa:	f04f 32ff 	mov.w	r2, #4294967295
 800afae:	4ba7      	ldr	r3, [pc, #668]	; (800b24c <_printf_float+0x2f8>)
 800afb0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afb4:	f7f5 fd74 	bl	8000aa0 <__aeabi_dcmpun>
 800afb8:	bb70      	cbnz	r0, 800b018 <_printf_float+0xc4>
 800afba:	f04f 32ff 	mov.w	r2, #4294967295
 800afbe:	4ba3      	ldr	r3, [pc, #652]	; (800b24c <_printf_float+0x2f8>)
 800afc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800afc4:	f7f5 fd4e 	bl	8000a64 <__aeabi_dcmple>
 800afc8:	bb30      	cbnz	r0, 800b018 <_printf_float+0xc4>
 800afca:	2200      	movs	r2, #0
 800afcc:	2300      	movs	r3, #0
 800afce:	4640      	mov	r0, r8
 800afd0:	4649      	mov	r1, r9
 800afd2:	f7f5 fd3d 	bl	8000a50 <__aeabi_dcmplt>
 800afd6:	b110      	cbz	r0, 800afde <_printf_float+0x8a>
 800afd8:	232d      	movs	r3, #45	; 0x2d
 800afda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800afde:	4a9c      	ldr	r2, [pc, #624]	; (800b250 <_printf_float+0x2fc>)
 800afe0:	4b9c      	ldr	r3, [pc, #624]	; (800b254 <_printf_float+0x300>)
 800afe2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800afe6:	bf8c      	ite	hi
 800afe8:	4690      	movhi	r8, r2
 800afea:	4698      	movls	r8, r3
 800afec:	2303      	movs	r3, #3
 800afee:	f02b 0204 	bic.w	r2, fp, #4
 800aff2:	6123      	str	r3, [r4, #16]
 800aff4:	6022      	str	r2, [r4, #0]
 800aff6:	f04f 0900 	mov.w	r9, #0
 800affa:	9700      	str	r7, [sp, #0]
 800affc:	4633      	mov	r3, r6
 800affe:	aa0b      	add	r2, sp, #44	; 0x2c
 800b000:	4621      	mov	r1, r4
 800b002:	4628      	mov	r0, r5
 800b004:	f000 f9e6 	bl	800b3d4 <_printf_common>
 800b008:	3001      	adds	r0, #1
 800b00a:	f040 808d 	bne.w	800b128 <_printf_float+0x1d4>
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	b00d      	add	sp, #52	; 0x34
 800b014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b018:	4642      	mov	r2, r8
 800b01a:	464b      	mov	r3, r9
 800b01c:	4640      	mov	r0, r8
 800b01e:	4649      	mov	r1, r9
 800b020:	f7f5 fd3e 	bl	8000aa0 <__aeabi_dcmpun>
 800b024:	b110      	cbz	r0, 800b02c <_printf_float+0xd8>
 800b026:	4a8c      	ldr	r2, [pc, #560]	; (800b258 <_printf_float+0x304>)
 800b028:	4b8c      	ldr	r3, [pc, #560]	; (800b25c <_printf_float+0x308>)
 800b02a:	e7da      	b.n	800afe2 <_printf_float+0x8e>
 800b02c:	6861      	ldr	r1, [r4, #4]
 800b02e:	1c4b      	adds	r3, r1, #1
 800b030:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b034:	a80a      	add	r0, sp, #40	; 0x28
 800b036:	d13e      	bne.n	800b0b6 <_printf_float+0x162>
 800b038:	2306      	movs	r3, #6
 800b03a:	6063      	str	r3, [r4, #4]
 800b03c:	2300      	movs	r3, #0
 800b03e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b042:	ab09      	add	r3, sp, #36	; 0x24
 800b044:	9300      	str	r3, [sp, #0]
 800b046:	ec49 8b10 	vmov	d0, r8, r9
 800b04a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b04e:	6022      	str	r2, [r4, #0]
 800b050:	f8cd a004 	str.w	sl, [sp, #4]
 800b054:	6861      	ldr	r1, [r4, #4]
 800b056:	4628      	mov	r0, r5
 800b058:	f7ff fee7 	bl	800ae2a <__cvt>
 800b05c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b060:	2b47      	cmp	r3, #71	; 0x47
 800b062:	4680      	mov	r8, r0
 800b064:	d109      	bne.n	800b07a <_printf_float+0x126>
 800b066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b068:	1cd8      	adds	r0, r3, #3
 800b06a:	db02      	blt.n	800b072 <_printf_float+0x11e>
 800b06c:	6862      	ldr	r2, [r4, #4]
 800b06e:	4293      	cmp	r3, r2
 800b070:	dd47      	ble.n	800b102 <_printf_float+0x1ae>
 800b072:	f1aa 0a02 	sub.w	sl, sl, #2
 800b076:	fa5f fa8a 	uxtb.w	sl, sl
 800b07a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b07e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b080:	d824      	bhi.n	800b0cc <_printf_float+0x178>
 800b082:	3901      	subs	r1, #1
 800b084:	4652      	mov	r2, sl
 800b086:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b08a:	9109      	str	r1, [sp, #36]	; 0x24
 800b08c:	f7ff ff2e 	bl	800aeec <__exponent>
 800b090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b092:	1813      	adds	r3, r2, r0
 800b094:	2a01      	cmp	r2, #1
 800b096:	4681      	mov	r9, r0
 800b098:	6123      	str	r3, [r4, #16]
 800b09a:	dc02      	bgt.n	800b0a2 <_printf_float+0x14e>
 800b09c:	6822      	ldr	r2, [r4, #0]
 800b09e:	07d1      	lsls	r1, r2, #31
 800b0a0:	d501      	bpl.n	800b0a6 <_printf_float+0x152>
 800b0a2:	3301      	adds	r3, #1
 800b0a4:	6123      	str	r3, [r4, #16]
 800b0a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d0a5      	beq.n	800affa <_printf_float+0xa6>
 800b0ae:	232d      	movs	r3, #45	; 0x2d
 800b0b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0b4:	e7a1      	b.n	800affa <_printf_float+0xa6>
 800b0b6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b0ba:	f000 8177 	beq.w	800b3ac <_printf_float+0x458>
 800b0be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b0c2:	d1bb      	bne.n	800b03c <_printf_float+0xe8>
 800b0c4:	2900      	cmp	r1, #0
 800b0c6:	d1b9      	bne.n	800b03c <_printf_float+0xe8>
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e7b6      	b.n	800b03a <_printf_float+0xe6>
 800b0cc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b0d0:	d119      	bne.n	800b106 <_printf_float+0x1b2>
 800b0d2:	2900      	cmp	r1, #0
 800b0d4:	6863      	ldr	r3, [r4, #4]
 800b0d6:	dd0c      	ble.n	800b0f2 <_printf_float+0x19e>
 800b0d8:	6121      	str	r1, [r4, #16]
 800b0da:	b913      	cbnz	r3, 800b0e2 <_printf_float+0x18e>
 800b0dc:	6822      	ldr	r2, [r4, #0]
 800b0de:	07d2      	lsls	r2, r2, #31
 800b0e0:	d502      	bpl.n	800b0e8 <_printf_float+0x194>
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	440b      	add	r3, r1
 800b0e6:	6123      	str	r3, [r4, #16]
 800b0e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0ea:	65a3      	str	r3, [r4, #88]	; 0x58
 800b0ec:	f04f 0900 	mov.w	r9, #0
 800b0f0:	e7d9      	b.n	800b0a6 <_printf_float+0x152>
 800b0f2:	b913      	cbnz	r3, 800b0fa <_printf_float+0x1a6>
 800b0f4:	6822      	ldr	r2, [r4, #0]
 800b0f6:	07d0      	lsls	r0, r2, #31
 800b0f8:	d501      	bpl.n	800b0fe <_printf_float+0x1aa>
 800b0fa:	3302      	adds	r3, #2
 800b0fc:	e7f3      	b.n	800b0e6 <_printf_float+0x192>
 800b0fe:	2301      	movs	r3, #1
 800b100:	e7f1      	b.n	800b0e6 <_printf_float+0x192>
 800b102:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b106:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b10a:	4293      	cmp	r3, r2
 800b10c:	db05      	blt.n	800b11a <_printf_float+0x1c6>
 800b10e:	6822      	ldr	r2, [r4, #0]
 800b110:	6123      	str	r3, [r4, #16]
 800b112:	07d1      	lsls	r1, r2, #31
 800b114:	d5e8      	bpl.n	800b0e8 <_printf_float+0x194>
 800b116:	3301      	adds	r3, #1
 800b118:	e7e5      	b.n	800b0e6 <_printf_float+0x192>
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	bfd4      	ite	le
 800b11e:	f1c3 0302 	rsble	r3, r3, #2
 800b122:	2301      	movgt	r3, #1
 800b124:	4413      	add	r3, r2
 800b126:	e7de      	b.n	800b0e6 <_printf_float+0x192>
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	055a      	lsls	r2, r3, #21
 800b12c:	d407      	bmi.n	800b13e <_printf_float+0x1ea>
 800b12e:	6923      	ldr	r3, [r4, #16]
 800b130:	4642      	mov	r2, r8
 800b132:	4631      	mov	r1, r6
 800b134:	4628      	mov	r0, r5
 800b136:	47b8      	blx	r7
 800b138:	3001      	adds	r0, #1
 800b13a:	d12b      	bne.n	800b194 <_printf_float+0x240>
 800b13c:	e767      	b.n	800b00e <_printf_float+0xba>
 800b13e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b142:	f240 80dc 	bls.w	800b2fe <_printf_float+0x3aa>
 800b146:	2200      	movs	r2, #0
 800b148:	2300      	movs	r3, #0
 800b14a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b14e:	f7f5 fc75 	bl	8000a3c <__aeabi_dcmpeq>
 800b152:	2800      	cmp	r0, #0
 800b154:	d033      	beq.n	800b1be <_printf_float+0x26a>
 800b156:	2301      	movs	r3, #1
 800b158:	4a41      	ldr	r2, [pc, #260]	; (800b260 <_printf_float+0x30c>)
 800b15a:	4631      	mov	r1, r6
 800b15c:	4628      	mov	r0, r5
 800b15e:	47b8      	blx	r7
 800b160:	3001      	adds	r0, #1
 800b162:	f43f af54 	beq.w	800b00e <_printf_float+0xba>
 800b166:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b16a:	429a      	cmp	r2, r3
 800b16c:	db02      	blt.n	800b174 <_printf_float+0x220>
 800b16e:	6823      	ldr	r3, [r4, #0]
 800b170:	07d8      	lsls	r0, r3, #31
 800b172:	d50f      	bpl.n	800b194 <_printf_float+0x240>
 800b174:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b178:	4631      	mov	r1, r6
 800b17a:	4628      	mov	r0, r5
 800b17c:	47b8      	blx	r7
 800b17e:	3001      	adds	r0, #1
 800b180:	f43f af45 	beq.w	800b00e <_printf_float+0xba>
 800b184:	f04f 0800 	mov.w	r8, #0
 800b188:	f104 091a 	add.w	r9, r4, #26
 800b18c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b18e:	3b01      	subs	r3, #1
 800b190:	4543      	cmp	r3, r8
 800b192:	dc09      	bgt.n	800b1a8 <_printf_float+0x254>
 800b194:	6823      	ldr	r3, [r4, #0]
 800b196:	079b      	lsls	r3, r3, #30
 800b198:	f100 8103 	bmi.w	800b3a2 <_printf_float+0x44e>
 800b19c:	68e0      	ldr	r0, [r4, #12]
 800b19e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1a0:	4298      	cmp	r0, r3
 800b1a2:	bfb8      	it	lt
 800b1a4:	4618      	movlt	r0, r3
 800b1a6:	e734      	b.n	800b012 <_printf_float+0xbe>
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	464a      	mov	r2, r9
 800b1ac:	4631      	mov	r1, r6
 800b1ae:	4628      	mov	r0, r5
 800b1b0:	47b8      	blx	r7
 800b1b2:	3001      	adds	r0, #1
 800b1b4:	f43f af2b 	beq.w	800b00e <_printf_float+0xba>
 800b1b8:	f108 0801 	add.w	r8, r8, #1
 800b1bc:	e7e6      	b.n	800b18c <_printf_float+0x238>
 800b1be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	dc2b      	bgt.n	800b21c <_printf_float+0x2c8>
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	4a26      	ldr	r2, [pc, #152]	; (800b260 <_printf_float+0x30c>)
 800b1c8:	4631      	mov	r1, r6
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	47b8      	blx	r7
 800b1ce:	3001      	adds	r0, #1
 800b1d0:	f43f af1d 	beq.w	800b00e <_printf_float+0xba>
 800b1d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1d6:	b923      	cbnz	r3, 800b1e2 <_printf_float+0x28e>
 800b1d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b1da:	b913      	cbnz	r3, 800b1e2 <_printf_float+0x28e>
 800b1dc:	6823      	ldr	r3, [r4, #0]
 800b1de:	07d9      	lsls	r1, r3, #31
 800b1e0:	d5d8      	bpl.n	800b194 <_printf_float+0x240>
 800b1e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1e6:	4631      	mov	r1, r6
 800b1e8:	4628      	mov	r0, r5
 800b1ea:	47b8      	blx	r7
 800b1ec:	3001      	adds	r0, #1
 800b1ee:	f43f af0e 	beq.w	800b00e <_printf_float+0xba>
 800b1f2:	f04f 0900 	mov.w	r9, #0
 800b1f6:	f104 0a1a 	add.w	sl, r4, #26
 800b1fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1fc:	425b      	negs	r3, r3
 800b1fe:	454b      	cmp	r3, r9
 800b200:	dc01      	bgt.n	800b206 <_printf_float+0x2b2>
 800b202:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b204:	e794      	b.n	800b130 <_printf_float+0x1dc>
 800b206:	2301      	movs	r3, #1
 800b208:	4652      	mov	r2, sl
 800b20a:	4631      	mov	r1, r6
 800b20c:	4628      	mov	r0, r5
 800b20e:	47b8      	blx	r7
 800b210:	3001      	adds	r0, #1
 800b212:	f43f aefc 	beq.w	800b00e <_printf_float+0xba>
 800b216:	f109 0901 	add.w	r9, r9, #1
 800b21a:	e7ee      	b.n	800b1fa <_printf_float+0x2a6>
 800b21c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b21e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b220:	429a      	cmp	r2, r3
 800b222:	bfa8      	it	ge
 800b224:	461a      	movge	r2, r3
 800b226:	2a00      	cmp	r2, #0
 800b228:	4691      	mov	r9, r2
 800b22a:	dd07      	ble.n	800b23c <_printf_float+0x2e8>
 800b22c:	4613      	mov	r3, r2
 800b22e:	4631      	mov	r1, r6
 800b230:	4642      	mov	r2, r8
 800b232:	4628      	mov	r0, r5
 800b234:	47b8      	blx	r7
 800b236:	3001      	adds	r0, #1
 800b238:	f43f aee9 	beq.w	800b00e <_printf_float+0xba>
 800b23c:	f104 031a 	add.w	r3, r4, #26
 800b240:	f04f 0b00 	mov.w	fp, #0
 800b244:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b248:	9306      	str	r3, [sp, #24]
 800b24a:	e015      	b.n	800b278 <_printf_float+0x324>
 800b24c:	7fefffff 	.word	0x7fefffff
 800b250:	0800e264 	.word	0x0800e264
 800b254:	0800e260 	.word	0x0800e260
 800b258:	0800e26c 	.word	0x0800e26c
 800b25c:	0800e268 	.word	0x0800e268
 800b260:	0800e270 	.word	0x0800e270
 800b264:	2301      	movs	r3, #1
 800b266:	9a06      	ldr	r2, [sp, #24]
 800b268:	4631      	mov	r1, r6
 800b26a:	4628      	mov	r0, r5
 800b26c:	47b8      	blx	r7
 800b26e:	3001      	adds	r0, #1
 800b270:	f43f aecd 	beq.w	800b00e <_printf_float+0xba>
 800b274:	f10b 0b01 	add.w	fp, fp, #1
 800b278:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b27c:	ebaa 0309 	sub.w	r3, sl, r9
 800b280:	455b      	cmp	r3, fp
 800b282:	dcef      	bgt.n	800b264 <_printf_float+0x310>
 800b284:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b288:	429a      	cmp	r2, r3
 800b28a:	44d0      	add	r8, sl
 800b28c:	db15      	blt.n	800b2ba <_printf_float+0x366>
 800b28e:	6823      	ldr	r3, [r4, #0]
 800b290:	07da      	lsls	r2, r3, #31
 800b292:	d412      	bmi.n	800b2ba <_printf_float+0x366>
 800b294:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b296:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b298:	eba3 020a 	sub.w	r2, r3, sl
 800b29c:	eba3 0a01 	sub.w	sl, r3, r1
 800b2a0:	4592      	cmp	sl, r2
 800b2a2:	bfa8      	it	ge
 800b2a4:	4692      	movge	sl, r2
 800b2a6:	f1ba 0f00 	cmp.w	sl, #0
 800b2aa:	dc0e      	bgt.n	800b2ca <_printf_float+0x376>
 800b2ac:	f04f 0800 	mov.w	r8, #0
 800b2b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b2b4:	f104 091a 	add.w	r9, r4, #26
 800b2b8:	e019      	b.n	800b2ee <_printf_float+0x39a>
 800b2ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2be:	4631      	mov	r1, r6
 800b2c0:	4628      	mov	r0, r5
 800b2c2:	47b8      	blx	r7
 800b2c4:	3001      	adds	r0, #1
 800b2c6:	d1e5      	bne.n	800b294 <_printf_float+0x340>
 800b2c8:	e6a1      	b.n	800b00e <_printf_float+0xba>
 800b2ca:	4653      	mov	r3, sl
 800b2cc:	4642      	mov	r2, r8
 800b2ce:	4631      	mov	r1, r6
 800b2d0:	4628      	mov	r0, r5
 800b2d2:	47b8      	blx	r7
 800b2d4:	3001      	adds	r0, #1
 800b2d6:	d1e9      	bne.n	800b2ac <_printf_float+0x358>
 800b2d8:	e699      	b.n	800b00e <_printf_float+0xba>
 800b2da:	2301      	movs	r3, #1
 800b2dc:	464a      	mov	r2, r9
 800b2de:	4631      	mov	r1, r6
 800b2e0:	4628      	mov	r0, r5
 800b2e2:	47b8      	blx	r7
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	f43f ae92 	beq.w	800b00e <_printf_float+0xba>
 800b2ea:	f108 0801 	add.w	r8, r8, #1
 800b2ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2f2:	1a9b      	subs	r3, r3, r2
 800b2f4:	eba3 030a 	sub.w	r3, r3, sl
 800b2f8:	4543      	cmp	r3, r8
 800b2fa:	dcee      	bgt.n	800b2da <_printf_float+0x386>
 800b2fc:	e74a      	b.n	800b194 <_printf_float+0x240>
 800b2fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b300:	2a01      	cmp	r2, #1
 800b302:	dc01      	bgt.n	800b308 <_printf_float+0x3b4>
 800b304:	07db      	lsls	r3, r3, #31
 800b306:	d53a      	bpl.n	800b37e <_printf_float+0x42a>
 800b308:	2301      	movs	r3, #1
 800b30a:	4642      	mov	r2, r8
 800b30c:	4631      	mov	r1, r6
 800b30e:	4628      	mov	r0, r5
 800b310:	47b8      	blx	r7
 800b312:	3001      	adds	r0, #1
 800b314:	f43f ae7b 	beq.w	800b00e <_printf_float+0xba>
 800b318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b31c:	4631      	mov	r1, r6
 800b31e:	4628      	mov	r0, r5
 800b320:	47b8      	blx	r7
 800b322:	3001      	adds	r0, #1
 800b324:	f108 0801 	add.w	r8, r8, #1
 800b328:	f43f ae71 	beq.w	800b00e <_printf_float+0xba>
 800b32c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b32e:	2200      	movs	r2, #0
 800b330:	f103 3aff 	add.w	sl, r3, #4294967295
 800b334:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b338:	2300      	movs	r3, #0
 800b33a:	f7f5 fb7f 	bl	8000a3c <__aeabi_dcmpeq>
 800b33e:	b9c8      	cbnz	r0, 800b374 <_printf_float+0x420>
 800b340:	4653      	mov	r3, sl
 800b342:	4642      	mov	r2, r8
 800b344:	4631      	mov	r1, r6
 800b346:	4628      	mov	r0, r5
 800b348:	47b8      	blx	r7
 800b34a:	3001      	adds	r0, #1
 800b34c:	d10e      	bne.n	800b36c <_printf_float+0x418>
 800b34e:	e65e      	b.n	800b00e <_printf_float+0xba>
 800b350:	2301      	movs	r3, #1
 800b352:	4652      	mov	r2, sl
 800b354:	4631      	mov	r1, r6
 800b356:	4628      	mov	r0, r5
 800b358:	47b8      	blx	r7
 800b35a:	3001      	adds	r0, #1
 800b35c:	f43f ae57 	beq.w	800b00e <_printf_float+0xba>
 800b360:	f108 0801 	add.w	r8, r8, #1
 800b364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b366:	3b01      	subs	r3, #1
 800b368:	4543      	cmp	r3, r8
 800b36a:	dcf1      	bgt.n	800b350 <_printf_float+0x3fc>
 800b36c:	464b      	mov	r3, r9
 800b36e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b372:	e6de      	b.n	800b132 <_printf_float+0x1de>
 800b374:	f04f 0800 	mov.w	r8, #0
 800b378:	f104 0a1a 	add.w	sl, r4, #26
 800b37c:	e7f2      	b.n	800b364 <_printf_float+0x410>
 800b37e:	2301      	movs	r3, #1
 800b380:	e7df      	b.n	800b342 <_printf_float+0x3ee>
 800b382:	2301      	movs	r3, #1
 800b384:	464a      	mov	r2, r9
 800b386:	4631      	mov	r1, r6
 800b388:	4628      	mov	r0, r5
 800b38a:	47b8      	blx	r7
 800b38c:	3001      	adds	r0, #1
 800b38e:	f43f ae3e 	beq.w	800b00e <_printf_float+0xba>
 800b392:	f108 0801 	add.w	r8, r8, #1
 800b396:	68e3      	ldr	r3, [r4, #12]
 800b398:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b39a:	1a9b      	subs	r3, r3, r2
 800b39c:	4543      	cmp	r3, r8
 800b39e:	dcf0      	bgt.n	800b382 <_printf_float+0x42e>
 800b3a0:	e6fc      	b.n	800b19c <_printf_float+0x248>
 800b3a2:	f04f 0800 	mov.w	r8, #0
 800b3a6:	f104 0919 	add.w	r9, r4, #25
 800b3aa:	e7f4      	b.n	800b396 <_printf_float+0x442>
 800b3ac:	2900      	cmp	r1, #0
 800b3ae:	f43f ae8b 	beq.w	800b0c8 <_printf_float+0x174>
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b3b8:	ab09      	add	r3, sp, #36	; 0x24
 800b3ba:	9300      	str	r3, [sp, #0]
 800b3bc:	ec49 8b10 	vmov	d0, r8, r9
 800b3c0:	6022      	str	r2, [r4, #0]
 800b3c2:	f8cd a004 	str.w	sl, [sp, #4]
 800b3c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	f7ff fd2d 	bl	800ae2a <__cvt>
 800b3d0:	4680      	mov	r8, r0
 800b3d2:	e648      	b.n	800b066 <_printf_float+0x112>

0800b3d4 <_printf_common>:
 800b3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3d8:	4691      	mov	r9, r2
 800b3da:	461f      	mov	r7, r3
 800b3dc:	688a      	ldr	r2, [r1, #8]
 800b3de:	690b      	ldr	r3, [r1, #16]
 800b3e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b3e4:	4293      	cmp	r3, r2
 800b3e6:	bfb8      	it	lt
 800b3e8:	4613      	movlt	r3, r2
 800b3ea:	f8c9 3000 	str.w	r3, [r9]
 800b3ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b3f2:	4606      	mov	r6, r0
 800b3f4:	460c      	mov	r4, r1
 800b3f6:	b112      	cbz	r2, 800b3fe <_printf_common+0x2a>
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	f8c9 3000 	str.w	r3, [r9]
 800b3fe:	6823      	ldr	r3, [r4, #0]
 800b400:	0699      	lsls	r1, r3, #26
 800b402:	bf42      	ittt	mi
 800b404:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b408:	3302      	addmi	r3, #2
 800b40a:	f8c9 3000 	strmi.w	r3, [r9]
 800b40e:	6825      	ldr	r5, [r4, #0]
 800b410:	f015 0506 	ands.w	r5, r5, #6
 800b414:	d107      	bne.n	800b426 <_printf_common+0x52>
 800b416:	f104 0a19 	add.w	sl, r4, #25
 800b41a:	68e3      	ldr	r3, [r4, #12]
 800b41c:	f8d9 2000 	ldr.w	r2, [r9]
 800b420:	1a9b      	subs	r3, r3, r2
 800b422:	42ab      	cmp	r3, r5
 800b424:	dc28      	bgt.n	800b478 <_printf_common+0xa4>
 800b426:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b42a:	6822      	ldr	r2, [r4, #0]
 800b42c:	3300      	adds	r3, #0
 800b42e:	bf18      	it	ne
 800b430:	2301      	movne	r3, #1
 800b432:	0692      	lsls	r2, r2, #26
 800b434:	d42d      	bmi.n	800b492 <_printf_common+0xbe>
 800b436:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b43a:	4639      	mov	r1, r7
 800b43c:	4630      	mov	r0, r6
 800b43e:	47c0      	blx	r8
 800b440:	3001      	adds	r0, #1
 800b442:	d020      	beq.n	800b486 <_printf_common+0xb2>
 800b444:	6823      	ldr	r3, [r4, #0]
 800b446:	68e5      	ldr	r5, [r4, #12]
 800b448:	f8d9 2000 	ldr.w	r2, [r9]
 800b44c:	f003 0306 	and.w	r3, r3, #6
 800b450:	2b04      	cmp	r3, #4
 800b452:	bf08      	it	eq
 800b454:	1aad      	subeq	r5, r5, r2
 800b456:	68a3      	ldr	r3, [r4, #8]
 800b458:	6922      	ldr	r2, [r4, #16]
 800b45a:	bf0c      	ite	eq
 800b45c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b460:	2500      	movne	r5, #0
 800b462:	4293      	cmp	r3, r2
 800b464:	bfc4      	itt	gt
 800b466:	1a9b      	subgt	r3, r3, r2
 800b468:	18ed      	addgt	r5, r5, r3
 800b46a:	f04f 0900 	mov.w	r9, #0
 800b46e:	341a      	adds	r4, #26
 800b470:	454d      	cmp	r5, r9
 800b472:	d11a      	bne.n	800b4aa <_printf_common+0xd6>
 800b474:	2000      	movs	r0, #0
 800b476:	e008      	b.n	800b48a <_printf_common+0xb6>
 800b478:	2301      	movs	r3, #1
 800b47a:	4652      	mov	r2, sl
 800b47c:	4639      	mov	r1, r7
 800b47e:	4630      	mov	r0, r6
 800b480:	47c0      	blx	r8
 800b482:	3001      	adds	r0, #1
 800b484:	d103      	bne.n	800b48e <_printf_common+0xba>
 800b486:	f04f 30ff 	mov.w	r0, #4294967295
 800b48a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b48e:	3501      	adds	r5, #1
 800b490:	e7c3      	b.n	800b41a <_printf_common+0x46>
 800b492:	18e1      	adds	r1, r4, r3
 800b494:	1c5a      	adds	r2, r3, #1
 800b496:	2030      	movs	r0, #48	; 0x30
 800b498:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b49c:	4422      	add	r2, r4
 800b49e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b4a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b4a6:	3302      	adds	r3, #2
 800b4a8:	e7c5      	b.n	800b436 <_printf_common+0x62>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	4622      	mov	r2, r4
 800b4ae:	4639      	mov	r1, r7
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	47c0      	blx	r8
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	d0e6      	beq.n	800b486 <_printf_common+0xb2>
 800b4b8:	f109 0901 	add.w	r9, r9, #1
 800b4bc:	e7d8      	b.n	800b470 <_printf_common+0x9c>

0800b4be <sulp>:
 800b4be:	b570      	push	{r4, r5, r6, lr}
 800b4c0:	4604      	mov	r4, r0
 800b4c2:	460d      	mov	r5, r1
 800b4c4:	ec45 4b10 	vmov	d0, r4, r5
 800b4c8:	4616      	mov	r6, r2
 800b4ca:	f002 fb15 	bl	800daf8 <__ulp>
 800b4ce:	ec51 0b10 	vmov	r0, r1, d0
 800b4d2:	b17e      	cbz	r6, 800b4f4 <sulp+0x36>
 800b4d4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b4d8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	dd09      	ble.n	800b4f4 <sulp+0x36>
 800b4e0:	051b      	lsls	r3, r3, #20
 800b4e2:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b4e6:	2400      	movs	r4, #0
 800b4e8:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b4ec:	4622      	mov	r2, r4
 800b4ee:	462b      	mov	r3, r5
 800b4f0:	f7f5 f83c 	bl	800056c <__aeabi_dmul>
 800b4f4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b4f8 <_strtod_l>:
 800b4f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4fc:	461f      	mov	r7, r3
 800b4fe:	b0a1      	sub	sp, #132	; 0x84
 800b500:	2300      	movs	r3, #0
 800b502:	4681      	mov	r9, r0
 800b504:	4638      	mov	r0, r7
 800b506:	460e      	mov	r6, r1
 800b508:	9217      	str	r2, [sp, #92]	; 0x5c
 800b50a:	931c      	str	r3, [sp, #112]	; 0x70
 800b50c:	f001 fffd 	bl	800d50a <__localeconv_l>
 800b510:	4680      	mov	r8, r0
 800b512:	6800      	ldr	r0, [r0, #0]
 800b514:	f7f4 fe66 	bl	80001e4 <strlen>
 800b518:	f04f 0a00 	mov.w	sl, #0
 800b51c:	4604      	mov	r4, r0
 800b51e:	f04f 0b00 	mov.w	fp, #0
 800b522:	961b      	str	r6, [sp, #108]	; 0x6c
 800b524:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b526:	781a      	ldrb	r2, [r3, #0]
 800b528:	2a0d      	cmp	r2, #13
 800b52a:	d832      	bhi.n	800b592 <_strtod_l+0x9a>
 800b52c:	2a09      	cmp	r2, #9
 800b52e:	d236      	bcs.n	800b59e <_strtod_l+0xa6>
 800b530:	2a00      	cmp	r2, #0
 800b532:	d03e      	beq.n	800b5b2 <_strtod_l+0xba>
 800b534:	2300      	movs	r3, #0
 800b536:	930d      	str	r3, [sp, #52]	; 0x34
 800b538:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b53a:	782b      	ldrb	r3, [r5, #0]
 800b53c:	2b30      	cmp	r3, #48	; 0x30
 800b53e:	f040 80ac 	bne.w	800b69a <_strtod_l+0x1a2>
 800b542:	786b      	ldrb	r3, [r5, #1]
 800b544:	2b58      	cmp	r3, #88	; 0x58
 800b546:	d001      	beq.n	800b54c <_strtod_l+0x54>
 800b548:	2b78      	cmp	r3, #120	; 0x78
 800b54a:	d167      	bne.n	800b61c <_strtod_l+0x124>
 800b54c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b54e:	9301      	str	r3, [sp, #4]
 800b550:	ab1c      	add	r3, sp, #112	; 0x70
 800b552:	9300      	str	r3, [sp, #0]
 800b554:	9702      	str	r7, [sp, #8]
 800b556:	ab1d      	add	r3, sp, #116	; 0x74
 800b558:	4a88      	ldr	r2, [pc, #544]	; (800b77c <_strtod_l+0x284>)
 800b55a:	a91b      	add	r1, sp, #108	; 0x6c
 800b55c:	4648      	mov	r0, r9
 800b55e:	f001 fcfa 	bl	800cf56 <__gethex>
 800b562:	f010 0407 	ands.w	r4, r0, #7
 800b566:	4606      	mov	r6, r0
 800b568:	d005      	beq.n	800b576 <_strtod_l+0x7e>
 800b56a:	2c06      	cmp	r4, #6
 800b56c:	d12b      	bne.n	800b5c6 <_strtod_l+0xce>
 800b56e:	3501      	adds	r5, #1
 800b570:	2300      	movs	r3, #0
 800b572:	951b      	str	r5, [sp, #108]	; 0x6c
 800b574:	930d      	str	r3, [sp, #52]	; 0x34
 800b576:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f040 859a 	bne.w	800c0b2 <_strtod_l+0xbba>
 800b57e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b580:	b1e3      	cbz	r3, 800b5bc <_strtod_l+0xc4>
 800b582:	4652      	mov	r2, sl
 800b584:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b588:	ec43 2b10 	vmov	d0, r2, r3
 800b58c:	b021      	add	sp, #132	; 0x84
 800b58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b592:	2a2b      	cmp	r2, #43	; 0x2b
 800b594:	d015      	beq.n	800b5c2 <_strtod_l+0xca>
 800b596:	2a2d      	cmp	r2, #45	; 0x2d
 800b598:	d004      	beq.n	800b5a4 <_strtod_l+0xac>
 800b59a:	2a20      	cmp	r2, #32
 800b59c:	d1ca      	bne.n	800b534 <_strtod_l+0x3c>
 800b59e:	3301      	adds	r3, #1
 800b5a0:	931b      	str	r3, [sp, #108]	; 0x6c
 800b5a2:	e7bf      	b.n	800b524 <_strtod_l+0x2c>
 800b5a4:	2201      	movs	r2, #1
 800b5a6:	920d      	str	r2, [sp, #52]	; 0x34
 800b5a8:	1c5a      	adds	r2, r3, #1
 800b5aa:	921b      	str	r2, [sp, #108]	; 0x6c
 800b5ac:	785b      	ldrb	r3, [r3, #1]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d1c2      	bne.n	800b538 <_strtod_l+0x40>
 800b5b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5b4:	961b      	str	r6, [sp, #108]	; 0x6c
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	f040 8579 	bne.w	800c0ae <_strtod_l+0xbb6>
 800b5bc:	4652      	mov	r2, sl
 800b5be:	465b      	mov	r3, fp
 800b5c0:	e7e2      	b.n	800b588 <_strtod_l+0x90>
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	e7ef      	b.n	800b5a6 <_strtod_l+0xae>
 800b5c6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b5c8:	b13a      	cbz	r2, 800b5da <_strtod_l+0xe2>
 800b5ca:	2135      	movs	r1, #53	; 0x35
 800b5cc:	a81e      	add	r0, sp, #120	; 0x78
 800b5ce:	f002 fb8b 	bl	800dce8 <__copybits>
 800b5d2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b5d4:	4648      	mov	r0, r9
 800b5d6:	f001 fff7 	bl	800d5c8 <_Bfree>
 800b5da:	3c01      	subs	r4, #1
 800b5dc:	2c04      	cmp	r4, #4
 800b5de:	d806      	bhi.n	800b5ee <_strtod_l+0xf6>
 800b5e0:	e8df f004 	tbb	[pc, r4]
 800b5e4:	1714030a 	.word	0x1714030a
 800b5e8:	0a          	.byte	0x0a
 800b5e9:	00          	.byte	0x00
 800b5ea:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800b5ee:	0730      	lsls	r0, r6, #28
 800b5f0:	d5c1      	bpl.n	800b576 <_strtod_l+0x7e>
 800b5f2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b5f6:	e7be      	b.n	800b576 <_strtod_l+0x7e>
 800b5f8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800b5fc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b5fe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b602:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b606:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b60a:	e7f0      	b.n	800b5ee <_strtod_l+0xf6>
 800b60c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800b780 <_strtod_l+0x288>
 800b610:	e7ed      	b.n	800b5ee <_strtod_l+0xf6>
 800b612:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b616:	f04f 3aff 	mov.w	sl, #4294967295
 800b61a:	e7e8      	b.n	800b5ee <_strtod_l+0xf6>
 800b61c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b61e:	1c5a      	adds	r2, r3, #1
 800b620:	921b      	str	r2, [sp, #108]	; 0x6c
 800b622:	785b      	ldrb	r3, [r3, #1]
 800b624:	2b30      	cmp	r3, #48	; 0x30
 800b626:	d0f9      	beq.n	800b61c <_strtod_l+0x124>
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d0a4      	beq.n	800b576 <_strtod_l+0x7e>
 800b62c:	2301      	movs	r3, #1
 800b62e:	2500      	movs	r5, #0
 800b630:	9306      	str	r3, [sp, #24]
 800b632:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b634:	9308      	str	r3, [sp, #32]
 800b636:	9507      	str	r5, [sp, #28]
 800b638:	9505      	str	r5, [sp, #20]
 800b63a:	220a      	movs	r2, #10
 800b63c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b63e:	7807      	ldrb	r7, [r0, #0]
 800b640:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800b644:	b2d9      	uxtb	r1, r3
 800b646:	2909      	cmp	r1, #9
 800b648:	d929      	bls.n	800b69e <_strtod_l+0x1a6>
 800b64a:	4622      	mov	r2, r4
 800b64c:	f8d8 1000 	ldr.w	r1, [r8]
 800b650:	f002 fbfe 	bl	800de50 <strncmp>
 800b654:	2800      	cmp	r0, #0
 800b656:	d031      	beq.n	800b6bc <_strtod_l+0x1c4>
 800b658:	2000      	movs	r0, #0
 800b65a:	9c05      	ldr	r4, [sp, #20]
 800b65c:	9004      	str	r0, [sp, #16]
 800b65e:	463b      	mov	r3, r7
 800b660:	4602      	mov	r2, r0
 800b662:	2b65      	cmp	r3, #101	; 0x65
 800b664:	d001      	beq.n	800b66a <_strtod_l+0x172>
 800b666:	2b45      	cmp	r3, #69	; 0x45
 800b668:	d114      	bne.n	800b694 <_strtod_l+0x19c>
 800b66a:	b924      	cbnz	r4, 800b676 <_strtod_l+0x17e>
 800b66c:	b910      	cbnz	r0, 800b674 <_strtod_l+0x17c>
 800b66e:	9b06      	ldr	r3, [sp, #24]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d09e      	beq.n	800b5b2 <_strtod_l+0xba>
 800b674:	2400      	movs	r4, #0
 800b676:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800b678:	1c73      	adds	r3, r6, #1
 800b67a:	931b      	str	r3, [sp, #108]	; 0x6c
 800b67c:	7873      	ldrb	r3, [r6, #1]
 800b67e:	2b2b      	cmp	r3, #43	; 0x2b
 800b680:	d078      	beq.n	800b774 <_strtod_l+0x27c>
 800b682:	2b2d      	cmp	r3, #45	; 0x2d
 800b684:	d070      	beq.n	800b768 <_strtod_l+0x270>
 800b686:	f04f 0c00 	mov.w	ip, #0
 800b68a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800b68e:	2f09      	cmp	r7, #9
 800b690:	d97c      	bls.n	800b78c <_strtod_l+0x294>
 800b692:	961b      	str	r6, [sp, #108]	; 0x6c
 800b694:	f04f 0e00 	mov.w	lr, #0
 800b698:	e09a      	b.n	800b7d0 <_strtod_l+0x2d8>
 800b69a:	2300      	movs	r3, #0
 800b69c:	e7c7      	b.n	800b62e <_strtod_l+0x136>
 800b69e:	9905      	ldr	r1, [sp, #20]
 800b6a0:	2908      	cmp	r1, #8
 800b6a2:	bfdd      	ittte	le
 800b6a4:	9907      	ldrle	r1, [sp, #28]
 800b6a6:	fb02 3301 	mlale	r3, r2, r1, r3
 800b6aa:	9307      	strle	r3, [sp, #28]
 800b6ac:	fb02 3505 	mlagt	r5, r2, r5, r3
 800b6b0:	9b05      	ldr	r3, [sp, #20]
 800b6b2:	3001      	adds	r0, #1
 800b6b4:	3301      	adds	r3, #1
 800b6b6:	9305      	str	r3, [sp, #20]
 800b6b8:	901b      	str	r0, [sp, #108]	; 0x6c
 800b6ba:	e7bf      	b.n	800b63c <_strtod_l+0x144>
 800b6bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6be:	191a      	adds	r2, r3, r4
 800b6c0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b6c2:	9a05      	ldr	r2, [sp, #20]
 800b6c4:	5d1b      	ldrb	r3, [r3, r4]
 800b6c6:	2a00      	cmp	r2, #0
 800b6c8:	d037      	beq.n	800b73a <_strtod_l+0x242>
 800b6ca:	9c05      	ldr	r4, [sp, #20]
 800b6cc:	4602      	mov	r2, r0
 800b6ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b6d2:	2909      	cmp	r1, #9
 800b6d4:	d913      	bls.n	800b6fe <_strtod_l+0x206>
 800b6d6:	2101      	movs	r1, #1
 800b6d8:	9104      	str	r1, [sp, #16]
 800b6da:	e7c2      	b.n	800b662 <_strtod_l+0x16a>
 800b6dc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b6de:	1c5a      	adds	r2, r3, #1
 800b6e0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b6e2:	785b      	ldrb	r3, [r3, #1]
 800b6e4:	3001      	adds	r0, #1
 800b6e6:	2b30      	cmp	r3, #48	; 0x30
 800b6e8:	d0f8      	beq.n	800b6dc <_strtod_l+0x1e4>
 800b6ea:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800b6ee:	2a08      	cmp	r2, #8
 800b6f0:	f200 84e4 	bhi.w	800c0bc <_strtod_l+0xbc4>
 800b6f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b6f6:	9208      	str	r2, [sp, #32]
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800b702:	f100 0101 	add.w	r1, r0, #1
 800b706:	d012      	beq.n	800b72e <_strtod_l+0x236>
 800b708:	440a      	add	r2, r1
 800b70a:	eb00 0c04 	add.w	ip, r0, r4
 800b70e:	4621      	mov	r1, r4
 800b710:	270a      	movs	r7, #10
 800b712:	458c      	cmp	ip, r1
 800b714:	d113      	bne.n	800b73e <_strtod_l+0x246>
 800b716:	1821      	adds	r1, r4, r0
 800b718:	2908      	cmp	r1, #8
 800b71a:	f104 0401 	add.w	r4, r4, #1
 800b71e:	4404      	add	r4, r0
 800b720:	dc19      	bgt.n	800b756 <_strtod_l+0x25e>
 800b722:	9b07      	ldr	r3, [sp, #28]
 800b724:	210a      	movs	r1, #10
 800b726:	fb01 e303 	mla	r3, r1, r3, lr
 800b72a:	9307      	str	r3, [sp, #28]
 800b72c:	2100      	movs	r1, #0
 800b72e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b730:	1c58      	adds	r0, r3, #1
 800b732:	901b      	str	r0, [sp, #108]	; 0x6c
 800b734:	785b      	ldrb	r3, [r3, #1]
 800b736:	4608      	mov	r0, r1
 800b738:	e7c9      	b.n	800b6ce <_strtod_l+0x1d6>
 800b73a:	9805      	ldr	r0, [sp, #20]
 800b73c:	e7d3      	b.n	800b6e6 <_strtod_l+0x1ee>
 800b73e:	2908      	cmp	r1, #8
 800b740:	f101 0101 	add.w	r1, r1, #1
 800b744:	dc03      	bgt.n	800b74e <_strtod_l+0x256>
 800b746:	9b07      	ldr	r3, [sp, #28]
 800b748:	437b      	muls	r3, r7
 800b74a:	9307      	str	r3, [sp, #28]
 800b74c:	e7e1      	b.n	800b712 <_strtod_l+0x21a>
 800b74e:	2910      	cmp	r1, #16
 800b750:	bfd8      	it	le
 800b752:	437d      	mulle	r5, r7
 800b754:	e7dd      	b.n	800b712 <_strtod_l+0x21a>
 800b756:	2c10      	cmp	r4, #16
 800b758:	bfdc      	itt	le
 800b75a:	210a      	movle	r1, #10
 800b75c:	fb01 e505 	mlale	r5, r1, r5, lr
 800b760:	e7e4      	b.n	800b72c <_strtod_l+0x234>
 800b762:	2301      	movs	r3, #1
 800b764:	9304      	str	r3, [sp, #16]
 800b766:	e781      	b.n	800b66c <_strtod_l+0x174>
 800b768:	f04f 0c01 	mov.w	ip, #1
 800b76c:	1cb3      	adds	r3, r6, #2
 800b76e:	931b      	str	r3, [sp, #108]	; 0x6c
 800b770:	78b3      	ldrb	r3, [r6, #2]
 800b772:	e78a      	b.n	800b68a <_strtod_l+0x192>
 800b774:	f04f 0c00 	mov.w	ip, #0
 800b778:	e7f8      	b.n	800b76c <_strtod_l+0x274>
 800b77a:	bf00      	nop
 800b77c:	0800e274 	.word	0x0800e274
 800b780:	7ff00000 	.word	0x7ff00000
 800b784:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b786:	1c5f      	adds	r7, r3, #1
 800b788:	971b      	str	r7, [sp, #108]	; 0x6c
 800b78a:	785b      	ldrb	r3, [r3, #1]
 800b78c:	2b30      	cmp	r3, #48	; 0x30
 800b78e:	d0f9      	beq.n	800b784 <_strtod_l+0x28c>
 800b790:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800b794:	2f08      	cmp	r7, #8
 800b796:	f63f af7d 	bhi.w	800b694 <_strtod_l+0x19c>
 800b79a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b79e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b7a0:	930a      	str	r3, [sp, #40]	; 0x28
 800b7a2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b7a4:	1c5f      	adds	r7, r3, #1
 800b7a6:	971b      	str	r7, [sp, #108]	; 0x6c
 800b7a8:	785b      	ldrb	r3, [r3, #1]
 800b7aa:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800b7ae:	f1b8 0f09 	cmp.w	r8, #9
 800b7b2:	d937      	bls.n	800b824 <_strtod_l+0x32c>
 800b7b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b7b6:	1a7f      	subs	r7, r7, r1
 800b7b8:	2f08      	cmp	r7, #8
 800b7ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b7be:	dc37      	bgt.n	800b830 <_strtod_l+0x338>
 800b7c0:	45be      	cmp	lr, r7
 800b7c2:	bfa8      	it	ge
 800b7c4:	46be      	movge	lr, r7
 800b7c6:	f1bc 0f00 	cmp.w	ip, #0
 800b7ca:	d001      	beq.n	800b7d0 <_strtod_l+0x2d8>
 800b7cc:	f1ce 0e00 	rsb	lr, lr, #0
 800b7d0:	2c00      	cmp	r4, #0
 800b7d2:	d151      	bne.n	800b878 <_strtod_l+0x380>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	f47f aece 	bne.w	800b576 <_strtod_l+0x7e>
 800b7da:	9a06      	ldr	r2, [sp, #24]
 800b7dc:	2a00      	cmp	r2, #0
 800b7de:	f47f aeca 	bne.w	800b576 <_strtod_l+0x7e>
 800b7e2:	9a04      	ldr	r2, [sp, #16]
 800b7e4:	2a00      	cmp	r2, #0
 800b7e6:	f47f aee4 	bne.w	800b5b2 <_strtod_l+0xba>
 800b7ea:	2b4e      	cmp	r3, #78	; 0x4e
 800b7ec:	d027      	beq.n	800b83e <_strtod_l+0x346>
 800b7ee:	dc21      	bgt.n	800b834 <_strtod_l+0x33c>
 800b7f0:	2b49      	cmp	r3, #73	; 0x49
 800b7f2:	f47f aede 	bne.w	800b5b2 <_strtod_l+0xba>
 800b7f6:	49a0      	ldr	r1, [pc, #640]	; (800ba78 <_strtod_l+0x580>)
 800b7f8:	a81b      	add	r0, sp, #108	; 0x6c
 800b7fa:	f001 fddf 	bl	800d3bc <__match>
 800b7fe:	2800      	cmp	r0, #0
 800b800:	f43f aed7 	beq.w	800b5b2 <_strtod_l+0xba>
 800b804:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b806:	499d      	ldr	r1, [pc, #628]	; (800ba7c <_strtod_l+0x584>)
 800b808:	3b01      	subs	r3, #1
 800b80a:	a81b      	add	r0, sp, #108	; 0x6c
 800b80c:	931b      	str	r3, [sp, #108]	; 0x6c
 800b80e:	f001 fdd5 	bl	800d3bc <__match>
 800b812:	b910      	cbnz	r0, 800b81a <_strtod_l+0x322>
 800b814:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b816:	3301      	adds	r3, #1
 800b818:	931b      	str	r3, [sp, #108]	; 0x6c
 800b81a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800ba90 <_strtod_l+0x598>
 800b81e:	f04f 0a00 	mov.w	sl, #0
 800b822:	e6a8      	b.n	800b576 <_strtod_l+0x7e>
 800b824:	210a      	movs	r1, #10
 800b826:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b82a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b82e:	e7b8      	b.n	800b7a2 <_strtod_l+0x2aa>
 800b830:	46be      	mov	lr, r7
 800b832:	e7c8      	b.n	800b7c6 <_strtod_l+0x2ce>
 800b834:	2b69      	cmp	r3, #105	; 0x69
 800b836:	d0de      	beq.n	800b7f6 <_strtod_l+0x2fe>
 800b838:	2b6e      	cmp	r3, #110	; 0x6e
 800b83a:	f47f aeba 	bne.w	800b5b2 <_strtod_l+0xba>
 800b83e:	4990      	ldr	r1, [pc, #576]	; (800ba80 <_strtod_l+0x588>)
 800b840:	a81b      	add	r0, sp, #108	; 0x6c
 800b842:	f001 fdbb 	bl	800d3bc <__match>
 800b846:	2800      	cmp	r0, #0
 800b848:	f43f aeb3 	beq.w	800b5b2 <_strtod_l+0xba>
 800b84c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b84e:	781b      	ldrb	r3, [r3, #0]
 800b850:	2b28      	cmp	r3, #40	; 0x28
 800b852:	d10e      	bne.n	800b872 <_strtod_l+0x37a>
 800b854:	aa1e      	add	r2, sp, #120	; 0x78
 800b856:	498b      	ldr	r1, [pc, #556]	; (800ba84 <_strtod_l+0x58c>)
 800b858:	a81b      	add	r0, sp, #108	; 0x6c
 800b85a:	f001 fdc3 	bl	800d3e4 <__hexnan>
 800b85e:	2805      	cmp	r0, #5
 800b860:	d107      	bne.n	800b872 <_strtod_l+0x37a>
 800b862:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b864:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800b868:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b86c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b870:	e681      	b.n	800b576 <_strtod_l+0x7e>
 800b872:	f8df b224 	ldr.w	fp, [pc, #548]	; 800ba98 <_strtod_l+0x5a0>
 800b876:	e7d2      	b.n	800b81e <_strtod_l+0x326>
 800b878:	ebae 0302 	sub.w	r3, lr, r2
 800b87c:	9306      	str	r3, [sp, #24]
 800b87e:	9b05      	ldr	r3, [sp, #20]
 800b880:	9807      	ldr	r0, [sp, #28]
 800b882:	2b00      	cmp	r3, #0
 800b884:	bf08      	it	eq
 800b886:	4623      	moveq	r3, r4
 800b888:	2c10      	cmp	r4, #16
 800b88a:	9305      	str	r3, [sp, #20]
 800b88c:	46a0      	mov	r8, r4
 800b88e:	bfa8      	it	ge
 800b890:	f04f 0810 	movge.w	r8, #16
 800b894:	f7f4 fdf0 	bl	8000478 <__aeabi_ui2d>
 800b898:	2c09      	cmp	r4, #9
 800b89a:	4682      	mov	sl, r0
 800b89c:	468b      	mov	fp, r1
 800b89e:	dc13      	bgt.n	800b8c8 <_strtod_l+0x3d0>
 800b8a0:	9b06      	ldr	r3, [sp, #24]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f43f ae67 	beq.w	800b576 <_strtod_l+0x7e>
 800b8a8:	9b06      	ldr	r3, [sp, #24]
 800b8aa:	dd7a      	ble.n	800b9a2 <_strtod_l+0x4aa>
 800b8ac:	2b16      	cmp	r3, #22
 800b8ae:	dc61      	bgt.n	800b974 <_strtod_l+0x47c>
 800b8b0:	4a75      	ldr	r2, [pc, #468]	; (800ba88 <_strtod_l+0x590>)
 800b8b2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800b8b6:	e9de 0100 	ldrd	r0, r1, [lr]
 800b8ba:	4652      	mov	r2, sl
 800b8bc:	465b      	mov	r3, fp
 800b8be:	f7f4 fe55 	bl	800056c <__aeabi_dmul>
 800b8c2:	4682      	mov	sl, r0
 800b8c4:	468b      	mov	fp, r1
 800b8c6:	e656      	b.n	800b576 <_strtod_l+0x7e>
 800b8c8:	4b6f      	ldr	r3, [pc, #444]	; (800ba88 <_strtod_l+0x590>)
 800b8ca:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b8ce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b8d2:	f7f4 fe4b 	bl	800056c <__aeabi_dmul>
 800b8d6:	4606      	mov	r6, r0
 800b8d8:	4628      	mov	r0, r5
 800b8da:	460f      	mov	r7, r1
 800b8dc:	f7f4 fdcc 	bl	8000478 <__aeabi_ui2d>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	4630      	mov	r0, r6
 800b8e6:	4639      	mov	r1, r7
 800b8e8:	f7f4 fc8a 	bl	8000200 <__adddf3>
 800b8ec:	2c0f      	cmp	r4, #15
 800b8ee:	4682      	mov	sl, r0
 800b8f0:	468b      	mov	fp, r1
 800b8f2:	ddd5      	ble.n	800b8a0 <_strtod_l+0x3a8>
 800b8f4:	9b06      	ldr	r3, [sp, #24]
 800b8f6:	eba4 0808 	sub.w	r8, r4, r8
 800b8fa:	4498      	add	r8, r3
 800b8fc:	f1b8 0f00 	cmp.w	r8, #0
 800b900:	f340 8096 	ble.w	800ba30 <_strtod_l+0x538>
 800b904:	f018 030f 	ands.w	r3, r8, #15
 800b908:	d00a      	beq.n	800b920 <_strtod_l+0x428>
 800b90a:	495f      	ldr	r1, [pc, #380]	; (800ba88 <_strtod_l+0x590>)
 800b90c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b910:	4652      	mov	r2, sl
 800b912:	465b      	mov	r3, fp
 800b914:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b918:	f7f4 fe28 	bl	800056c <__aeabi_dmul>
 800b91c:	4682      	mov	sl, r0
 800b91e:	468b      	mov	fp, r1
 800b920:	f038 080f 	bics.w	r8, r8, #15
 800b924:	d073      	beq.n	800ba0e <_strtod_l+0x516>
 800b926:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b92a:	dd47      	ble.n	800b9bc <_strtod_l+0x4c4>
 800b92c:	2400      	movs	r4, #0
 800b92e:	46a0      	mov	r8, r4
 800b930:	9407      	str	r4, [sp, #28]
 800b932:	9405      	str	r4, [sp, #20]
 800b934:	2322      	movs	r3, #34	; 0x22
 800b936:	f8df b158 	ldr.w	fp, [pc, #344]	; 800ba90 <_strtod_l+0x598>
 800b93a:	f8c9 3000 	str.w	r3, [r9]
 800b93e:	f04f 0a00 	mov.w	sl, #0
 800b942:	9b07      	ldr	r3, [sp, #28]
 800b944:	2b00      	cmp	r3, #0
 800b946:	f43f ae16 	beq.w	800b576 <_strtod_l+0x7e>
 800b94a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b94c:	4648      	mov	r0, r9
 800b94e:	f001 fe3b 	bl	800d5c8 <_Bfree>
 800b952:	9905      	ldr	r1, [sp, #20]
 800b954:	4648      	mov	r0, r9
 800b956:	f001 fe37 	bl	800d5c8 <_Bfree>
 800b95a:	4641      	mov	r1, r8
 800b95c:	4648      	mov	r0, r9
 800b95e:	f001 fe33 	bl	800d5c8 <_Bfree>
 800b962:	9907      	ldr	r1, [sp, #28]
 800b964:	4648      	mov	r0, r9
 800b966:	f001 fe2f 	bl	800d5c8 <_Bfree>
 800b96a:	4621      	mov	r1, r4
 800b96c:	4648      	mov	r0, r9
 800b96e:	f001 fe2b 	bl	800d5c8 <_Bfree>
 800b972:	e600      	b.n	800b576 <_strtod_l+0x7e>
 800b974:	9a06      	ldr	r2, [sp, #24]
 800b976:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b97a:	4293      	cmp	r3, r2
 800b97c:	dbba      	blt.n	800b8f4 <_strtod_l+0x3fc>
 800b97e:	4d42      	ldr	r5, [pc, #264]	; (800ba88 <_strtod_l+0x590>)
 800b980:	f1c4 040f 	rsb	r4, r4, #15
 800b984:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b988:	4652      	mov	r2, sl
 800b98a:	465b      	mov	r3, fp
 800b98c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b990:	f7f4 fdec 	bl	800056c <__aeabi_dmul>
 800b994:	9b06      	ldr	r3, [sp, #24]
 800b996:	1b1c      	subs	r4, r3, r4
 800b998:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b99c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b9a0:	e78d      	b.n	800b8be <_strtod_l+0x3c6>
 800b9a2:	f113 0f16 	cmn.w	r3, #22
 800b9a6:	dba5      	blt.n	800b8f4 <_strtod_l+0x3fc>
 800b9a8:	4a37      	ldr	r2, [pc, #220]	; (800ba88 <_strtod_l+0x590>)
 800b9aa:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800b9ae:	e9d2 2300 	ldrd	r2, r3, [r2]
 800b9b2:	4650      	mov	r0, sl
 800b9b4:	4659      	mov	r1, fp
 800b9b6:	f7f4 ff03 	bl	80007c0 <__aeabi_ddiv>
 800b9ba:	e782      	b.n	800b8c2 <_strtod_l+0x3ca>
 800b9bc:	2300      	movs	r3, #0
 800b9be:	4e33      	ldr	r6, [pc, #204]	; (800ba8c <_strtod_l+0x594>)
 800b9c0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b9c4:	4650      	mov	r0, sl
 800b9c6:	4659      	mov	r1, fp
 800b9c8:	461d      	mov	r5, r3
 800b9ca:	f1b8 0f01 	cmp.w	r8, #1
 800b9ce:	dc21      	bgt.n	800ba14 <_strtod_l+0x51c>
 800b9d0:	b10b      	cbz	r3, 800b9d6 <_strtod_l+0x4de>
 800b9d2:	4682      	mov	sl, r0
 800b9d4:	468b      	mov	fp, r1
 800b9d6:	4b2d      	ldr	r3, [pc, #180]	; (800ba8c <_strtod_l+0x594>)
 800b9d8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b9dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b9e0:	4652      	mov	r2, sl
 800b9e2:	465b      	mov	r3, fp
 800b9e4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b9e8:	f7f4 fdc0 	bl	800056c <__aeabi_dmul>
 800b9ec:	4b28      	ldr	r3, [pc, #160]	; (800ba90 <_strtod_l+0x598>)
 800b9ee:	460a      	mov	r2, r1
 800b9f0:	400b      	ands	r3, r1
 800b9f2:	4928      	ldr	r1, [pc, #160]	; (800ba94 <_strtod_l+0x59c>)
 800b9f4:	428b      	cmp	r3, r1
 800b9f6:	4682      	mov	sl, r0
 800b9f8:	d898      	bhi.n	800b92c <_strtod_l+0x434>
 800b9fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b9fe:	428b      	cmp	r3, r1
 800ba00:	bf86      	itte	hi
 800ba02:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800ba9c <_strtod_l+0x5a4>
 800ba06:	f04f 3aff 	movhi.w	sl, #4294967295
 800ba0a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ba0e:	2300      	movs	r3, #0
 800ba10:	9304      	str	r3, [sp, #16]
 800ba12:	e077      	b.n	800bb04 <_strtod_l+0x60c>
 800ba14:	f018 0f01 	tst.w	r8, #1
 800ba18:	d006      	beq.n	800ba28 <_strtod_l+0x530>
 800ba1a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800ba1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba22:	f7f4 fda3 	bl	800056c <__aeabi_dmul>
 800ba26:	2301      	movs	r3, #1
 800ba28:	3501      	adds	r5, #1
 800ba2a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ba2e:	e7cc      	b.n	800b9ca <_strtod_l+0x4d2>
 800ba30:	d0ed      	beq.n	800ba0e <_strtod_l+0x516>
 800ba32:	f1c8 0800 	rsb	r8, r8, #0
 800ba36:	f018 020f 	ands.w	r2, r8, #15
 800ba3a:	d00a      	beq.n	800ba52 <_strtod_l+0x55a>
 800ba3c:	4b12      	ldr	r3, [pc, #72]	; (800ba88 <_strtod_l+0x590>)
 800ba3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ba42:	4650      	mov	r0, sl
 800ba44:	4659      	mov	r1, fp
 800ba46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba4a:	f7f4 feb9 	bl	80007c0 <__aeabi_ddiv>
 800ba4e:	4682      	mov	sl, r0
 800ba50:	468b      	mov	fp, r1
 800ba52:	ea5f 1828 	movs.w	r8, r8, asr #4
 800ba56:	d0da      	beq.n	800ba0e <_strtod_l+0x516>
 800ba58:	f1b8 0f1f 	cmp.w	r8, #31
 800ba5c:	dd20      	ble.n	800baa0 <_strtod_l+0x5a8>
 800ba5e:	2400      	movs	r4, #0
 800ba60:	46a0      	mov	r8, r4
 800ba62:	9407      	str	r4, [sp, #28]
 800ba64:	9405      	str	r4, [sp, #20]
 800ba66:	2322      	movs	r3, #34	; 0x22
 800ba68:	f04f 0a00 	mov.w	sl, #0
 800ba6c:	f04f 0b00 	mov.w	fp, #0
 800ba70:	f8c9 3000 	str.w	r3, [r9]
 800ba74:	e765      	b.n	800b942 <_strtod_l+0x44a>
 800ba76:	bf00      	nop
 800ba78:	0800e265 	.word	0x0800e265
 800ba7c:	0800e2cb 	.word	0x0800e2cb
 800ba80:	0800e26d 	.word	0x0800e26d
 800ba84:	0800e288 	.word	0x0800e288
 800ba88:	0800e308 	.word	0x0800e308
 800ba8c:	0800e2e0 	.word	0x0800e2e0
 800ba90:	7ff00000 	.word	0x7ff00000
 800ba94:	7ca00000 	.word	0x7ca00000
 800ba98:	fff80000 	.word	0xfff80000
 800ba9c:	7fefffff 	.word	0x7fefffff
 800baa0:	f018 0310 	ands.w	r3, r8, #16
 800baa4:	bf18      	it	ne
 800baa6:	236a      	movne	r3, #106	; 0x6a
 800baa8:	4da0      	ldr	r5, [pc, #640]	; (800bd2c <_strtod_l+0x834>)
 800baaa:	9304      	str	r3, [sp, #16]
 800baac:	4650      	mov	r0, sl
 800baae:	4659      	mov	r1, fp
 800bab0:	2300      	movs	r3, #0
 800bab2:	f1b8 0f00 	cmp.w	r8, #0
 800bab6:	f300 810a 	bgt.w	800bcce <_strtod_l+0x7d6>
 800baba:	b10b      	cbz	r3, 800bac0 <_strtod_l+0x5c8>
 800babc:	4682      	mov	sl, r0
 800babe:	468b      	mov	fp, r1
 800bac0:	9b04      	ldr	r3, [sp, #16]
 800bac2:	b1bb      	cbz	r3, 800baf4 <_strtod_l+0x5fc>
 800bac4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800bac8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bacc:	2b00      	cmp	r3, #0
 800bace:	4659      	mov	r1, fp
 800bad0:	dd10      	ble.n	800baf4 <_strtod_l+0x5fc>
 800bad2:	2b1f      	cmp	r3, #31
 800bad4:	f340 8107 	ble.w	800bce6 <_strtod_l+0x7ee>
 800bad8:	2b34      	cmp	r3, #52	; 0x34
 800bada:	bfde      	ittt	le
 800badc:	3b20      	suble	r3, #32
 800bade:	f04f 32ff 	movle.w	r2, #4294967295
 800bae2:	fa02 f303 	lslle.w	r3, r2, r3
 800bae6:	f04f 0a00 	mov.w	sl, #0
 800baea:	bfcc      	ite	gt
 800baec:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800baf0:	ea03 0b01 	andle.w	fp, r3, r1
 800baf4:	2200      	movs	r2, #0
 800baf6:	2300      	movs	r3, #0
 800baf8:	4650      	mov	r0, sl
 800bafa:	4659      	mov	r1, fp
 800bafc:	f7f4 ff9e 	bl	8000a3c <__aeabi_dcmpeq>
 800bb00:	2800      	cmp	r0, #0
 800bb02:	d1ac      	bne.n	800ba5e <_strtod_l+0x566>
 800bb04:	9b07      	ldr	r3, [sp, #28]
 800bb06:	9300      	str	r3, [sp, #0]
 800bb08:	9a05      	ldr	r2, [sp, #20]
 800bb0a:	9908      	ldr	r1, [sp, #32]
 800bb0c:	4623      	mov	r3, r4
 800bb0e:	4648      	mov	r0, r9
 800bb10:	f001 fdac 	bl	800d66c <__s2b>
 800bb14:	9007      	str	r0, [sp, #28]
 800bb16:	2800      	cmp	r0, #0
 800bb18:	f43f af08 	beq.w	800b92c <_strtod_l+0x434>
 800bb1c:	9a06      	ldr	r2, [sp, #24]
 800bb1e:	9b06      	ldr	r3, [sp, #24]
 800bb20:	2a00      	cmp	r2, #0
 800bb22:	f1c3 0300 	rsb	r3, r3, #0
 800bb26:	bfa8      	it	ge
 800bb28:	2300      	movge	r3, #0
 800bb2a:	930e      	str	r3, [sp, #56]	; 0x38
 800bb2c:	2400      	movs	r4, #0
 800bb2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bb32:	9316      	str	r3, [sp, #88]	; 0x58
 800bb34:	46a0      	mov	r8, r4
 800bb36:	9b07      	ldr	r3, [sp, #28]
 800bb38:	4648      	mov	r0, r9
 800bb3a:	6859      	ldr	r1, [r3, #4]
 800bb3c:	f001 fd10 	bl	800d560 <_Balloc>
 800bb40:	9005      	str	r0, [sp, #20]
 800bb42:	2800      	cmp	r0, #0
 800bb44:	f43f aef6 	beq.w	800b934 <_strtod_l+0x43c>
 800bb48:	9b07      	ldr	r3, [sp, #28]
 800bb4a:	691a      	ldr	r2, [r3, #16]
 800bb4c:	3202      	adds	r2, #2
 800bb4e:	f103 010c 	add.w	r1, r3, #12
 800bb52:	0092      	lsls	r2, r2, #2
 800bb54:	300c      	adds	r0, #12
 800bb56:	f7ff f955 	bl	800ae04 <memcpy>
 800bb5a:	aa1e      	add	r2, sp, #120	; 0x78
 800bb5c:	a91d      	add	r1, sp, #116	; 0x74
 800bb5e:	ec4b ab10 	vmov	d0, sl, fp
 800bb62:	4648      	mov	r0, r9
 800bb64:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bb68:	f002 f83c 	bl	800dbe4 <__d2b>
 800bb6c:	901c      	str	r0, [sp, #112]	; 0x70
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	f43f aee0 	beq.w	800b934 <_strtod_l+0x43c>
 800bb74:	2101      	movs	r1, #1
 800bb76:	4648      	mov	r0, r9
 800bb78:	f001 fe04 	bl	800d784 <__i2b>
 800bb7c:	4680      	mov	r8, r0
 800bb7e:	2800      	cmp	r0, #0
 800bb80:	f43f aed8 	beq.w	800b934 <_strtod_l+0x43c>
 800bb84:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800bb86:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800bb88:	2e00      	cmp	r6, #0
 800bb8a:	bfab      	itete	ge
 800bb8c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800bb8e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800bb90:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800bb92:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800bb94:	bfac      	ite	ge
 800bb96:	18f7      	addge	r7, r6, r3
 800bb98:	1b9d      	sublt	r5, r3, r6
 800bb9a:	9b04      	ldr	r3, [sp, #16]
 800bb9c:	1af6      	subs	r6, r6, r3
 800bb9e:	4416      	add	r6, r2
 800bba0:	4b63      	ldr	r3, [pc, #396]	; (800bd30 <_strtod_l+0x838>)
 800bba2:	3e01      	subs	r6, #1
 800bba4:	429e      	cmp	r6, r3
 800bba6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800bbaa:	f280 80af 	bge.w	800bd0c <_strtod_l+0x814>
 800bbae:	1b9b      	subs	r3, r3, r6
 800bbb0:	2b1f      	cmp	r3, #31
 800bbb2:	eba2 0203 	sub.w	r2, r2, r3
 800bbb6:	f04f 0101 	mov.w	r1, #1
 800bbba:	f300 809b 	bgt.w	800bcf4 <_strtod_l+0x7fc>
 800bbbe:	fa01 f303 	lsl.w	r3, r1, r3
 800bbc2:	930f      	str	r3, [sp, #60]	; 0x3c
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	930a      	str	r3, [sp, #40]	; 0x28
 800bbc8:	18be      	adds	r6, r7, r2
 800bbca:	9b04      	ldr	r3, [sp, #16]
 800bbcc:	42b7      	cmp	r7, r6
 800bbce:	4415      	add	r5, r2
 800bbd0:	441d      	add	r5, r3
 800bbd2:	463b      	mov	r3, r7
 800bbd4:	bfa8      	it	ge
 800bbd6:	4633      	movge	r3, r6
 800bbd8:	42ab      	cmp	r3, r5
 800bbda:	bfa8      	it	ge
 800bbdc:	462b      	movge	r3, r5
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	bfc2      	ittt	gt
 800bbe2:	1af6      	subgt	r6, r6, r3
 800bbe4:	1aed      	subgt	r5, r5, r3
 800bbe6:	1aff      	subgt	r7, r7, r3
 800bbe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bbea:	b1bb      	cbz	r3, 800bc1c <_strtod_l+0x724>
 800bbec:	4641      	mov	r1, r8
 800bbee:	461a      	mov	r2, r3
 800bbf0:	4648      	mov	r0, r9
 800bbf2:	f001 fe67 	bl	800d8c4 <__pow5mult>
 800bbf6:	4680      	mov	r8, r0
 800bbf8:	2800      	cmp	r0, #0
 800bbfa:	f43f ae9b 	beq.w	800b934 <_strtod_l+0x43c>
 800bbfe:	4601      	mov	r1, r0
 800bc00:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bc02:	4648      	mov	r0, r9
 800bc04:	f001 fdc7 	bl	800d796 <__multiply>
 800bc08:	900c      	str	r0, [sp, #48]	; 0x30
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f43f ae92 	beq.w	800b934 <_strtod_l+0x43c>
 800bc10:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bc12:	4648      	mov	r0, r9
 800bc14:	f001 fcd8 	bl	800d5c8 <_Bfree>
 800bc18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc1a:	931c      	str	r3, [sp, #112]	; 0x70
 800bc1c:	2e00      	cmp	r6, #0
 800bc1e:	dc7a      	bgt.n	800bd16 <_strtod_l+0x81e>
 800bc20:	9b06      	ldr	r3, [sp, #24]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	dd08      	ble.n	800bc38 <_strtod_l+0x740>
 800bc26:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc28:	9905      	ldr	r1, [sp, #20]
 800bc2a:	4648      	mov	r0, r9
 800bc2c:	f001 fe4a 	bl	800d8c4 <__pow5mult>
 800bc30:	9005      	str	r0, [sp, #20]
 800bc32:	2800      	cmp	r0, #0
 800bc34:	f43f ae7e 	beq.w	800b934 <_strtod_l+0x43c>
 800bc38:	2d00      	cmp	r5, #0
 800bc3a:	dd08      	ble.n	800bc4e <_strtod_l+0x756>
 800bc3c:	462a      	mov	r2, r5
 800bc3e:	9905      	ldr	r1, [sp, #20]
 800bc40:	4648      	mov	r0, r9
 800bc42:	f001 fe8d 	bl	800d960 <__lshift>
 800bc46:	9005      	str	r0, [sp, #20]
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	f43f ae73 	beq.w	800b934 <_strtod_l+0x43c>
 800bc4e:	2f00      	cmp	r7, #0
 800bc50:	dd08      	ble.n	800bc64 <_strtod_l+0x76c>
 800bc52:	4641      	mov	r1, r8
 800bc54:	463a      	mov	r2, r7
 800bc56:	4648      	mov	r0, r9
 800bc58:	f001 fe82 	bl	800d960 <__lshift>
 800bc5c:	4680      	mov	r8, r0
 800bc5e:	2800      	cmp	r0, #0
 800bc60:	f43f ae68 	beq.w	800b934 <_strtod_l+0x43c>
 800bc64:	9a05      	ldr	r2, [sp, #20]
 800bc66:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bc68:	4648      	mov	r0, r9
 800bc6a:	f001 fee7 	bl	800da3c <__mdiff>
 800bc6e:	4604      	mov	r4, r0
 800bc70:	2800      	cmp	r0, #0
 800bc72:	f43f ae5f 	beq.w	800b934 <_strtod_l+0x43c>
 800bc76:	68c3      	ldr	r3, [r0, #12]
 800bc78:	930c      	str	r3, [sp, #48]	; 0x30
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	60c3      	str	r3, [r0, #12]
 800bc7e:	4641      	mov	r1, r8
 800bc80:	f001 fec2 	bl	800da08 <__mcmp>
 800bc84:	2800      	cmp	r0, #0
 800bc86:	da55      	bge.n	800bd34 <_strtod_l+0x83c>
 800bc88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc8a:	b9e3      	cbnz	r3, 800bcc6 <_strtod_l+0x7ce>
 800bc8c:	f1ba 0f00 	cmp.w	sl, #0
 800bc90:	d119      	bne.n	800bcc6 <_strtod_l+0x7ce>
 800bc92:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bc96:	b9b3      	cbnz	r3, 800bcc6 <_strtod_l+0x7ce>
 800bc98:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bc9c:	0d1b      	lsrs	r3, r3, #20
 800bc9e:	051b      	lsls	r3, r3, #20
 800bca0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bca4:	d90f      	bls.n	800bcc6 <_strtod_l+0x7ce>
 800bca6:	6963      	ldr	r3, [r4, #20]
 800bca8:	b913      	cbnz	r3, 800bcb0 <_strtod_l+0x7b8>
 800bcaa:	6923      	ldr	r3, [r4, #16]
 800bcac:	2b01      	cmp	r3, #1
 800bcae:	dd0a      	ble.n	800bcc6 <_strtod_l+0x7ce>
 800bcb0:	4621      	mov	r1, r4
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	4648      	mov	r0, r9
 800bcb6:	f001 fe53 	bl	800d960 <__lshift>
 800bcba:	4641      	mov	r1, r8
 800bcbc:	4604      	mov	r4, r0
 800bcbe:	f001 fea3 	bl	800da08 <__mcmp>
 800bcc2:	2800      	cmp	r0, #0
 800bcc4:	dc67      	bgt.n	800bd96 <_strtod_l+0x89e>
 800bcc6:	9b04      	ldr	r3, [sp, #16]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d171      	bne.n	800bdb0 <_strtod_l+0x8b8>
 800bccc:	e63d      	b.n	800b94a <_strtod_l+0x452>
 800bcce:	f018 0f01 	tst.w	r8, #1
 800bcd2:	d004      	beq.n	800bcde <_strtod_l+0x7e6>
 800bcd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bcd8:	f7f4 fc48 	bl	800056c <__aeabi_dmul>
 800bcdc:	2301      	movs	r3, #1
 800bcde:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bce2:	3508      	adds	r5, #8
 800bce4:	e6e5      	b.n	800bab2 <_strtod_l+0x5ba>
 800bce6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcea:	fa02 f303 	lsl.w	r3, r2, r3
 800bcee:	ea03 0a0a 	and.w	sl, r3, sl
 800bcf2:	e6ff      	b.n	800baf4 <_strtod_l+0x5fc>
 800bcf4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800bcf8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800bcfc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800bd00:	36e2      	adds	r6, #226	; 0xe2
 800bd02:	fa01 f306 	lsl.w	r3, r1, r6
 800bd06:	930a      	str	r3, [sp, #40]	; 0x28
 800bd08:	910f      	str	r1, [sp, #60]	; 0x3c
 800bd0a:	e75d      	b.n	800bbc8 <_strtod_l+0x6d0>
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	930a      	str	r3, [sp, #40]	; 0x28
 800bd10:	2301      	movs	r3, #1
 800bd12:	930f      	str	r3, [sp, #60]	; 0x3c
 800bd14:	e758      	b.n	800bbc8 <_strtod_l+0x6d0>
 800bd16:	4632      	mov	r2, r6
 800bd18:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bd1a:	4648      	mov	r0, r9
 800bd1c:	f001 fe20 	bl	800d960 <__lshift>
 800bd20:	901c      	str	r0, [sp, #112]	; 0x70
 800bd22:	2800      	cmp	r0, #0
 800bd24:	f47f af7c 	bne.w	800bc20 <_strtod_l+0x728>
 800bd28:	e604      	b.n	800b934 <_strtod_l+0x43c>
 800bd2a:	bf00      	nop
 800bd2c:	0800e2a0 	.word	0x0800e2a0
 800bd30:	fffffc02 	.word	0xfffffc02
 800bd34:	465d      	mov	r5, fp
 800bd36:	f040 8086 	bne.w	800be46 <_strtod_l+0x94e>
 800bd3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd40:	b32a      	cbz	r2, 800bd8e <_strtod_l+0x896>
 800bd42:	4aaf      	ldr	r2, [pc, #700]	; (800c000 <_strtod_l+0xb08>)
 800bd44:	4293      	cmp	r3, r2
 800bd46:	d153      	bne.n	800bdf0 <_strtod_l+0x8f8>
 800bd48:	9b04      	ldr	r3, [sp, #16]
 800bd4a:	4650      	mov	r0, sl
 800bd4c:	b1d3      	cbz	r3, 800bd84 <_strtod_l+0x88c>
 800bd4e:	4aad      	ldr	r2, [pc, #692]	; (800c004 <_strtod_l+0xb0c>)
 800bd50:	402a      	ands	r2, r5
 800bd52:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800bd56:	f04f 31ff 	mov.w	r1, #4294967295
 800bd5a:	d816      	bhi.n	800bd8a <_strtod_l+0x892>
 800bd5c:	0d12      	lsrs	r2, r2, #20
 800bd5e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bd62:	fa01 f303 	lsl.w	r3, r1, r3
 800bd66:	4298      	cmp	r0, r3
 800bd68:	d142      	bne.n	800bdf0 <_strtod_l+0x8f8>
 800bd6a:	4ba7      	ldr	r3, [pc, #668]	; (800c008 <_strtod_l+0xb10>)
 800bd6c:	429d      	cmp	r5, r3
 800bd6e:	d102      	bne.n	800bd76 <_strtod_l+0x87e>
 800bd70:	3001      	adds	r0, #1
 800bd72:	f43f addf 	beq.w	800b934 <_strtod_l+0x43c>
 800bd76:	4ba3      	ldr	r3, [pc, #652]	; (800c004 <_strtod_l+0xb0c>)
 800bd78:	402b      	ands	r3, r5
 800bd7a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800bd7e:	f04f 0a00 	mov.w	sl, #0
 800bd82:	e7a0      	b.n	800bcc6 <_strtod_l+0x7ce>
 800bd84:	f04f 33ff 	mov.w	r3, #4294967295
 800bd88:	e7ed      	b.n	800bd66 <_strtod_l+0x86e>
 800bd8a:	460b      	mov	r3, r1
 800bd8c:	e7eb      	b.n	800bd66 <_strtod_l+0x86e>
 800bd8e:	bb7b      	cbnz	r3, 800bdf0 <_strtod_l+0x8f8>
 800bd90:	f1ba 0f00 	cmp.w	sl, #0
 800bd94:	d12c      	bne.n	800bdf0 <_strtod_l+0x8f8>
 800bd96:	9904      	ldr	r1, [sp, #16]
 800bd98:	4a9a      	ldr	r2, [pc, #616]	; (800c004 <_strtod_l+0xb0c>)
 800bd9a:	465b      	mov	r3, fp
 800bd9c:	b1f1      	cbz	r1, 800bddc <_strtod_l+0x8e4>
 800bd9e:	ea02 010b 	and.w	r1, r2, fp
 800bda2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bda6:	dc19      	bgt.n	800bddc <_strtod_l+0x8e4>
 800bda8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bdac:	f77f ae5b 	ble.w	800ba66 <_strtod_l+0x56e>
 800bdb0:	4a96      	ldr	r2, [pc, #600]	; (800c00c <_strtod_l+0xb14>)
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800bdb8:	4650      	mov	r0, sl
 800bdba:	4659      	mov	r1, fp
 800bdbc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bdc0:	f7f4 fbd4 	bl	800056c <__aeabi_dmul>
 800bdc4:	4682      	mov	sl, r0
 800bdc6:	468b      	mov	fp, r1
 800bdc8:	2900      	cmp	r1, #0
 800bdca:	f47f adbe 	bne.w	800b94a <_strtod_l+0x452>
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	f47f adbb 	bne.w	800b94a <_strtod_l+0x452>
 800bdd4:	2322      	movs	r3, #34	; 0x22
 800bdd6:	f8c9 3000 	str.w	r3, [r9]
 800bdda:	e5b6      	b.n	800b94a <_strtod_l+0x452>
 800bddc:	4013      	ands	r3, r2
 800bdde:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bde2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bde6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bdea:	f04f 3aff 	mov.w	sl, #4294967295
 800bdee:	e76a      	b.n	800bcc6 <_strtod_l+0x7ce>
 800bdf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bdf2:	b193      	cbz	r3, 800be1a <_strtod_l+0x922>
 800bdf4:	422b      	tst	r3, r5
 800bdf6:	f43f af66 	beq.w	800bcc6 <_strtod_l+0x7ce>
 800bdfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bdfc:	9a04      	ldr	r2, [sp, #16]
 800bdfe:	4650      	mov	r0, sl
 800be00:	4659      	mov	r1, fp
 800be02:	b173      	cbz	r3, 800be22 <_strtod_l+0x92a>
 800be04:	f7ff fb5b 	bl	800b4be <sulp>
 800be08:	4602      	mov	r2, r0
 800be0a:	460b      	mov	r3, r1
 800be0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be10:	f7f4 f9f6 	bl	8000200 <__adddf3>
 800be14:	4682      	mov	sl, r0
 800be16:	468b      	mov	fp, r1
 800be18:	e755      	b.n	800bcc6 <_strtod_l+0x7ce>
 800be1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be1c:	ea13 0f0a 	tst.w	r3, sl
 800be20:	e7e9      	b.n	800bdf6 <_strtod_l+0x8fe>
 800be22:	f7ff fb4c 	bl	800b4be <sulp>
 800be26:	4602      	mov	r2, r0
 800be28:	460b      	mov	r3, r1
 800be2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800be2e:	f7f4 f9e5 	bl	80001fc <__aeabi_dsub>
 800be32:	2200      	movs	r2, #0
 800be34:	2300      	movs	r3, #0
 800be36:	4682      	mov	sl, r0
 800be38:	468b      	mov	fp, r1
 800be3a:	f7f4 fdff 	bl	8000a3c <__aeabi_dcmpeq>
 800be3e:	2800      	cmp	r0, #0
 800be40:	f47f ae11 	bne.w	800ba66 <_strtod_l+0x56e>
 800be44:	e73f      	b.n	800bcc6 <_strtod_l+0x7ce>
 800be46:	4641      	mov	r1, r8
 800be48:	4620      	mov	r0, r4
 800be4a:	f001 ff1a 	bl	800dc82 <__ratio>
 800be4e:	ec57 6b10 	vmov	r6, r7, d0
 800be52:	2200      	movs	r2, #0
 800be54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800be58:	ee10 0a10 	vmov	r0, s0
 800be5c:	4639      	mov	r1, r7
 800be5e:	f7f4 fe01 	bl	8000a64 <__aeabi_dcmple>
 800be62:	2800      	cmp	r0, #0
 800be64:	d077      	beq.n	800bf56 <_strtod_l+0xa5e>
 800be66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d04a      	beq.n	800bf02 <_strtod_l+0xa0a>
 800be6c:	4b68      	ldr	r3, [pc, #416]	; (800c010 <_strtod_l+0xb18>)
 800be6e:	2200      	movs	r2, #0
 800be70:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800be74:	4f66      	ldr	r7, [pc, #408]	; (800c010 <_strtod_l+0xb18>)
 800be76:	2600      	movs	r6, #0
 800be78:	4b62      	ldr	r3, [pc, #392]	; (800c004 <_strtod_l+0xb0c>)
 800be7a:	402b      	ands	r3, r5
 800be7c:	930f      	str	r3, [sp, #60]	; 0x3c
 800be7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be80:	4b64      	ldr	r3, [pc, #400]	; (800c014 <_strtod_l+0xb1c>)
 800be82:	429a      	cmp	r2, r3
 800be84:	f040 80ce 	bne.w	800c024 <_strtod_l+0xb2c>
 800be88:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800be8c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800be90:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800be94:	ec4b ab10 	vmov	d0, sl, fp
 800be98:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800be9c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bea0:	f001 fe2a 	bl	800daf8 <__ulp>
 800bea4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bea8:	ec53 2b10 	vmov	r2, r3, d0
 800beac:	f7f4 fb5e 	bl	800056c <__aeabi_dmul>
 800beb0:	4652      	mov	r2, sl
 800beb2:	465b      	mov	r3, fp
 800beb4:	f7f4 f9a4 	bl	8000200 <__adddf3>
 800beb8:	460b      	mov	r3, r1
 800beba:	4952      	ldr	r1, [pc, #328]	; (800c004 <_strtod_l+0xb0c>)
 800bebc:	4a56      	ldr	r2, [pc, #344]	; (800c018 <_strtod_l+0xb20>)
 800bebe:	4019      	ands	r1, r3
 800bec0:	4291      	cmp	r1, r2
 800bec2:	4682      	mov	sl, r0
 800bec4:	d95b      	bls.n	800bf7e <_strtod_l+0xa86>
 800bec6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bec8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800becc:	4293      	cmp	r3, r2
 800bece:	d103      	bne.n	800bed8 <_strtod_l+0x9e0>
 800bed0:	9b08      	ldr	r3, [sp, #32]
 800bed2:	3301      	adds	r3, #1
 800bed4:	f43f ad2e 	beq.w	800b934 <_strtod_l+0x43c>
 800bed8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c008 <_strtod_l+0xb10>
 800bedc:	f04f 3aff 	mov.w	sl, #4294967295
 800bee0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bee2:	4648      	mov	r0, r9
 800bee4:	f001 fb70 	bl	800d5c8 <_Bfree>
 800bee8:	9905      	ldr	r1, [sp, #20]
 800beea:	4648      	mov	r0, r9
 800beec:	f001 fb6c 	bl	800d5c8 <_Bfree>
 800bef0:	4641      	mov	r1, r8
 800bef2:	4648      	mov	r0, r9
 800bef4:	f001 fb68 	bl	800d5c8 <_Bfree>
 800bef8:	4621      	mov	r1, r4
 800befa:	4648      	mov	r0, r9
 800befc:	f001 fb64 	bl	800d5c8 <_Bfree>
 800bf00:	e619      	b.n	800bb36 <_strtod_l+0x63e>
 800bf02:	f1ba 0f00 	cmp.w	sl, #0
 800bf06:	d11a      	bne.n	800bf3e <_strtod_l+0xa46>
 800bf08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf0c:	b9eb      	cbnz	r3, 800bf4a <_strtod_l+0xa52>
 800bf0e:	2200      	movs	r2, #0
 800bf10:	4b3f      	ldr	r3, [pc, #252]	; (800c010 <_strtod_l+0xb18>)
 800bf12:	4630      	mov	r0, r6
 800bf14:	4639      	mov	r1, r7
 800bf16:	f7f4 fd9b 	bl	8000a50 <__aeabi_dcmplt>
 800bf1a:	b9c8      	cbnz	r0, 800bf50 <_strtod_l+0xa58>
 800bf1c:	4630      	mov	r0, r6
 800bf1e:	4639      	mov	r1, r7
 800bf20:	2200      	movs	r2, #0
 800bf22:	4b3e      	ldr	r3, [pc, #248]	; (800c01c <_strtod_l+0xb24>)
 800bf24:	f7f4 fb22 	bl	800056c <__aeabi_dmul>
 800bf28:	4606      	mov	r6, r0
 800bf2a:	460f      	mov	r7, r1
 800bf2c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bf30:	9618      	str	r6, [sp, #96]	; 0x60
 800bf32:	9319      	str	r3, [sp, #100]	; 0x64
 800bf34:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800bf38:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bf3c:	e79c      	b.n	800be78 <_strtod_l+0x980>
 800bf3e:	f1ba 0f01 	cmp.w	sl, #1
 800bf42:	d102      	bne.n	800bf4a <_strtod_l+0xa52>
 800bf44:	2d00      	cmp	r5, #0
 800bf46:	f43f ad8e 	beq.w	800ba66 <_strtod_l+0x56e>
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	4b34      	ldr	r3, [pc, #208]	; (800c020 <_strtod_l+0xb28>)
 800bf4e:	e78f      	b.n	800be70 <_strtod_l+0x978>
 800bf50:	2600      	movs	r6, #0
 800bf52:	4f32      	ldr	r7, [pc, #200]	; (800c01c <_strtod_l+0xb24>)
 800bf54:	e7ea      	b.n	800bf2c <_strtod_l+0xa34>
 800bf56:	4b31      	ldr	r3, [pc, #196]	; (800c01c <_strtod_l+0xb24>)
 800bf58:	4630      	mov	r0, r6
 800bf5a:	4639      	mov	r1, r7
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	f7f4 fb05 	bl	800056c <__aeabi_dmul>
 800bf62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bf64:	4606      	mov	r6, r0
 800bf66:	460f      	mov	r7, r1
 800bf68:	b933      	cbnz	r3, 800bf78 <_strtod_l+0xa80>
 800bf6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf6e:	9010      	str	r0, [sp, #64]	; 0x40
 800bf70:	9311      	str	r3, [sp, #68]	; 0x44
 800bf72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf76:	e7df      	b.n	800bf38 <_strtod_l+0xa40>
 800bf78:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bf7c:	e7f9      	b.n	800bf72 <_strtod_l+0xa7a>
 800bf7e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800bf82:	9b04      	ldr	r3, [sp, #16]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1ab      	bne.n	800bee0 <_strtod_l+0x9e8>
 800bf88:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bf8c:	0d1b      	lsrs	r3, r3, #20
 800bf8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bf90:	051b      	lsls	r3, r3, #20
 800bf92:	429a      	cmp	r2, r3
 800bf94:	465d      	mov	r5, fp
 800bf96:	d1a3      	bne.n	800bee0 <_strtod_l+0x9e8>
 800bf98:	4639      	mov	r1, r7
 800bf9a:	4630      	mov	r0, r6
 800bf9c:	f7f4 fd96 	bl	8000acc <__aeabi_d2iz>
 800bfa0:	f7f4 fa7a 	bl	8000498 <__aeabi_i2d>
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	4630      	mov	r0, r6
 800bfac:	f7f4 f926 	bl	80001fc <__aeabi_dsub>
 800bfb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bfb2:	4606      	mov	r6, r0
 800bfb4:	460f      	mov	r7, r1
 800bfb6:	b933      	cbnz	r3, 800bfc6 <_strtod_l+0xace>
 800bfb8:	f1ba 0f00 	cmp.w	sl, #0
 800bfbc:	d103      	bne.n	800bfc6 <_strtod_l+0xace>
 800bfbe:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800bfc2:	2d00      	cmp	r5, #0
 800bfc4:	d06d      	beq.n	800c0a2 <_strtod_l+0xbaa>
 800bfc6:	a30a      	add	r3, pc, #40	; (adr r3, 800bff0 <_strtod_l+0xaf8>)
 800bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfcc:	4630      	mov	r0, r6
 800bfce:	4639      	mov	r1, r7
 800bfd0:	f7f4 fd3e 	bl	8000a50 <__aeabi_dcmplt>
 800bfd4:	2800      	cmp	r0, #0
 800bfd6:	f47f acb8 	bne.w	800b94a <_strtod_l+0x452>
 800bfda:	a307      	add	r3, pc, #28	; (adr r3, 800bff8 <_strtod_l+0xb00>)
 800bfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfe0:	4630      	mov	r0, r6
 800bfe2:	4639      	mov	r1, r7
 800bfe4:	f7f4 fd52 	bl	8000a8c <__aeabi_dcmpgt>
 800bfe8:	2800      	cmp	r0, #0
 800bfea:	f43f af79 	beq.w	800bee0 <_strtod_l+0x9e8>
 800bfee:	e4ac      	b.n	800b94a <_strtod_l+0x452>
 800bff0:	94a03595 	.word	0x94a03595
 800bff4:	3fdfffff 	.word	0x3fdfffff
 800bff8:	35afe535 	.word	0x35afe535
 800bffc:	3fe00000 	.word	0x3fe00000
 800c000:	000fffff 	.word	0x000fffff
 800c004:	7ff00000 	.word	0x7ff00000
 800c008:	7fefffff 	.word	0x7fefffff
 800c00c:	39500000 	.word	0x39500000
 800c010:	3ff00000 	.word	0x3ff00000
 800c014:	7fe00000 	.word	0x7fe00000
 800c018:	7c9fffff 	.word	0x7c9fffff
 800c01c:	3fe00000 	.word	0x3fe00000
 800c020:	bff00000 	.word	0xbff00000
 800c024:	9b04      	ldr	r3, [sp, #16]
 800c026:	b333      	cbz	r3, 800c076 <_strtod_l+0xb7e>
 800c028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c02a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c02e:	d822      	bhi.n	800c076 <_strtod_l+0xb7e>
 800c030:	a327      	add	r3, pc, #156	; (adr r3, 800c0d0 <_strtod_l+0xbd8>)
 800c032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c036:	4630      	mov	r0, r6
 800c038:	4639      	mov	r1, r7
 800c03a:	f7f4 fd13 	bl	8000a64 <__aeabi_dcmple>
 800c03e:	b1a0      	cbz	r0, 800c06a <_strtod_l+0xb72>
 800c040:	4639      	mov	r1, r7
 800c042:	4630      	mov	r0, r6
 800c044:	f7f4 fd6a 	bl	8000b1c <__aeabi_d2uiz>
 800c048:	2800      	cmp	r0, #0
 800c04a:	bf08      	it	eq
 800c04c:	2001      	moveq	r0, #1
 800c04e:	f7f4 fa13 	bl	8000478 <__aeabi_ui2d>
 800c052:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c054:	4606      	mov	r6, r0
 800c056:	460f      	mov	r7, r1
 800c058:	bb03      	cbnz	r3, 800c09c <_strtod_l+0xba4>
 800c05a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c05e:	9012      	str	r0, [sp, #72]	; 0x48
 800c060:	9313      	str	r3, [sp, #76]	; 0x4c
 800c062:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c066:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c06a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c06c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c06e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c072:	1a9b      	subs	r3, r3, r2
 800c074:	930b      	str	r3, [sp, #44]	; 0x2c
 800c076:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c07a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c07e:	f001 fd3b 	bl	800daf8 <__ulp>
 800c082:	4650      	mov	r0, sl
 800c084:	ec53 2b10 	vmov	r2, r3, d0
 800c088:	4659      	mov	r1, fp
 800c08a:	f7f4 fa6f 	bl	800056c <__aeabi_dmul>
 800c08e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c092:	f7f4 f8b5 	bl	8000200 <__adddf3>
 800c096:	4682      	mov	sl, r0
 800c098:	468b      	mov	fp, r1
 800c09a:	e772      	b.n	800bf82 <_strtod_l+0xa8a>
 800c09c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c0a0:	e7df      	b.n	800c062 <_strtod_l+0xb6a>
 800c0a2:	a30d      	add	r3, pc, #52	; (adr r3, 800c0d8 <_strtod_l+0xbe0>)
 800c0a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a8:	f7f4 fcd2 	bl	8000a50 <__aeabi_dcmplt>
 800c0ac:	e79c      	b.n	800bfe8 <_strtod_l+0xaf0>
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	930d      	str	r3, [sp, #52]	; 0x34
 800c0b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c0b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c0b6:	6013      	str	r3, [r2, #0]
 800c0b8:	f7ff ba61 	b.w	800b57e <_strtod_l+0x86>
 800c0bc:	2b65      	cmp	r3, #101	; 0x65
 800c0be:	f04f 0200 	mov.w	r2, #0
 800c0c2:	f43f ab4e 	beq.w	800b762 <_strtod_l+0x26a>
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	4614      	mov	r4, r2
 800c0ca:	9104      	str	r1, [sp, #16]
 800c0cc:	f7ff bacb 	b.w	800b666 <_strtod_l+0x16e>
 800c0d0:	ffc00000 	.word	0xffc00000
 800c0d4:	41dfffff 	.word	0x41dfffff
 800c0d8:	94a03595 	.word	0x94a03595
 800c0dc:	3fcfffff 	.word	0x3fcfffff

0800c0e0 <strtod>:
 800c0e0:	4b07      	ldr	r3, [pc, #28]	; (800c100 <strtod+0x20>)
 800c0e2:	4a08      	ldr	r2, [pc, #32]	; (800c104 <strtod+0x24>)
 800c0e4:	b410      	push	{r4}
 800c0e6:	681c      	ldr	r4, [r3, #0]
 800c0e8:	6a23      	ldr	r3, [r4, #32]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	bf08      	it	eq
 800c0ee:	4613      	moveq	r3, r2
 800c0f0:	460a      	mov	r2, r1
 800c0f2:	4601      	mov	r1, r0
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c0fa:	f7ff b9fd 	b.w	800b4f8 <_strtod_l>
 800c0fe:	bf00      	nop
 800c100:	20000014 	.word	0x20000014
 800c104:	20000078 	.word	0x20000078

0800c108 <_strtol_l.isra.0>:
 800c108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c10c:	4680      	mov	r8, r0
 800c10e:	4689      	mov	r9, r1
 800c110:	4692      	mov	sl, r2
 800c112:	461e      	mov	r6, r3
 800c114:	460f      	mov	r7, r1
 800c116:	463d      	mov	r5, r7
 800c118:	9808      	ldr	r0, [sp, #32]
 800c11a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c11e:	f001 f9f1 	bl	800d504 <__locale_ctype_ptr_l>
 800c122:	4420      	add	r0, r4
 800c124:	7843      	ldrb	r3, [r0, #1]
 800c126:	f013 0308 	ands.w	r3, r3, #8
 800c12a:	d132      	bne.n	800c192 <_strtol_l.isra.0+0x8a>
 800c12c:	2c2d      	cmp	r4, #45	; 0x2d
 800c12e:	d132      	bne.n	800c196 <_strtol_l.isra.0+0x8e>
 800c130:	787c      	ldrb	r4, [r7, #1]
 800c132:	1cbd      	adds	r5, r7, #2
 800c134:	2201      	movs	r2, #1
 800c136:	2e00      	cmp	r6, #0
 800c138:	d05d      	beq.n	800c1f6 <_strtol_l.isra.0+0xee>
 800c13a:	2e10      	cmp	r6, #16
 800c13c:	d109      	bne.n	800c152 <_strtol_l.isra.0+0x4a>
 800c13e:	2c30      	cmp	r4, #48	; 0x30
 800c140:	d107      	bne.n	800c152 <_strtol_l.isra.0+0x4a>
 800c142:	782b      	ldrb	r3, [r5, #0]
 800c144:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c148:	2b58      	cmp	r3, #88	; 0x58
 800c14a:	d14f      	bne.n	800c1ec <_strtol_l.isra.0+0xe4>
 800c14c:	786c      	ldrb	r4, [r5, #1]
 800c14e:	2610      	movs	r6, #16
 800c150:	3502      	adds	r5, #2
 800c152:	2a00      	cmp	r2, #0
 800c154:	bf14      	ite	ne
 800c156:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c15a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c15e:	2700      	movs	r7, #0
 800c160:	fbb1 fcf6 	udiv	ip, r1, r6
 800c164:	4638      	mov	r0, r7
 800c166:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c16a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c16e:	2b09      	cmp	r3, #9
 800c170:	d817      	bhi.n	800c1a2 <_strtol_l.isra.0+0x9a>
 800c172:	461c      	mov	r4, r3
 800c174:	42a6      	cmp	r6, r4
 800c176:	dd23      	ble.n	800c1c0 <_strtol_l.isra.0+0xb8>
 800c178:	1c7b      	adds	r3, r7, #1
 800c17a:	d007      	beq.n	800c18c <_strtol_l.isra.0+0x84>
 800c17c:	4584      	cmp	ip, r0
 800c17e:	d31c      	bcc.n	800c1ba <_strtol_l.isra.0+0xb2>
 800c180:	d101      	bne.n	800c186 <_strtol_l.isra.0+0x7e>
 800c182:	45a6      	cmp	lr, r4
 800c184:	db19      	blt.n	800c1ba <_strtol_l.isra.0+0xb2>
 800c186:	fb00 4006 	mla	r0, r0, r6, r4
 800c18a:	2701      	movs	r7, #1
 800c18c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c190:	e7eb      	b.n	800c16a <_strtol_l.isra.0+0x62>
 800c192:	462f      	mov	r7, r5
 800c194:	e7bf      	b.n	800c116 <_strtol_l.isra.0+0xe>
 800c196:	2c2b      	cmp	r4, #43	; 0x2b
 800c198:	bf04      	itt	eq
 800c19a:	1cbd      	addeq	r5, r7, #2
 800c19c:	787c      	ldrbeq	r4, [r7, #1]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	e7c9      	b.n	800c136 <_strtol_l.isra.0+0x2e>
 800c1a2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c1a6:	2b19      	cmp	r3, #25
 800c1a8:	d801      	bhi.n	800c1ae <_strtol_l.isra.0+0xa6>
 800c1aa:	3c37      	subs	r4, #55	; 0x37
 800c1ac:	e7e2      	b.n	800c174 <_strtol_l.isra.0+0x6c>
 800c1ae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c1b2:	2b19      	cmp	r3, #25
 800c1b4:	d804      	bhi.n	800c1c0 <_strtol_l.isra.0+0xb8>
 800c1b6:	3c57      	subs	r4, #87	; 0x57
 800c1b8:	e7dc      	b.n	800c174 <_strtol_l.isra.0+0x6c>
 800c1ba:	f04f 37ff 	mov.w	r7, #4294967295
 800c1be:	e7e5      	b.n	800c18c <_strtol_l.isra.0+0x84>
 800c1c0:	1c7b      	adds	r3, r7, #1
 800c1c2:	d108      	bne.n	800c1d6 <_strtol_l.isra.0+0xce>
 800c1c4:	2322      	movs	r3, #34	; 0x22
 800c1c6:	f8c8 3000 	str.w	r3, [r8]
 800c1ca:	4608      	mov	r0, r1
 800c1cc:	f1ba 0f00 	cmp.w	sl, #0
 800c1d0:	d107      	bne.n	800c1e2 <_strtol_l.isra.0+0xda>
 800c1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1d6:	b102      	cbz	r2, 800c1da <_strtol_l.isra.0+0xd2>
 800c1d8:	4240      	negs	r0, r0
 800c1da:	f1ba 0f00 	cmp.w	sl, #0
 800c1de:	d0f8      	beq.n	800c1d2 <_strtol_l.isra.0+0xca>
 800c1e0:	b10f      	cbz	r7, 800c1e6 <_strtol_l.isra.0+0xde>
 800c1e2:	f105 39ff 	add.w	r9, r5, #4294967295
 800c1e6:	f8ca 9000 	str.w	r9, [sl]
 800c1ea:	e7f2      	b.n	800c1d2 <_strtol_l.isra.0+0xca>
 800c1ec:	2430      	movs	r4, #48	; 0x30
 800c1ee:	2e00      	cmp	r6, #0
 800c1f0:	d1af      	bne.n	800c152 <_strtol_l.isra.0+0x4a>
 800c1f2:	2608      	movs	r6, #8
 800c1f4:	e7ad      	b.n	800c152 <_strtol_l.isra.0+0x4a>
 800c1f6:	2c30      	cmp	r4, #48	; 0x30
 800c1f8:	d0a3      	beq.n	800c142 <_strtol_l.isra.0+0x3a>
 800c1fa:	260a      	movs	r6, #10
 800c1fc:	e7a9      	b.n	800c152 <_strtol_l.isra.0+0x4a>
	...

0800c200 <strtol>:
 800c200:	4b08      	ldr	r3, [pc, #32]	; (800c224 <strtol+0x24>)
 800c202:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c204:	681c      	ldr	r4, [r3, #0]
 800c206:	4d08      	ldr	r5, [pc, #32]	; (800c228 <strtol+0x28>)
 800c208:	6a23      	ldr	r3, [r4, #32]
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	bf08      	it	eq
 800c20e:	462b      	moveq	r3, r5
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	4613      	mov	r3, r2
 800c214:	460a      	mov	r2, r1
 800c216:	4601      	mov	r1, r0
 800c218:	4620      	mov	r0, r4
 800c21a:	f7ff ff75 	bl	800c108 <_strtol_l.isra.0>
 800c21e:	b003      	add	sp, #12
 800c220:	bd30      	pop	{r4, r5, pc}
 800c222:	bf00      	nop
 800c224:	20000014 	.word	0x20000014
 800c228:	20000078 	.word	0x20000078

0800c22c <quorem>:
 800c22c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c230:	6903      	ldr	r3, [r0, #16]
 800c232:	690c      	ldr	r4, [r1, #16]
 800c234:	42a3      	cmp	r3, r4
 800c236:	4680      	mov	r8, r0
 800c238:	f2c0 8082 	blt.w	800c340 <quorem+0x114>
 800c23c:	3c01      	subs	r4, #1
 800c23e:	f101 0714 	add.w	r7, r1, #20
 800c242:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c246:	f100 0614 	add.w	r6, r0, #20
 800c24a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c24e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c252:	eb06 030c 	add.w	r3, r6, ip
 800c256:	3501      	adds	r5, #1
 800c258:	eb07 090c 	add.w	r9, r7, ip
 800c25c:	9301      	str	r3, [sp, #4]
 800c25e:	fbb0 f5f5 	udiv	r5, r0, r5
 800c262:	b395      	cbz	r5, 800c2ca <quorem+0x9e>
 800c264:	f04f 0a00 	mov.w	sl, #0
 800c268:	4638      	mov	r0, r7
 800c26a:	46b6      	mov	lr, r6
 800c26c:	46d3      	mov	fp, sl
 800c26e:	f850 2b04 	ldr.w	r2, [r0], #4
 800c272:	b293      	uxth	r3, r2
 800c274:	fb05 a303 	mla	r3, r5, r3, sl
 800c278:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c27c:	b29b      	uxth	r3, r3
 800c27e:	ebab 0303 	sub.w	r3, fp, r3
 800c282:	0c12      	lsrs	r2, r2, #16
 800c284:	f8de b000 	ldr.w	fp, [lr]
 800c288:	fb05 a202 	mla	r2, r5, r2, sl
 800c28c:	fa13 f38b 	uxtah	r3, r3, fp
 800c290:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c294:	fa1f fb82 	uxth.w	fp, r2
 800c298:	f8de 2000 	ldr.w	r2, [lr]
 800c29c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c2a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c2a4:	b29b      	uxth	r3, r3
 800c2a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2aa:	4581      	cmp	r9, r0
 800c2ac:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c2b0:	f84e 3b04 	str.w	r3, [lr], #4
 800c2b4:	d2db      	bcs.n	800c26e <quorem+0x42>
 800c2b6:	f856 300c 	ldr.w	r3, [r6, ip]
 800c2ba:	b933      	cbnz	r3, 800c2ca <quorem+0x9e>
 800c2bc:	9b01      	ldr	r3, [sp, #4]
 800c2be:	3b04      	subs	r3, #4
 800c2c0:	429e      	cmp	r6, r3
 800c2c2:	461a      	mov	r2, r3
 800c2c4:	d330      	bcc.n	800c328 <quorem+0xfc>
 800c2c6:	f8c8 4010 	str.w	r4, [r8, #16]
 800c2ca:	4640      	mov	r0, r8
 800c2cc:	f001 fb9c 	bl	800da08 <__mcmp>
 800c2d0:	2800      	cmp	r0, #0
 800c2d2:	db25      	blt.n	800c320 <quorem+0xf4>
 800c2d4:	3501      	adds	r5, #1
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	f04f 0c00 	mov.w	ip, #0
 800c2dc:	f857 2b04 	ldr.w	r2, [r7], #4
 800c2e0:	f8d0 e000 	ldr.w	lr, [r0]
 800c2e4:	b293      	uxth	r3, r2
 800c2e6:	ebac 0303 	sub.w	r3, ip, r3
 800c2ea:	0c12      	lsrs	r2, r2, #16
 800c2ec:	fa13 f38e 	uxtah	r3, r3, lr
 800c2f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c2f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c2f8:	b29b      	uxth	r3, r3
 800c2fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c2fe:	45b9      	cmp	r9, r7
 800c300:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c304:	f840 3b04 	str.w	r3, [r0], #4
 800c308:	d2e8      	bcs.n	800c2dc <quorem+0xb0>
 800c30a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c30e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c312:	b92a      	cbnz	r2, 800c320 <quorem+0xf4>
 800c314:	3b04      	subs	r3, #4
 800c316:	429e      	cmp	r6, r3
 800c318:	461a      	mov	r2, r3
 800c31a:	d30b      	bcc.n	800c334 <quorem+0x108>
 800c31c:	f8c8 4010 	str.w	r4, [r8, #16]
 800c320:	4628      	mov	r0, r5
 800c322:	b003      	add	sp, #12
 800c324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c328:	6812      	ldr	r2, [r2, #0]
 800c32a:	3b04      	subs	r3, #4
 800c32c:	2a00      	cmp	r2, #0
 800c32e:	d1ca      	bne.n	800c2c6 <quorem+0x9a>
 800c330:	3c01      	subs	r4, #1
 800c332:	e7c5      	b.n	800c2c0 <quorem+0x94>
 800c334:	6812      	ldr	r2, [r2, #0]
 800c336:	3b04      	subs	r3, #4
 800c338:	2a00      	cmp	r2, #0
 800c33a:	d1ef      	bne.n	800c31c <quorem+0xf0>
 800c33c:	3c01      	subs	r4, #1
 800c33e:	e7ea      	b.n	800c316 <quorem+0xea>
 800c340:	2000      	movs	r0, #0
 800c342:	e7ee      	b.n	800c322 <quorem+0xf6>
 800c344:	0000      	movs	r0, r0
	...

0800c348 <_dtoa_r>:
 800c348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34c:	ec57 6b10 	vmov	r6, r7, d0
 800c350:	b097      	sub	sp, #92	; 0x5c
 800c352:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c354:	9106      	str	r1, [sp, #24]
 800c356:	4604      	mov	r4, r0
 800c358:	920b      	str	r2, [sp, #44]	; 0x2c
 800c35a:	9312      	str	r3, [sp, #72]	; 0x48
 800c35c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c360:	e9cd 6700 	strd	r6, r7, [sp]
 800c364:	b93d      	cbnz	r5, 800c376 <_dtoa_r+0x2e>
 800c366:	2010      	movs	r0, #16
 800c368:	f001 f8e0 	bl	800d52c <malloc>
 800c36c:	6260      	str	r0, [r4, #36]	; 0x24
 800c36e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c372:	6005      	str	r5, [r0, #0]
 800c374:	60c5      	str	r5, [r0, #12]
 800c376:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c378:	6819      	ldr	r1, [r3, #0]
 800c37a:	b151      	cbz	r1, 800c392 <_dtoa_r+0x4a>
 800c37c:	685a      	ldr	r2, [r3, #4]
 800c37e:	604a      	str	r2, [r1, #4]
 800c380:	2301      	movs	r3, #1
 800c382:	4093      	lsls	r3, r2
 800c384:	608b      	str	r3, [r1, #8]
 800c386:	4620      	mov	r0, r4
 800c388:	f001 f91e 	bl	800d5c8 <_Bfree>
 800c38c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c38e:	2200      	movs	r2, #0
 800c390:	601a      	str	r2, [r3, #0]
 800c392:	1e3b      	subs	r3, r7, #0
 800c394:	bfbb      	ittet	lt
 800c396:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c39a:	9301      	strlt	r3, [sp, #4]
 800c39c:	2300      	movge	r3, #0
 800c39e:	2201      	movlt	r2, #1
 800c3a0:	bfac      	ite	ge
 800c3a2:	f8c8 3000 	strge.w	r3, [r8]
 800c3a6:	f8c8 2000 	strlt.w	r2, [r8]
 800c3aa:	4baf      	ldr	r3, [pc, #700]	; (800c668 <_dtoa_r+0x320>)
 800c3ac:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c3b0:	ea33 0308 	bics.w	r3, r3, r8
 800c3b4:	d114      	bne.n	800c3e0 <_dtoa_r+0x98>
 800c3b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c3b8:	f242 730f 	movw	r3, #9999	; 0x270f
 800c3bc:	6013      	str	r3, [r2, #0]
 800c3be:	9b00      	ldr	r3, [sp, #0]
 800c3c0:	b923      	cbnz	r3, 800c3cc <_dtoa_r+0x84>
 800c3c2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	f000 8542 	beq.w	800ce50 <_dtoa_r+0xb08>
 800c3cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3ce:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c67c <_dtoa_r+0x334>
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	f000 8544 	beq.w	800ce60 <_dtoa_r+0xb18>
 800c3d8:	f10b 0303 	add.w	r3, fp, #3
 800c3dc:	f000 bd3e 	b.w	800ce5c <_dtoa_r+0xb14>
 800c3e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	2300      	movs	r3, #0
 800c3e8:	4630      	mov	r0, r6
 800c3ea:	4639      	mov	r1, r7
 800c3ec:	f7f4 fb26 	bl	8000a3c <__aeabi_dcmpeq>
 800c3f0:	4681      	mov	r9, r0
 800c3f2:	b168      	cbz	r0, 800c410 <_dtoa_r+0xc8>
 800c3f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	6013      	str	r3, [r2, #0]
 800c3fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f000 8524 	beq.w	800ce4a <_dtoa_r+0xb02>
 800c402:	4b9a      	ldr	r3, [pc, #616]	; (800c66c <_dtoa_r+0x324>)
 800c404:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c406:	f103 3bff 	add.w	fp, r3, #4294967295
 800c40a:	6013      	str	r3, [r2, #0]
 800c40c:	f000 bd28 	b.w	800ce60 <_dtoa_r+0xb18>
 800c410:	aa14      	add	r2, sp, #80	; 0x50
 800c412:	a915      	add	r1, sp, #84	; 0x54
 800c414:	ec47 6b10 	vmov	d0, r6, r7
 800c418:	4620      	mov	r0, r4
 800c41a:	f001 fbe3 	bl	800dbe4 <__d2b>
 800c41e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c422:	9004      	str	r0, [sp, #16]
 800c424:	2d00      	cmp	r5, #0
 800c426:	d07c      	beq.n	800c522 <_dtoa_r+0x1da>
 800c428:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c42c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c430:	46b2      	mov	sl, r6
 800c432:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c436:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c43a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c43e:	2200      	movs	r2, #0
 800c440:	4b8b      	ldr	r3, [pc, #556]	; (800c670 <_dtoa_r+0x328>)
 800c442:	4650      	mov	r0, sl
 800c444:	4659      	mov	r1, fp
 800c446:	f7f3 fed9 	bl	80001fc <__aeabi_dsub>
 800c44a:	a381      	add	r3, pc, #516	; (adr r3, 800c650 <_dtoa_r+0x308>)
 800c44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c450:	f7f4 f88c 	bl	800056c <__aeabi_dmul>
 800c454:	a380      	add	r3, pc, #512	; (adr r3, 800c658 <_dtoa_r+0x310>)
 800c456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45a:	f7f3 fed1 	bl	8000200 <__adddf3>
 800c45e:	4606      	mov	r6, r0
 800c460:	4628      	mov	r0, r5
 800c462:	460f      	mov	r7, r1
 800c464:	f7f4 f818 	bl	8000498 <__aeabi_i2d>
 800c468:	a37d      	add	r3, pc, #500	; (adr r3, 800c660 <_dtoa_r+0x318>)
 800c46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c46e:	f7f4 f87d 	bl	800056c <__aeabi_dmul>
 800c472:	4602      	mov	r2, r0
 800c474:	460b      	mov	r3, r1
 800c476:	4630      	mov	r0, r6
 800c478:	4639      	mov	r1, r7
 800c47a:	f7f3 fec1 	bl	8000200 <__adddf3>
 800c47e:	4606      	mov	r6, r0
 800c480:	460f      	mov	r7, r1
 800c482:	f7f4 fb23 	bl	8000acc <__aeabi_d2iz>
 800c486:	2200      	movs	r2, #0
 800c488:	4682      	mov	sl, r0
 800c48a:	2300      	movs	r3, #0
 800c48c:	4630      	mov	r0, r6
 800c48e:	4639      	mov	r1, r7
 800c490:	f7f4 fade 	bl	8000a50 <__aeabi_dcmplt>
 800c494:	b148      	cbz	r0, 800c4aa <_dtoa_r+0x162>
 800c496:	4650      	mov	r0, sl
 800c498:	f7f3 fffe 	bl	8000498 <__aeabi_i2d>
 800c49c:	4632      	mov	r2, r6
 800c49e:	463b      	mov	r3, r7
 800c4a0:	f7f4 facc 	bl	8000a3c <__aeabi_dcmpeq>
 800c4a4:	b908      	cbnz	r0, 800c4aa <_dtoa_r+0x162>
 800c4a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4aa:	f1ba 0f16 	cmp.w	sl, #22
 800c4ae:	d859      	bhi.n	800c564 <_dtoa_r+0x21c>
 800c4b0:	4970      	ldr	r1, [pc, #448]	; (800c674 <_dtoa_r+0x32c>)
 800c4b2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c4b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c4ba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4be:	f7f4 fae5 	bl	8000a8c <__aeabi_dcmpgt>
 800c4c2:	2800      	cmp	r0, #0
 800c4c4:	d050      	beq.n	800c568 <_dtoa_r+0x220>
 800c4c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4d0:	1b5d      	subs	r5, r3, r5
 800c4d2:	f1b5 0801 	subs.w	r8, r5, #1
 800c4d6:	bf49      	itett	mi
 800c4d8:	f1c5 0301 	rsbmi	r3, r5, #1
 800c4dc:	2300      	movpl	r3, #0
 800c4de:	9305      	strmi	r3, [sp, #20]
 800c4e0:	f04f 0800 	movmi.w	r8, #0
 800c4e4:	bf58      	it	pl
 800c4e6:	9305      	strpl	r3, [sp, #20]
 800c4e8:	f1ba 0f00 	cmp.w	sl, #0
 800c4ec:	db3e      	blt.n	800c56c <_dtoa_r+0x224>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	44d0      	add	r8, sl
 800c4f2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c4f6:	9307      	str	r3, [sp, #28]
 800c4f8:	9b06      	ldr	r3, [sp, #24]
 800c4fa:	2b09      	cmp	r3, #9
 800c4fc:	f200 8090 	bhi.w	800c620 <_dtoa_r+0x2d8>
 800c500:	2b05      	cmp	r3, #5
 800c502:	bfc4      	itt	gt
 800c504:	3b04      	subgt	r3, #4
 800c506:	9306      	strgt	r3, [sp, #24]
 800c508:	9b06      	ldr	r3, [sp, #24]
 800c50a:	f1a3 0302 	sub.w	r3, r3, #2
 800c50e:	bfcc      	ite	gt
 800c510:	2500      	movgt	r5, #0
 800c512:	2501      	movle	r5, #1
 800c514:	2b03      	cmp	r3, #3
 800c516:	f200 808f 	bhi.w	800c638 <_dtoa_r+0x2f0>
 800c51a:	e8df f003 	tbb	[pc, r3]
 800c51e:	7f7d      	.short	0x7f7d
 800c520:	7131      	.short	0x7131
 800c522:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c526:	441d      	add	r5, r3
 800c528:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c52c:	2820      	cmp	r0, #32
 800c52e:	dd13      	ble.n	800c558 <_dtoa_r+0x210>
 800c530:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c534:	9b00      	ldr	r3, [sp, #0]
 800c536:	fa08 f800 	lsl.w	r8, r8, r0
 800c53a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c53e:	fa23 f000 	lsr.w	r0, r3, r0
 800c542:	ea48 0000 	orr.w	r0, r8, r0
 800c546:	f7f3 ff97 	bl	8000478 <__aeabi_ui2d>
 800c54a:	2301      	movs	r3, #1
 800c54c:	4682      	mov	sl, r0
 800c54e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c552:	3d01      	subs	r5, #1
 800c554:	9313      	str	r3, [sp, #76]	; 0x4c
 800c556:	e772      	b.n	800c43e <_dtoa_r+0xf6>
 800c558:	9b00      	ldr	r3, [sp, #0]
 800c55a:	f1c0 0020 	rsb	r0, r0, #32
 800c55e:	fa03 f000 	lsl.w	r0, r3, r0
 800c562:	e7f0      	b.n	800c546 <_dtoa_r+0x1fe>
 800c564:	2301      	movs	r3, #1
 800c566:	e7b1      	b.n	800c4cc <_dtoa_r+0x184>
 800c568:	900f      	str	r0, [sp, #60]	; 0x3c
 800c56a:	e7b0      	b.n	800c4ce <_dtoa_r+0x186>
 800c56c:	9b05      	ldr	r3, [sp, #20]
 800c56e:	eba3 030a 	sub.w	r3, r3, sl
 800c572:	9305      	str	r3, [sp, #20]
 800c574:	f1ca 0300 	rsb	r3, sl, #0
 800c578:	9307      	str	r3, [sp, #28]
 800c57a:	2300      	movs	r3, #0
 800c57c:	930e      	str	r3, [sp, #56]	; 0x38
 800c57e:	e7bb      	b.n	800c4f8 <_dtoa_r+0x1b0>
 800c580:	2301      	movs	r3, #1
 800c582:	930a      	str	r3, [sp, #40]	; 0x28
 800c584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c586:	2b00      	cmp	r3, #0
 800c588:	dd59      	ble.n	800c63e <_dtoa_r+0x2f6>
 800c58a:	9302      	str	r3, [sp, #8]
 800c58c:	4699      	mov	r9, r3
 800c58e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c590:	2200      	movs	r2, #0
 800c592:	6072      	str	r2, [r6, #4]
 800c594:	2204      	movs	r2, #4
 800c596:	f102 0014 	add.w	r0, r2, #20
 800c59a:	4298      	cmp	r0, r3
 800c59c:	6871      	ldr	r1, [r6, #4]
 800c59e:	d953      	bls.n	800c648 <_dtoa_r+0x300>
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f000 ffdd 	bl	800d560 <_Balloc>
 800c5a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c5a8:	6030      	str	r0, [r6, #0]
 800c5aa:	f1b9 0f0e 	cmp.w	r9, #14
 800c5ae:	f8d3 b000 	ldr.w	fp, [r3]
 800c5b2:	f200 80e6 	bhi.w	800c782 <_dtoa_r+0x43a>
 800c5b6:	2d00      	cmp	r5, #0
 800c5b8:	f000 80e3 	beq.w	800c782 <_dtoa_r+0x43a>
 800c5bc:	ed9d 7b00 	vldr	d7, [sp]
 800c5c0:	f1ba 0f00 	cmp.w	sl, #0
 800c5c4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c5c8:	dd74      	ble.n	800c6b4 <_dtoa_r+0x36c>
 800c5ca:	4a2a      	ldr	r2, [pc, #168]	; (800c674 <_dtoa_r+0x32c>)
 800c5cc:	f00a 030f 	and.w	r3, sl, #15
 800c5d0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c5d4:	ed93 7b00 	vldr	d7, [r3]
 800c5d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c5dc:	06f0      	lsls	r0, r6, #27
 800c5de:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c5e2:	d565      	bpl.n	800c6b0 <_dtoa_r+0x368>
 800c5e4:	4b24      	ldr	r3, [pc, #144]	; (800c678 <_dtoa_r+0x330>)
 800c5e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c5ea:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5ee:	f7f4 f8e7 	bl	80007c0 <__aeabi_ddiv>
 800c5f2:	e9cd 0100 	strd	r0, r1, [sp]
 800c5f6:	f006 060f 	and.w	r6, r6, #15
 800c5fa:	2503      	movs	r5, #3
 800c5fc:	4f1e      	ldr	r7, [pc, #120]	; (800c678 <_dtoa_r+0x330>)
 800c5fe:	e04c      	b.n	800c69a <_dtoa_r+0x352>
 800c600:	2301      	movs	r3, #1
 800c602:	930a      	str	r3, [sp, #40]	; 0x28
 800c604:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c606:	4453      	add	r3, sl
 800c608:	f103 0901 	add.w	r9, r3, #1
 800c60c:	9302      	str	r3, [sp, #8]
 800c60e:	464b      	mov	r3, r9
 800c610:	2b01      	cmp	r3, #1
 800c612:	bfb8      	it	lt
 800c614:	2301      	movlt	r3, #1
 800c616:	e7ba      	b.n	800c58e <_dtoa_r+0x246>
 800c618:	2300      	movs	r3, #0
 800c61a:	e7b2      	b.n	800c582 <_dtoa_r+0x23a>
 800c61c:	2300      	movs	r3, #0
 800c61e:	e7f0      	b.n	800c602 <_dtoa_r+0x2ba>
 800c620:	2501      	movs	r5, #1
 800c622:	2300      	movs	r3, #0
 800c624:	9306      	str	r3, [sp, #24]
 800c626:	950a      	str	r5, [sp, #40]	; 0x28
 800c628:	f04f 33ff 	mov.w	r3, #4294967295
 800c62c:	9302      	str	r3, [sp, #8]
 800c62e:	4699      	mov	r9, r3
 800c630:	2200      	movs	r2, #0
 800c632:	2312      	movs	r3, #18
 800c634:	920b      	str	r2, [sp, #44]	; 0x2c
 800c636:	e7aa      	b.n	800c58e <_dtoa_r+0x246>
 800c638:	2301      	movs	r3, #1
 800c63a:	930a      	str	r3, [sp, #40]	; 0x28
 800c63c:	e7f4      	b.n	800c628 <_dtoa_r+0x2e0>
 800c63e:	2301      	movs	r3, #1
 800c640:	9302      	str	r3, [sp, #8]
 800c642:	4699      	mov	r9, r3
 800c644:	461a      	mov	r2, r3
 800c646:	e7f5      	b.n	800c634 <_dtoa_r+0x2ec>
 800c648:	3101      	adds	r1, #1
 800c64a:	6071      	str	r1, [r6, #4]
 800c64c:	0052      	lsls	r2, r2, #1
 800c64e:	e7a2      	b.n	800c596 <_dtoa_r+0x24e>
 800c650:	636f4361 	.word	0x636f4361
 800c654:	3fd287a7 	.word	0x3fd287a7
 800c658:	8b60c8b3 	.word	0x8b60c8b3
 800c65c:	3fc68a28 	.word	0x3fc68a28
 800c660:	509f79fb 	.word	0x509f79fb
 800c664:	3fd34413 	.word	0x3fd34413
 800c668:	7ff00000 	.word	0x7ff00000
 800c66c:	0800e271 	.word	0x0800e271
 800c670:	3ff80000 	.word	0x3ff80000
 800c674:	0800e308 	.word	0x0800e308
 800c678:	0800e2e0 	.word	0x0800e2e0
 800c67c:	0800e2d1 	.word	0x0800e2d1
 800c680:	07f1      	lsls	r1, r6, #31
 800c682:	d508      	bpl.n	800c696 <_dtoa_r+0x34e>
 800c684:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c688:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c68c:	f7f3 ff6e 	bl	800056c <__aeabi_dmul>
 800c690:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c694:	3501      	adds	r5, #1
 800c696:	1076      	asrs	r6, r6, #1
 800c698:	3708      	adds	r7, #8
 800c69a:	2e00      	cmp	r6, #0
 800c69c:	d1f0      	bne.n	800c680 <_dtoa_r+0x338>
 800c69e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c6a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6a6:	f7f4 f88b 	bl	80007c0 <__aeabi_ddiv>
 800c6aa:	e9cd 0100 	strd	r0, r1, [sp]
 800c6ae:	e01a      	b.n	800c6e6 <_dtoa_r+0x39e>
 800c6b0:	2502      	movs	r5, #2
 800c6b2:	e7a3      	b.n	800c5fc <_dtoa_r+0x2b4>
 800c6b4:	f000 80a0 	beq.w	800c7f8 <_dtoa_r+0x4b0>
 800c6b8:	f1ca 0600 	rsb	r6, sl, #0
 800c6bc:	4b9f      	ldr	r3, [pc, #636]	; (800c93c <_dtoa_r+0x5f4>)
 800c6be:	4fa0      	ldr	r7, [pc, #640]	; (800c940 <_dtoa_r+0x5f8>)
 800c6c0:	f006 020f 	and.w	r2, r6, #15
 800c6c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6cc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6d0:	f7f3 ff4c 	bl	800056c <__aeabi_dmul>
 800c6d4:	e9cd 0100 	strd	r0, r1, [sp]
 800c6d8:	1136      	asrs	r6, r6, #4
 800c6da:	2300      	movs	r3, #0
 800c6dc:	2502      	movs	r5, #2
 800c6de:	2e00      	cmp	r6, #0
 800c6e0:	d17f      	bne.n	800c7e2 <_dtoa_r+0x49a>
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1e1      	bne.n	800c6aa <_dtoa_r+0x362>
 800c6e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	f000 8087 	beq.w	800c7fc <_dtoa_r+0x4b4>
 800c6ee:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	4b93      	ldr	r3, [pc, #588]	; (800c944 <_dtoa_r+0x5fc>)
 800c6f6:	4630      	mov	r0, r6
 800c6f8:	4639      	mov	r1, r7
 800c6fa:	f7f4 f9a9 	bl	8000a50 <__aeabi_dcmplt>
 800c6fe:	2800      	cmp	r0, #0
 800c700:	d07c      	beq.n	800c7fc <_dtoa_r+0x4b4>
 800c702:	f1b9 0f00 	cmp.w	r9, #0
 800c706:	d079      	beq.n	800c7fc <_dtoa_r+0x4b4>
 800c708:	9b02      	ldr	r3, [sp, #8]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	dd35      	ble.n	800c77a <_dtoa_r+0x432>
 800c70e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c712:	9308      	str	r3, [sp, #32]
 800c714:	4639      	mov	r1, r7
 800c716:	2200      	movs	r2, #0
 800c718:	4b8b      	ldr	r3, [pc, #556]	; (800c948 <_dtoa_r+0x600>)
 800c71a:	4630      	mov	r0, r6
 800c71c:	f7f3 ff26 	bl	800056c <__aeabi_dmul>
 800c720:	e9cd 0100 	strd	r0, r1, [sp]
 800c724:	9f02      	ldr	r7, [sp, #8]
 800c726:	3501      	adds	r5, #1
 800c728:	4628      	mov	r0, r5
 800c72a:	f7f3 feb5 	bl	8000498 <__aeabi_i2d>
 800c72e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c732:	f7f3 ff1b 	bl	800056c <__aeabi_dmul>
 800c736:	2200      	movs	r2, #0
 800c738:	4b84      	ldr	r3, [pc, #528]	; (800c94c <_dtoa_r+0x604>)
 800c73a:	f7f3 fd61 	bl	8000200 <__adddf3>
 800c73e:	4605      	mov	r5, r0
 800c740:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c744:	2f00      	cmp	r7, #0
 800c746:	d15d      	bne.n	800c804 <_dtoa_r+0x4bc>
 800c748:	2200      	movs	r2, #0
 800c74a:	4b81      	ldr	r3, [pc, #516]	; (800c950 <_dtoa_r+0x608>)
 800c74c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c750:	f7f3 fd54 	bl	80001fc <__aeabi_dsub>
 800c754:	462a      	mov	r2, r5
 800c756:	4633      	mov	r3, r6
 800c758:	e9cd 0100 	strd	r0, r1, [sp]
 800c75c:	f7f4 f996 	bl	8000a8c <__aeabi_dcmpgt>
 800c760:	2800      	cmp	r0, #0
 800c762:	f040 8288 	bne.w	800cc76 <_dtoa_r+0x92e>
 800c766:	462a      	mov	r2, r5
 800c768:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c770:	f7f4 f96e 	bl	8000a50 <__aeabi_dcmplt>
 800c774:	2800      	cmp	r0, #0
 800c776:	f040 827c 	bne.w	800cc72 <_dtoa_r+0x92a>
 800c77a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c77e:	e9cd 2300 	strd	r2, r3, [sp]
 800c782:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c784:	2b00      	cmp	r3, #0
 800c786:	f2c0 8150 	blt.w	800ca2a <_dtoa_r+0x6e2>
 800c78a:	f1ba 0f0e 	cmp.w	sl, #14
 800c78e:	f300 814c 	bgt.w	800ca2a <_dtoa_r+0x6e2>
 800c792:	4b6a      	ldr	r3, [pc, #424]	; (800c93c <_dtoa_r+0x5f4>)
 800c794:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c798:	ed93 7b00 	vldr	d7, [r3]
 800c79c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c7a4:	f280 80d8 	bge.w	800c958 <_dtoa_r+0x610>
 800c7a8:	f1b9 0f00 	cmp.w	r9, #0
 800c7ac:	f300 80d4 	bgt.w	800c958 <_dtoa_r+0x610>
 800c7b0:	f040 825e 	bne.w	800cc70 <_dtoa_r+0x928>
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	4b66      	ldr	r3, [pc, #408]	; (800c950 <_dtoa_r+0x608>)
 800c7b8:	ec51 0b17 	vmov	r0, r1, d7
 800c7bc:	f7f3 fed6 	bl	800056c <__aeabi_dmul>
 800c7c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c4:	f7f4 f958 	bl	8000a78 <__aeabi_dcmpge>
 800c7c8:	464f      	mov	r7, r9
 800c7ca:	464e      	mov	r6, r9
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	f040 8234 	bne.w	800cc3a <_dtoa_r+0x8f2>
 800c7d2:	2331      	movs	r3, #49	; 0x31
 800c7d4:	f10b 0501 	add.w	r5, fp, #1
 800c7d8:	f88b 3000 	strb.w	r3, [fp]
 800c7dc:	f10a 0a01 	add.w	sl, sl, #1
 800c7e0:	e22f      	b.n	800cc42 <_dtoa_r+0x8fa>
 800c7e2:	07f2      	lsls	r2, r6, #31
 800c7e4:	d505      	bpl.n	800c7f2 <_dtoa_r+0x4aa>
 800c7e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7ea:	f7f3 febf 	bl	800056c <__aeabi_dmul>
 800c7ee:	3501      	adds	r5, #1
 800c7f0:	2301      	movs	r3, #1
 800c7f2:	1076      	asrs	r6, r6, #1
 800c7f4:	3708      	adds	r7, #8
 800c7f6:	e772      	b.n	800c6de <_dtoa_r+0x396>
 800c7f8:	2502      	movs	r5, #2
 800c7fa:	e774      	b.n	800c6e6 <_dtoa_r+0x39e>
 800c7fc:	f8cd a020 	str.w	sl, [sp, #32]
 800c800:	464f      	mov	r7, r9
 800c802:	e791      	b.n	800c728 <_dtoa_r+0x3e0>
 800c804:	4b4d      	ldr	r3, [pc, #308]	; (800c93c <_dtoa_r+0x5f4>)
 800c806:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c80a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c80e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c810:	2b00      	cmp	r3, #0
 800c812:	d047      	beq.n	800c8a4 <_dtoa_r+0x55c>
 800c814:	4602      	mov	r2, r0
 800c816:	460b      	mov	r3, r1
 800c818:	2000      	movs	r0, #0
 800c81a:	494e      	ldr	r1, [pc, #312]	; (800c954 <_dtoa_r+0x60c>)
 800c81c:	f7f3 ffd0 	bl	80007c0 <__aeabi_ddiv>
 800c820:	462a      	mov	r2, r5
 800c822:	4633      	mov	r3, r6
 800c824:	f7f3 fcea 	bl	80001fc <__aeabi_dsub>
 800c828:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c82c:	465d      	mov	r5, fp
 800c82e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c832:	f7f4 f94b 	bl	8000acc <__aeabi_d2iz>
 800c836:	4606      	mov	r6, r0
 800c838:	f7f3 fe2e 	bl	8000498 <__aeabi_i2d>
 800c83c:	4602      	mov	r2, r0
 800c83e:	460b      	mov	r3, r1
 800c840:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c844:	f7f3 fcda 	bl	80001fc <__aeabi_dsub>
 800c848:	3630      	adds	r6, #48	; 0x30
 800c84a:	f805 6b01 	strb.w	r6, [r5], #1
 800c84e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c852:	e9cd 0100 	strd	r0, r1, [sp]
 800c856:	f7f4 f8fb 	bl	8000a50 <__aeabi_dcmplt>
 800c85a:	2800      	cmp	r0, #0
 800c85c:	d163      	bne.n	800c926 <_dtoa_r+0x5de>
 800c85e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c862:	2000      	movs	r0, #0
 800c864:	4937      	ldr	r1, [pc, #220]	; (800c944 <_dtoa_r+0x5fc>)
 800c866:	f7f3 fcc9 	bl	80001fc <__aeabi_dsub>
 800c86a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c86e:	f7f4 f8ef 	bl	8000a50 <__aeabi_dcmplt>
 800c872:	2800      	cmp	r0, #0
 800c874:	f040 80b7 	bne.w	800c9e6 <_dtoa_r+0x69e>
 800c878:	eba5 030b 	sub.w	r3, r5, fp
 800c87c:	429f      	cmp	r7, r3
 800c87e:	f77f af7c 	ble.w	800c77a <_dtoa_r+0x432>
 800c882:	2200      	movs	r2, #0
 800c884:	4b30      	ldr	r3, [pc, #192]	; (800c948 <_dtoa_r+0x600>)
 800c886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c88a:	f7f3 fe6f 	bl	800056c <__aeabi_dmul>
 800c88e:	2200      	movs	r2, #0
 800c890:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c894:	4b2c      	ldr	r3, [pc, #176]	; (800c948 <_dtoa_r+0x600>)
 800c896:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c89a:	f7f3 fe67 	bl	800056c <__aeabi_dmul>
 800c89e:	e9cd 0100 	strd	r0, r1, [sp]
 800c8a2:	e7c4      	b.n	800c82e <_dtoa_r+0x4e6>
 800c8a4:	462a      	mov	r2, r5
 800c8a6:	4633      	mov	r3, r6
 800c8a8:	f7f3 fe60 	bl	800056c <__aeabi_dmul>
 800c8ac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c8b0:	eb0b 0507 	add.w	r5, fp, r7
 800c8b4:	465e      	mov	r6, fp
 800c8b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8ba:	f7f4 f907 	bl	8000acc <__aeabi_d2iz>
 800c8be:	4607      	mov	r7, r0
 800c8c0:	f7f3 fdea 	bl	8000498 <__aeabi_i2d>
 800c8c4:	3730      	adds	r7, #48	; 0x30
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8ce:	f7f3 fc95 	bl	80001fc <__aeabi_dsub>
 800c8d2:	f806 7b01 	strb.w	r7, [r6], #1
 800c8d6:	42ae      	cmp	r6, r5
 800c8d8:	e9cd 0100 	strd	r0, r1, [sp]
 800c8dc:	f04f 0200 	mov.w	r2, #0
 800c8e0:	d126      	bne.n	800c930 <_dtoa_r+0x5e8>
 800c8e2:	4b1c      	ldr	r3, [pc, #112]	; (800c954 <_dtoa_r+0x60c>)
 800c8e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c8e8:	f7f3 fc8a 	bl	8000200 <__adddf3>
 800c8ec:	4602      	mov	r2, r0
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c8f4:	f7f4 f8ca 	bl	8000a8c <__aeabi_dcmpgt>
 800c8f8:	2800      	cmp	r0, #0
 800c8fa:	d174      	bne.n	800c9e6 <_dtoa_r+0x69e>
 800c8fc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c900:	2000      	movs	r0, #0
 800c902:	4914      	ldr	r1, [pc, #80]	; (800c954 <_dtoa_r+0x60c>)
 800c904:	f7f3 fc7a 	bl	80001fc <__aeabi_dsub>
 800c908:	4602      	mov	r2, r0
 800c90a:	460b      	mov	r3, r1
 800c90c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c910:	f7f4 f89e 	bl	8000a50 <__aeabi_dcmplt>
 800c914:	2800      	cmp	r0, #0
 800c916:	f43f af30 	beq.w	800c77a <_dtoa_r+0x432>
 800c91a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c91e:	2b30      	cmp	r3, #48	; 0x30
 800c920:	f105 32ff 	add.w	r2, r5, #4294967295
 800c924:	d002      	beq.n	800c92c <_dtoa_r+0x5e4>
 800c926:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c92a:	e04a      	b.n	800c9c2 <_dtoa_r+0x67a>
 800c92c:	4615      	mov	r5, r2
 800c92e:	e7f4      	b.n	800c91a <_dtoa_r+0x5d2>
 800c930:	4b05      	ldr	r3, [pc, #20]	; (800c948 <_dtoa_r+0x600>)
 800c932:	f7f3 fe1b 	bl	800056c <__aeabi_dmul>
 800c936:	e9cd 0100 	strd	r0, r1, [sp]
 800c93a:	e7bc      	b.n	800c8b6 <_dtoa_r+0x56e>
 800c93c:	0800e308 	.word	0x0800e308
 800c940:	0800e2e0 	.word	0x0800e2e0
 800c944:	3ff00000 	.word	0x3ff00000
 800c948:	40240000 	.word	0x40240000
 800c94c:	401c0000 	.word	0x401c0000
 800c950:	40140000 	.word	0x40140000
 800c954:	3fe00000 	.word	0x3fe00000
 800c958:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c95c:	465d      	mov	r5, fp
 800c95e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c962:	4630      	mov	r0, r6
 800c964:	4639      	mov	r1, r7
 800c966:	f7f3 ff2b 	bl	80007c0 <__aeabi_ddiv>
 800c96a:	f7f4 f8af 	bl	8000acc <__aeabi_d2iz>
 800c96e:	4680      	mov	r8, r0
 800c970:	f7f3 fd92 	bl	8000498 <__aeabi_i2d>
 800c974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c978:	f7f3 fdf8 	bl	800056c <__aeabi_dmul>
 800c97c:	4602      	mov	r2, r0
 800c97e:	460b      	mov	r3, r1
 800c980:	4630      	mov	r0, r6
 800c982:	4639      	mov	r1, r7
 800c984:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c988:	f7f3 fc38 	bl	80001fc <__aeabi_dsub>
 800c98c:	f805 6b01 	strb.w	r6, [r5], #1
 800c990:	eba5 060b 	sub.w	r6, r5, fp
 800c994:	45b1      	cmp	r9, r6
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	d139      	bne.n	800ca10 <_dtoa_r+0x6c8>
 800c99c:	f7f3 fc30 	bl	8000200 <__adddf3>
 800c9a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9a4:	4606      	mov	r6, r0
 800c9a6:	460f      	mov	r7, r1
 800c9a8:	f7f4 f870 	bl	8000a8c <__aeabi_dcmpgt>
 800c9ac:	b9c8      	cbnz	r0, 800c9e2 <_dtoa_r+0x69a>
 800c9ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9b2:	4630      	mov	r0, r6
 800c9b4:	4639      	mov	r1, r7
 800c9b6:	f7f4 f841 	bl	8000a3c <__aeabi_dcmpeq>
 800c9ba:	b110      	cbz	r0, 800c9c2 <_dtoa_r+0x67a>
 800c9bc:	f018 0f01 	tst.w	r8, #1
 800c9c0:	d10f      	bne.n	800c9e2 <_dtoa_r+0x69a>
 800c9c2:	9904      	ldr	r1, [sp, #16]
 800c9c4:	4620      	mov	r0, r4
 800c9c6:	f000 fdff 	bl	800d5c8 <_Bfree>
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c9ce:	702b      	strb	r3, [r5, #0]
 800c9d0:	f10a 0301 	add.w	r3, sl, #1
 800c9d4:	6013      	str	r3, [r2, #0]
 800c9d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	f000 8241 	beq.w	800ce60 <_dtoa_r+0xb18>
 800c9de:	601d      	str	r5, [r3, #0]
 800c9e0:	e23e      	b.n	800ce60 <_dtoa_r+0xb18>
 800c9e2:	f8cd a020 	str.w	sl, [sp, #32]
 800c9e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c9ea:	2a39      	cmp	r2, #57	; 0x39
 800c9ec:	f105 33ff 	add.w	r3, r5, #4294967295
 800c9f0:	d108      	bne.n	800ca04 <_dtoa_r+0x6bc>
 800c9f2:	459b      	cmp	fp, r3
 800c9f4:	d10a      	bne.n	800ca0c <_dtoa_r+0x6c4>
 800c9f6:	9b08      	ldr	r3, [sp, #32]
 800c9f8:	3301      	adds	r3, #1
 800c9fa:	9308      	str	r3, [sp, #32]
 800c9fc:	2330      	movs	r3, #48	; 0x30
 800c9fe:	f88b 3000 	strb.w	r3, [fp]
 800ca02:	465b      	mov	r3, fp
 800ca04:	781a      	ldrb	r2, [r3, #0]
 800ca06:	3201      	adds	r2, #1
 800ca08:	701a      	strb	r2, [r3, #0]
 800ca0a:	e78c      	b.n	800c926 <_dtoa_r+0x5de>
 800ca0c:	461d      	mov	r5, r3
 800ca0e:	e7ea      	b.n	800c9e6 <_dtoa_r+0x69e>
 800ca10:	2200      	movs	r2, #0
 800ca12:	4b9b      	ldr	r3, [pc, #620]	; (800cc80 <_dtoa_r+0x938>)
 800ca14:	f7f3 fdaa 	bl	800056c <__aeabi_dmul>
 800ca18:	2200      	movs	r2, #0
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	4606      	mov	r6, r0
 800ca1e:	460f      	mov	r7, r1
 800ca20:	f7f4 f80c 	bl	8000a3c <__aeabi_dcmpeq>
 800ca24:	2800      	cmp	r0, #0
 800ca26:	d09a      	beq.n	800c95e <_dtoa_r+0x616>
 800ca28:	e7cb      	b.n	800c9c2 <_dtoa_r+0x67a>
 800ca2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca2c:	2a00      	cmp	r2, #0
 800ca2e:	f000 808b 	beq.w	800cb48 <_dtoa_r+0x800>
 800ca32:	9a06      	ldr	r2, [sp, #24]
 800ca34:	2a01      	cmp	r2, #1
 800ca36:	dc6e      	bgt.n	800cb16 <_dtoa_r+0x7ce>
 800ca38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ca3a:	2a00      	cmp	r2, #0
 800ca3c:	d067      	beq.n	800cb0e <_dtoa_r+0x7c6>
 800ca3e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ca42:	9f07      	ldr	r7, [sp, #28]
 800ca44:	9d05      	ldr	r5, [sp, #20]
 800ca46:	9a05      	ldr	r2, [sp, #20]
 800ca48:	2101      	movs	r1, #1
 800ca4a:	441a      	add	r2, r3
 800ca4c:	4620      	mov	r0, r4
 800ca4e:	9205      	str	r2, [sp, #20]
 800ca50:	4498      	add	r8, r3
 800ca52:	f000 fe97 	bl	800d784 <__i2b>
 800ca56:	4606      	mov	r6, r0
 800ca58:	2d00      	cmp	r5, #0
 800ca5a:	dd0c      	ble.n	800ca76 <_dtoa_r+0x72e>
 800ca5c:	f1b8 0f00 	cmp.w	r8, #0
 800ca60:	dd09      	ble.n	800ca76 <_dtoa_r+0x72e>
 800ca62:	4545      	cmp	r5, r8
 800ca64:	9a05      	ldr	r2, [sp, #20]
 800ca66:	462b      	mov	r3, r5
 800ca68:	bfa8      	it	ge
 800ca6a:	4643      	movge	r3, r8
 800ca6c:	1ad2      	subs	r2, r2, r3
 800ca6e:	9205      	str	r2, [sp, #20]
 800ca70:	1aed      	subs	r5, r5, r3
 800ca72:	eba8 0803 	sub.w	r8, r8, r3
 800ca76:	9b07      	ldr	r3, [sp, #28]
 800ca78:	b1eb      	cbz	r3, 800cab6 <_dtoa_r+0x76e>
 800ca7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d067      	beq.n	800cb50 <_dtoa_r+0x808>
 800ca80:	b18f      	cbz	r7, 800caa6 <_dtoa_r+0x75e>
 800ca82:	4631      	mov	r1, r6
 800ca84:	463a      	mov	r2, r7
 800ca86:	4620      	mov	r0, r4
 800ca88:	f000 ff1c 	bl	800d8c4 <__pow5mult>
 800ca8c:	9a04      	ldr	r2, [sp, #16]
 800ca8e:	4601      	mov	r1, r0
 800ca90:	4606      	mov	r6, r0
 800ca92:	4620      	mov	r0, r4
 800ca94:	f000 fe7f 	bl	800d796 <__multiply>
 800ca98:	9904      	ldr	r1, [sp, #16]
 800ca9a:	9008      	str	r0, [sp, #32]
 800ca9c:	4620      	mov	r0, r4
 800ca9e:	f000 fd93 	bl	800d5c8 <_Bfree>
 800caa2:	9b08      	ldr	r3, [sp, #32]
 800caa4:	9304      	str	r3, [sp, #16]
 800caa6:	9b07      	ldr	r3, [sp, #28]
 800caa8:	1bda      	subs	r2, r3, r7
 800caaa:	d004      	beq.n	800cab6 <_dtoa_r+0x76e>
 800caac:	9904      	ldr	r1, [sp, #16]
 800caae:	4620      	mov	r0, r4
 800cab0:	f000 ff08 	bl	800d8c4 <__pow5mult>
 800cab4:	9004      	str	r0, [sp, #16]
 800cab6:	2101      	movs	r1, #1
 800cab8:	4620      	mov	r0, r4
 800caba:	f000 fe63 	bl	800d784 <__i2b>
 800cabe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cac0:	4607      	mov	r7, r0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	f000 81d0 	beq.w	800ce68 <_dtoa_r+0xb20>
 800cac8:	461a      	mov	r2, r3
 800caca:	4601      	mov	r1, r0
 800cacc:	4620      	mov	r0, r4
 800cace:	f000 fef9 	bl	800d8c4 <__pow5mult>
 800cad2:	9b06      	ldr	r3, [sp, #24]
 800cad4:	2b01      	cmp	r3, #1
 800cad6:	4607      	mov	r7, r0
 800cad8:	dc40      	bgt.n	800cb5c <_dtoa_r+0x814>
 800cada:	9b00      	ldr	r3, [sp, #0]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d139      	bne.n	800cb54 <_dtoa_r+0x80c>
 800cae0:	9b01      	ldr	r3, [sp, #4]
 800cae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d136      	bne.n	800cb58 <_dtoa_r+0x810>
 800caea:	9b01      	ldr	r3, [sp, #4]
 800caec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800caf0:	0d1b      	lsrs	r3, r3, #20
 800caf2:	051b      	lsls	r3, r3, #20
 800caf4:	b12b      	cbz	r3, 800cb02 <_dtoa_r+0x7ba>
 800caf6:	9b05      	ldr	r3, [sp, #20]
 800caf8:	3301      	adds	r3, #1
 800cafa:	9305      	str	r3, [sp, #20]
 800cafc:	f108 0801 	add.w	r8, r8, #1
 800cb00:	2301      	movs	r3, #1
 800cb02:	9307      	str	r3, [sp, #28]
 800cb04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d12a      	bne.n	800cb60 <_dtoa_r+0x818>
 800cb0a:	2001      	movs	r0, #1
 800cb0c:	e030      	b.n	800cb70 <_dtoa_r+0x828>
 800cb0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cb10:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cb14:	e795      	b.n	800ca42 <_dtoa_r+0x6fa>
 800cb16:	9b07      	ldr	r3, [sp, #28]
 800cb18:	f109 37ff 	add.w	r7, r9, #4294967295
 800cb1c:	42bb      	cmp	r3, r7
 800cb1e:	bfbf      	itttt	lt
 800cb20:	9b07      	ldrlt	r3, [sp, #28]
 800cb22:	9707      	strlt	r7, [sp, #28]
 800cb24:	1afa      	sublt	r2, r7, r3
 800cb26:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800cb28:	bfbb      	ittet	lt
 800cb2a:	189b      	addlt	r3, r3, r2
 800cb2c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800cb2e:	1bdf      	subge	r7, r3, r7
 800cb30:	2700      	movlt	r7, #0
 800cb32:	f1b9 0f00 	cmp.w	r9, #0
 800cb36:	bfb5      	itete	lt
 800cb38:	9b05      	ldrlt	r3, [sp, #20]
 800cb3a:	9d05      	ldrge	r5, [sp, #20]
 800cb3c:	eba3 0509 	sublt.w	r5, r3, r9
 800cb40:	464b      	movge	r3, r9
 800cb42:	bfb8      	it	lt
 800cb44:	2300      	movlt	r3, #0
 800cb46:	e77e      	b.n	800ca46 <_dtoa_r+0x6fe>
 800cb48:	9f07      	ldr	r7, [sp, #28]
 800cb4a:	9d05      	ldr	r5, [sp, #20]
 800cb4c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800cb4e:	e783      	b.n	800ca58 <_dtoa_r+0x710>
 800cb50:	9a07      	ldr	r2, [sp, #28]
 800cb52:	e7ab      	b.n	800caac <_dtoa_r+0x764>
 800cb54:	2300      	movs	r3, #0
 800cb56:	e7d4      	b.n	800cb02 <_dtoa_r+0x7ba>
 800cb58:	9b00      	ldr	r3, [sp, #0]
 800cb5a:	e7d2      	b.n	800cb02 <_dtoa_r+0x7ba>
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	9307      	str	r3, [sp, #28]
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800cb66:	6918      	ldr	r0, [r3, #16]
 800cb68:	f000 fdbe 	bl	800d6e8 <__hi0bits>
 800cb6c:	f1c0 0020 	rsb	r0, r0, #32
 800cb70:	4440      	add	r0, r8
 800cb72:	f010 001f 	ands.w	r0, r0, #31
 800cb76:	d047      	beq.n	800cc08 <_dtoa_r+0x8c0>
 800cb78:	f1c0 0320 	rsb	r3, r0, #32
 800cb7c:	2b04      	cmp	r3, #4
 800cb7e:	dd3b      	ble.n	800cbf8 <_dtoa_r+0x8b0>
 800cb80:	9b05      	ldr	r3, [sp, #20]
 800cb82:	f1c0 001c 	rsb	r0, r0, #28
 800cb86:	4403      	add	r3, r0
 800cb88:	9305      	str	r3, [sp, #20]
 800cb8a:	4405      	add	r5, r0
 800cb8c:	4480      	add	r8, r0
 800cb8e:	9b05      	ldr	r3, [sp, #20]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	dd05      	ble.n	800cba0 <_dtoa_r+0x858>
 800cb94:	461a      	mov	r2, r3
 800cb96:	9904      	ldr	r1, [sp, #16]
 800cb98:	4620      	mov	r0, r4
 800cb9a:	f000 fee1 	bl	800d960 <__lshift>
 800cb9e:	9004      	str	r0, [sp, #16]
 800cba0:	f1b8 0f00 	cmp.w	r8, #0
 800cba4:	dd05      	ble.n	800cbb2 <_dtoa_r+0x86a>
 800cba6:	4639      	mov	r1, r7
 800cba8:	4642      	mov	r2, r8
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f000 fed8 	bl	800d960 <__lshift>
 800cbb0:	4607      	mov	r7, r0
 800cbb2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cbb4:	b353      	cbz	r3, 800cc0c <_dtoa_r+0x8c4>
 800cbb6:	4639      	mov	r1, r7
 800cbb8:	9804      	ldr	r0, [sp, #16]
 800cbba:	f000 ff25 	bl	800da08 <__mcmp>
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	da24      	bge.n	800cc0c <_dtoa_r+0x8c4>
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	220a      	movs	r2, #10
 800cbc6:	9904      	ldr	r1, [sp, #16]
 800cbc8:	4620      	mov	r0, r4
 800cbca:	f000 fd14 	bl	800d5f6 <__multadd>
 800cbce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cbd0:	9004      	str	r0, [sp, #16]
 800cbd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	f000 814d 	beq.w	800ce76 <_dtoa_r+0xb2e>
 800cbdc:	2300      	movs	r3, #0
 800cbde:	4631      	mov	r1, r6
 800cbe0:	220a      	movs	r2, #10
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f000 fd07 	bl	800d5f6 <__multadd>
 800cbe8:	9b02      	ldr	r3, [sp, #8]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	4606      	mov	r6, r0
 800cbee:	dc4f      	bgt.n	800cc90 <_dtoa_r+0x948>
 800cbf0:	9b06      	ldr	r3, [sp, #24]
 800cbf2:	2b02      	cmp	r3, #2
 800cbf4:	dd4c      	ble.n	800cc90 <_dtoa_r+0x948>
 800cbf6:	e011      	b.n	800cc1c <_dtoa_r+0x8d4>
 800cbf8:	d0c9      	beq.n	800cb8e <_dtoa_r+0x846>
 800cbfa:	9a05      	ldr	r2, [sp, #20]
 800cbfc:	331c      	adds	r3, #28
 800cbfe:	441a      	add	r2, r3
 800cc00:	9205      	str	r2, [sp, #20]
 800cc02:	441d      	add	r5, r3
 800cc04:	4498      	add	r8, r3
 800cc06:	e7c2      	b.n	800cb8e <_dtoa_r+0x846>
 800cc08:	4603      	mov	r3, r0
 800cc0a:	e7f6      	b.n	800cbfa <_dtoa_r+0x8b2>
 800cc0c:	f1b9 0f00 	cmp.w	r9, #0
 800cc10:	dc38      	bgt.n	800cc84 <_dtoa_r+0x93c>
 800cc12:	9b06      	ldr	r3, [sp, #24]
 800cc14:	2b02      	cmp	r3, #2
 800cc16:	dd35      	ble.n	800cc84 <_dtoa_r+0x93c>
 800cc18:	f8cd 9008 	str.w	r9, [sp, #8]
 800cc1c:	9b02      	ldr	r3, [sp, #8]
 800cc1e:	b963      	cbnz	r3, 800cc3a <_dtoa_r+0x8f2>
 800cc20:	4639      	mov	r1, r7
 800cc22:	2205      	movs	r2, #5
 800cc24:	4620      	mov	r0, r4
 800cc26:	f000 fce6 	bl	800d5f6 <__multadd>
 800cc2a:	4601      	mov	r1, r0
 800cc2c:	4607      	mov	r7, r0
 800cc2e:	9804      	ldr	r0, [sp, #16]
 800cc30:	f000 feea 	bl	800da08 <__mcmp>
 800cc34:	2800      	cmp	r0, #0
 800cc36:	f73f adcc 	bgt.w	800c7d2 <_dtoa_r+0x48a>
 800cc3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cc3c:	465d      	mov	r5, fp
 800cc3e:	ea6f 0a03 	mvn.w	sl, r3
 800cc42:	f04f 0900 	mov.w	r9, #0
 800cc46:	4639      	mov	r1, r7
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f000 fcbd 	bl	800d5c8 <_Bfree>
 800cc4e:	2e00      	cmp	r6, #0
 800cc50:	f43f aeb7 	beq.w	800c9c2 <_dtoa_r+0x67a>
 800cc54:	f1b9 0f00 	cmp.w	r9, #0
 800cc58:	d005      	beq.n	800cc66 <_dtoa_r+0x91e>
 800cc5a:	45b1      	cmp	r9, r6
 800cc5c:	d003      	beq.n	800cc66 <_dtoa_r+0x91e>
 800cc5e:	4649      	mov	r1, r9
 800cc60:	4620      	mov	r0, r4
 800cc62:	f000 fcb1 	bl	800d5c8 <_Bfree>
 800cc66:	4631      	mov	r1, r6
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f000 fcad 	bl	800d5c8 <_Bfree>
 800cc6e:	e6a8      	b.n	800c9c2 <_dtoa_r+0x67a>
 800cc70:	2700      	movs	r7, #0
 800cc72:	463e      	mov	r6, r7
 800cc74:	e7e1      	b.n	800cc3a <_dtoa_r+0x8f2>
 800cc76:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cc7a:	463e      	mov	r6, r7
 800cc7c:	e5a9      	b.n	800c7d2 <_dtoa_r+0x48a>
 800cc7e:	bf00      	nop
 800cc80:	40240000 	.word	0x40240000
 800cc84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cc86:	f8cd 9008 	str.w	r9, [sp, #8]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f000 80fa 	beq.w	800ce84 <_dtoa_r+0xb3c>
 800cc90:	2d00      	cmp	r5, #0
 800cc92:	dd05      	ble.n	800cca0 <_dtoa_r+0x958>
 800cc94:	4631      	mov	r1, r6
 800cc96:	462a      	mov	r2, r5
 800cc98:	4620      	mov	r0, r4
 800cc9a:	f000 fe61 	bl	800d960 <__lshift>
 800cc9e:	4606      	mov	r6, r0
 800cca0:	9b07      	ldr	r3, [sp, #28]
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d04c      	beq.n	800cd40 <_dtoa_r+0x9f8>
 800cca6:	6871      	ldr	r1, [r6, #4]
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f000 fc59 	bl	800d560 <_Balloc>
 800ccae:	6932      	ldr	r2, [r6, #16]
 800ccb0:	3202      	adds	r2, #2
 800ccb2:	4605      	mov	r5, r0
 800ccb4:	0092      	lsls	r2, r2, #2
 800ccb6:	f106 010c 	add.w	r1, r6, #12
 800ccba:	300c      	adds	r0, #12
 800ccbc:	f7fe f8a2 	bl	800ae04 <memcpy>
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	4629      	mov	r1, r5
 800ccc4:	4620      	mov	r0, r4
 800ccc6:	f000 fe4b 	bl	800d960 <__lshift>
 800ccca:	9b00      	ldr	r3, [sp, #0]
 800cccc:	f8cd b014 	str.w	fp, [sp, #20]
 800ccd0:	f003 0301 	and.w	r3, r3, #1
 800ccd4:	46b1      	mov	r9, r6
 800ccd6:	9307      	str	r3, [sp, #28]
 800ccd8:	4606      	mov	r6, r0
 800ccda:	4639      	mov	r1, r7
 800ccdc:	9804      	ldr	r0, [sp, #16]
 800ccde:	f7ff faa5 	bl	800c22c <quorem>
 800cce2:	4649      	mov	r1, r9
 800cce4:	4605      	mov	r5, r0
 800cce6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ccea:	9804      	ldr	r0, [sp, #16]
 800ccec:	f000 fe8c 	bl	800da08 <__mcmp>
 800ccf0:	4632      	mov	r2, r6
 800ccf2:	9000      	str	r0, [sp, #0]
 800ccf4:	4639      	mov	r1, r7
 800ccf6:	4620      	mov	r0, r4
 800ccf8:	f000 fea0 	bl	800da3c <__mdiff>
 800ccfc:	68c3      	ldr	r3, [r0, #12]
 800ccfe:	4602      	mov	r2, r0
 800cd00:	bb03      	cbnz	r3, 800cd44 <_dtoa_r+0x9fc>
 800cd02:	4601      	mov	r1, r0
 800cd04:	9008      	str	r0, [sp, #32]
 800cd06:	9804      	ldr	r0, [sp, #16]
 800cd08:	f000 fe7e 	bl	800da08 <__mcmp>
 800cd0c:	9a08      	ldr	r2, [sp, #32]
 800cd0e:	4603      	mov	r3, r0
 800cd10:	4611      	mov	r1, r2
 800cd12:	4620      	mov	r0, r4
 800cd14:	9308      	str	r3, [sp, #32]
 800cd16:	f000 fc57 	bl	800d5c8 <_Bfree>
 800cd1a:	9b08      	ldr	r3, [sp, #32]
 800cd1c:	b9a3      	cbnz	r3, 800cd48 <_dtoa_r+0xa00>
 800cd1e:	9a06      	ldr	r2, [sp, #24]
 800cd20:	b992      	cbnz	r2, 800cd48 <_dtoa_r+0xa00>
 800cd22:	9a07      	ldr	r2, [sp, #28]
 800cd24:	b982      	cbnz	r2, 800cd48 <_dtoa_r+0xa00>
 800cd26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cd2a:	d029      	beq.n	800cd80 <_dtoa_r+0xa38>
 800cd2c:	9b00      	ldr	r3, [sp, #0]
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	dd01      	ble.n	800cd36 <_dtoa_r+0x9ee>
 800cd32:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800cd36:	9b05      	ldr	r3, [sp, #20]
 800cd38:	1c5d      	adds	r5, r3, #1
 800cd3a:	f883 8000 	strb.w	r8, [r3]
 800cd3e:	e782      	b.n	800cc46 <_dtoa_r+0x8fe>
 800cd40:	4630      	mov	r0, r6
 800cd42:	e7c2      	b.n	800ccca <_dtoa_r+0x982>
 800cd44:	2301      	movs	r3, #1
 800cd46:	e7e3      	b.n	800cd10 <_dtoa_r+0x9c8>
 800cd48:	9a00      	ldr	r2, [sp, #0]
 800cd4a:	2a00      	cmp	r2, #0
 800cd4c:	db04      	blt.n	800cd58 <_dtoa_r+0xa10>
 800cd4e:	d125      	bne.n	800cd9c <_dtoa_r+0xa54>
 800cd50:	9a06      	ldr	r2, [sp, #24]
 800cd52:	bb1a      	cbnz	r2, 800cd9c <_dtoa_r+0xa54>
 800cd54:	9a07      	ldr	r2, [sp, #28]
 800cd56:	bb0a      	cbnz	r2, 800cd9c <_dtoa_r+0xa54>
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	ddec      	ble.n	800cd36 <_dtoa_r+0x9ee>
 800cd5c:	2201      	movs	r2, #1
 800cd5e:	9904      	ldr	r1, [sp, #16]
 800cd60:	4620      	mov	r0, r4
 800cd62:	f000 fdfd 	bl	800d960 <__lshift>
 800cd66:	4639      	mov	r1, r7
 800cd68:	9004      	str	r0, [sp, #16]
 800cd6a:	f000 fe4d 	bl	800da08 <__mcmp>
 800cd6e:	2800      	cmp	r0, #0
 800cd70:	dc03      	bgt.n	800cd7a <_dtoa_r+0xa32>
 800cd72:	d1e0      	bne.n	800cd36 <_dtoa_r+0x9ee>
 800cd74:	f018 0f01 	tst.w	r8, #1
 800cd78:	d0dd      	beq.n	800cd36 <_dtoa_r+0x9ee>
 800cd7a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cd7e:	d1d8      	bne.n	800cd32 <_dtoa_r+0x9ea>
 800cd80:	9b05      	ldr	r3, [sp, #20]
 800cd82:	9a05      	ldr	r2, [sp, #20]
 800cd84:	1c5d      	adds	r5, r3, #1
 800cd86:	2339      	movs	r3, #57	; 0x39
 800cd88:	7013      	strb	r3, [r2, #0]
 800cd8a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cd8e:	2b39      	cmp	r3, #57	; 0x39
 800cd90:	f105 32ff 	add.w	r2, r5, #4294967295
 800cd94:	d04f      	beq.n	800ce36 <_dtoa_r+0xaee>
 800cd96:	3301      	adds	r3, #1
 800cd98:	7013      	strb	r3, [r2, #0]
 800cd9a:	e754      	b.n	800cc46 <_dtoa_r+0x8fe>
 800cd9c:	9a05      	ldr	r2, [sp, #20]
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	f102 0501 	add.w	r5, r2, #1
 800cda4:	dd06      	ble.n	800cdb4 <_dtoa_r+0xa6c>
 800cda6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cdaa:	d0e9      	beq.n	800cd80 <_dtoa_r+0xa38>
 800cdac:	f108 0801 	add.w	r8, r8, #1
 800cdb0:	9b05      	ldr	r3, [sp, #20]
 800cdb2:	e7c2      	b.n	800cd3a <_dtoa_r+0x9f2>
 800cdb4:	9a02      	ldr	r2, [sp, #8]
 800cdb6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800cdba:	eba5 030b 	sub.w	r3, r5, fp
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d021      	beq.n	800ce06 <_dtoa_r+0xabe>
 800cdc2:	2300      	movs	r3, #0
 800cdc4:	220a      	movs	r2, #10
 800cdc6:	9904      	ldr	r1, [sp, #16]
 800cdc8:	4620      	mov	r0, r4
 800cdca:	f000 fc14 	bl	800d5f6 <__multadd>
 800cdce:	45b1      	cmp	r9, r6
 800cdd0:	9004      	str	r0, [sp, #16]
 800cdd2:	f04f 0300 	mov.w	r3, #0
 800cdd6:	f04f 020a 	mov.w	r2, #10
 800cdda:	4649      	mov	r1, r9
 800cddc:	4620      	mov	r0, r4
 800cdde:	d105      	bne.n	800cdec <_dtoa_r+0xaa4>
 800cde0:	f000 fc09 	bl	800d5f6 <__multadd>
 800cde4:	4681      	mov	r9, r0
 800cde6:	4606      	mov	r6, r0
 800cde8:	9505      	str	r5, [sp, #20]
 800cdea:	e776      	b.n	800ccda <_dtoa_r+0x992>
 800cdec:	f000 fc03 	bl	800d5f6 <__multadd>
 800cdf0:	4631      	mov	r1, r6
 800cdf2:	4681      	mov	r9, r0
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	220a      	movs	r2, #10
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f000 fbfc 	bl	800d5f6 <__multadd>
 800cdfe:	4606      	mov	r6, r0
 800ce00:	e7f2      	b.n	800cde8 <_dtoa_r+0xaa0>
 800ce02:	f04f 0900 	mov.w	r9, #0
 800ce06:	2201      	movs	r2, #1
 800ce08:	9904      	ldr	r1, [sp, #16]
 800ce0a:	4620      	mov	r0, r4
 800ce0c:	f000 fda8 	bl	800d960 <__lshift>
 800ce10:	4639      	mov	r1, r7
 800ce12:	9004      	str	r0, [sp, #16]
 800ce14:	f000 fdf8 	bl	800da08 <__mcmp>
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	dcb6      	bgt.n	800cd8a <_dtoa_r+0xa42>
 800ce1c:	d102      	bne.n	800ce24 <_dtoa_r+0xadc>
 800ce1e:	f018 0f01 	tst.w	r8, #1
 800ce22:	d1b2      	bne.n	800cd8a <_dtoa_r+0xa42>
 800ce24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ce28:	2b30      	cmp	r3, #48	; 0x30
 800ce2a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ce2e:	f47f af0a 	bne.w	800cc46 <_dtoa_r+0x8fe>
 800ce32:	4615      	mov	r5, r2
 800ce34:	e7f6      	b.n	800ce24 <_dtoa_r+0xadc>
 800ce36:	4593      	cmp	fp, r2
 800ce38:	d105      	bne.n	800ce46 <_dtoa_r+0xafe>
 800ce3a:	2331      	movs	r3, #49	; 0x31
 800ce3c:	f10a 0a01 	add.w	sl, sl, #1
 800ce40:	f88b 3000 	strb.w	r3, [fp]
 800ce44:	e6ff      	b.n	800cc46 <_dtoa_r+0x8fe>
 800ce46:	4615      	mov	r5, r2
 800ce48:	e79f      	b.n	800cd8a <_dtoa_r+0xa42>
 800ce4a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ceb0 <_dtoa_r+0xb68>
 800ce4e:	e007      	b.n	800ce60 <_dtoa_r+0xb18>
 800ce50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ce52:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ceb4 <_dtoa_r+0xb6c>
 800ce56:	b11b      	cbz	r3, 800ce60 <_dtoa_r+0xb18>
 800ce58:	f10b 0308 	add.w	r3, fp, #8
 800ce5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ce5e:	6013      	str	r3, [r2, #0]
 800ce60:	4658      	mov	r0, fp
 800ce62:	b017      	add	sp, #92	; 0x5c
 800ce64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce68:	9b06      	ldr	r3, [sp, #24]
 800ce6a:	2b01      	cmp	r3, #1
 800ce6c:	f77f ae35 	ble.w	800cada <_dtoa_r+0x792>
 800ce70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ce72:	9307      	str	r3, [sp, #28]
 800ce74:	e649      	b.n	800cb0a <_dtoa_r+0x7c2>
 800ce76:	9b02      	ldr	r3, [sp, #8]
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	dc03      	bgt.n	800ce84 <_dtoa_r+0xb3c>
 800ce7c:	9b06      	ldr	r3, [sp, #24]
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	f73f aecc 	bgt.w	800cc1c <_dtoa_r+0x8d4>
 800ce84:	465d      	mov	r5, fp
 800ce86:	4639      	mov	r1, r7
 800ce88:	9804      	ldr	r0, [sp, #16]
 800ce8a:	f7ff f9cf 	bl	800c22c <quorem>
 800ce8e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ce92:	f805 8b01 	strb.w	r8, [r5], #1
 800ce96:	9a02      	ldr	r2, [sp, #8]
 800ce98:	eba5 030b 	sub.w	r3, r5, fp
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	ddb0      	ble.n	800ce02 <_dtoa_r+0xaba>
 800cea0:	2300      	movs	r3, #0
 800cea2:	220a      	movs	r2, #10
 800cea4:	9904      	ldr	r1, [sp, #16]
 800cea6:	4620      	mov	r0, r4
 800cea8:	f000 fba5 	bl	800d5f6 <__multadd>
 800ceac:	9004      	str	r0, [sp, #16]
 800ceae:	e7ea      	b.n	800ce86 <_dtoa_r+0xb3e>
 800ceb0:	0800e270 	.word	0x0800e270
 800ceb4:	0800e2c8 	.word	0x0800e2c8

0800ceb8 <rshift>:
 800ceb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ceba:	6906      	ldr	r6, [r0, #16]
 800cebc:	114b      	asrs	r3, r1, #5
 800cebe:	429e      	cmp	r6, r3
 800cec0:	f100 0414 	add.w	r4, r0, #20
 800cec4:	dd30      	ble.n	800cf28 <rshift+0x70>
 800cec6:	f011 011f 	ands.w	r1, r1, #31
 800ceca:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800cece:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800ced2:	d108      	bne.n	800cee6 <rshift+0x2e>
 800ced4:	4621      	mov	r1, r4
 800ced6:	42b2      	cmp	r2, r6
 800ced8:	460b      	mov	r3, r1
 800ceda:	d211      	bcs.n	800cf00 <rshift+0x48>
 800cedc:	f852 3b04 	ldr.w	r3, [r2], #4
 800cee0:	f841 3b04 	str.w	r3, [r1], #4
 800cee4:	e7f7      	b.n	800ced6 <rshift+0x1e>
 800cee6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800ceea:	f1c1 0c20 	rsb	ip, r1, #32
 800ceee:	40cd      	lsrs	r5, r1
 800cef0:	3204      	adds	r2, #4
 800cef2:	4623      	mov	r3, r4
 800cef4:	42b2      	cmp	r2, r6
 800cef6:	4617      	mov	r7, r2
 800cef8:	d30c      	bcc.n	800cf14 <rshift+0x5c>
 800cefa:	601d      	str	r5, [r3, #0]
 800cefc:	b105      	cbz	r5, 800cf00 <rshift+0x48>
 800cefe:	3304      	adds	r3, #4
 800cf00:	1b1a      	subs	r2, r3, r4
 800cf02:	42a3      	cmp	r3, r4
 800cf04:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cf08:	bf08      	it	eq
 800cf0a:	2300      	moveq	r3, #0
 800cf0c:	6102      	str	r2, [r0, #16]
 800cf0e:	bf08      	it	eq
 800cf10:	6143      	streq	r3, [r0, #20]
 800cf12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf14:	683f      	ldr	r7, [r7, #0]
 800cf16:	fa07 f70c 	lsl.w	r7, r7, ip
 800cf1a:	433d      	orrs	r5, r7
 800cf1c:	f843 5b04 	str.w	r5, [r3], #4
 800cf20:	f852 5b04 	ldr.w	r5, [r2], #4
 800cf24:	40cd      	lsrs	r5, r1
 800cf26:	e7e5      	b.n	800cef4 <rshift+0x3c>
 800cf28:	4623      	mov	r3, r4
 800cf2a:	e7e9      	b.n	800cf00 <rshift+0x48>

0800cf2c <__hexdig_fun>:
 800cf2c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cf30:	2b09      	cmp	r3, #9
 800cf32:	d802      	bhi.n	800cf3a <__hexdig_fun+0xe>
 800cf34:	3820      	subs	r0, #32
 800cf36:	b2c0      	uxtb	r0, r0
 800cf38:	4770      	bx	lr
 800cf3a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cf3e:	2b05      	cmp	r3, #5
 800cf40:	d801      	bhi.n	800cf46 <__hexdig_fun+0x1a>
 800cf42:	3847      	subs	r0, #71	; 0x47
 800cf44:	e7f7      	b.n	800cf36 <__hexdig_fun+0xa>
 800cf46:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cf4a:	2b05      	cmp	r3, #5
 800cf4c:	d801      	bhi.n	800cf52 <__hexdig_fun+0x26>
 800cf4e:	3827      	subs	r0, #39	; 0x27
 800cf50:	e7f1      	b.n	800cf36 <__hexdig_fun+0xa>
 800cf52:	2000      	movs	r0, #0
 800cf54:	4770      	bx	lr

0800cf56 <__gethex>:
 800cf56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf5a:	b08b      	sub	sp, #44	; 0x2c
 800cf5c:	468a      	mov	sl, r1
 800cf5e:	9002      	str	r0, [sp, #8]
 800cf60:	9816      	ldr	r0, [sp, #88]	; 0x58
 800cf62:	9306      	str	r3, [sp, #24]
 800cf64:	4690      	mov	r8, r2
 800cf66:	f000 fad0 	bl	800d50a <__localeconv_l>
 800cf6a:	6803      	ldr	r3, [r0, #0]
 800cf6c:	9303      	str	r3, [sp, #12]
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f7f3 f938 	bl	80001e4 <strlen>
 800cf74:	9b03      	ldr	r3, [sp, #12]
 800cf76:	9001      	str	r0, [sp, #4]
 800cf78:	4403      	add	r3, r0
 800cf7a:	f04f 0b00 	mov.w	fp, #0
 800cf7e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cf82:	9307      	str	r3, [sp, #28]
 800cf84:	f8da 3000 	ldr.w	r3, [sl]
 800cf88:	3302      	adds	r3, #2
 800cf8a:	461f      	mov	r7, r3
 800cf8c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cf90:	2830      	cmp	r0, #48	; 0x30
 800cf92:	d06c      	beq.n	800d06e <__gethex+0x118>
 800cf94:	f7ff ffca 	bl	800cf2c <__hexdig_fun>
 800cf98:	4604      	mov	r4, r0
 800cf9a:	2800      	cmp	r0, #0
 800cf9c:	d16a      	bne.n	800d074 <__gethex+0x11e>
 800cf9e:	9a01      	ldr	r2, [sp, #4]
 800cfa0:	9903      	ldr	r1, [sp, #12]
 800cfa2:	4638      	mov	r0, r7
 800cfa4:	f000 ff54 	bl	800de50 <strncmp>
 800cfa8:	2800      	cmp	r0, #0
 800cfaa:	d166      	bne.n	800d07a <__gethex+0x124>
 800cfac:	9b01      	ldr	r3, [sp, #4]
 800cfae:	5cf8      	ldrb	r0, [r7, r3]
 800cfb0:	18fe      	adds	r6, r7, r3
 800cfb2:	f7ff ffbb 	bl	800cf2c <__hexdig_fun>
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d062      	beq.n	800d080 <__gethex+0x12a>
 800cfba:	4633      	mov	r3, r6
 800cfbc:	7818      	ldrb	r0, [r3, #0]
 800cfbe:	2830      	cmp	r0, #48	; 0x30
 800cfc0:	461f      	mov	r7, r3
 800cfc2:	f103 0301 	add.w	r3, r3, #1
 800cfc6:	d0f9      	beq.n	800cfbc <__gethex+0x66>
 800cfc8:	f7ff ffb0 	bl	800cf2c <__hexdig_fun>
 800cfcc:	fab0 f580 	clz	r5, r0
 800cfd0:	096d      	lsrs	r5, r5, #5
 800cfd2:	4634      	mov	r4, r6
 800cfd4:	f04f 0b01 	mov.w	fp, #1
 800cfd8:	463a      	mov	r2, r7
 800cfda:	4616      	mov	r6, r2
 800cfdc:	3201      	adds	r2, #1
 800cfde:	7830      	ldrb	r0, [r6, #0]
 800cfe0:	f7ff ffa4 	bl	800cf2c <__hexdig_fun>
 800cfe4:	2800      	cmp	r0, #0
 800cfe6:	d1f8      	bne.n	800cfda <__gethex+0x84>
 800cfe8:	9a01      	ldr	r2, [sp, #4]
 800cfea:	9903      	ldr	r1, [sp, #12]
 800cfec:	4630      	mov	r0, r6
 800cfee:	f000 ff2f 	bl	800de50 <strncmp>
 800cff2:	b950      	cbnz	r0, 800d00a <__gethex+0xb4>
 800cff4:	b954      	cbnz	r4, 800d00c <__gethex+0xb6>
 800cff6:	9b01      	ldr	r3, [sp, #4]
 800cff8:	18f4      	adds	r4, r6, r3
 800cffa:	4622      	mov	r2, r4
 800cffc:	4616      	mov	r6, r2
 800cffe:	3201      	adds	r2, #1
 800d000:	7830      	ldrb	r0, [r6, #0]
 800d002:	f7ff ff93 	bl	800cf2c <__hexdig_fun>
 800d006:	2800      	cmp	r0, #0
 800d008:	d1f8      	bne.n	800cffc <__gethex+0xa6>
 800d00a:	b10c      	cbz	r4, 800d010 <__gethex+0xba>
 800d00c:	1ba4      	subs	r4, r4, r6
 800d00e:	00a4      	lsls	r4, r4, #2
 800d010:	7833      	ldrb	r3, [r6, #0]
 800d012:	2b50      	cmp	r3, #80	; 0x50
 800d014:	d001      	beq.n	800d01a <__gethex+0xc4>
 800d016:	2b70      	cmp	r3, #112	; 0x70
 800d018:	d140      	bne.n	800d09c <__gethex+0x146>
 800d01a:	7873      	ldrb	r3, [r6, #1]
 800d01c:	2b2b      	cmp	r3, #43	; 0x2b
 800d01e:	d031      	beq.n	800d084 <__gethex+0x12e>
 800d020:	2b2d      	cmp	r3, #45	; 0x2d
 800d022:	d033      	beq.n	800d08c <__gethex+0x136>
 800d024:	1c71      	adds	r1, r6, #1
 800d026:	f04f 0900 	mov.w	r9, #0
 800d02a:	7808      	ldrb	r0, [r1, #0]
 800d02c:	f7ff ff7e 	bl	800cf2c <__hexdig_fun>
 800d030:	1e43      	subs	r3, r0, #1
 800d032:	b2db      	uxtb	r3, r3
 800d034:	2b18      	cmp	r3, #24
 800d036:	d831      	bhi.n	800d09c <__gethex+0x146>
 800d038:	f1a0 0210 	sub.w	r2, r0, #16
 800d03c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d040:	f7ff ff74 	bl	800cf2c <__hexdig_fun>
 800d044:	1e43      	subs	r3, r0, #1
 800d046:	b2db      	uxtb	r3, r3
 800d048:	2b18      	cmp	r3, #24
 800d04a:	d922      	bls.n	800d092 <__gethex+0x13c>
 800d04c:	f1b9 0f00 	cmp.w	r9, #0
 800d050:	d000      	beq.n	800d054 <__gethex+0xfe>
 800d052:	4252      	negs	r2, r2
 800d054:	4414      	add	r4, r2
 800d056:	f8ca 1000 	str.w	r1, [sl]
 800d05a:	b30d      	cbz	r5, 800d0a0 <__gethex+0x14a>
 800d05c:	f1bb 0f00 	cmp.w	fp, #0
 800d060:	bf0c      	ite	eq
 800d062:	2706      	moveq	r7, #6
 800d064:	2700      	movne	r7, #0
 800d066:	4638      	mov	r0, r7
 800d068:	b00b      	add	sp, #44	; 0x2c
 800d06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d06e:	f10b 0b01 	add.w	fp, fp, #1
 800d072:	e78a      	b.n	800cf8a <__gethex+0x34>
 800d074:	2500      	movs	r5, #0
 800d076:	462c      	mov	r4, r5
 800d078:	e7ae      	b.n	800cfd8 <__gethex+0x82>
 800d07a:	463e      	mov	r6, r7
 800d07c:	2501      	movs	r5, #1
 800d07e:	e7c7      	b.n	800d010 <__gethex+0xba>
 800d080:	4604      	mov	r4, r0
 800d082:	e7fb      	b.n	800d07c <__gethex+0x126>
 800d084:	f04f 0900 	mov.w	r9, #0
 800d088:	1cb1      	adds	r1, r6, #2
 800d08a:	e7ce      	b.n	800d02a <__gethex+0xd4>
 800d08c:	f04f 0901 	mov.w	r9, #1
 800d090:	e7fa      	b.n	800d088 <__gethex+0x132>
 800d092:	230a      	movs	r3, #10
 800d094:	fb03 0202 	mla	r2, r3, r2, r0
 800d098:	3a10      	subs	r2, #16
 800d09a:	e7cf      	b.n	800d03c <__gethex+0xe6>
 800d09c:	4631      	mov	r1, r6
 800d09e:	e7da      	b.n	800d056 <__gethex+0x100>
 800d0a0:	1bf3      	subs	r3, r6, r7
 800d0a2:	3b01      	subs	r3, #1
 800d0a4:	4629      	mov	r1, r5
 800d0a6:	2b07      	cmp	r3, #7
 800d0a8:	dc49      	bgt.n	800d13e <__gethex+0x1e8>
 800d0aa:	9802      	ldr	r0, [sp, #8]
 800d0ac:	f000 fa58 	bl	800d560 <_Balloc>
 800d0b0:	9b01      	ldr	r3, [sp, #4]
 800d0b2:	f100 0914 	add.w	r9, r0, #20
 800d0b6:	f04f 0b00 	mov.w	fp, #0
 800d0ba:	f1c3 0301 	rsb	r3, r3, #1
 800d0be:	4605      	mov	r5, r0
 800d0c0:	f8cd 9010 	str.w	r9, [sp, #16]
 800d0c4:	46da      	mov	sl, fp
 800d0c6:	9308      	str	r3, [sp, #32]
 800d0c8:	42b7      	cmp	r7, r6
 800d0ca:	d33b      	bcc.n	800d144 <__gethex+0x1ee>
 800d0cc:	9804      	ldr	r0, [sp, #16]
 800d0ce:	f840 ab04 	str.w	sl, [r0], #4
 800d0d2:	eba0 0009 	sub.w	r0, r0, r9
 800d0d6:	1080      	asrs	r0, r0, #2
 800d0d8:	6128      	str	r0, [r5, #16]
 800d0da:	0147      	lsls	r7, r0, #5
 800d0dc:	4650      	mov	r0, sl
 800d0de:	f000 fb03 	bl	800d6e8 <__hi0bits>
 800d0e2:	f8d8 6000 	ldr.w	r6, [r8]
 800d0e6:	1a3f      	subs	r7, r7, r0
 800d0e8:	42b7      	cmp	r7, r6
 800d0ea:	dd64      	ble.n	800d1b6 <__gethex+0x260>
 800d0ec:	1bbf      	subs	r7, r7, r6
 800d0ee:	4639      	mov	r1, r7
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	f000 fe13 	bl	800dd1c <__any_on>
 800d0f6:	4682      	mov	sl, r0
 800d0f8:	b178      	cbz	r0, 800d11a <__gethex+0x1c4>
 800d0fa:	1e7b      	subs	r3, r7, #1
 800d0fc:	1159      	asrs	r1, r3, #5
 800d0fe:	f003 021f 	and.w	r2, r3, #31
 800d102:	f04f 0a01 	mov.w	sl, #1
 800d106:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d10a:	fa0a f202 	lsl.w	r2, sl, r2
 800d10e:	420a      	tst	r2, r1
 800d110:	d003      	beq.n	800d11a <__gethex+0x1c4>
 800d112:	4553      	cmp	r3, sl
 800d114:	dc46      	bgt.n	800d1a4 <__gethex+0x24e>
 800d116:	f04f 0a02 	mov.w	sl, #2
 800d11a:	4639      	mov	r1, r7
 800d11c:	4628      	mov	r0, r5
 800d11e:	f7ff fecb 	bl	800ceb8 <rshift>
 800d122:	443c      	add	r4, r7
 800d124:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d128:	42a3      	cmp	r3, r4
 800d12a:	da52      	bge.n	800d1d2 <__gethex+0x27c>
 800d12c:	4629      	mov	r1, r5
 800d12e:	9802      	ldr	r0, [sp, #8]
 800d130:	f000 fa4a 	bl	800d5c8 <_Bfree>
 800d134:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d136:	2300      	movs	r3, #0
 800d138:	6013      	str	r3, [r2, #0]
 800d13a:	27a3      	movs	r7, #163	; 0xa3
 800d13c:	e793      	b.n	800d066 <__gethex+0x110>
 800d13e:	3101      	adds	r1, #1
 800d140:	105b      	asrs	r3, r3, #1
 800d142:	e7b0      	b.n	800d0a6 <__gethex+0x150>
 800d144:	1e73      	subs	r3, r6, #1
 800d146:	9305      	str	r3, [sp, #20]
 800d148:	9a07      	ldr	r2, [sp, #28]
 800d14a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d14e:	4293      	cmp	r3, r2
 800d150:	d018      	beq.n	800d184 <__gethex+0x22e>
 800d152:	f1bb 0f20 	cmp.w	fp, #32
 800d156:	d107      	bne.n	800d168 <__gethex+0x212>
 800d158:	9b04      	ldr	r3, [sp, #16]
 800d15a:	f8c3 a000 	str.w	sl, [r3]
 800d15e:	3304      	adds	r3, #4
 800d160:	f04f 0a00 	mov.w	sl, #0
 800d164:	9304      	str	r3, [sp, #16]
 800d166:	46d3      	mov	fp, sl
 800d168:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d16c:	f7ff fede 	bl	800cf2c <__hexdig_fun>
 800d170:	f000 000f 	and.w	r0, r0, #15
 800d174:	fa00 f00b 	lsl.w	r0, r0, fp
 800d178:	ea4a 0a00 	orr.w	sl, sl, r0
 800d17c:	f10b 0b04 	add.w	fp, fp, #4
 800d180:	9b05      	ldr	r3, [sp, #20]
 800d182:	e00d      	b.n	800d1a0 <__gethex+0x24a>
 800d184:	9b05      	ldr	r3, [sp, #20]
 800d186:	9a08      	ldr	r2, [sp, #32]
 800d188:	4413      	add	r3, r2
 800d18a:	42bb      	cmp	r3, r7
 800d18c:	d3e1      	bcc.n	800d152 <__gethex+0x1fc>
 800d18e:	4618      	mov	r0, r3
 800d190:	9a01      	ldr	r2, [sp, #4]
 800d192:	9903      	ldr	r1, [sp, #12]
 800d194:	9309      	str	r3, [sp, #36]	; 0x24
 800d196:	f000 fe5b 	bl	800de50 <strncmp>
 800d19a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d19c:	2800      	cmp	r0, #0
 800d19e:	d1d8      	bne.n	800d152 <__gethex+0x1fc>
 800d1a0:	461e      	mov	r6, r3
 800d1a2:	e791      	b.n	800d0c8 <__gethex+0x172>
 800d1a4:	1eb9      	subs	r1, r7, #2
 800d1a6:	4628      	mov	r0, r5
 800d1a8:	f000 fdb8 	bl	800dd1c <__any_on>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	d0b2      	beq.n	800d116 <__gethex+0x1c0>
 800d1b0:	f04f 0a03 	mov.w	sl, #3
 800d1b4:	e7b1      	b.n	800d11a <__gethex+0x1c4>
 800d1b6:	da09      	bge.n	800d1cc <__gethex+0x276>
 800d1b8:	1bf7      	subs	r7, r6, r7
 800d1ba:	4629      	mov	r1, r5
 800d1bc:	463a      	mov	r2, r7
 800d1be:	9802      	ldr	r0, [sp, #8]
 800d1c0:	f000 fbce 	bl	800d960 <__lshift>
 800d1c4:	1be4      	subs	r4, r4, r7
 800d1c6:	4605      	mov	r5, r0
 800d1c8:	f100 0914 	add.w	r9, r0, #20
 800d1cc:	f04f 0a00 	mov.w	sl, #0
 800d1d0:	e7a8      	b.n	800d124 <__gethex+0x1ce>
 800d1d2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d1d6:	42a0      	cmp	r0, r4
 800d1d8:	dd6a      	ble.n	800d2b0 <__gethex+0x35a>
 800d1da:	1b04      	subs	r4, r0, r4
 800d1dc:	42a6      	cmp	r6, r4
 800d1de:	dc2e      	bgt.n	800d23e <__gethex+0x2e8>
 800d1e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d1e4:	2b02      	cmp	r3, #2
 800d1e6:	d022      	beq.n	800d22e <__gethex+0x2d8>
 800d1e8:	2b03      	cmp	r3, #3
 800d1ea:	d024      	beq.n	800d236 <__gethex+0x2e0>
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d115      	bne.n	800d21c <__gethex+0x2c6>
 800d1f0:	42a6      	cmp	r6, r4
 800d1f2:	d113      	bne.n	800d21c <__gethex+0x2c6>
 800d1f4:	2e01      	cmp	r6, #1
 800d1f6:	dc0b      	bgt.n	800d210 <__gethex+0x2ba>
 800d1f8:	9a06      	ldr	r2, [sp, #24]
 800d1fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d1fe:	6013      	str	r3, [r2, #0]
 800d200:	2301      	movs	r3, #1
 800d202:	612b      	str	r3, [r5, #16]
 800d204:	f8c9 3000 	str.w	r3, [r9]
 800d208:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d20a:	2762      	movs	r7, #98	; 0x62
 800d20c:	601d      	str	r5, [r3, #0]
 800d20e:	e72a      	b.n	800d066 <__gethex+0x110>
 800d210:	1e71      	subs	r1, r6, #1
 800d212:	4628      	mov	r0, r5
 800d214:	f000 fd82 	bl	800dd1c <__any_on>
 800d218:	2800      	cmp	r0, #0
 800d21a:	d1ed      	bne.n	800d1f8 <__gethex+0x2a2>
 800d21c:	4629      	mov	r1, r5
 800d21e:	9802      	ldr	r0, [sp, #8]
 800d220:	f000 f9d2 	bl	800d5c8 <_Bfree>
 800d224:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d226:	2300      	movs	r3, #0
 800d228:	6013      	str	r3, [r2, #0]
 800d22a:	2750      	movs	r7, #80	; 0x50
 800d22c:	e71b      	b.n	800d066 <__gethex+0x110>
 800d22e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d230:	2b00      	cmp	r3, #0
 800d232:	d0e1      	beq.n	800d1f8 <__gethex+0x2a2>
 800d234:	e7f2      	b.n	800d21c <__gethex+0x2c6>
 800d236:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d1dd      	bne.n	800d1f8 <__gethex+0x2a2>
 800d23c:	e7ee      	b.n	800d21c <__gethex+0x2c6>
 800d23e:	1e67      	subs	r7, r4, #1
 800d240:	f1ba 0f00 	cmp.w	sl, #0
 800d244:	d131      	bne.n	800d2aa <__gethex+0x354>
 800d246:	b127      	cbz	r7, 800d252 <__gethex+0x2fc>
 800d248:	4639      	mov	r1, r7
 800d24a:	4628      	mov	r0, r5
 800d24c:	f000 fd66 	bl	800dd1c <__any_on>
 800d250:	4682      	mov	sl, r0
 800d252:	117a      	asrs	r2, r7, #5
 800d254:	2301      	movs	r3, #1
 800d256:	f007 071f 	and.w	r7, r7, #31
 800d25a:	fa03 f707 	lsl.w	r7, r3, r7
 800d25e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d262:	4621      	mov	r1, r4
 800d264:	421f      	tst	r7, r3
 800d266:	4628      	mov	r0, r5
 800d268:	bf18      	it	ne
 800d26a:	f04a 0a02 	orrne.w	sl, sl, #2
 800d26e:	1b36      	subs	r6, r6, r4
 800d270:	f7ff fe22 	bl	800ceb8 <rshift>
 800d274:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d278:	2702      	movs	r7, #2
 800d27a:	f1ba 0f00 	cmp.w	sl, #0
 800d27e:	d048      	beq.n	800d312 <__gethex+0x3bc>
 800d280:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d284:	2b02      	cmp	r3, #2
 800d286:	d015      	beq.n	800d2b4 <__gethex+0x35e>
 800d288:	2b03      	cmp	r3, #3
 800d28a:	d017      	beq.n	800d2bc <__gethex+0x366>
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d109      	bne.n	800d2a4 <__gethex+0x34e>
 800d290:	f01a 0f02 	tst.w	sl, #2
 800d294:	d006      	beq.n	800d2a4 <__gethex+0x34e>
 800d296:	f8d9 3000 	ldr.w	r3, [r9]
 800d29a:	ea4a 0a03 	orr.w	sl, sl, r3
 800d29e:	f01a 0f01 	tst.w	sl, #1
 800d2a2:	d10e      	bne.n	800d2c2 <__gethex+0x36c>
 800d2a4:	f047 0710 	orr.w	r7, r7, #16
 800d2a8:	e033      	b.n	800d312 <__gethex+0x3bc>
 800d2aa:	f04f 0a01 	mov.w	sl, #1
 800d2ae:	e7d0      	b.n	800d252 <__gethex+0x2fc>
 800d2b0:	2701      	movs	r7, #1
 800d2b2:	e7e2      	b.n	800d27a <__gethex+0x324>
 800d2b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2b6:	f1c3 0301 	rsb	r3, r3, #1
 800d2ba:	9315      	str	r3, [sp, #84]	; 0x54
 800d2bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d0f0      	beq.n	800d2a4 <__gethex+0x34e>
 800d2c2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d2c6:	f105 0314 	add.w	r3, r5, #20
 800d2ca:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d2ce:	eb03 010a 	add.w	r1, r3, sl
 800d2d2:	f04f 0c00 	mov.w	ip, #0
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d2e0:	d01c      	beq.n	800d31c <__gethex+0x3c6>
 800d2e2:	3201      	adds	r2, #1
 800d2e4:	6002      	str	r2, [r0, #0]
 800d2e6:	2f02      	cmp	r7, #2
 800d2e8:	f105 0314 	add.w	r3, r5, #20
 800d2ec:	d138      	bne.n	800d360 <__gethex+0x40a>
 800d2ee:	f8d8 2000 	ldr.w	r2, [r8]
 800d2f2:	3a01      	subs	r2, #1
 800d2f4:	42b2      	cmp	r2, r6
 800d2f6:	d10a      	bne.n	800d30e <__gethex+0x3b8>
 800d2f8:	1171      	asrs	r1, r6, #5
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	f006 061f 	and.w	r6, r6, #31
 800d300:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d304:	fa02 f606 	lsl.w	r6, r2, r6
 800d308:	421e      	tst	r6, r3
 800d30a:	bf18      	it	ne
 800d30c:	4617      	movne	r7, r2
 800d30e:	f047 0720 	orr.w	r7, r7, #32
 800d312:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d314:	601d      	str	r5, [r3, #0]
 800d316:	9b06      	ldr	r3, [sp, #24]
 800d318:	601c      	str	r4, [r3, #0]
 800d31a:	e6a4      	b.n	800d066 <__gethex+0x110>
 800d31c:	4299      	cmp	r1, r3
 800d31e:	f843 cc04 	str.w	ip, [r3, #-4]
 800d322:	d8d8      	bhi.n	800d2d6 <__gethex+0x380>
 800d324:	68ab      	ldr	r3, [r5, #8]
 800d326:	4599      	cmp	r9, r3
 800d328:	db12      	blt.n	800d350 <__gethex+0x3fa>
 800d32a:	6869      	ldr	r1, [r5, #4]
 800d32c:	9802      	ldr	r0, [sp, #8]
 800d32e:	3101      	adds	r1, #1
 800d330:	f000 f916 	bl	800d560 <_Balloc>
 800d334:	692a      	ldr	r2, [r5, #16]
 800d336:	3202      	adds	r2, #2
 800d338:	f105 010c 	add.w	r1, r5, #12
 800d33c:	4683      	mov	fp, r0
 800d33e:	0092      	lsls	r2, r2, #2
 800d340:	300c      	adds	r0, #12
 800d342:	f7fd fd5f 	bl	800ae04 <memcpy>
 800d346:	4629      	mov	r1, r5
 800d348:	9802      	ldr	r0, [sp, #8]
 800d34a:	f000 f93d 	bl	800d5c8 <_Bfree>
 800d34e:	465d      	mov	r5, fp
 800d350:	692b      	ldr	r3, [r5, #16]
 800d352:	1c5a      	adds	r2, r3, #1
 800d354:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d358:	612a      	str	r2, [r5, #16]
 800d35a:	2201      	movs	r2, #1
 800d35c:	615a      	str	r2, [r3, #20]
 800d35e:	e7c2      	b.n	800d2e6 <__gethex+0x390>
 800d360:	692a      	ldr	r2, [r5, #16]
 800d362:	454a      	cmp	r2, r9
 800d364:	dd0b      	ble.n	800d37e <__gethex+0x428>
 800d366:	2101      	movs	r1, #1
 800d368:	4628      	mov	r0, r5
 800d36a:	f7ff fda5 	bl	800ceb8 <rshift>
 800d36e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d372:	3401      	adds	r4, #1
 800d374:	42a3      	cmp	r3, r4
 800d376:	f6ff aed9 	blt.w	800d12c <__gethex+0x1d6>
 800d37a:	2701      	movs	r7, #1
 800d37c:	e7c7      	b.n	800d30e <__gethex+0x3b8>
 800d37e:	f016 061f 	ands.w	r6, r6, #31
 800d382:	d0fa      	beq.n	800d37a <__gethex+0x424>
 800d384:	449a      	add	sl, r3
 800d386:	f1c6 0620 	rsb	r6, r6, #32
 800d38a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d38e:	f000 f9ab 	bl	800d6e8 <__hi0bits>
 800d392:	42b0      	cmp	r0, r6
 800d394:	dbe7      	blt.n	800d366 <__gethex+0x410>
 800d396:	e7f0      	b.n	800d37a <__gethex+0x424>

0800d398 <L_shift>:
 800d398:	f1c2 0208 	rsb	r2, r2, #8
 800d39c:	0092      	lsls	r2, r2, #2
 800d39e:	b570      	push	{r4, r5, r6, lr}
 800d3a0:	f1c2 0620 	rsb	r6, r2, #32
 800d3a4:	6843      	ldr	r3, [r0, #4]
 800d3a6:	6804      	ldr	r4, [r0, #0]
 800d3a8:	fa03 f506 	lsl.w	r5, r3, r6
 800d3ac:	432c      	orrs	r4, r5
 800d3ae:	40d3      	lsrs	r3, r2
 800d3b0:	6004      	str	r4, [r0, #0]
 800d3b2:	f840 3f04 	str.w	r3, [r0, #4]!
 800d3b6:	4288      	cmp	r0, r1
 800d3b8:	d3f4      	bcc.n	800d3a4 <L_shift+0xc>
 800d3ba:	bd70      	pop	{r4, r5, r6, pc}

0800d3bc <__match>:
 800d3bc:	b530      	push	{r4, r5, lr}
 800d3be:	6803      	ldr	r3, [r0, #0]
 800d3c0:	3301      	adds	r3, #1
 800d3c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3c6:	b914      	cbnz	r4, 800d3ce <__match+0x12>
 800d3c8:	6003      	str	r3, [r0, #0]
 800d3ca:	2001      	movs	r0, #1
 800d3cc:	bd30      	pop	{r4, r5, pc}
 800d3ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3d2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d3d6:	2d19      	cmp	r5, #25
 800d3d8:	bf98      	it	ls
 800d3da:	3220      	addls	r2, #32
 800d3dc:	42a2      	cmp	r2, r4
 800d3de:	d0f0      	beq.n	800d3c2 <__match+0x6>
 800d3e0:	2000      	movs	r0, #0
 800d3e2:	e7f3      	b.n	800d3cc <__match+0x10>

0800d3e4 <__hexnan>:
 800d3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e8:	680b      	ldr	r3, [r1, #0]
 800d3ea:	6801      	ldr	r1, [r0, #0]
 800d3ec:	115f      	asrs	r7, r3, #5
 800d3ee:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d3f2:	f013 031f 	ands.w	r3, r3, #31
 800d3f6:	b087      	sub	sp, #28
 800d3f8:	bf18      	it	ne
 800d3fa:	3704      	addne	r7, #4
 800d3fc:	2500      	movs	r5, #0
 800d3fe:	1f3e      	subs	r6, r7, #4
 800d400:	4682      	mov	sl, r0
 800d402:	4690      	mov	r8, r2
 800d404:	9301      	str	r3, [sp, #4]
 800d406:	f847 5c04 	str.w	r5, [r7, #-4]
 800d40a:	46b1      	mov	r9, r6
 800d40c:	4634      	mov	r4, r6
 800d40e:	9502      	str	r5, [sp, #8]
 800d410:	46ab      	mov	fp, r5
 800d412:	784a      	ldrb	r2, [r1, #1]
 800d414:	1c4b      	adds	r3, r1, #1
 800d416:	9303      	str	r3, [sp, #12]
 800d418:	b342      	cbz	r2, 800d46c <__hexnan+0x88>
 800d41a:	4610      	mov	r0, r2
 800d41c:	9105      	str	r1, [sp, #20]
 800d41e:	9204      	str	r2, [sp, #16]
 800d420:	f7ff fd84 	bl	800cf2c <__hexdig_fun>
 800d424:	2800      	cmp	r0, #0
 800d426:	d143      	bne.n	800d4b0 <__hexnan+0xcc>
 800d428:	9a04      	ldr	r2, [sp, #16]
 800d42a:	9905      	ldr	r1, [sp, #20]
 800d42c:	2a20      	cmp	r2, #32
 800d42e:	d818      	bhi.n	800d462 <__hexnan+0x7e>
 800d430:	9b02      	ldr	r3, [sp, #8]
 800d432:	459b      	cmp	fp, r3
 800d434:	dd13      	ble.n	800d45e <__hexnan+0x7a>
 800d436:	454c      	cmp	r4, r9
 800d438:	d206      	bcs.n	800d448 <__hexnan+0x64>
 800d43a:	2d07      	cmp	r5, #7
 800d43c:	dc04      	bgt.n	800d448 <__hexnan+0x64>
 800d43e:	462a      	mov	r2, r5
 800d440:	4649      	mov	r1, r9
 800d442:	4620      	mov	r0, r4
 800d444:	f7ff ffa8 	bl	800d398 <L_shift>
 800d448:	4544      	cmp	r4, r8
 800d44a:	d944      	bls.n	800d4d6 <__hexnan+0xf2>
 800d44c:	2300      	movs	r3, #0
 800d44e:	f1a4 0904 	sub.w	r9, r4, #4
 800d452:	f844 3c04 	str.w	r3, [r4, #-4]
 800d456:	f8cd b008 	str.w	fp, [sp, #8]
 800d45a:	464c      	mov	r4, r9
 800d45c:	461d      	mov	r5, r3
 800d45e:	9903      	ldr	r1, [sp, #12]
 800d460:	e7d7      	b.n	800d412 <__hexnan+0x2e>
 800d462:	2a29      	cmp	r2, #41	; 0x29
 800d464:	d14a      	bne.n	800d4fc <__hexnan+0x118>
 800d466:	3102      	adds	r1, #2
 800d468:	f8ca 1000 	str.w	r1, [sl]
 800d46c:	f1bb 0f00 	cmp.w	fp, #0
 800d470:	d044      	beq.n	800d4fc <__hexnan+0x118>
 800d472:	454c      	cmp	r4, r9
 800d474:	d206      	bcs.n	800d484 <__hexnan+0xa0>
 800d476:	2d07      	cmp	r5, #7
 800d478:	dc04      	bgt.n	800d484 <__hexnan+0xa0>
 800d47a:	462a      	mov	r2, r5
 800d47c:	4649      	mov	r1, r9
 800d47e:	4620      	mov	r0, r4
 800d480:	f7ff ff8a 	bl	800d398 <L_shift>
 800d484:	4544      	cmp	r4, r8
 800d486:	d928      	bls.n	800d4da <__hexnan+0xf6>
 800d488:	4643      	mov	r3, r8
 800d48a:	f854 2b04 	ldr.w	r2, [r4], #4
 800d48e:	f843 2b04 	str.w	r2, [r3], #4
 800d492:	42a6      	cmp	r6, r4
 800d494:	d2f9      	bcs.n	800d48a <__hexnan+0xa6>
 800d496:	2200      	movs	r2, #0
 800d498:	f843 2b04 	str.w	r2, [r3], #4
 800d49c:	429e      	cmp	r6, r3
 800d49e:	d2fb      	bcs.n	800d498 <__hexnan+0xb4>
 800d4a0:	6833      	ldr	r3, [r6, #0]
 800d4a2:	b91b      	cbnz	r3, 800d4ac <__hexnan+0xc8>
 800d4a4:	4546      	cmp	r6, r8
 800d4a6:	d127      	bne.n	800d4f8 <__hexnan+0x114>
 800d4a8:	2301      	movs	r3, #1
 800d4aa:	6033      	str	r3, [r6, #0]
 800d4ac:	2005      	movs	r0, #5
 800d4ae:	e026      	b.n	800d4fe <__hexnan+0x11a>
 800d4b0:	3501      	adds	r5, #1
 800d4b2:	2d08      	cmp	r5, #8
 800d4b4:	f10b 0b01 	add.w	fp, fp, #1
 800d4b8:	dd06      	ble.n	800d4c8 <__hexnan+0xe4>
 800d4ba:	4544      	cmp	r4, r8
 800d4bc:	d9cf      	bls.n	800d45e <__hexnan+0x7a>
 800d4be:	2300      	movs	r3, #0
 800d4c0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4c4:	2501      	movs	r5, #1
 800d4c6:	3c04      	subs	r4, #4
 800d4c8:	6822      	ldr	r2, [r4, #0]
 800d4ca:	f000 000f 	and.w	r0, r0, #15
 800d4ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d4d2:	6020      	str	r0, [r4, #0]
 800d4d4:	e7c3      	b.n	800d45e <__hexnan+0x7a>
 800d4d6:	2508      	movs	r5, #8
 800d4d8:	e7c1      	b.n	800d45e <__hexnan+0x7a>
 800d4da:	9b01      	ldr	r3, [sp, #4]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d0df      	beq.n	800d4a0 <__hexnan+0xbc>
 800d4e0:	f04f 32ff 	mov.w	r2, #4294967295
 800d4e4:	f1c3 0320 	rsb	r3, r3, #32
 800d4e8:	fa22 f303 	lsr.w	r3, r2, r3
 800d4ec:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800d4f0:	401a      	ands	r2, r3
 800d4f2:	f847 2c04 	str.w	r2, [r7, #-4]
 800d4f6:	e7d3      	b.n	800d4a0 <__hexnan+0xbc>
 800d4f8:	3e04      	subs	r6, #4
 800d4fa:	e7d1      	b.n	800d4a0 <__hexnan+0xbc>
 800d4fc:	2004      	movs	r0, #4
 800d4fe:	b007      	add	sp, #28
 800d500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d504 <__locale_ctype_ptr_l>:
 800d504:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800d508:	4770      	bx	lr

0800d50a <__localeconv_l>:
 800d50a:	30f0      	adds	r0, #240	; 0xf0
 800d50c:	4770      	bx	lr
	...

0800d510 <_localeconv_r>:
 800d510:	4b04      	ldr	r3, [pc, #16]	; (800d524 <_localeconv_r+0x14>)
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	6a18      	ldr	r0, [r3, #32]
 800d516:	4b04      	ldr	r3, [pc, #16]	; (800d528 <_localeconv_r+0x18>)
 800d518:	2800      	cmp	r0, #0
 800d51a:	bf08      	it	eq
 800d51c:	4618      	moveq	r0, r3
 800d51e:	30f0      	adds	r0, #240	; 0xf0
 800d520:	4770      	bx	lr
 800d522:	bf00      	nop
 800d524:	20000014 	.word	0x20000014
 800d528:	20000078 	.word	0x20000078

0800d52c <malloc>:
 800d52c:	4b02      	ldr	r3, [pc, #8]	; (800d538 <malloc+0xc>)
 800d52e:	4601      	mov	r1, r0
 800d530:	6818      	ldr	r0, [r3, #0]
 800d532:	f000 bc23 	b.w	800dd7c <_malloc_r>
 800d536:	bf00      	nop
 800d538:	20000014 	.word	0x20000014

0800d53c <__ascii_mbtowc>:
 800d53c:	b082      	sub	sp, #8
 800d53e:	b901      	cbnz	r1, 800d542 <__ascii_mbtowc+0x6>
 800d540:	a901      	add	r1, sp, #4
 800d542:	b142      	cbz	r2, 800d556 <__ascii_mbtowc+0x1a>
 800d544:	b14b      	cbz	r3, 800d55a <__ascii_mbtowc+0x1e>
 800d546:	7813      	ldrb	r3, [r2, #0]
 800d548:	600b      	str	r3, [r1, #0]
 800d54a:	7812      	ldrb	r2, [r2, #0]
 800d54c:	1c10      	adds	r0, r2, #0
 800d54e:	bf18      	it	ne
 800d550:	2001      	movne	r0, #1
 800d552:	b002      	add	sp, #8
 800d554:	4770      	bx	lr
 800d556:	4610      	mov	r0, r2
 800d558:	e7fb      	b.n	800d552 <__ascii_mbtowc+0x16>
 800d55a:	f06f 0001 	mvn.w	r0, #1
 800d55e:	e7f8      	b.n	800d552 <__ascii_mbtowc+0x16>

0800d560 <_Balloc>:
 800d560:	b570      	push	{r4, r5, r6, lr}
 800d562:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d564:	4604      	mov	r4, r0
 800d566:	460e      	mov	r6, r1
 800d568:	b93d      	cbnz	r5, 800d57a <_Balloc+0x1a>
 800d56a:	2010      	movs	r0, #16
 800d56c:	f7ff ffde 	bl	800d52c <malloc>
 800d570:	6260      	str	r0, [r4, #36]	; 0x24
 800d572:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d576:	6005      	str	r5, [r0, #0]
 800d578:	60c5      	str	r5, [r0, #12]
 800d57a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d57c:	68eb      	ldr	r3, [r5, #12]
 800d57e:	b183      	cbz	r3, 800d5a2 <_Balloc+0x42>
 800d580:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d582:	68db      	ldr	r3, [r3, #12]
 800d584:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d588:	b9b8      	cbnz	r0, 800d5ba <_Balloc+0x5a>
 800d58a:	2101      	movs	r1, #1
 800d58c:	fa01 f506 	lsl.w	r5, r1, r6
 800d590:	1d6a      	adds	r2, r5, #5
 800d592:	0092      	lsls	r2, r2, #2
 800d594:	4620      	mov	r0, r4
 800d596:	f000 fbe2 	bl	800dd5e <_calloc_r>
 800d59a:	b160      	cbz	r0, 800d5b6 <_Balloc+0x56>
 800d59c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d5a0:	e00e      	b.n	800d5c0 <_Balloc+0x60>
 800d5a2:	2221      	movs	r2, #33	; 0x21
 800d5a4:	2104      	movs	r1, #4
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	f000 fbd9 	bl	800dd5e <_calloc_r>
 800d5ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5ae:	60e8      	str	r0, [r5, #12]
 800d5b0:	68db      	ldr	r3, [r3, #12]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d1e4      	bne.n	800d580 <_Balloc+0x20>
 800d5b6:	2000      	movs	r0, #0
 800d5b8:	bd70      	pop	{r4, r5, r6, pc}
 800d5ba:	6802      	ldr	r2, [r0, #0]
 800d5bc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5c6:	e7f7      	b.n	800d5b8 <_Balloc+0x58>

0800d5c8 <_Bfree>:
 800d5c8:	b570      	push	{r4, r5, r6, lr}
 800d5ca:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d5cc:	4606      	mov	r6, r0
 800d5ce:	460d      	mov	r5, r1
 800d5d0:	b93c      	cbnz	r4, 800d5e2 <_Bfree+0x1a>
 800d5d2:	2010      	movs	r0, #16
 800d5d4:	f7ff ffaa 	bl	800d52c <malloc>
 800d5d8:	6270      	str	r0, [r6, #36]	; 0x24
 800d5da:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5de:	6004      	str	r4, [r0, #0]
 800d5e0:	60c4      	str	r4, [r0, #12]
 800d5e2:	b13d      	cbz	r5, 800d5f4 <_Bfree+0x2c>
 800d5e4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d5e6:	686a      	ldr	r2, [r5, #4]
 800d5e8:	68db      	ldr	r3, [r3, #12]
 800d5ea:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d5ee:	6029      	str	r1, [r5, #0]
 800d5f0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d5f4:	bd70      	pop	{r4, r5, r6, pc}

0800d5f6 <__multadd>:
 800d5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5fa:	690d      	ldr	r5, [r1, #16]
 800d5fc:	461f      	mov	r7, r3
 800d5fe:	4606      	mov	r6, r0
 800d600:	460c      	mov	r4, r1
 800d602:	f101 0c14 	add.w	ip, r1, #20
 800d606:	2300      	movs	r3, #0
 800d608:	f8dc 0000 	ldr.w	r0, [ip]
 800d60c:	b281      	uxth	r1, r0
 800d60e:	fb02 7101 	mla	r1, r2, r1, r7
 800d612:	0c0f      	lsrs	r7, r1, #16
 800d614:	0c00      	lsrs	r0, r0, #16
 800d616:	fb02 7000 	mla	r0, r2, r0, r7
 800d61a:	b289      	uxth	r1, r1
 800d61c:	3301      	adds	r3, #1
 800d61e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d622:	429d      	cmp	r5, r3
 800d624:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d628:	f84c 1b04 	str.w	r1, [ip], #4
 800d62c:	dcec      	bgt.n	800d608 <__multadd+0x12>
 800d62e:	b1d7      	cbz	r7, 800d666 <__multadd+0x70>
 800d630:	68a3      	ldr	r3, [r4, #8]
 800d632:	42ab      	cmp	r3, r5
 800d634:	dc12      	bgt.n	800d65c <__multadd+0x66>
 800d636:	6861      	ldr	r1, [r4, #4]
 800d638:	4630      	mov	r0, r6
 800d63a:	3101      	adds	r1, #1
 800d63c:	f7ff ff90 	bl	800d560 <_Balloc>
 800d640:	6922      	ldr	r2, [r4, #16]
 800d642:	3202      	adds	r2, #2
 800d644:	f104 010c 	add.w	r1, r4, #12
 800d648:	4680      	mov	r8, r0
 800d64a:	0092      	lsls	r2, r2, #2
 800d64c:	300c      	adds	r0, #12
 800d64e:	f7fd fbd9 	bl	800ae04 <memcpy>
 800d652:	4621      	mov	r1, r4
 800d654:	4630      	mov	r0, r6
 800d656:	f7ff ffb7 	bl	800d5c8 <_Bfree>
 800d65a:	4644      	mov	r4, r8
 800d65c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d660:	3501      	adds	r5, #1
 800d662:	615f      	str	r7, [r3, #20]
 800d664:	6125      	str	r5, [r4, #16]
 800d666:	4620      	mov	r0, r4
 800d668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d66c <__s2b>:
 800d66c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d670:	460c      	mov	r4, r1
 800d672:	4615      	mov	r5, r2
 800d674:	461f      	mov	r7, r3
 800d676:	2209      	movs	r2, #9
 800d678:	3308      	adds	r3, #8
 800d67a:	4606      	mov	r6, r0
 800d67c:	fb93 f3f2 	sdiv	r3, r3, r2
 800d680:	2100      	movs	r1, #0
 800d682:	2201      	movs	r2, #1
 800d684:	429a      	cmp	r2, r3
 800d686:	db20      	blt.n	800d6ca <__s2b+0x5e>
 800d688:	4630      	mov	r0, r6
 800d68a:	f7ff ff69 	bl	800d560 <_Balloc>
 800d68e:	9b08      	ldr	r3, [sp, #32]
 800d690:	6143      	str	r3, [r0, #20]
 800d692:	2d09      	cmp	r5, #9
 800d694:	f04f 0301 	mov.w	r3, #1
 800d698:	6103      	str	r3, [r0, #16]
 800d69a:	dd19      	ble.n	800d6d0 <__s2b+0x64>
 800d69c:	f104 0809 	add.w	r8, r4, #9
 800d6a0:	46c1      	mov	r9, r8
 800d6a2:	442c      	add	r4, r5
 800d6a4:	f819 3b01 	ldrb.w	r3, [r9], #1
 800d6a8:	4601      	mov	r1, r0
 800d6aa:	3b30      	subs	r3, #48	; 0x30
 800d6ac:	220a      	movs	r2, #10
 800d6ae:	4630      	mov	r0, r6
 800d6b0:	f7ff ffa1 	bl	800d5f6 <__multadd>
 800d6b4:	45a1      	cmp	r9, r4
 800d6b6:	d1f5      	bne.n	800d6a4 <__s2b+0x38>
 800d6b8:	eb08 0405 	add.w	r4, r8, r5
 800d6bc:	3c08      	subs	r4, #8
 800d6be:	1b2d      	subs	r5, r5, r4
 800d6c0:	1963      	adds	r3, r4, r5
 800d6c2:	42bb      	cmp	r3, r7
 800d6c4:	db07      	blt.n	800d6d6 <__s2b+0x6a>
 800d6c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ca:	0052      	lsls	r2, r2, #1
 800d6cc:	3101      	adds	r1, #1
 800d6ce:	e7d9      	b.n	800d684 <__s2b+0x18>
 800d6d0:	340a      	adds	r4, #10
 800d6d2:	2509      	movs	r5, #9
 800d6d4:	e7f3      	b.n	800d6be <__s2b+0x52>
 800d6d6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d6da:	4601      	mov	r1, r0
 800d6dc:	3b30      	subs	r3, #48	; 0x30
 800d6de:	220a      	movs	r2, #10
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	f7ff ff88 	bl	800d5f6 <__multadd>
 800d6e6:	e7eb      	b.n	800d6c0 <__s2b+0x54>

0800d6e8 <__hi0bits>:
 800d6e8:	0c02      	lsrs	r2, r0, #16
 800d6ea:	0412      	lsls	r2, r2, #16
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	b9b2      	cbnz	r2, 800d71e <__hi0bits+0x36>
 800d6f0:	0403      	lsls	r3, r0, #16
 800d6f2:	2010      	movs	r0, #16
 800d6f4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d6f8:	bf04      	itt	eq
 800d6fa:	021b      	lsleq	r3, r3, #8
 800d6fc:	3008      	addeq	r0, #8
 800d6fe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d702:	bf04      	itt	eq
 800d704:	011b      	lsleq	r3, r3, #4
 800d706:	3004      	addeq	r0, #4
 800d708:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d70c:	bf04      	itt	eq
 800d70e:	009b      	lsleq	r3, r3, #2
 800d710:	3002      	addeq	r0, #2
 800d712:	2b00      	cmp	r3, #0
 800d714:	db06      	blt.n	800d724 <__hi0bits+0x3c>
 800d716:	005b      	lsls	r3, r3, #1
 800d718:	d503      	bpl.n	800d722 <__hi0bits+0x3a>
 800d71a:	3001      	adds	r0, #1
 800d71c:	4770      	bx	lr
 800d71e:	2000      	movs	r0, #0
 800d720:	e7e8      	b.n	800d6f4 <__hi0bits+0xc>
 800d722:	2020      	movs	r0, #32
 800d724:	4770      	bx	lr

0800d726 <__lo0bits>:
 800d726:	6803      	ldr	r3, [r0, #0]
 800d728:	f013 0207 	ands.w	r2, r3, #7
 800d72c:	4601      	mov	r1, r0
 800d72e:	d00b      	beq.n	800d748 <__lo0bits+0x22>
 800d730:	07da      	lsls	r2, r3, #31
 800d732:	d423      	bmi.n	800d77c <__lo0bits+0x56>
 800d734:	0798      	lsls	r0, r3, #30
 800d736:	bf49      	itett	mi
 800d738:	085b      	lsrmi	r3, r3, #1
 800d73a:	089b      	lsrpl	r3, r3, #2
 800d73c:	2001      	movmi	r0, #1
 800d73e:	600b      	strmi	r3, [r1, #0]
 800d740:	bf5c      	itt	pl
 800d742:	600b      	strpl	r3, [r1, #0]
 800d744:	2002      	movpl	r0, #2
 800d746:	4770      	bx	lr
 800d748:	b298      	uxth	r0, r3
 800d74a:	b9a8      	cbnz	r0, 800d778 <__lo0bits+0x52>
 800d74c:	0c1b      	lsrs	r3, r3, #16
 800d74e:	2010      	movs	r0, #16
 800d750:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d754:	bf04      	itt	eq
 800d756:	0a1b      	lsreq	r3, r3, #8
 800d758:	3008      	addeq	r0, #8
 800d75a:	071a      	lsls	r2, r3, #28
 800d75c:	bf04      	itt	eq
 800d75e:	091b      	lsreq	r3, r3, #4
 800d760:	3004      	addeq	r0, #4
 800d762:	079a      	lsls	r2, r3, #30
 800d764:	bf04      	itt	eq
 800d766:	089b      	lsreq	r3, r3, #2
 800d768:	3002      	addeq	r0, #2
 800d76a:	07da      	lsls	r2, r3, #31
 800d76c:	d402      	bmi.n	800d774 <__lo0bits+0x4e>
 800d76e:	085b      	lsrs	r3, r3, #1
 800d770:	d006      	beq.n	800d780 <__lo0bits+0x5a>
 800d772:	3001      	adds	r0, #1
 800d774:	600b      	str	r3, [r1, #0]
 800d776:	4770      	bx	lr
 800d778:	4610      	mov	r0, r2
 800d77a:	e7e9      	b.n	800d750 <__lo0bits+0x2a>
 800d77c:	2000      	movs	r0, #0
 800d77e:	4770      	bx	lr
 800d780:	2020      	movs	r0, #32
 800d782:	4770      	bx	lr

0800d784 <__i2b>:
 800d784:	b510      	push	{r4, lr}
 800d786:	460c      	mov	r4, r1
 800d788:	2101      	movs	r1, #1
 800d78a:	f7ff fee9 	bl	800d560 <_Balloc>
 800d78e:	2201      	movs	r2, #1
 800d790:	6144      	str	r4, [r0, #20]
 800d792:	6102      	str	r2, [r0, #16]
 800d794:	bd10      	pop	{r4, pc}

0800d796 <__multiply>:
 800d796:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d79a:	4614      	mov	r4, r2
 800d79c:	690a      	ldr	r2, [r1, #16]
 800d79e:	6923      	ldr	r3, [r4, #16]
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	bfb8      	it	lt
 800d7a4:	460b      	movlt	r3, r1
 800d7a6:	4688      	mov	r8, r1
 800d7a8:	bfbc      	itt	lt
 800d7aa:	46a0      	movlt	r8, r4
 800d7ac:	461c      	movlt	r4, r3
 800d7ae:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d7b2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d7b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7ba:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d7be:	eb07 0609 	add.w	r6, r7, r9
 800d7c2:	42b3      	cmp	r3, r6
 800d7c4:	bfb8      	it	lt
 800d7c6:	3101      	addlt	r1, #1
 800d7c8:	f7ff feca 	bl	800d560 <_Balloc>
 800d7cc:	f100 0514 	add.w	r5, r0, #20
 800d7d0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800d7d4:	462b      	mov	r3, r5
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	4573      	cmp	r3, lr
 800d7da:	d316      	bcc.n	800d80a <__multiply+0x74>
 800d7dc:	f104 0214 	add.w	r2, r4, #20
 800d7e0:	f108 0114 	add.w	r1, r8, #20
 800d7e4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800d7e8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800d7ec:	9300      	str	r3, [sp, #0]
 800d7ee:	9b00      	ldr	r3, [sp, #0]
 800d7f0:	9201      	str	r2, [sp, #4]
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d80c      	bhi.n	800d810 <__multiply+0x7a>
 800d7f6:	2e00      	cmp	r6, #0
 800d7f8:	dd03      	ble.n	800d802 <__multiply+0x6c>
 800d7fa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d05d      	beq.n	800d8be <__multiply+0x128>
 800d802:	6106      	str	r6, [r0, #16]
 800d804:	b003      	add	sp, #12
 800d806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d80a:	f843 2b04 	str.w	r2, [r3], #4
 800d80e:	e7e3      	b.n	800d7d8 <__multiply+0x42>
 800d810:	f8b2 b000 	ldrh.w	fp, [r2]
 800d814:	f1bb 0f00 	cmp.w	fp, #0
 800d818:	d023      	beq.n	800d862 <__multiply+0xcc>
 800d81a:	4689      	mov	r9, r1
 800d81c:	46ac      	mov	ip, r5
 800d81e:	f04f 0800 	mov.w	r8, #0
 800d822:	f859 4b04 	ldr.w	r4, [r9], #4
 800d826:	f8dc a000 	ldr.w	sl, [ip]
 800d82a:	b2a3      	uxth	r3, r4
 800d82c:	fa1f fa8a 	uxth.w	sl, sl
 800d830:	fb0b a303 	mla	r3, fp, r3, sl
 800d834:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d838:	f8dc 4000 	ldr.w	r4, [ip]
 800d83c:	4443      	add	r3, r8
 800d83e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d842:	fb0b 840a 	mla	r4, fp, sl, r8
 800d846:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800d84a:	46e2      	mov	sl, ip
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d852:	454f      	cmp	r7, r9
 800d854:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d858:	f84a 3b04 	str.w	r3, [sl], #4
 800d85c:	d82b      	bhi.n	800d8b6 <__multiply+0x120>
 800d85e:	f8cc 8004 	str.w	r8, [ip, #4]
 800d862:	9b01      	ldr	r3, [sp, #4]
 800d864:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800d868:	3204      	adds	r2, #4
 800d86a:	f1ba 0f00 	cmp.w	sl, #0
 800d86e:	d020      	beq.n	800d8b2 <__multiply+0x11c>
 800d870:	682b      	ldr	r3, [r5, #0]
 800d872:	4689      	mov	r9, r1
 800d874:	46a8      	mov	r8, r5
 800d876:	f04f 0b00 	mov.w	fp, #0
 800d87a:	f8b9 c000 	ldrh.w	ip, [r9]
 800d87e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800d882:	fb0a 440c 	mla	r4, sl, ip, r4
 800d886:	445c      	add	r4, fp
 800d888:	46c4      	mov	ip, r8
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800d890:	f84c 3b04 	str.w	r3, [ip], #4
 800d894:	f859 3b04 	ldr.w	r3, [r9], #4
 800d898:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800d89c:	0c1b      	lsrs	r3, r3, #16
 800d89e:	fb0a b303 	mla	r3, sl, r3, fp
 800d8a2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800d8a6:	454f      	cmp	r7, r9
 800d8a8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800d8ac:	d805      	bhi.n	800d8ba <__multiply+0x124>
 800d8ae:	f8c8 3004 	str.w	r3, [r8, #4]
 800d8b2:	3504      	adds	r5, #4
 800d8b4:	e79b      	b.n	800d7ee <__multiply+0x58>
 800d8b6:	46d4      	mov	ip, sl
 800d8b8:	e7b3      	b.n	800d822 <__multiply+0x8c>
 800d8ba:	46e0      	mov	r8, ip
 800d8bc:	e7dd      	b.n	800d87a <__multiply+0xe4>
 800d8be:	3e01      	subs	r6, #1
 800d8c0:	e799      	b.n	800d7f6 <__multiply+0x60>
	...

0800d8c4 <__pow5mult>:
 800d8c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8c8:	4615      	mov	r5, r2
 800d8ca:	f012 0203 	ands.w	r2, r2, #3
 800d8ce:	4606      	mov	r6, r0
 800d8d0:	460f      	mov	r7, r1
 800d8d2:	d007      	beq.n	800d8e4 <__pow5mult+0x20>
 800d8d4:	3a01      	subs	r2, #1
 800d8d6:	4c21      	ldr	r4, [pc, #132]	; (800d95c <__pow5mult+0x98>)
 800d8d8:	2300      	movs	r3, #0
 800d8da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d8de:	f7ff fe8a 	bl	800d5f6 <__multadd>
 800d8e2:	4607      	mov	r7, r0
 800d8e4:	10ad      	asrs	r5, r5, #2
 800d8e6:	d035      	beq.n	800d954 <__pow5mult+0x90>
 800d8e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d8ea:	b93c      	cbnz	r4, 800d8fc <__pow5mult+0x38>
 800d8ec:	2010      	movs	r0, #16
 800d8ee:	f7ff fe1d 	bl	800d52c <malloc>
 800d8f2:	6270      	str	r0, [r6, #36]	; 0x24
 800d8f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d8f8:	6004      	str	r4, [r0, #0]
 800d8fa:	60c4      	str	r4, [r0, #12]
 800d8fc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d900:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d904:	b94c      	cbnz	r4, 800d91a <__pow5mult+0x56>
 800d906:	f240 2171 	movw	r1, #625	; 0x271
 800d90a:	4630      	mov	r0, r6
 800d90c:	f7ff ff3a 	bl	800d784 <__i2b>
 800d910:	2300      	movs	r3, #0
 800d912:	f8c8 0008 	str.w	r0, [r8, #8]
 800d916:	4604      	mov	r4, r0
 800d918:	6003      	str	r3, [r0, #0]
 800d91a:	f04f 0800 	mov.w	r8, #0
 800d91e:	07eb      	lsls	r3, r5, #31
 800d920:	d50a      	bpl.n	800d938 <__pow5mult+0x74>
 800d922:	4639      	mov	r1, r7
 800d924:	4622      	mov	r2, r4
 800d926:	4630      	mov	r0, r6
 800d928:	f7ff ff35 	bl	800d796 <__multiply>
 800d92c:	4639      	mov	r1, r7
 800d92e:	4681      	mov	r9, r0
 800d930:	4630      	mov	r0, r6
 800d932:	f7ff fe49 	bl	800d5c8 <_Bfree>
 800d936:	464f      	mov	r7, r9
 800d938:	106d      	asrs	r5, r5, #1
 800d93a:	d00b      	beq.n	800d954 <__pow5mult+0x90>
 800d93c:	6820      	ldr	r0, [r4, #0]
 800d93e:	b938      	cbnz	r0, 800d950 <__pow5mult+0x8c>
 800d940:	4622      	mov	r2, r4
 800d942:	4621      	mov	r1, r4
 800d944:	4630      	mov	r0, r6
 800d946:	f7ff ff26 	bl	800d796 <__multiply>
 800d94a:	6020      	str	r0, [r4, #0]
 800d94c:	f8c0 8000 	str.w	r8, [r0]
 800d950:	4604      	mov	r4, r0
 800d952:	e7e4      	b.n	800d91e <__pow5mult+0x5a>
 800d954:	4638      	mov	r0, r7
 800d956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d95a:	bf00      	nop
 800d95c:	0800e3d0 	.word	0x0800e3d0

0800d960 <__lshift>:
 800d960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d964:	460c      	mov	r4, r1
 800d966:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d96a:	6923      	ldr	r3, [r4, #16]
 800d96c:	6849      	ldr	r1, [r1, #4]
 800d96e:	eb0a 0903 	add.w	r9, sl, r3
 800d972:	68a3      	ldr	r3, [r4, #8]
 800d974:	4607      	mov	r7, r0
 800d976:	4616      	mov	r6, r2
 800d978:	f109 0501 	add.w	r5, r9, #1
 800d97c:	42ab      	cmp	r3, r5
 800d97e:	db32      	blt.n	800d9e6 <__lshift+0x86>
 800d980:	4638      	mov	r0, r7
 800d982:	f7ff fded 	bl	800d560 <_Balloc>
 800d986:	2300      	movs	r3, #0
 800d988:	4680      	mov	r8, r0
 800d98a:	f100 0114 	add.w	r1, r0, #20
 800d98e:	461a      	mov	r2, r3
 800d990:	4553      	cmp	r3, sl
 800d992:	db2b      	blt.n	800d9ec <__lshift+0x8c>
 800d994:	6920      	ldr	r0, [r4, #16]
 800d996:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d99a:	f104 0314 	add.w	r3, r4, #20
 800d99e:	f016 021f 	ands.w	r2, r6, #31
 800d9a2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d9a6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d9aa:	d025      	beq.n	800d9f8 <__lshift+0x98>
 800d9ac:	f1c2 0e20 	rsb	lr, r2, #32
 800d9b0:	2000      	movs	r0, #0
 800d9b2:	681e      	ldr	r6, [r3, #0]
 800d9b4:	468a      	mov	sl, r1
 800d9b6:	4096      	lsls	r6, r2
 800d9b8:	4330      	orrs	r0, r6
 800d9ba:	f84a 0b04 	str.w	r0, [sl], #4
 800d9be:	f853 0b04 	ldr.w	r0, [r3], #4
 800d9c2:	459c      	cmp	ip, r3
 800d9c4:	fa20 f00e 	lsr.w	r0, r0, lr
 800d9c8:	d814      	bhi.n	800d9f4 <__lshift+0x94>
 800d9ca:	6048      	str	r0, [r1, #4]
 800d9cc:	b108      	cbz	r0, 800d9d2 <__lshift+0x72>
 800d9ce:	f109 0502 	add.w	r5, r9, #2
 800d9d2:	3d01      	subs	r5, #1
 800d9d4:	4638      	mov	r0, r7
 800d9d6:	f8c8 5010 	str.w	r5, [r8, #16]
 800d9da:	4621      	mov	r1, r4
 800d9dc:	f7ff fdf4 	bl	800d5c8 <_Bfree>
 800d9e0:	4640      	mov	r0, r8
 800d9e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9e6:	3101      	adds	r1, #1
 800d9e8:	005b      	lsls	r3, r3, #1
 800d9ea:	e7c7      	b.n	800d97c <__lshift+0x1c>
 800d9ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	e7cd      	b.n	800d990 <__lshift+0x30>
 800d9f4:	4651      	mov	r1, sl
 800d9f6:	e7dc      	b.n	800d9b2 <__lshift+0x52>
 800d9f8:	3904      	subs	r1, #4
 800d9fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9fe:	f841 2f04 	str.w	r2, [r1, #4]!
 800da02:	459c      	cmp	ip, r3
 800da04:	d8f9      	bhi.n	800d9fa <__lshift+0x9a>
 800da06:	e7e4      	b.n	800d9d2 <__lshift+0x72>

0800da08 <__mcmp>:
 800da08:	6903      	ldr	r3, [r0, #16]
 800da0a:	690a      	ldr	r2, [r1, #16]
 800da0c:	1a9b      	subs	r3, r3, r2
 800da0e:	b530      	push	{r4, r5, lr}
 800da10:	d10c      	bne.n	800da2c <__mcmp+0x24>
 800da12:	0092      	lsls	r2, r2, #2
 800da14:	3014      	adds	r0, #20
 800da16:	3114      	adds	r1, #20
 800da18:	1884      	adds	r4, r0, r2
 800da1a:	4411      	add	r1, r2
 800da1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800da20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800da24:	4295      	cmp	r5, r2
 800da26:	d003      	beq.n	800da30 <__mcmp+0x28>
 800da28:	d305      	bcc.n	800da36 <__mcmp+0x2e>
 800da2a:	2301      	movs	r3, #1
 800da2c:	4618      	mov	r0, r3
 800da2e:	bd30      	pop	{r4, r5, pc}
 800da30:	42a0      	cmp	r0, r4
 800da32:	d3f3      	bcc.n	800da1c <__mcmp+0x14>
 800da34:	e7fa      	b.n	800da2c <__mcmp+0x24>
 800da36:	f04f 33ff 	mov.w	r3, #4294967295
 800da3a:	e7f7      	b.n	800da2c <__mcmp+0x24>

0800da3c <__mdiff>:
 800da3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da40:	460d      	mov	r5, r1
 800da42:	4607      	mov	r7, r0
 800da44:	4611      	mov	r1, r2
 800da46:	4628      	mov	r0, r5
 800da48:	4614      	mov	r4, r2
 800da4a:	f7ff ffdd 	bl	800da08 <__mcmp>
 800da4e:	1e06      	subs	r6, r0, #0
 800da50:	d108      	bne.n	800da64 <__mdiff+0x28>
 800da52:	4631      	mov	r1, r6
 800da54:	4638      	mov	r0, r7
 800da56:	f7ff fd83 	bl	800d560 <_Balloc>
 800da5a:	2301      	movs	r3, #1
 800da5c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800da60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da64:	bfa4      	itt	ge
 800da66:	4623      	movge	r3, r4
 800da68:	462c      	movge	r4, r5
 800da6a:	4638      	mov	r0, r7
 800da6c:	6861      	ldr	r1, [r4, #4]
 800da6e:	bfa6      	itte	ge
 800da70:	461d      	movge	r5, r3
 800da72:	2600      	movge	r6, #0
 800da74:	2601      	movlt	r6, #1
 800da76:	f7ff fd73 	bl	800d560 <_Balloc>
 800da7a:	692b      	ldr	r3, [r5, #16]
 800da7c:	60c6      	str	r6, [r0, #12]
 800da7e:	6926      	ldr	r6, [r4, #16]
 800da80:	f105 0914 	add.w	r9, r5, #20
 800da84:	f104 0214 	add.w	r2, r4, #20
 800da88:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800da8c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800da90:	f100 0514 	add.w	r5, r0, #20
 800da94:	f04f 0e00 	mov.w	lr, #0
 800da98:	f852 ab04 	ldr.w	sl, [r2], #4
 800da9c:	f859 4b04 	ldr.w	r4, [r9], #4
 800daa0:	fa1e f18a 	uxtah	r1, lr, sl
 800daa4:	b2a3      	uxth	r3, r4
 800daa6:	1ac9      	subs	r1, r1, r3
 800daa8:	0c23      	lsrs	r3, r4, #16
 800daaa:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800daae:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dab2:	b289      	uxth	r1, r1
 800dab4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dab8:	45c8      	cmp	r8, r9
 800daba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dabe:	4694      	mov	ip, r2
 800dac0:	f845 3b04 	str.w	r3, [r5], #4
 800dac4:	d8e8      	bhi.n	800da98 <__mdiff+0x5c>
 800dac6:	45bc      	cmp	ip, r7
 800dac8:	d304      	bcc.n	800dad4 <__mdiff+0x98>
 800daca:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800dace:	b183      	cbz	r3, 800daf2 <__mdiff+0xb6>
 800dad0:	6106      	str	r6, [r0, #16]
 800dad2:	e7c5      	b.n	800da60 <__mdiff+0x24>
 800dad4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dad8:	fa1e f381 	uxtah	r3, lr, r1
 800dadc:	141a      	asrs	r2, r3, #16
 800dade:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dae2:	b29b      	uxth	r3, r3
 800dae4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dae8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800daec:	f845 3b04 	str.w	r3, [r5], #4
 800daf0:	e7e9      	b.n	800dac6 <__mdiff+0x8a>
 800daf2:	3e01      	subs	r6, #1
 800daf4:	e7e9      	b.n	800daca <__mdiff+0x8e>
	...

0800daf8 <__ulp>:
 800daf8:	4b12      	ldr	r3, [pc, #72]	; (800db44 <__ulp+0x4c>)
 800dafa:	ee10 2a90 	vmov	r2, s1
 800dafe:	401a      	ands	r2, r3
 800db00:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800db04:	2b00      	cmp	r3, #0
 800db06:	dd04      	ble.n	800db12 <__ulp+0x1a>
 800db08:	2000      	movs	r0, #0
 800db0a:	4619      	mov	r1, r3
 800db0c:	ec41 0b10 	vmov	d0, r0, r1
 800db10:	4770      	bx	lr
 800db12:	425b      	negs	r3, r3
 800db14:	151b      	asrs	r3, r3, #20
 800db16:	2b13      	cmp	r3, #19
 800db18:	f04f 0000 	mov.w	r0, #0
 800db1c:	f04f 0100 	mov.w	r1, #0
 800db20:	dc04      	bgt.n	800db2c <__ulp+0x34>
 800db22:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800db26:	fa42 f103 	asr.w	r1, r2, r3
 800db2a:	e7ef      	b.n	800db0c <__ulp+0x14>
 800db2c:	3b14      	subs	r3, #20
 800db2e:	2b1e      	cmp	r3, #30
 800db30:	f04f 0201 	mov.w	r2, #1
 800db34:	bfda      	itte	le
 800db36:	f1c3 031f 	rsble	r3, r3, #31
 800db3a:	fa02 f303 	lslle.w	r3, r2, r3
 800db3e:	4613      	movgt	r3, r2
 800db40:	4618      	mov	r0, r3
 800db42:	e7e3      	b.n	800db0c <__ulp+0x14>
 800db44:	7ff00000 	.word	0x7ff00000

0800db48 <__b2d>:
 800db48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db4a:	6905      	ldr	r5, [r0, #16]
 800db4c:	f100 0714 	add.w	r7, r0, #20
 800db50:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800db54:	1f2e      	subs	r6, r5, #4
 800db56:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800db5a:	4620      	mov	r0, r4
 800db5c:	f7ff fdc4 	bl	800d6e8 <__hi0bits>
 800db60:	f1c0 0320 	rsb	r3, r0, #32
 800db64:	280a      	cmp	r0, #10
 800db66:	600b      	str	r3, [r1, #0]
 800db68:	f8df c074 	ldr.w	ip, [pc, #116]	; 800dbe0 <__b2d+0x98>
 800db6c:	dc14      	bgt.n	800db98 <__b2d+0x50>
 800db6e:	f1c0 0e0b 	rsb	lr, r0, #11
 800db72:	fa24 f10e 	lsr.w	r1, r4, lr
 800db76:	42b7      	cmp	r7, r6
 800db78:	ea41 030c 	orr.w	r3, r1, ip
 800db7c:	bf34      	ite	cc
 800db7e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800db82:	2100      	movcs	r1, #0
 800db84:	3015      	adds	r0, #21
 800db86:	fa04 f000 	lsl.w	r0, r4, r0
 800db8a:	fa21 f10e 	lsr.w	r1, r1, lr
 800db8e:	ea40 0201 	orr.w	r2, r0, r1
 800db92:	ec43 2b10 	vmov	d0, r2, r3
 800db96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db98:	42b7      	cmp	r7, r6
 800db9a:	bf3a      	itte	cc
 800db9c:	f1a5 0608 	subcc.w	r6, r5, #8
 800dba0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dba4:	2100      	movcs	r1, #0
 800dba6:	380b      	subs	r0, #11
 800dba8:	d015      	beq.n	800dbd6 <__b2d+0x8e>
 800dbaa:	4084      	lsls	r4, r0
 800dbac:	f1c0 0520 	rsb	r5, r0, #32
 800dbb0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800dbb4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800dbb8:	42be      	cmp	r6, r7
 800dbba:	fa21 fc05 	lsr.w	ip, r1, r5
 800dbbe:	ea44 030c 	orr.w	r3, r4, ip
 800dbc2:	bf8c      	ite	hi
 800dbc4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800dbc8:	2400      	movls	r4, #0
 800dbca:	fa01 f000 	lsl.w	r0, r1, r0
 800dbce:	40ec      	lsrs	r4, r5
 800dbd0:	ea40 0204 	orr.w	r2, r0, r4
 800dbd4:	e7dd      	b.n	800db92 <__b2d+0x4a>
 800dbd6:	ea44 030c 	orr.w	r3, r4, ip
 800dbda:	460a      	mov	r2, r1
 800dbdc:	e7d9      	b.n	800db92 <__b2d+0x4a>
 800dbde:	bf00      	nop
 800dbe0:	3ff00000 	.word	0x3ff00000

0800dbe4 <__d2b>:
 800dbe4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dbe8:	460e      	mov	r6, r1
 800dbea:	2101      	movs	r1, #1
 800dbec:	ec59 8b10 	vmov	r8, r9, d0
 800dbf0:	4615      	mov	r5, r2
 800dbf2:	f7ff fcb5 	bl	800d560 <_Balloc>
 800dbf6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800dbfa:	4607      	mov	r7, r0
 800dbfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc00:	bb34      	cbnz	r4, 800dc50 <__d2b+0x6c>
 800dc02:	9301      	str	r3, [sp, #4]
 800dc04:	f1b8 0300 	subs.w	r3, r8, #0
 800dc08:	d027      	beq.n	800dc5a <__d2b+0x76>
 800dc0a:	a802      	add	r0, sp, #8
 800dc0c:	f840 3d08 	str.w	r3, [r0, #-8]!
 800dc10:	f7ff fd89 	bl	800d726 <__lo0bits>
 800dc14:	9900      	ldr	r1, [sp, #0]
 800dc16:	b1f0      	cbz	r0, 800dc56 <__d2b+0x72>
 800dc18:	9a01      	ldr	r2, [sp, #4]
 800dc1a:	f1c0 0320 	rsb	r3, r0, #32
 800dc1e:	fa02 f303 	lsl.w	r3, r2, r3
 800dc22:	430b      	orrs	r3, r1
 800dc24:	40c2      	lsrs	r2, r0
 800dc26:	617b      	str	r3, [r7, #20]
 800dc28:	9201      	str	r2, [sp, #4]
 800dc2a:	9b01      	ldr	r3, [sp, #4]
 800dc2c:	61bb      	str	r3, [r7, #24]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	bf14      	ite	ne
 800dc32:	2102      	movne	r1, #2
 800dc34:	2101      	moveq	r1, #1
 800dc36:	6139      	str	r1, [r7, #16]
 800dc38:	b1c4      	cbz	r4, 800dc6c <__d2b+0x88>
 800dc3a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dc3e:	4404      	add	r4, r0
 800dc40:	6034      	str	r4, [r6, #0]
 800dc42:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dc46:	6028      	str	r0, [r5, #0]
 800dc48:	4638      	mov	r0, r7
 800dc4a:	b003      	add	sp, #12
 800dc4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc54:	e7d5      	b.n	800dc02 <__d2b+0x1e>
 800dc56:	6179      	str	r1, [r7, #20]
 800dc58:	e7e7      	b.n	800dc2a <__d2b+0x46>
 800dc5a:	a801      	add	r0, sp, #4
 800dc5c:	f7ff fd63 	bl	800d726 <__lo0bits>
 800dc60:	9b01      	ldr	r3, [sp, #4]
 800dc62:	617b      	str	r3, [r7, #20]
 800dc64:	2101      	movs	r1, #1
 800dc66:	6139      	str	r1, [r7, #16]
 800dc68:	3020      	adds	r0, #32
 800dc6a:	e7e5      	b.n	800dc38 <__d2b+0x54>
 800dc6c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800dc70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dc74:	6030      	str	r0, [r6, #0]
 800dc76:	6918      	ldr	r0, [r3, #16]
 800dc78:	f7ff fd36 	bl	800d6e8 <__hi0bits>
 800dc7c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dc80:	e7e1      	b.n	800dc46 <__d2b+0x62>

0800dc82 <__ratio>:
 800dc82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc86:	4688      	mov	r8, r1
 800dc88:	4669      	mov	r1, sp
 800dc8a:	4681      	mov	r9, r0
 800dc8c:	f7ff ff5c 	bl	800db48 <__b2d>
 800dc90:	a901      	add	r1, sp, #4
 800dc92:	4640      	mov	r0, r8
 800dc94:	ec57 6b10 	vmov	r6, r7, d0
 800dc98:	f7ff ff56 	bl	800db48 <__b2d>
 800dc9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dca0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dca4:	eba3 0c02 	sub.w	ip, r3, r2
 800dca8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dcac:	1a9b      	subs	r3, r3, r2
 800dcae:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800dcb2:	ec5b ab10 	vmov	sl, fp, d0
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	bfce      	itee	gt
 800dcba:	463a      	movgt	r2, r7
 800dcbc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dcc0:	465a      	movle	r2, fp
 800dcc2:	4659      	mov	r1, fp
 800dcc4:	463d      	mov	r5, r7
 800dcc6:	bfd4      	ite	le
 800dcc8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800dccc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800dcd0:	4630      	mov	r0, r6
 800dcd2:	ee10 2a10 	vmov	r2, s0
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	4629      	mov	r1, r5
 800dcda:	f7f2 fd71 	bl	80007c0 <__aeabi_ddiv>
 800dcde:	ec41 0b10 	vmov	d0, r0, r1
 800dce2:	b003      	add	sp, #12
 800dce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dce8 <__copybits>:
 800dce8:	3901      	subs	r1, #1
 800dcea:	b510      	push	{r4, lr}
 800dcec:	1149      	asrs	r1, r1, #5
 800dcee:	6914      	ldr	r4, [r2, #16]
 800dcf0:	3101      	adds	r1, #1
 800dcf2:	f102 0314 	add.w	r3, r2, #20
 800dcf6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dcfa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dcfe:	42a3      	cmp	r3, r4
 800dd00:	4602      	mov	r2, r0
 800dd02:	d303      	bcc.n	800dd0c <__copybits+0x24>
 800dd04:	2300      	movs	r3, #0
 800dd06:	428a      	cmp	r2, r1
 800dd08:	d305      	bcc.n	800dd16 <__copybits+0x2e>
 800dd0a:	bd10      	pop	{r4, pc}
 800dd0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd10:	f840 2b04 	str.w	r2, [r0], #4
 800dd14:	e7f3      	b.n	800dcfe <__copybits+0x16>
 800dd16:	f842 3b04 	str.w	r3, [r2], #4
 800dd1a:	e7f4      	b.n	800dd06 <__copybits+0x1e>

0800dd1c <__any_on>:
 800dd1c:	f100 0214 	add.w	r2, r0, #20
 800dd20:	6900      	ldr	r0, [r0, #16]
 800dd22:	114b      	asrs	r3, r1, #5
 800dd24:	4298      	cmp	r0, r3
 800dd26:	b510      	push	{r4, lr}
 800dd28:	db11      	blt.n	800dd4e <__any_on+0x32>
 800dd2a:	dd0a      	ble.n	800dd42 <__any_on+0x26>
 800dd2c:	f011 011f 	ands.w	r1, r1, #31
 800dd30:	d007      	beq.n	800dd42 <__any_on+0x26>
 800dd32:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dd36:	fa24 f001 	lsr.w	r0, r4, r1
 800dd3a:	fa00 f101 	lsl.w	r1, r0, r1
 800dd3e:	428c      	cmp	r4, r1
 800dd40:	d10b      	bne.n	800dd5a <__any_on+0x3e>
 800dd42:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd46:	4293      	cmp	r3, r2
 800dd48:	d803      	bhi.n	800dd52 <__any_on+0x36>
 800dd4a:	2000      	movs	r0, #0
 800dd4c:	bd10      	pop	{r4, pc}
 800dd4e:	4603      	mov	r3, r0
 800dd50:	e7f7      	b.n	800dd42 <__any_on+0x26>
 800dd52:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd56:	2900      	cmp	r1, #0
 800dd58:	d0f5      	beq.n	800dd46 <__any_on+0x2a>
 800dd5a:	2001      	movs	r0, #1
 800dd5c:	e7f6      	b.n	800dd4c <__any_on+0x30>

0800dd5e <_calloc_r>:
 800dd5e:	b538      	push	{r3, r4, r5, lr}
 800dd60:	fb02 f401 	mul.w	r4, r2, r1
 800dd64:	4621      	mov	r1, r4
 800dd66:	f000 f809 	bl	800dd7c <_malloc_r>
 800dd6a:	4605      	mov	r5, r0
 800dd6c:	b118      	cbz	r0, 800dd76 <_calloc_r+0x18>
 800dd6e:	4622      	mov	r2, r4
 800dd70:	2100      	movs	r1, #0
 800dd72:	f7fd f852 	bl	800ae1a <memset>
 800dd76:	4628      	mov	r0, r5
 800dd78:	bd38      	pop	{r3, r4, r5, pc}
	...

0800dd7c <_malloc_r>:
 800dd7c:	b570      	push	{r4, r5, r6, lr}
 800dd7e:	1ccd      	adds	r5, r1, #3
 800dd80:	f025 0503 	bic.w	r5, r5, #3
 800dd84:	3508      	adds	r5, #8
 800dd86:	2d0c      	cmp	r5, #12
 800dd88:	bf38      	it	cc
 800dd8a:	250c      	movcc	r5, #12
 800dd8c:	2d00      	cmp	r5, #0
 800dd8e:	4606      	mov	r6, r0
 800dd90:	db01      	blt.n	800dd96 <_malloc_r+0x1a>
 800dd92:	42a9      	cmp	r1, r5
 800dd94:	d903      	bls.n	800dd9e <_malloc_r+0x22>
 800dd96:	230c      	movs	r3, #12
 800dd98:	6033      	str	r3, [r6, #0]
 800dd9a:	2000      	movs	r0, #0
 800dd9c:	bd70      	pop	{r4, r5, r6, pc}
 800dd9e:	f000 f876 	bl	800de8e <__malloc_lock>
 800dda2:	4a21      	ldr	r2, [pc, #132]	; (800de28 <_malloc_r+0xac>)
 800dda4:	6814      	ldr	r4, [r2, #0]
 800dda6:	4621      	mov	r1, r4
 800dda8:	b991      	cbnz	r1, 800ddd0 <_malloc_r+0x54>
 800ddaa:	4c20      	ldr	r4, [pc, #128]	; (800de2c <_malloc_r+0xb0>)
 800ddac:	6823      	ldr	r3, [r4, #0]
 800ddae:	b91b      	cbnz	r3, 800ddb8 <_malloc_r+0x3c>
 800ddb0:	4630      	mov	r0, r6
 800ddb2:	f000 f83d 	bl	800de30 <_sbrk_r>
 800ddb6:	6020      	str	r0, [r4, #0]
 800ddb8:	4629      	mov	r1, r5
 800ddba:	4630      	mov	r0, r6
 800ddbc:	f000 f838 	bl	800de30 <_sbrk_r>
 800ddc0:	1c43      	adds	r3, r0, #1
 800ddc2:	d124      	bne.n	800de0e <_malloc_r+0x92>
 800ddc4:	230c      	movs	r3, #12
 800ddc6:	6033      	str	r3, [r6, #0]
 800ddc8:	4630      	mov	r0, r6
 800ddca:	f000 f861 	bl	800de90 <__malloc_unlock>
 800ddce:	e7e4      	b.n	800dd9a <_malloc_r+0x1e>
 800ddd0:	680b      	ldr	r3, [r1, #0]
 800ddd2:	1b5b      	subs	r3, r3, r5
 800ddd4:	d418      	bmi.n	800de08 <_malloc_r+0x8c>
 800ddd6:	2b0b      	cmp	r3, #11
 800ddd8:	d90f      	bls.n	800ddfa <_malloc_r+0x7e>
 800ddda:	600b      	str	r3, [r1, #0]
 800dddc:	50cd      	str	r5, [r1, r3]
 800ddde:	18cc      	adds	r4, r1, r3
 800dde0:	4630      	mov	r0, r6
 800dde2:	f000 f855 	bl	800de90 <__malloc_unlock>
 800dde6:	f104 000b 	add.w	r0, r4, #11
 800ddea:	1d23      	adds	r3, r4, #4
 800ddec:	f020 0007 	bic.w	r0, r0, #7
 800ddf0:	1ac3      	subs	r3, r0, r3
 800ddf2:	d0d3      	beq.n	800dd9c <_malloc_r+0x20>
 800ddf4:	425a      	negs	r2, r3
 800ddf6:	50e2      	str	r2, [r4, r3]
 800ddf8:	e7d0      	b.n	800dd9c <_malloc_r+0x20>
 800ddfa:	428c      	cmp	r4, r1
 800ddfc:	684b      	ldr	r3, [r1, #4]
 800ddfe:	bf16      	itet	ne
 800de00:	6063      	strne	r3, [r4, #4]
 800de02:	6013      	streq	r3, [r2, #0]
 800de04:	460c      	movne	r4, r1
 800de06:	e7eb      	b.n	800dde0 <_malloc_r+0x64>
 800de08:	460c      	mov	r4, r1
 800de0a:	6849      	ldr	r1, [r1, #4]
 800de0c:	e7cc      	b.n	800dda8 <_malloc_r+0x2c>
 800de0e:	1cc4      	adds	r4, r0, #3
 800de10:	f024 0403 	bic.w	r4, r4, #3
 800de14:	42a0      	cmp	r0, r4
 800de16:	d005      	beq.n	800de24 <_malloc_r+0xa8>
 800de18:	1a21      	subs	r1, r4, r0
 800de1a:	4630      	mov	r0, r6
 800de1c:	f000 f808 	bl	800de30 <_sbrk_r>
 800de20:	3001      	adds	r0, #1
 800de22:	d0cf      	beq.n	800ddc4 <_malloc_r+0x48>
 800de24:	6025      	str	r5, [r4, #0]
 800de26:	e7db      	b.n	800dde0 <_malloc_r+0x64>
 800de28:	200041a4 	.word	0x200041a4
 800de2c:	200041a8 	.word	0x200041a8

0800de30 <_sbrk_r>:
 800de30:	b538      	push	{r3, r4, r5, lr}
 800de32:	4c06      	ldr	r4, [pc, #24]	; (800de4c <_sbrk_r+0x1c>)
 800de34:	2300      	movs	r3, #0
 800de36:	4605      	mov	r5, r0
 800de38:	4608      	mov	r0, r1
 800de3a:	6023      	str	r3, [r4, #0]
 800de3c:	f7f6 faf4 	bl	8004428 <_sbrk>
 800de40:	1c43      	adds	r3, r0, #1
 800de42:	d102      	bne.n	800de4a <_sbrk_r+0x1a>
 800de44:	6823      	ldr	r3, [r4, #0]
 800de46:	b103      	cbz	r3, 800de4a <_sbrk_r+0x1a>
 800de48:	602b      	str	r3, [r5, #0]
 800de4a:	bd38      	pop	{r3, r4, r5, pc}
 800de4c:	2000478c 	.word	0x2000478c

0800de50 <strncmp>:
 800de50:	b510      	push	{r4, lr}
 800de52:	b16a      	cbz	r2, 800de70 <strncmp+0x20>
 800de54:	3901      	subs	r1, #1
 800de56:	1884      	adds	r4, r0, r2
 800de58:	f810 3b01 	ldrb.w	r3, [r0], #1
 800de5c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800de60:	4293      	cmp	r3, r2
 800de62:	d103      	bne.n	800de6c <strncmp+0x1c>
 800de64:	42a0      	cmp	r0, r4
 800de66:	d001      	beq.n	800de6c <strncmp+0x1c>
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d1f5      	bne.n	800de58 <strncmp+0x8>
 800de6c:	1a98      	subs	r0, r3, r2
 800de6e:	bd10      	pop	{r4, pc}
 800de70:	4610      	mov	r0, r2
 800de72:	e7fc      	b.n	800de6e <strncmp+0x1e>

0800de74 <__ascii_wctomb>:
 800de74:	b149      	cbz	r1, 800de8a <__ascii_wctomb+0x16>
 800de76:	2aff      	cmp	r2, #255	; 0xff
 800de78:	bf85      	ittet	hi
 800de7a:	238a      	movhi	r3, #138	; 0x8a
 800de7c:	6003      	strhi	r3, [r0, #0]
 800de7e:	700a      	strbls	r2, [r1, #0]
 800de80:	f04f 30ff 	movhi.w	r0, #4294967295
 800de84:	bf98      	it	ls
 800de86:	2001      	movls	r0, #1
 800de88:	4770      	bx	lr
 800de8a:	4608      	mov	r0, r1
 800de8c:	4770      	bx	lr

0800de8e <__malloc_lock>:
 800de8e:	4770      	bx	lr

0800de90 <__malloc_unlock>:
 800de90:	4770      	bx	lr
	...

0800de94 <_init>:
 800de94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de96:	bf00      	nop
 800de98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de9a:	bc08      	pop	{r3}
 800de9c:	469e      	mov	lr, r3
 800de9e:	4770      	bx	lr

0800dea0 <_fini>:
 800dea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dea2:	bf00      	nop
 800dea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dea6:	bc08      	pop	{r3}
 800dea8:	469e      	mov	lr, r3
 800deaa:	4770      	bx	lr
