STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:04 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:56 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*    Collapsed Transition Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       3904 *}
      Ann {*   detected_by_simulation         DS       (989) *}
      Ann {*   detected_by_implication        DI      (1240) *}
      Ann {*   transition-partially_detected   TP      (1675) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         20 *}
      Ann {*   undetectable-tied              UT        (18) *}
      Ann {*   undetectable-redundant         UR         (2) *}
      Ann {* ATPG untestable                  AU        998 *}
      Ann {*   atpg_untestable-not_detected   AN       (998) *}
      Ann {* Not detected                     ND         70 *}
      Ann {*   not-observed                   NO        (70) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              4992 *}
      Ann {* test coverage                            78.52% *}
      Ann {* fault coverage                           78.21% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                         239 *}
      Ann {*     #basic_scan patterns                     1 *}
      Ann {*     #fast_sequential patterns              238 *}
      Ann {*          # 2-cycle patterns                238 *}
      Ann {*          # 1-load patterns                 238 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* V6    warning        1  unused item *}
      Ann {* R10   warning       36  two chains always have the same unload signature *}
      Ann {* R11   warning      136  X on chain affects observability of other chains *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1    *}
      Ann {* rrst_n             1    *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wrst_n              1 *}
      Ann {* rrst_n              1 *}
      Ann {* test_se             0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "fifo_mem/U256/Z" Pseudo { ScanIn; } "fifo_mem/U202/Z" Pseudo { ScanIn; } 
   "sync_rst_r/dff2_reg/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_15__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U277/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_6__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U418/Z" Pseudo { ScanIn; } "fifo_mem/U229/Z" Pseudo { ScanIn;
   } "occ_wclk/U2/Z" Pseudo; "fifo_mem/mem_reg_12__7_/Q" Pseudo { ScanOut; } 
   "fifo_mem/U276/Z" Pseudo { ScanIn; } "sync_w2r/U5/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_3__7_/Q" Pseudo { ScanOut; } "fifo_mem/U265/Z" Pseudo { ScanIn;
   } "fifo_mem/U417/Z" Pseudo { ScanIn; } "fifo_mem/U211/Z" Pseudo { ScanIn; } 
   "fifo_mem/U275/Z" Pseudo { ScanIn; } "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo; 
   "fifo_mem/mem_reg_7__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_0__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U238/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_13__7_/Q" Pseudo
   { ScanOut; } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "fifo_mem/U274/Z" Pseudo {
   ScanIn; } "sync_w2r/U3/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_4__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U220/Z" Pseudo { ScanIn; } "U203/Z" Pseudo { ScanIn; } 
   "sync_r2w/U5/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_10__7_/Q" Pseudo { ScanOut;
   } "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } 
   "fifo_mem/mem_reg_8__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_1__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } "R_2/Q" Pseudo
   { ScanOut; } "fifo_mem/U247/Z" Pseudo { ScanIn; } "wptr_full_wbin_reg_0_/Q" Pseudo
   { ScanOut; } "U199/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_14__7_/Q" Pseudo { ScanOut;
   } "occ_rclk/U2/Z" Pseudo; "fifo_mem/mem_reg_5__7_/Q" Pseudo { ScanOut; } 
   "sync_w2r/sync_out_reg_3_/Q" Pseudo { ScanOut; } "rptr_empty_rbin_reg_3_/Q" Pseudo
   { ScanOut; } "U201/Z" Pseudo { ScanIn; } "U198/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_11__7_/Q" Pseudo { ScanOut; } "wptr_full_wptr_reg_3_/Q" Pseudo
   { ScanOut; } "sync_r2w/U3/Z" Pseudo { ScanIn; } "fifo_mem/U193/Z" Pseudo { ScanIn;
   } "fifo_mem/U419/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_9__7_/Q" Pseudo { ScanOut;
   } "fifo_mem/mem_reg_2__7_/Q" Pseudo { ScanOut; }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "U199/Z";
      ScanOut "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "U198/Z";
      ScanOut "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 9;
      ScanIn "sync_r2w/U3/Z";
      ScanOut "R_2/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 8;
      ScanIn "fifo_mem/U193/Z";
      ScanOut "fifo_mem/mem_reg_0__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "5" {
      ScanLength 8;
      ScanIn "fifo_mem/U202/Z";
      ScanOut "fifo_mem/mem_reg_1__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "6" {
      ScanLength 8;
      ScanIn "fifo_mem/U211/Z";
      ScanOut "fifo_mem/mem_reg_2__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "7" {
      ScanLength 8;
      ScanIn "fifo_mem/U220/Z";
      ScanOut "fifo_mem/mem_reg_3__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "8" {
      ScanLength 8;
      ScanIn "fifo_mem/U229/Z";
      ScanOut "fifo_mem/mem_reg_4__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "9" {
      ScanLength 8;
      ScanIn "fifo_mem/U238/Z";
      ScanOut "fifo_mem/mem_reg_5__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "10" {
      ScanLength 8;
      ScanIn "fifo_mem/U247/Z";
      ScanOut "fifo_mem/mem_reg_6__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "11" {
      ScanLength 8;
      ScanIn "fifo_mem/U256/Z";
      ScanOut "fifo_mem/mem_reg_7__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "12" {
      ScanLength 8;
      ScanIn "fifo_mem/U265/Z";
      ScanOut "fifo_mem/mem_reg_8__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "13" {
      ScanLength 8;
      ScanIn "fifo_mem/U274/Z";
      ScanOut "fifo_mem/mem_reg_9__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "14" {
      ScanLength 8;
      ScanIn "fifo_mem/U275/Z";
      ScanOut "fifo_mem/mem_reg_10__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "15" {
      ScanLength 8;
      ScanIn "fifo_mem/U276/Z";
      ScanOut "fifo_mem/mem_reg_11__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "16" {
      ScanLength 8;
      ScanIn "fifo_mem/U277/Z";
      ScanOut "fifo_mem/mem_reg_12__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "17" {
      ScanLength 8;
      ScanIn "fifo_mem/U417/Z";
      ScanOut "fifo_mem/mem_reg_13__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "18" {
      ScanLength 8;
      ScanIn "fifo_mem/U418/Z";
      ScanOut "fifo_mem/mem_reg_14__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "19" {
      ScanLength 8;
      ScanIn "fifo_mem/U419/Z";
      ScanOut "fifo_mem/mem_reg_15__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "20" {
      ScanLength 8;
      ScanIn "sync_r2w/U5/Z";
      ScanOut "wptr_full_wbin_reg_0_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "21" {
      ScanLength 8;
      ScanIn "U201/Z";
      ScanOut "wptr_full_wptr_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "22" {
      ScanLength 8;
      ScanIn "sync_w2r/U3/Z";
      ScanOut "sync_w2r/sync_out_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "23" {
      ScanLength 8;
      ScanIn "sync_w2r/U5/Z";
      ScanOut "rptr_empty_rbin_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "24" {
      ScanLength 8;
      ScanIn "U203/Z";
      ScanOut "sync_rst_r/dff2_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "sccompin0" {
      ScanLength 10; // compressor length
      ScanIn "test_si";
   }
   ScanChain "sccompin1" {
      ScanLength 10; // compressor length
      ScanIn "test_si_1";
   }
   ScanChain "sccompout0" {
      ScanLength 10; // compressor length
      ScanOut "test_so";
   }
   ScanChain "sccompout1" {
      ScanLength 10; // compressor length
      ScanOut "test_so_1";
   }
   ScanChain "sccompout2" {
      ScanLength 10; // compressor length
      ScanOut "test_so_2";
   }
   ScanChain "sccompout3" {
      ScanLength 10; // compressor length
      ScanOut "test_so_3";
   }
   ScanChain "sccompin2" {
      ScanLength 10; // compressor length
      ScanIn "test_si_2";
   }
   ScanChain "sccompin3" {
      ScanLength 10; // compressor length
      ScanIn "test_si_3";
   }
   ScanChainGroups {
      "core_group" { "1"; "2"; "3"; "4"; "5"; "6"; "7"; "8"; "9"; "10"; "11"; "12"; "13"; "14"; 
         "15"; "16"; "17"; "18"; "19"; "20"; "21"; "22"; "23"; "24"; }
      "load_group" { "sccompin0"; "sccompin1"; }
      "unload_group" { "sccompout0"; "sccompout1"; "sccompout2"; "sccompout3"; }
      "mode_group" { "sccompin2"; "sccompin3"; }
   }
}
PatternBurst "TM4_occ_bypass" {
   MacroDefs "TM4_occ_bypass";
   Procedures "TM4_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM4_occ_bypass" {
   PatternBurst "TM4_occ_bypass";
}
UserKeywords CompressorStructures;
CompressorStructures {
   Compressor "async_fifo_U_decompressor_TM4" {
      ModeGroup "mode_group";
      LoadGroup "load_group";
      CoreGroup "core_group";
      Modes 4;
      Mode 0 {
         ModeControls { "test_si_2"=0; "test_si_3"=0; }
         Connection 0 "2" "4" "6" "8" "10" ! "11" "13" "15" "18" "19" "21" !
         "24";
         Connection 1 "1" "3" "5" "7" "9" ! "12" "14" "16" "17" "20" "22" ! "23";
      }
      Mode 1 {
         ModeControls { "test_si_2"=0; "test_si_3"=1; }
         Connection 0 "2" "4" "5" "7" "10" "12" "14" ! "15" "18" "19" ! "22" "24";
         Connection 1 "1" "3" "6" "8" "9" "11" "13" ! "16" "17" "20" ! "21" "23";
      }
      Mode 2 {
         ModeControls { "test_si_2"=1; "test_si_3"=0; }
         Connection 0 "2" "3" "5" "8" "10" "12" ! "13" "16" ! "18" ! "20" "22" "24";
         Connection 1 "1" "4" "6" "7" "9" "11" ! "14" "15" ! "17" ! "19" "21" "23";
      }
      Mode 3 {
         ModeControls { "test_si_2"=1; "test_si_3"=1; }
         Connection 0 "2" "3" ! "5" "7" ! "9" "11" "13" "15" ! "18" "19" "21" "23";
         Connection 1 "1" "4" ! "6" "8" ! "10" "12" "14" "16" ! "17" "20" "22" "24";
      }
   }
   Compressor "async_fifo_U_compressor_TM4" {
      UnloadGroup "unload_group";
      CoreGroup "core_group";
      Mode {
         Connection "1" 0 1;
         Connection "2" 2;
         Connection "3" 3;
         Connection "4" 0;
         Connection "5" 1;
         Connection "6" 2;
         Connection "7" 3;
         Connection "8" 0;
         Connection "9" 1;
         Connection "10" 2;
         Connection "11" 3;
         Connection "12" 0;
         Connection "13" 1;
         Connection "14" 2;
         Connection "15" 3;
         Connection "16" 0;
         Connection "17" 1;
         Connection "18" 2 3;
         Connection "19" 0 1;
         Connection "20" 2 3;
         Connection "21" 0 1;
         Connection "22" 2 3;
         Connection "23" 0 1;
         Connection "24" 2 3;
      }
   }
}
Procedures "TM4_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "rrst_n"=1; "test_se"=0; "atpg_mode"=1; "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; 
          "test_mode1"=1; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM4_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift { ActiveScanChains "mode_group" "unload_group" "load_group" "core_group";
         W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM4_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si_2"=1011000001; "test_si_3"=1101001110; "test_si"=0011001100; 
      "test_si_1"=0011001100; }
   Call "multiclock_capture" { 
      "_pi"=110011101010111101001111011011000111101; "_po"=HLHLHHLHHLLHLHHHHH; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so"=HLLLLLLHHH; "test_so_1"=HHHHHHHHHH; "test_so_2"=HHHHHHHHHH; 
      "test_so_3"=HHHLHLHLHL; "test_si_2"=1111101100; "test_si_3"=1001000000; 
      "test_si"=1111010000; "test_si_1"=0111100000; }
   Call "allclock_launch" { 
      "_pi"=101100000010111101000101110001P00111100; }
   Call "allclock_capture" { 
      "_pi"=100111000000011101011110111101P00111110; "_po"=LHLLLLLHHHLHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so"=LHHHHHLLLH; "test_so_1"=LLLHHHHHHH; "test_so_2"=HHLLHHLHHH; 
      "test_so_3"=HHHLLLHHLH; "test_si_2"=0111000011; "test_si_3"=1111111000; 
      "test_si"=1011010111; "test_si_1"=1110101100; }
   Call "allclock_launch" { 
      "_pi"=101110111010111101000001000111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111100100010101101011110111101PP0111010; "_po"=LLLLLLLHLHLLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so"=LLHHLHXXLL; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010110011; "test_si_3"=0101001100; 
      "test_si"=1000010101; "test_si_1"=1001101011; }
   Call "allclock_launch" { 
      "_pi"=101011100100101101011010110111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101001100000101100000001011101PP0111000; "_po"=LLHLLHHLHLHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLHHLXXLL; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000010110; "test_si_3"=0001100000; 
      "test_si"=0011011101; "test_si_1"=0010110111; }
   Call "allclock_launch" { 
      "_pi"=1000000001000011010100100111110P0111111; }
   Call "allclock_capture" { 
      "_pi"=1010001010001011010110110001010P0111101; "_po"=LLLHLHHHLHLHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so"=LLLLLLLHLL; "test_so_1"=HLLLLLHLLH; "test_so_2"=LLHLHLLHLH; 
      "test_so_3"=LHLHLLHHLH; "test_si_2"=0011010000; "test_si_3"=0000001111; 
      "test_si"=0001111011; "test_si_1"=1011011000; }
   Call "allclock_launch" { 
      "_pi"=100010001000111100000101111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100001010010101100000000000101PP0111110; "_po"=LLLLLHHLHHHHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so"=LHHHLLXXLL; "test_so_1"=LLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100101010; "test_si_3"=0011000010; 
      "test_si"=0110101111; "test_si_1"=0000000000; }
   Call "allclock_launch" { 
      "_pi"=110010000100111101011111101101P00111011; }
   Call "allclock_capture" { 
      "_pi"=110001101100001101000000010101P00111110; "_po"=HLLHLLLLHLHLHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so"=LLHLLLHLLL; "test_so_1"=LHLHHLHLLH; "test_so_2"=HHLHHHLHLH; 
      "test_so_3"=LLLHHHLHHH; "test_si_2"=0010010011; "test_si_3"=0100010000; 
      "test_si"=0001111000; "test_si_1"=1000000000; }
   Call "allclock_launch" { 
      "_pi"=100100000010111101011111110111P00111101; }
   Call "allclock_capture" { 
      "_pi"=100010001000001101000000001101P00111111; "_po"=HLHLLLLHLHLLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so"=LLLHLLHHLH; "test_so_1"=HLLLLLLLHH; "test_so_2"=HLLHHLLLHH; 
      "test_so_3"=LLLHHLLHLL; "test_si_2"=0101001111; "test_si_3"=0000111001; 
      "test_si"=0010100110; "test_si_1"=0011001111; }
   Call "allclock_launch" { 
      "_pi"=111111000000011101011111100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110111101100111101000000011001P00111010; "_po"=HHLLLHHHHLLLHLHLLH; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so"=LHLLHHHLLL; "test_so_1"=LLHLLLLHHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=LHLHHHHLLH; "test_si_2"=1110000011; "test_si_3"=0111001010; 
      "test_si"=0000000011; "test_si_1"=1001101111; }
   Call "allclock_launch" { 
      "_pi"=111111110010111101011111111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101110110110001101000000000101PP0111101; "_po"=LLLHLHHLLLLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so"=HHLHLHXXHH; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110111111; "test_si_3"=1110000110; 
      "test_si"=0001010100; "test_si_1"=1110111010; }
   Call "allclock_launch" { 
      "_pi"=1111111001001011010110100100110P0111111; }
   Call "allclock_capture" { 
      "_pi"=1011111011101011000010000101010P0111110; "_po"=LLHHLLLHHHHLLHHHHL; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so"=LHHLHLLLLH; "test_so_1"=LHLLLLLLHH; "test_so_2"=LHLHHLLLHH; 
      "test_so_3"=HHLHLLLHHH; "test_si_2"=1000010000; "test_si_3"=1110000010; 
      "test_si"=0111111000; "test_si_1"=0010000000; }
   Call "allclock_launch" { 
      "_pi"=101001100010011100011111110101P00111111; }
   Call "allclock_capture" { 
      "_pi"=101000100000111100000000011001P00111110; "_po"=HLHLLLLLHLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so"=HLHHLLLHLL; "test_so_1"=HHLHHLLHHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=HHHLHLLHHL; "test_si_2"=0000010000; "test_si_3"=1010101001; 
      "test_si"=1100010000; "test_si_1"=1100100111; }
   Call "allclock_launch" { 
      "_pi"=100100000100101101011111110111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100010000100111101000000011001PP0111110; "_po"=LLHLLHHHLLHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so"=HLHHLHXXLL; "test_so_1"=LLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000111; "test_si_3"=0000010001; 
      "test_si"=1100011010; "test_si_1"=0111111001; }
   Call "allclock_launch" { 
      "_pi"=101000001000101100011011111001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100100001000011100000100000111PP0111111; "_po"=LLLLLHHHHHHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so"=LLLHHHXXHH; "test_so_1"=HHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110001010; "test_si_3"=1000000011; 
      "test_si"=1110001000; "test_si_1"=0110000010; }
   Call "allclock_launch" { 
      "_pi"=100110011100001101011111110101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111011000100101101000000001101PP0111110; "_po"=LHLLLLLLHLLLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so"=HHLHHHXXLH; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101010111; "test_si_3"=1110100000; 
      "test_si"=1100111111; "test_si_1"=1010000001; }
   Call "allclock_launch" { 
      "_pi"=101100111010101100011111000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110111110100101101000000111111PP0111111; "_po"=LLLLLLLLHLLHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so"=HLLHHLXXLL; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000011011; "test_si_3"=0110101001; 
      "test_si"=1010010000; "test_si_1"=0001110110; }
   Call "allclock_launch" { 
      "_pi"=101111111010101101011111110101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111100000000001100000000001101PP0111010; "_po"=LLHHLHHHHHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so"=LHLLLHXXHL; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111111100; "test_si_3"=1000010011; 
      "test_si"=0000111110; "test_si_1"=1100100001; }
   Call "allclock_launch" { 
      "_pi"=101001111010101101011111101101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101011101000101100000000010101PP0111100; "_po"=HLLLLHLHHLHLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 18": Call "load_unload" { 
      "test_so"=HHHHHLXXHH; "test_so_1"=LHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111011100; "test_si_3"=1111110000; 
      "test_si"=1000101011; "test_si_1"=0111010000; }
   Call "allclock_launch" { 
      "_pi"=110011111100001100000000000001P00111110; }
   Call "allclock_capture" { 
      "_pi"=110111001000101100011111111101P00111010; "_po"=LLLHLHHLLHHHHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 19": Call "load_unload" { 
      "test_so"=LLLHLLHHLH; "test_so_1"=LLLHHLHHHH; "test_so_2"=LLHLLHLHHH; 
      "test_so_3"=HLHHHHHLHL; "test_si_2"=0000011001; "test_si_3"=0110100000; 
      "test_si"=1100110100; "test_si_1"=1011000100; }
   Call "allclock_launch" { 
      "_pi"=100111101000101101011111111101P00111011; }
   Call "allclock_capture" { 
      "_pi"=101110100100111101000000000101P00111001; "_po"=LLLHLLHLLHHLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 20": Call "load_unload" { 
      "test_so"=LHHLHLLLLL; "test_so_1"=LLLLHHLLHH; "test_so_2"=HLLLLLHLHH; 
      "test_so_3"=HLLLLHLHLH; "test_si_2"=1001000110; "test_si_3"=0000100110; 
      "test_si"=0110010100; "test_si_1"=1111000000; }
   Call "allclock_launch" { 
      "_pi"=101111010000101100000000000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111101001010101100011111111111PP0111100; "_po"=LLHHLLHLLLLHHLHLHH; }
   Ann {* fast_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=HHLLLHXXHL; "test_so_1"=HHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111101010; "test_si_3"=1001111101; 
      "test_si"=1001100111; "test_si_1"=0111101000; }
   Call "allclock_launch" { 
      "_pi"=111110100010111100011111111101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111010011110011101000000000101P00111010; "_po"=LLLLLHLHHLLLHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=LLHHLLLHHH; "test_so_1"=HLHHHHLLHH; "test_so_2"=HLLHHLLHHH; 
      "test_so_3"=HLLHLLHHHL; "test_si_2"=1111001111; "test_si_3"=0101100101; 
      "test_si"=0000110101; "test_si_1"=0100100000; }
   Call "allclock_launch" { 
      "_pi"=101011001000011100000000000101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100111000100011100011111111101P00111000; "_po"=HLLLLHLHLLHLLLHLLH; }
   Ann {* fast_sequential *}
   "pattern 23": Call "load_unload" { 
      "test_so"=HHLHLLHHHL; "test_so_1"=LHLLHHLLHH; "test_so_2"=HHLHHLLHHH; 
      "test_so_3"=LHLLLHHLHH; "test_si_2"=1110001011; "test_si_3"=1101001010; 
      "test_si"=1110000111; "test_si_1"=0100001111; }
   Call "allclock_launch" { 
      "_pi"=100000011100101101000011111111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111101100000111101000000010111PP0111101; "_po"=LLLLLHHHHLLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 24": Call "load_unload" { 
      "test_so"=LLHHLLXXHH; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000101001; "test_si_3"=1110111110; 
      "test_si"=1001000001; "test_si_1"=0100000001; }
   Call "allclock_launch" { 
      "_pi"=110110110110101101000000000101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101000101000101100011111111101PP0111011; "_po"=LLLLLHLLHLHLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 25": Call "load_unload" { 
      "test_so"=HHLLLLXXHH; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101000010; "test_si_3"=1010010111; 
      "test_si"=0000000100; "test_si_1"=1000100111; }
   Call "allclock_launch" { 
      "_pi"=101101101100111101000100000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110001010000011100011011111101P00111001; "_po"=HLHHLLLHLLLLLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 26": Call "load_unload" { 
      "test_so"=HHHLLLLLHH; "test_so_1"=HLHLLLHHHH; "test_so_2"=HLHLLHLLHH; 
      "test_so_3"=LHLLLLLLHH; "test_si_2"=1110000010; "test_si_3"=0100101001; 
      "test_si"=0100010110; "test_si_1"=0000011101; }
   Call "allclock_launch" { 
      "_pi"=101101010100101101011111101001PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110001001000001100000000010101PP0111101; "_po"=HLLHLHLHHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 27": Call "load_unload" { 
      "test_so"=LHLHLLXXLL; "test_so_1"=HHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100000010; "test_si_3"=1100000010; 
      "test_si"=0001111111; "test_si_1"=0000100101; }
   Call "allclock_launch" { 
      "_pi"=111010101010101100000000111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100010010010101101000000001101PP0111010; "_po"=LLHLLLLLLLHHHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 28": Call "load_unload" { 
      "test_so"=HLHLHLXXLL; "test_so_1"=LLLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100010001; "test_si_3"=1100000100; 
      "test_si"=0110010000; "test_si_1"=0101101010; }
   Call "allclock_launch" { 
      "_pi"=100011011000101100011110110111P00111011; }
   Call "allclock_capture" { 
      "_pi"=110111001110101101000000001001P00111000; "_po"=LLLLLHHHHLHHLLHHLH; }
   Ann {* fast_sequential *}
   "pattern 29": Call "load_unload" { 
      "test_so"=LHHHHLHLLL; "test_so_1"=HLLHLLLHHH; "test_so_2"=LHHHLLHHHH; 
      "test_so_3"=HLHHLHLHLH; "test_si_2"=0011110011; "test_si_3"=1101100111; 
      "test_si"=1000010100; "test_si_1"=1001010110; }
   Call "allclock_launch" { 
      "_pi"=100110110000001100010100101101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101110011100101101001011010101PP0111100; "_po"=HLLLLHLHLLHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 30": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000111011; "test_si_3"=0001010011; 
      "test_si"=1111000011; "test_si_1"=1101101111; }
   Call "allclock_launch" { 
      "_pi"=101101100010101100001100101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111100111010101100000001001111PP0111110; "_po"=LLLLLHHLLLLHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 31": Call "load_unload" { 
      "test_so"=LHLLLLXXHL; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010000100; "test_si_3"=0011111011; 
      "test_si"=1111111111; "test_si_1"=1110001000; }
   Call "allclock_launch" { 
      "_pi"=111011000110101100011111100101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111001110100111101000000011101PP0111011; "_po"=LLHLLLLLHLLLHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 32": Call "load_unload" { 
      "test_so"=HHHLLLXXHL; "test_so_1"=LHLHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000110001; "test_si_3"=1011000000; 
      "test_si"=1110110011; "test_si_1"=0011110001; }
   Call "allclock_launch" { 
      "_pi"=110000110100011100001000000101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101100000010001100010010011001P00111111; "_po"=HHHLLLHLLLLLHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 33": Call "load_unload" { 
      "test_so"=HLLLLHHLLL; "test_so_1"=LLLLHLHLHH; "test_so_2"=LLLHLLHLHH; 
      "test_so_3"=LHHHHHHHLH; "test_si_2"=0000101001; "test_si_3"=1000110000; 
      "test_si"=0111101110; "test_si_1"=0110000011; }
   Call "allclock_launch" { 
      "_pi"=100001100010101101010101001111P00111000; }
   Call "allclock_capture" { 
      "_pi"=111001000000101100000100100001P00111011; "_po"=HLLLLLHHHLHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 34": Call "load_unload" { 
      "test_so"=HLHLHHLLHL; "test_so_1"=LLHHLHHHHH; "test_so_2"=LLHLLHLLHH; 
      "test_so_3"=LLHLLHLLLH; "test_si_2"=1111000010; "test_si_3"=0000001001; 
      "test_si"=0001000001; "test_si_1"=0101011010; }
   Call "allclock_launch" { 
      "_pi"=110011111100101100011111111101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111111011000111101000000000101P00111110; "_po"=HLHHHHLLLLLHLHHHHL; }
   Ann {* fast_sequential *}
   "pattern 35": Call "load_unload" { 
      "test_so"=LHLLHHHLHL; "test_so_1"=LHHLHLLLHH; "test_so_2"=LHHLHLHLHH; 
      "test_so_3"=LHHLHHHLLL; "test_si_2"=0000011100; "test_si_3"=1111110010; 
      "test_si"=0100100011; "test_si_1"=1110110000; }
   Call "allclock_launch" { 
      "_pi"=110111001000001101010100110001P00111010; }
   Call "allclock_capture" { 
      "_pi"=110010100100111101011100111101P00111000; "_po"=LHLLLLHHHHHLLHHHHL; }
   Ann {* fast_sequential *}
   "pattern 36": Call "load_unload" { 
      "test_so"=HLLHHHHLHL; "test_so_1"=HHHHHHHLHH; "test_so_2"=HLHLHHHHHH; 
      "test_so_3"=HHLHLLHLHL; "test_si_2"=1100110010; "test_si_3"=0000000100; 
      "test_si"=0101010101; "test_si_1"=0010010100; }
   Call "allclock_launch" { 
      "_pi"=111110000000111101011010111101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101000111000111101000001000001P00111011; "_po"=HLHHLLLHLHLLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 37": Call "load_unload" { 
      "test_so"=LLLLLLLHHL; "test_so_1"=LLLLHHLHHH; "test_so_2"=HLHHLHLHHH; 
      "test_so_3"=HHLHHHHLLH; "test_si_2"=0001100000; "test_si_3"=1101101001; 
      "test_si"=0010011111; "test_si_1"=1001111100; }
   Call "allclock_launch" { 
      "_pi"=111100001100111101011111111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110000000110011100000000000101P00111101; "_po"=LLHHHHHLHLHHHLHLLL; }
   Ann {* fast_sequential *}
   "pattern 38": Call "load_unload" { 
      "test_so"=LHHHLLLHLL; "test_so_1"=LHHLHHLHHH; "test_so_2"=LHHHLLLLHH; 
      "test_so_3"=LHHLHLLLHH; "test_si_2"=1010111101; "test_si_3"=0011101110; 
      "test_si"=0111010000; "test_si_1"=1100111110; }
   Call "allclock_launch" { 
      "_pi"=101000110110101101011000001101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101100111100101101010100100101PP0111101; "_po"=LHLLLHLHHLHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 39": Call "load_unload" { 
      "test_so"=HHHLLLXXHL; "test_so_1"=LLLHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010011111; "test_si_3"=1000101011; 
      "test_si"=0001000000; "test_si_1"=1101101000; }
   Call "allclock_launch" { 
      "_pi"=110001111100001100011111010101P00111111; }
   Call "allclock_capture" { 
      "_pi"=111001101100101100000001101101P00111110; "_po"=LLLHHHHLLLHHLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 40": Call "load_unload" { 
      "test_so"=HHLLHHLHLL; "test_so_1"=LHHHLHLHHH; "test_so_2"=LLLLHHHHHH; 
      "test_so_3"=HLHLHLHHLH; "test_si_2"=1110100010; "test_si_3"=1000000100; 
      "test_si"=1100011000; "test_si_1"=1011110000; }
   Call "allclock_launch" { 
      "_pi"=110011101000011101000000010011P00111011; }
   Call "allclock_capture" { 
      "_pi"=111111000100011101011100011101P00111100; "_po"=LLHLLLHLLHLHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 41": Call "load_unload" { 
      "test_so"=HHLHLLLHHL; "test_so_1"=LLLHHLHHHH; "test_so_2"=HHHLHLHHHH; 
      "test_so_3"=HHLLHHLLHH; "test_si_2"=1111100110; "test_si_3"=1110100110; 
      "test_si"=1111111001; "test_si_1"=0100000011; }
   Call "allclock_launch" { 
      "_pi"=100111010010101101011000010111P00111101; }
   Call "allclock_capture" { 
      "_pi"=111110010110001101000111101101P00111110; "_po"=LLHLLHLLHHHLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 42": Call "load_unload" { 
      "test_so"=HLHLHHLLLH; "test_so_1"=LHLLHHHLHH; "test_so_2"=HLLLLHHLHH; 
      "test_so_3"=LLHHHLHHHH; "test_si_2"=0011100100; "test_si_3"=1111110001; 
      "test_si"=0111110001; "test_si_1"=0000101010; }
   Call "allclock_launch" { 
      "_pi"=101110111000011100011111111101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111100000010101101000000000101P00111111; "_po"=LLLHLHLHLHLLLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 43": Call "load_unload" { 
      "test_so"=LHLLLHHLLH; "test_so_1"=LHHLLHHLHH; "test_so_2"=HHLLHLHHHH; 
      "test_so_3"=HHHHHLLLLH; "test_si_2"=1100000100; "test_si_3"=0001111110; 
      "test_si"=0100000001; "test_si_1"=1111110010; }
   Call "allclock_launch" { 
      "_pi"=101101111010101100000000000001PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110101100010101101011111111111PP0111000; "_po"=LLHHLHLLLLLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 44": Call "load_unload" { 
      "test_so"=HLLHLLXXLH; "test_so_1"=HLLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101111011; "test_si_3"=1100000011; 
      "test_si"=0101010010; "test_si_1"=0000000010; }
   Call "allclock_launch" { 
      "_pi"=101011100110111100010000001101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100111010000101101001111110101P00111011; "_po"=HLLHLLHHLHLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 45": Call "load_unload" { 
      "test_so"=HLHLHLHLLL; "test_so_1"=HHLHLLLHHH; "test_so_2"=HHHHHLLLHH; 
      "test_so_3"=HLHLLLLHLH; "test_si_2"=0011111111; "test_si_3"=0101111110; 
      "test_si"=1000001010; "test_si_1"=1000000000; }
   Call "allclock_launch" { 
      "_pi"=110110011110011100011110111101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101111111000011100000001000101P00111101; "_po"=LLHHLLLLLLLLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 46": Call "load_unload" { 
      "test_so"=LHLLHLHLLL; "test_so_1"=HLHLLHLHHH; "test_so_2"=HLLHHHLLHH; 
      "test_so_3"=LHHHLLHHLL; "test_si_2"=0011011010; "test_si_3"=0001111000; 
      "test_si"=0000000000; "test_si_1"=0001101111; }
   Call "allclock_launch" { 
      "_pi"=111100101110101101000001000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110011001000111100011110111111PP0111101; "_po"=LLLHLHHHLLLLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 47": Call "load_unload" { 
      "test_so"=HHLLHLXXLL; "test_so_1"=HLHHLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001010111; "test_si_3"=0011110000; 
      "test_si"=1000110110; "test_si_1"=0101000100; }
   Call "allclock_launch" { 
      "_pi"=111001011110001101011001000101P00111100; }
   Call "allclock_capture" { 
      "_pi"=100110100010011101000110111101P00111010; "_po"=HLHLLLHHLLHHLLHHLL; }
   Ann {* fast_sequential *}
   "pattern 48": Call "load_unload" { 
      "test_so"=LHLLHLLHLL; "test_so_1"=LHLLLLHHHH; "test_so_2"=HLLHLLHLHH; 
      "test_so_3"=LHLLLHHLLL; "test_si_2"=0111000011; "test_si_3"=1001000100; 
      "test_si"=1000110001; "test_si_1"=1100000000; }
   Call "allclock_launch" { 
      "_pi"=100010000100011101000100000101P00111110; }
   Call "allclock_capture" { 
      "_pi"=100000001000101100011111111101P00111010; "_po"=LLHHLLLLLLLLLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 49": Call "load_unload" { 
      "test_so"=LHLHLLHHHL; "test_so_1"=HLHLHLLLHH; "test_so_2"=HLLHHHHHHH; 
      "test_so_3"=LLLHLHLLLH; "test_si_2"=1111100001; "test_si_3"=0101001010; 
      "test_si"=0011010100; "test_si_1"=0010001011; }
   Call "allclock_launch" { 
      "_pi"=110100101010111100001111010111P00111111; }
   Call "allclock_capture" { 
      "_pi"=101100101000011100010000101101P00111110; "_po"=HLHLLLHLHLHHLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 50": Call "load_unload" { 
      "test_so"=LLLHHLHHLL; "test_so_1"=LLHLHHHLHH; "test_so_2"=LLLHLLHLHH; 
      "test_so_3"=LHLLLHHLHL; "test_si_2"=0100000001; "test_si_3"=1100100011; 
      "test_si"=1001001101; "test_si_1"=1010000111; }
   Call "allclock_launch" { 
      "_pi"=101001110110011101010101000101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111000001000101100001001010001P00111011; "_po"=LLHLLLHHLLLLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 51": Call "load_unload" { 
      "test_so"=LHLLLLLHHL; "test_so_1"=LHHHLHLLHH; "test_so_2"=HLHHHHHHHH; 
      "test_so_3"=HLHHLHHLHL; "test_si_2"=1010001010; "test_si_3"=0100010011; 
      "test_si"=1100110110; "test_si_1"=1111010101; }
   Call "allclock_launch" { 
      "_pi"=110010101110111100011111011001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110000101100101101000000100111PP0111001; "_po"=LLLHLLLHLHHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 52": Call "load_unload" { 
      "test_so"=LLLLHHXXLH; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110010011; "test_si_3"=1010010101; 
      "test_si"=1100000011; "test_si_1"=1101110011; }
   Call "allclock_launch" { 
      "_pi"=100101011100111101000000000101P00111010; }
   Call "allclock_capture" { 
      "_pi"=100001110100101101011111111101P00111100; "_po"=LLHHHHHLLHLLLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 53": Call "load_unload" { 
      "test_so"=HLLHLLHLHL; "test_so_1"=LLLHHHHHHH; "test_so_2"=LLLLHHHLHH; 
      "test_so_3"=HLHLHLHLHL; "test_si_2"=1101011011; "test_si_3"=1110010001; 
      "test_si"=0110100101; "test_si_1"=1101100011; }
   Call "allclock_launch" { 
      "_pi"=101010111010111100010000000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=100010000110011100001000110101P00111110; "_po"=HLLLLHLHLLHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 54": Call "load_unload" { 
      "test_so"=LLHLHLLLHH; "test_so_1"=LHLHHLHHHH; "test_so_2"=LHLLLLLHHH; 
      "test_so_3"=LLHLHLLLLL; "test_si_2"=0100001000; "test_si_3"=1100101010; 
      "test_si"=0101100001; "test_si_1"=1000001100; }
   Call "allclock_launch" { 
      "_pi"=100101000110101100001111000101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101001010000011100010000111101PP0111100; "_po"=LLHLLHLLHLHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 55": Call "load_unload" { 
      "test_so"=LHLHHHXXLH; "test_so_1"=HHLLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110000010; "test_si_3"=0100011000; 
      "test_si"=1110110011; "test_si_1"=0001000100; }
   Call "allclock_launch" { 
      "_pi"=111010111100011100001000011101P00111001; }
   Call "allclock_capture" { 
      "_pi"=111110011010001100001101101001P00111101; "_po"=LLLHLLHLLLLHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 56": Call "load_unload" { 
      "test_so"=HLLLLLLLLH; "test_so_1"=LLLLHLHLHH; "test_so_2"=HLHLLLLLHH; 
      "test_so_3"=LLHLHLHLLH; "test_si_2"=0010010110; "test_si_3"=0101010011; 
      "test_si"=1010011111; "test_si_1"=1101100010; }
   Call "allclock_launch" { 
      "_pi"=100101001010101101011000110111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110000001110111101000001101101PP0111101; "_po"=HLLLLHHLLLHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 57": Call "load_unload" { 
      "test_so"=HLHHHLXXLL; "test_so_1"=HLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011011000; "test_si_3"=0010010110; 
      "test_si"=0110011110; "test_si_1"=0111100000; }
   Call "allclock_launch" { 
      "_pi"=1010100101101011000111000001110P0111100; }
   Call "allclock_capture" { 
      "_pi"=1000000111001111010000110101110P0111110; "_po"=LLLHHLHHLLLHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 58": Call "load_unload" { 
      "test_so"=HHLLLHHHHH; "test_so_1"=LLLLHHHLHH; "test_so_2"=HHHLHLHHHH; 
      "test_so_3"=HLLHHHHLHL; "test_si_2"=1110101100; "test_si_3"=0011011011; 
      "test_si"=1110010000; "test_si_1"=1100101110; }
   Call "allclock_launch" { 
      "_pi"=100100011100001100011100111101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101100000010101100000011000111PP0111000; "_po"=LLLHLHHHLLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 59": Call "load_unload" { 
      "test_so"=LHHHLLXXLL; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110100111; "test_si_3"=1111101100; 
      "test_si"=1101100011; "test_si_1"=1110100101; }
   Call "allclock_launch" { 
      "_pi"=101000111000011100001111000111P00111001; }
   Call "allclock_capture" { 
      "_pi"=111000011100101100011001111101P00111000; "_po"=LLLLLLHHHHLLLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 60": Call "load_unload" { 
      "test_so"=HLHLHLHLLL; "test_so_1"=HLLLLHHLLH; "test_so_2"=HHLHLHLLLH; 
      "test_so_3"=HHLHLLHLLH; "test_si_2"=0011000111; "test_si_3"=0101110111; 
      "test_si"=0010000010; "test_si_1"=1011100011; }
   Call "allclock_launch" { 
      "_pi"=100001000010101100011000111001PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111100110010101101000111000101PP0111111; "_po"=LLLHLLHLLHHLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 61": Call "load_unload" { 
      "test_so"=HLLHLHXXHL; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111001010; "test_si_3"=0011010110; 
      "test_si"=0011100100; "test_si_1"=0110111011; }
   Call "allclock_launch" { 
      "_pi"=1000100001101111000010111101110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1101001001101011010100110101010P0111111; "_po"=LHLHLLHHHLHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 62": Call "load_unload" { 
      "test_so"=HLLHLHLHHL; "test_so_1"=LLHHHHLHHH; "test_so_2"=HHHHLHLLHH; 
      "test_so_3"=LLLHHHHHLL; "test_si_2"=1100000110; "test_si_3"=1111001001; 
      "test_si"=1010111001; "test_si_1"=0011001110; }
   Call "allclock_launch" { 
      "_pi"=100100001100101100001111001101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110011001110001101000110100001PP0111111; "_po"=HLLHLLHHHHLLHHHLLL; }
   Ann {* fast_sequential *}
   "pattern 63": Call "load_unload" { 
      "test_so"=HHLHHHXXLH; "test_so_1"=LHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111011001; "test_si_3"=1110000100; 
      "test_si"=1111011000; "test_si_1"=1000100010; }
   Call "allclock_launch" { 
      "_pi"=101000011000101100000110001101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100110110110011101001101111101P00111111; "_po"=LLLHLLLHHLLLHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 64": Call "load_unload" { 
      "test_so"=LLHLLHLLLL; "test_so_1"=HHLHHLHHHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=LLHHLHLHLL; "test_si_2"=1010110111; "test_si_3"=1000010000; 
      "test_si"=0010010000; "test_si_1"=0011110111; }
   Call "allclock_launch" { 
      "_pi"=1011111100000011010001101001010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1100101101001011010011000000110P0111001; "_po"=LHHHHHHHLHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 65": Call "load_unload" { 
      "test_so"=HHHHHHHHHH; "test_so_1"=HHLLLLLLHH; "test_so_2"=HLHLHHLLHH; 
      "test_so_3"=HLLHHHLLHL; "test_si_2"=0100010110; "test_si_3"=1010110011; 
      "test_si"=1000000001; "test_si_1"=0010110010; }
   Call "allclock_launch" { 
      "_pi"=101111100010101100000101000001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110001101000101100011111111101PP0111100; "_po"=LLHLLHLHLLLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 66": Call "load_unload" { 
      "test_so"=LLHHLHXXLL; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100011110; "test_si_3"=0100010000; 
      "test_si"=0000100001; "test_si_1"=1010100010; }
   Call "allclock_launch" { 
      "_pi"=111000110100011101010011001101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101011000010001100001100110001P00111011; "_po"=LHLLLHLLLLHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 67": Call "load_unload" { 
      "test_so"=HHHLHLHHHH; "test_so_1"=HLLHHLLHHH; "test_so_2"=HHHHHHLLHH; 
      "test_so_3"=LHHLHLHHLH; "test_si_2"=0100000001; "test_si_3"=1100010000; 
      "test_si"=0010110110; "test_si_1"=1110101011; }
   Call "allclock_launch" { 
      "_pi"=110110011010111100011111111111P00111110; }
   Call "allclock_capture" { 
      "_pi"=111111000010001101000100101001P00111000; "_po"=HLLLLLHHLLHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 68": Call "load_unload" { 
      "test_so"=HHHLHHHLHH; "test_so_1"=LLLLHHLHHH; "test_so_2"=LHLLLHLHHH; 
      "test_so_3"=HLHHLHLHHH; "test_si_2"=1110111001; "test_si_3"=0100000100; 
      "test_si"=1011000101; "test_si_1"=1111011000; }
   Call "allclock_launch" { 
      "_pi"=101011001110101100011001010011P00111001; }
   Call "allclock_capture" { 
      "_pi"=110111000100001100000101010101P00111101; "_po"=LLHLLLLLHHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 69": Call "load_unload" { 
      "test_so"=HHHLLLLLHL; "test_so_1"=LLHHLLHHHH; "test_so_2"=LLLLHLLHHH; 
      "test_so_3"=LHLLHHLHLL; "test_si_2"=1000111001; "test_si_3"=1110111010; 
      "test_si"=1110001100; "test_si_1"=0100111110; }
   Call "allclock_launch" { 
      "_pi"=1101100011001011000100101011110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1011110010000011010010101011010P0111010; "_po"=LHLHLLHHLHHLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 70": Call "load_unload" { 
      "test_so"=HLHLHLHLHL; "test_so_1"=HHHLLHHLHL; "test_so_2"=LLHHLHHHHL; 
      "test_so_3"=HHLLHLHHLL; "test_si_2"=1011001010; "test_si_3"=1000111100; 
      "test_si"=0101011111; "test_si_1"=1011101010; }
   Call "allclock_launch" { 
      "_pi"=1010111010101011000000111111110P0111010; }
   Call "allclock_capture" { 
      "_pi"=1101001001001011010110010101010P0111100; "_po"=LLHHLHLHHHLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 71": Call "load_unload" { 
      "test_so"=HLLHHLHLHL; "test_so_1"=LLLHLLHLHL; "test_so_2"=HHHLHLLLHL; 
      "test_so_3"=HHHHLHLHLH; "test_si_2"=1011000101; "test_si_3"=1011001111; 
      "test_si"=0011111000; "test_si_1"=1110101110; }
   Call "allclock_launch" { 
      "_pi"=110111010100011100011011111101P00111001; }
   Call "allclock_capture" { 
      "_pi"=101001100100111101000100000101P00111110; "_po"=LLHHLHHLHLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 72": Call "load_unload" { 
      "test_so"=HLLHLHHHHL; "test_so_1"=HHHLHLLLHL; "test_so_2"=HLHHLLHLHL; 
      "test_so_3"=LHLHLHLHHL; "test_si_2"=1010110000; "test_si_3"=1010010000; 
      "test_si"=1001100001; "test_si_1"=0110101111; }
   Call "allclock_launch" { 
      "_pi"=101001111010011100000001011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111010001110011101011111000101P00111110; "_po"=LLLHLHLLLHHHLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 73": Call "load_unload" { 
      "test_so"=LHLLHHLHHL; "test_so_1"=HLHLLLHLHL; "test_so_2"=HLHHLLHLHL; 
      "test_so_3"=HHLHHHLLLL; "test_si_2"=0011001111; "test_si_3"=1010110100; 
      "test_si"=1100100010; "test_si_1"=0010000101; }
   Call "allclock_launch" { 
      "_pi"=110010110110001100010010110101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110101000010001101010010011111P00111111; "_po"=LLLLLHLHLLHLHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 74": Call "load_unload" { 
      "test_so"=HLLHLLHLLL; "test_so_1"=HHLLHHHLLL; "test_so_2"=LLHHHHHLLL; 
      "test_so_3"=HLHLHHHHHL; "test_si_2"=0000001000; "test_si_3"=0001001010; 
      "test_si"=1110000000; "test_si_1"=0011001000; }
   Call "allclock_launch" { 
      "_pi"=100101000100101101000101100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101010010100101101011111110101P00111111; "_po"=HLLLLHLHLHHHLHHHLL; }
   Ann {* fast_sequential *}
   "pattern 75": Call "load_unload" { 
      "test_so"=HLLLHLLHLL; "test_so_1"=HHLLLLHLHL; "test_so_2"=LHHLLHHHHL; 
      "test_so_3"=LLHHHLLHLL; "test_si_2"=0010000100; "test_si_3"=0000010001; 
      "test_si"=0101100010; "test_si_1"=0000101010; }
   Call "allclock_launch" { 
      "_pi"=101100101000101101001100111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111100001100101101010111100101PP0111110; "_po"=HLLLLLHLHLHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 76": Call "load_unload" { 
      "test_so"=LHLLLHXXLL; "test_so_1"=LLLLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100010001; "test_si_3"=0000000111; 
      "test_si"=0111010001; "test_si_1"=1011000101; }
   Call "allclock_launch" { 
      "_pi"=111110100000011101010001000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=110000010010111100001111111101P00111110; "_po"=HLHLLLLHLLLHHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 77": Call "load_unload" { 
      "test_so"=HHLHLHLLLH; "test_so_1"=HHHLHLLLLH; "test_so_2"=HLLHLHLHLH; 
      "test_so_3"=LHLLHHHLHH; "test_si_2"=0110110000; "test_si_3"=0100010000; 
      "test_si"=0001000100; "test_si_1"=1110000110; }
   Call "allclock_launch" { 
      "_pi"=111101000010101101011011000101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100001011110101101010110001111PP0111011; "_po"=LLHHLLHHLHHLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 78": Call "load_unload" { 
      "test_so"=HHLLHHXXLH; "test_so_1"=HLHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001001000; "test_si_3"=0110100101; 
      "test_si"=1000110101; "test_si_1"=0100100000; }
   Call "allclock_launch" { 
      "_pi"=111101000100101100000011000101P00111101; }
   Call "allclock_capture" { 
      "_pi"=101010110000101101011100111101P00111100; "_po"=LLLLLHLHLLHLLLHHLH; }
   Ann {* fast_sequential *}
   "pattern 79": Call "load_unload" { 
      "test_so"=LHHHHHHLHL; "test_so_1"=HHLHHHLLHH; "test_so_2"=HHHHHHLLHH; 
      "test_so_3"=LHLHLLHHHL; "test_si_2"=1101001111; "test_si_3"=0001011000; 
      "test_si"=0100000101; "test_si_1"=0000100110; }
   Call "allclock_launch" { 
      "_pi"=111011101000111101011010010101P00111010; }
   Call "allclock_capture" { 
      "_pi"=110100010100111100000101101011P00111110; "_po"=HLLLLHLHLLLLHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 80": Call "load_unload" { 
      "test_so"=LHHLHHLLHL; "test_so_1"=HHLLHLLHHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=LLHLLHLLLH; "test_si_2"=0011000011; "test_si_3"=1100011000; 
      "test_si"=0001100101; "test_si_1"=1001001110; }
   Call "allclock_launch" { 
      "_pi"=110000100010001100000001111111P00111111; }
   Call "allclock_capture" { 
      "_pi"=100000111100111100011110000101P00111010; "_po"=LLHLLHLHLLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 81": Call "load_unload" { 
      "test_so"=HHLLLHHHLL; "test_so_1"=HHLLLHLLHL; "test_so_2"=HHHHHHHHHL; 
      "test_so_3"=LLLLLHHLLH; "test_si_2"=0010111100; "test_si_3"=0011000010; 
      "test_si"=0010110110; "test_si_1"=0111010100; }
   Call "allclock_launch" { 
      "_pi"=100110110100001100011110001101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101000001010111101010101111101PP0111000; "_po"=LLHHLHHHHLLLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 82": Call "load_unload" { 
      "test_so"=HLLHHLXXLH; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111101100; "test_si_3"=0010111110; 
      "test_si"=0001111001; "test_si_1"=1011111011; }
   Call "allclock_launch" { 
      "_pi"=1011011010101011000111011110010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1001000101101011000010110100010P0111100; "_po"=LHHHLLLLHHHHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 83": Call "load_unload" { 
      "test_so"=LLHLHLHHHH; "test_so_1"=LLLHLHHLHH; "test_so_2"=LLLLHLHLHH; 
      "test_so_3"=HLLHHHLHHL; "test_si_2"=1100000000; "test_si_3"=1111101011; 
      "test_si"=0000011011; "test_si_1"=1100001110; }
   Call "allclock_launch" { 
      "_pi"=111011010100101100010011110101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100000101110011101010010100101PP0111010; "_po"=LLHLLHLLHHHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 84": Call "load_unload" { 
      "test_so"=HLLLHLXXHH; "test_so_1"=LHHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101111001; "test_si_3"=1110000010; 
      "test_si"=0011001111; "test_si_1"=1100000101; }
   Call "allclock_launch" { 
      "_pi"=1101101010001011010101111000010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1000010111101011000011010001010P0111101; "_po"=LHLHLHHHHLLHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 85": Call "load_unload" { 
      "test_so"=HLLHLHHLHH; "test_so_1"=HHLHHLHLHH; "test_so_2"=LHHLHHHLHH; 
      "test_so_3"=LLHHLLLLLH; "test_si_2"=1011001000; "test_si_3"=1101001111; 
      "test_si"=1000001101; "test_si_1"=0111010010; }
   Call "allclock_launch" { 
      "_pi"=101101010010101101001111000001PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100010111100011100010001110111PP0111010; "_po"=LLHLLLHLHLLLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 86": Call "load_unload" { 
      "test_so"=LHHLHLXXLL; "test_so_1"=HHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101000011; "test_si_3"=1001000010; 
      "test_si"=1100100001; "test_si_1"=1011000111; }
   Call "allclock_launch" { 
      "_pi"=111101010110001101011000100101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101101110100001101011000001001P00111000; "_po"=LLHLLHHLLLHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 87": Call "load_unload" { 
      "test_so"=LLLLLLLLHL; "test_so_1"=LLLHHLLLHH; "test_so_2"=HLHHLLHLHH; 
      "test_so_3"=LLLHLHLHHL; "test_si_2"=0001000000; "test_si_3"=1111000010; 
      "test_si"=0110110001; "test_si_1"=1101101110; }
   Call "allclock_launch" { 
      "_pi"=111101011100101100010111100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110010101000001101011100011111PP0111101; "_po"=LLLHLHLHHHHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 88": Call "load_unload" { 
      "test_so"=LHLLLLXXLL; "test_so_1"=LHHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000100010; "test_si_3"=0001100000; 
      "test_si"=0011110101; "test_si_1"=0100101011; }
   Call "allclock_launch" { 
      "_pi"=1111010010101111000010011001010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1011011001001011000101001111010P0111111; "_po"=LLLHLHHHLHHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 89": Call "load_unload" { 
      "test_so"=HHHLLLHLLH; "test_so_1"=HHLLLLLHLH; "test_so_2"=LLLHHHHHLH; 
      "test_so_3"=HLHLLLHHHL; "test_si_2"=0110110000; "test_si_3"=0000110010; 
      "test_si"=1010110110; "test_si_1"=0000000110; }
   Call "allclock_launch" { 
      "_pi"=111010010100101101000011000101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111011001000101100001001110111PP0111011; "_po"=LHLLLLLLHHLLLHLHHL; }
   Ann {* fast_sequential *}
   "pattern 90": Call "load_unload" { 
      "test_so"=LLHHLHXXHH; "test_so_1"=LLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100011111; "test_si_3"=0111110000; 
      "test_si"=0101011110; "test_si_1"=0011000110; }
   Call "allclock_launch" { 
      "_pi"=110011011010111100000000101101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111110000100111100011111101001P00111000; "_po"=HLLLLLLLLLHLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 91": Call "load_unload" { 
      "test_so"=LLHHLHHLHL; "test_so_1"=LLHLLHHHHH; "test_so_2"=LLHHLLHLHH; 
      "test_so_3"=HLLLLHLLHH; "test_si_2"=1101001101; "test_si_3"=1101011110; 
      "test_si"=0000100011; "test_si_1"=1011101010; }
   Call "allclock_launch" { 
      "_pi"=100110110110101101000100000101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111101001010111101010011111101PP0111000; "_po"=LLHLLLLHLLLLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 92": Call "load_unload" { 
      "test_so"=LHLHHLXXHH; "test_so_1"=HLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100111111; "test_si_3"=1111001001; 
      "test_si"=1011010101; "test_si_1"=0100110011; }
   Call "allclock_launch" { 
      "_pi"=1010100111101011010001000111010P0111111; }
   Call "allclock_capture" { 
      "_pi"=1011001000100011000100101100010P0111101; "_po"=LLLHLHLHLHLLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 93": Call "load_unload" { 
      "test_so"=HLHLHLHHLL; "test_so_1"=HLLLLHLLHH; "test_so_2"=LLLHHHLHHH; 
      "test_so_3"=LLLHLLHLLH; "test_si_2"=1110011000; "test_si_3"=1100011000; 
      "test_si"=0001110010; "test_si_1"=0001110110; }
   Call "allclock_launch" { 
      "_pi"=110100111110101100001000110001PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100101000110101101010101100101PP0111010; "_po"=LLLHLLHLHLHHLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 94": Call "load_unload" { 
      "test_so"=HLLLHLXXLL; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000001001; "test_si_3"=1111011011; 
      "test_si"=0011011001; "test_si_1"=0011100101; }
   Call "allclock_launch" { 
      "_pi"=1010011111001011010100011010010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1011110011001011000010110000010P0111101; "_po"=LLHHHLLHHLHHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 95": Call "load_unload" { 
      "test_so"=LLHHLLHLLL; "test_so_1"=HHHHLLLHHL; "test_so_2"=HHLLHLLHHL; 
      "test_so_3"=HLLHHLLLHH; "test_si_2"=0000100000; "test_si_3"=0001001001; 
      "test_si"=0000001100; "test_si_1"=0100011100; }
   Call "allclock_launch" { 
      "_pi"=110011111000101100000011010001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110100011010001100011110010101PP0111010; "_po"=LLHLLLLHHLHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 96": Call "load_unload" { 
      "test_so"=HLLHLLXXLL; "test_so_1"=LHLHHHXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001100100; "test_si_3"=0000001010; 
      "test_si"=1100001100; "test_si_1"=0011010000; }
   Call "allclock_launch" { 
      "_pi"=1011011011000011000011001110010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1011001111001011000010001110010P0111011; "_po"=LHLHHLLHLLLLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 97": Call "load_unload" { 
      "test_so"=LLHHLLHLHL; "test_so_1"=LHHHLHLHHL; "test_so_2"=HLLLHLHHHL; 
      "test_so_3"=LHHHLHHLLL; "test_si_2"=1000110100; "test_si_3"=0001100110; 
      "test_si"=0110100000; "test_si_1"=0010010011; }
   Call "allclock_launch" { 
      "_pi"=111011000010001100011001110101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111011111010011100011001110101P00111001; "_po"=LLHHHHLLLHHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 98": Call "load_unload" { 
      "test_so"=HHHLLLHHHL; "test_so_1"=HHLLHLLHHL; "test_so_2"=LHHLLLHHHL; 
      "test_so_3"=LHLHLLLLLL; "test_si_2"=1011101011; "test_si_3"=1010100100; 
      "test_si"=0110100000; "test_si_1"=1010100011; }
   Call "allclock_launch" { 
      "_pi"=111011000000111101011111011101P00111000; }
   Call "allclock_capture" { 
      "_pi"=111010111100011101001011011001P00111011; "_po"=LLLHLHHHLLHLHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 99": Call "load_unload" { 
      "test_so"=LHLHLLLLLL; "test_so_1"=HHHLLHHHHH; "test_so_2"=LLLHHLLHHH; 
      "test_so_3"=LHLLLHLHLH; "test_si_2"=0010000010; "test_si_3"=1011111101; 
      "test_si"=0110000101; "test_si_1"=0111111011; }
   Call "allclock_launch" { 
      "_pi"=1110110111101011010100100000110P0111100; }
   Call "allclock_capture" { 
      "_pi"=1101011010101011010111100000010P0111110; "_po"=LHHHHHHHLLLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 100": Call "load_unload" { 
      "test_so"=HLLHLHHHHL; "test_so_1"=LLLHLHLLHL; "test_so_2"=HLLLLLLLHL; 
      "test_so_3"=HLLLLHLLLH; "test_si_2"=1001010011; "test_si_3"=0010000110; 
      "test_si"=1111000000; "test_si_1"=1000100111; }
   Call "allclock_launch" { 
      "_pi"=111011010000101101000100100001P00111110; }
   Call "allclock_capture" { 
      "_pi"=111110101010001101011011111101P00111100; "_po"=HLHHLHHLLLLLHLHLHL; }
   Ann {* fast_sequential *}
   "pattern 101": Call "load_unload" { 
      "test_so"=LLHHLHHLLL; "test_so_1"=LHHHHHHHHH; "test_so_2"=HLLLHLHLHH; 
      "test_so_3"=LLLHLLHHLL; "test_si_2"=0100100011; "test_si_3"=1001010110; 
      "test_si"=1011010000; "test_si_1"=1111011101; }
   Call "allclock_launch" { 
      "_pi"=110110000100011101010001100001P00111111; }
   Call "allclock_capture" { 
      "_pi"=111101100110101101001101110101P00111110; "_po"=HLLLLHHHHHLHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 102": Call "load_unload" { 
      "test_so"=HHLLLHHHLH; "test_so_1"=LLLHLHLLHH; "test_so_2"=LLHLLHHHHH; 
      "test_so_3"=LLLHHHLLHL; "test_si_2"=1010000010; "test_si_3"=0110100100; 
      "test_si"=0011101100; "test_si_1"=1100001111; }
   Call "allclock_launch" { 
      "_pi"=100000101110111101001001110101P00111111; }
   Call "allclock_capture" { 
      "_pi"=110111111100101101010011010101P00111100; "_po"=HLLLLHLHHLLLHHHHLH; }
   Ann {* fast_sequential *}
   "pattern 103": Call "load_unload" { 
      "test_so"=HLHLHHHHLL; "test_so_1"=HHLHHLLHHL; "test_so_2"=HLLHHHHLHL; 
      "test_so_3"=LHLLHLLHHH; "test_si_2"=1010010011; "test_si_3"=1000000000; 
      "test_si"=0011110000; "test_si_1"=0110010111; }
   Call "allclock_launch" { 
      "_pi"=100001011110101100011111000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101110101000101101000110110101PP0111110; "_po"=HLLHLHHLLHHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 104": Call "load_unload" { 
      "test_so"=LHLHLHXXHL; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000000011; "test_si_3"=1010010001; 
      "test_si"=0101110100; "test_si_1"=1110010001; }
   Call "allclock_launch" { 
      "_pi"=101111010010111100000011110001P00111011; }
   Call "allclock_capture" { 
      "_pi"=110000101110001100010101001101P00111100; "_po"=HLHLLLHHLHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 105": Call "load_unload" { 
      "test_so"=LLLHLLHLLL; "test_so_1"=LHHLHLLHHL; "test_so_2"=LLHLLHHHHL; 
      "test_so_3"=LHHHLHLLHH; "test_si_2"=1001000000; "test_si_3"=0000001001; 
      "test_si"=0010100100; "test_si_1"=1101101110; }
   Call "allclock_launch" { 
      "_pi"=111110100110111100000111101101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100001011100001101001001001101P00111010; "_po"=LLHLLLHHHLHLLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 106": Call "load_unload" { 
      "test_so"=LHLLHLHHHL; "test_so_1"=LLHHHHHLHH; "test_so_2"=HLLHLHLLHH; 
      "test_so_3"=HHLLHLHHLL; "test_si_2"=1100001001; "test_si_3"=1000101010; 
      "test_si"=1001000111; "test_si_1"=0101101000; }
   Call "allclock_launch" { 
      "_pi"=111101001110011101000101100101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100010010000001100011111001101P00111101; "_po"=HLLLLLLHLLHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 107": Call "load_unload" { 
      "test_so"=HLLLLHLLHH; "test_so_1"=HHLHLHLLHH; "test_so_2"=HLLHHHLLHH; 
      "test_so_3"=HHHHHHLLHH; "test_si_2"=0001100111; "test_si_3"=1110100010; 
      "test_si"=0000100110; "test_si_1"=1111111100; }
   Call "allclock_launch" { 
      "_pi"=110111110010011101010010001001P00111100; }
   Call "allclock_capture" { 
      "_pi"=101000100100011100000111010101P00111001; "_po"=HLLLLHLLLLLHLLHLHH; }
   Ann {* fast_sequential *}
   "pattern 108": Call "load_unload" { 
      "test_so"=LHHHLHHLLH; "test_so_1"=HHLHLLLHLH; "test_so_2"=LLLHLLHHLH; 
      "test_so_3"=LLLHLHLLHL; "test_si_2"=0111101101; "test_si_3"=0001100100; 
      "test_si"=0111111110; "test_si_1"=1101000101; }
   Call "allclock_launch" { 
      "_pi"=100010001010111101001100011101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111101001100111100010110000101P00111011; "_po"=HLLLLHLHLLHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 109": Call "load_unload" { 
      "test_so"=LLHLHHLLLL; "test_so_1"=HHHLLLLHHH; "test_so_2"=LHLHLLLHHH; 
      "test_so_3"=HLLLLLHHLL; "test_si_2"=0011010010; "test_si_3"=0111001100; 
      "test_si"=0010011010; "test_si_1"=0010101001; }
   Call "allclock_launch" { 
      "_pi"=100100010110101100010000010101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111011001110011101001100011111PP0111001; "_po"=LHLLLHLLLLLHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 110": Call "load_unload" { 
      "test_so"=LLLLHHXXLH; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111011110; "test_si_3"=0011010011; 
      "test_si"=1001010011; "test_si_1"=0011100011; }
   Call "allclock_launch" { 
      "_pi"=100101000010111100001100011101P00111011; }
   Call "allclock_capture" { 
      "_pi"=111011111110111101000000100101P00111111; "_po"=LLLHLLHHLLLHHHHHLL; }
   Ann {* fast_sequential *}
   "pattern 111": Call "load_unload" { 
      "test_so"=HLLLHHLHLH; "test_so_1"=HLHLHLLHHH; "test_so_2"=HLHLHHHHHH; 
      "test_so_3"=LLLHLLLHHH; "test_si_2"=0111101010; "test_si_3"=1111001011; 
      "test_si"=0110100111; "test_si_1"=0001100111; }
   Call "allclock_launch" { 
      "_pi"=101010000110101100010000111111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110111000110111101000001001111PP0111111; "_po"=LLLLLHLLLLHHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 112": Call "load_unload" { 
      "test_so"=HLLLLHXXLH; "test_so_1"=HHHLHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001011100; "test_si_3"=0111101111; 
      "test_si"=0110010011; "test_si_1"=1000001111; }
   Call "allclock_launch" { 
      "_pi"=111001100010111100001001001101P00111000; }
   Call "allclock_capture" { 
      "_pi"=100011110010101101001010100111P00111100; "_po"=LLLLLLHLLHLLHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 113": Call "load_unload" { 
      "test_so"=LLHHLLLHLH; "test_so_1"=HLHLHLHLHH; "test_so_2"=HHHHHHHHHH; 
      "test_so_3"=LLLHHHLLLL; "test_si_2"=0100001111; "test_si_3"=0000011100; 
      "test_si"=1110101111; "test_si_1"=1100000111; }
   Call "allclock_launch" { 
      "_pi"=111110101010001101010110101101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101010011000101100011101110011PP0111101; "_po"=HLLHLHLHHLHLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 114": Call "load_unload" { 
      "test_so"=HLHHHLXXLL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1001100101; "test_si_3"=0111010111; 
      "test_si"=0111101000; "test_si_1"=1101111100; }
   Call "allclock_launch" { 
      "_pi"=1111010101001011010011010111010P0111100; }
   Call "allclock_capture" { 
      "_pi"=1010001100001011000110111010010P0111010; "_po"=LHLLHLLHLLHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 115": Call "load_unload" { 
      "test_so"=LHLHHHHHHL; "test_so_1"=LLLHLHLLHL; "test_so_2"=LHLLLLHHHL; 
      "test_so_3"=HLHLHLLHLL; "test_si_2"=0000110010; "test_si_3"=1001101101; 
      "test_si"=0011110010; "test_si_1"=1101001010; }
   Call "allclock_launch" { 
      "_pi"=111010101010001101011010110111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101001100010111101010111010101PP0111001; "_po"=LLLLLHHLHLHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 116": Call "load_unload" { 
      "test_so"=HHHLHLXXLL; "test_so_1"=LLHLLLXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000111100; "test_si_3"=0000110010; 
      "test_si"=1001111111; "test_si_1"=0110100001; }
   Call "allclock_launch" { 
      "_pi"=110101010110001101010111101101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110011000110111100010110100111PP0111100; "_po"=LLHLLHLHHHHLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 117": Call "load_unload" { 
      "test_so"=LHLHLLXXLL; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100000001; "test_si_3"=0010100100; 
      "test_si"=1100111100; "test_si_1"=1011000010; }
   Call "allclock_launch" { 
      "_pi"=101010101100111101001010010111P00111111; }
   Call "allclock_capture" { 
      "_pi"=100110001110011101011101001001P00111010; "_po"=LLHLLLHLHLLHLHHLLL; }
   Ann {* fast_sequential *}
   "pattern 118": Call "load_unload" { 
      "test_so"=HLLHHLLHLH; "test_so_1"=LHLLHLHLHH; "test_so_2"=LHHHHLHLHH; 
      "test_so_3"=HLHHHHHLHH; "test_si_2"=1100111001; "test_si_3"=0110000000; 
      "test_si"=1010011101; "test_si_1"=0110001011; }
   Call "allclock_launch" { 
      "_pi"=111000110110011100011010111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100001100010011100010010101111PP0111110; "_po"=LLLLLHLHHLLLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 119": Call "load_unload" { 
      "test_so"=LHLHHLXXLL; "test_so_1"=LLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011000110; "test_si_3"=1100011000; 
      "test_si"=1011101111; "test_si_1"=1010010011; }
   Call "allclock_launch" { 
      "_pi"=1111000000001011010110000011010P0111011; }
   Call "allclock_capture" { 
      "_pi"=1011101110101011000011011001110P0111000; "_po"=LHHLLHHHHLLHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 120": Call "load_unload" { 
      "test_so"=HHHHHLHHLL; "test_so_1"=HLHHHHHLLH; "test_so_2"=HHLHHHLLLH; 
      "test_so_3"=HHHLLLHHHH; "test_si_2"=0111110110; "test_si_3"=0011000111; 
      "test_si"=1001110010; "test_si_1"=0111101000; }
   Call "allclock_launch" { 
      "_pi"=110101101110101101011100001111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110000001010111100010011110111PP0111011; "_po"=LLHLLHHHLLLLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 121": Call "load_unload" { 
      "test_so"=LLHHHLXXLH; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000110101; "test_si_3"=0111110110; 
      "test_si"=1100110110; "test_si_1"=0010101111; }
   Call "allclock_launch" { 
      "_pi"=101011011100001101011001001111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100000010110111101000111101111PP0111001; "_po"=LLHLLHHLLHLLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 122": Call "load_unload" { 
      "test_so"=HHLLHLXXLH; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110110001; "test_si_3"=1001110001; 
      "test_si"=0011011111; "test_si_1"=0011101100; }
   Call "allclock_launch" { 
      "_pi"=111011010110101100011110000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101101010010101100000111100111PP0111111; "_po"=LLHLLHHHHLLLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 123": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=LLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111011111; "test_si_3"=1111110101; 
      "test_si"=1001000000; "test_si_1"=1000100100; }
   Call "allclock_launch" { 
      "_pi"=110110101100111101011100001111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111010100100011100001111001011PP0111011; "_po"=LLLLLHHHLLLLHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 124": Call "load_unload" { 
      "test_so"=HHLLHHXXLH; "test_so_1"=HHLHHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000111011; "test_si_3"=0111011011; 
      "test_si"=0000100111; "test_si_1"=1111101101; }
   Call "allclock_launch" { 
      "_pi"=100000110110101101010100111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111000110110111101010110100101PP0111010; "_po"=LLLHLHLHLLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 125": Call "load_unload" { 
      "test_so"=LHLHLHXXLH; "test_so_1"=LHLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100100001; "test_si_3"=0000110111; 
      "test_si"=0101010000; "test_si_1"=0110001110; }
   Call "allclock_launch" { 
      "_pi"=100001101100111100001001100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=110001101110111101001101000111P00111101; "_po"=HHLLLLHHLLLHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 126": Call "load_unload" { 
      "test_so"=LHLLLHHLLL; "test_so_1"=HHHLHHLLHH; "test_so_2"=HLHHLHLLHH; 
      "test_so_3"=HLLLLLHLLL; "test_si_2"=0010011110; "test_si_3"=0110101001; 
      "test_si"=0001101000; "test_si_1"=0011101110; }
   Call "allclock_launch" { 
      "_pi"=100011011010011100010011001101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100011011110011101011010001111PP0111110; "_po"=LLLLHLHHHLHHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 127": Call "load_unload" { 
      "test_so"=LLLLLLXXLL; "test_so_1"=LHHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000010100; "test_si_3"=0011011110; 
      "test_si"=1011010101; "test_si_1"=0010000111; }
   Call "allclock_launch" { 
      "_pi"=1001101101101011000001100110110P0111001; }
   Call "allclock_capture" { 
      "_pi"=1011011111101011000101000110110P0111111; "_po"=LLLLLHHHHHLLLLHHHH; }
   Ann {* fast_sequential *}
   "pattern 128": Call "load_unload" { 
      "test_so"=LLHLHHHHHL; "test_so_1"=HLLLLLHLHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=HLLHLHHLLL; "test_si_2"=0100011011; "test_si_3"=1001101010; 
      "test_si"=1100111010; "test_si_1"=0011110011; }
   Call "allclock_launch" { 
      "_pi"=101001010000011101011000000101P00111000; }
   Call "allclock_capture" { 
      "_pi"=101110010100101100010011010001P00111000; "_po"=HLHHLHHLLLLLLLHLHL; }
   Ann {* fast_sequential *}
   "pattern 129": Call "load_unload" { 
      "test_so"=LLLLHHHHHL; "test_so_1"=LLHLHLLLHH; "test_so_2"=HLLHLLLHHH; 
      "test_so_3"=LLLLHHLLHH; "test_si_2"=1001110111; "test_si_3"=0100000010; 
      "test_si"=0111011100; "test_si_1"=0110010000; }
   Call "allclock_launch" { 
      "_pi"=100110001010001100011100001101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111011100100111100011111001101P00111001; "_po"=LLHLLHHHLLLLHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 130": Call "load_unload" { 
      "test_so"=LLLLLLLLHL; "test_so_1"=HLLHLHHHHH; "test_so_2"=HHHHHHHLHH; 
      "test_so_3"=LLHHHLLLHH; "test_si_2"=0110100001; "test_si_3"=1001101110; 
      "test_si"=1010101100; "test_si_1"=0111100110; }
   Call "allclock_launch" { 
      "_pi"=1110001111000011000101000111010P0111010; }
   Call "allclock_capture" { 
      "_pi"=1100000011001011010001111111010P0111001; "_po"=LLLHHHLHHLHLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 131": Call "load_unload" { 
      "test_so"=LLHHHHHLLH; "test_so_1"=LLLLHLHLHH; "test_so_2"=HLHHHHLLHH; 
      "test_so_3"=HLHHHHLLLH; "test_si_2"=0011000011; "test_si_3"=0110000000; 
      "test_si"=0100110011; "test_si_1"=0001001010; }
   Call "allclock_launch" { 
      "_pi"=100101010000001101000100010101P00111001; }
   Call "allclock_capture" { 
      "_pi"=100111011100011101010110011101P00111101; "_po"=HLLLLLHHHLLHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 132": Call "load_unload" { 
      "test_so"=LHLHLHLLLL; "test_so_1"=HHHLLLLHHH; "test_so_2"=HLHLLLLHHH; 
      "test_so_3"=HHLHLLHHHL; "test_si_2"=0110001001; "test_si_3"=0001000010; 
      "test_si"=0110000011; "test_si_1"=0011100101; }
   Call "allclock_launch" { 
      "_pi"=101010100000001100000001101101P00111100; }
   Call "allclock_capture" { 
      "_pi"=101110100010101100001100101101P00111110; "_po"=LHLLLLLHHLHHLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 133": Call "load_unload" { 
      "test_so"=LLLLHLHHLH; "test_so_1"=LLLHHLHHHH; "test_so_2"=LHLLHLHHHH; 
      "test_so_3"=HHLLLLHHHH; "test_si_2"=1000110101; "test_si_3"=0100011011; 
      "test_si"=1000001101; "test_si_1"=0100101111; }
   Call "allclock_launch" { 
      "_pi"=100001101000101100011111011101P00111010; }
   Call "allclock_capture" { 
      "_pi"=111010001110011100000010011111P00111010; "_po"=HLHLLLLLHHHLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 134": Call "load_unload" { 
      "test_so"=LLHLLLHHLL; "test_so_1"=HHLHHLHLHH; "test_so_2"=LLLLHHLLHH; 
      "test_so_3"=HLLLHLLLHH; "test_si_2"=0111100100; "test_si_3"=1010110100; 
      "test_si"=1100000010; "test_si_1"=1011001010; }
   Call "allclock_launch" { 
      "_pi"=100011010000101100011110110111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110100011110001101000000111011PP0111001; "_po"=LLHLLHHHHLHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 135": Call "load_unload" { 
      "test_so"=HHLLHLXXLH; "test_so_1"=LLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101110; "test_si_3"=0111100101; 
      "test_si"=0111100100; "test_si_1"=0011000110; }
   Call "allclock_launch" { 
      "_pi"=110010001010001100010001101111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101111110110001101011000010101PP0111101; "_po"=LLHLLHLLLHHLHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 136": Call "load_unload" { 
      "test_so"=LHLLHLXXLL; "test_so_1"=LLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010001001; "test_si_3"=0110111001; 
      "test_si"=0001100001; "test_si_1"=1001100001; }
   Call "allclock_launch" { 
      "_pi"=100100010110101101001011001111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111111101100101100010000100011PP0111110; "_po"=LLLLLLHLHHLLHLHHLH; }
   Ann {* fast_sequential *}
   "pattern 137": Call "load_unload" { 
      "test_so"=LHLLHHXXLL; "test_so_1"=HLHHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010001001; "test_si_3"=1010001111; 
      "test_si"=0001110000; "test_si_1"=0111100111; }
   Call "allclock_launch" { 
      "_pi"=101000101100011100001110111101P00111100; }
   Call "allclock_capture" { 
      "_pi"=111111011000111101000001001101P00111011; "_po"=HLLHLLHHHLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 138": Call "load_unload" { 
      "test_so"=HHLHLHHLHL; "test_so_1"=HLHHHLLHHL; "test_so_2"=LHHHHLLLHL; 
      "test_so_3"=LHHHLLLHHL; "test_si_2"=1000000000; "test_si_3"=1010001001; 
      "test_si"=1001111000; "test_si_1"=0101101011; }
   Call "allclock_launch" { 
      "_pi"=100101110010111100000101110111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111001111000011101011011111111PP0111100; "_po"=LLLLLLLHLHHHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 139": Call "load_unload" { 
      "test_so"=LHHLHHXXHL; "test_so_1"=LLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000010100; "test_si_3"=1000000100; 
      "test_si"=1101111110; "test_si_1"=0100100000; }
   Call "allclock_launch" { 
      "_pi"=111111001100101100001111101101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=110100111000101101011110010111PP0111111; "_po"=LLHHLLHHHHHLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 140": Call "load_unload" { 
      "test_so"=HHHHHLXXLL; "test_so_1"=HLHHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001110110; "test_si_3"=1010011100; 
      "test_si"=0110101011; "test_si_1"=0001100011; }
   Call "allclock_launch" { 
      "_pi"=111110011010011101011101011111P00111000; }
   Call "allclock_capture" { 
      "_pi"=101001110000011101011100101111P00111111; "_po"=LLLLLHHHLHLHHLHLHL; }
   Ann {* fast_sequential *}
   "pattern 141": Call "load_unload" { 
      "test_so"=LLLLHHLHHL; "test_so_1"=LLLHLHLLHL; "test_so_2"=HHLHHLHLHL; 
      "test_so_3"=HLHLHLHHHH; "test_si_2"=1010101011; "test_si_3"=0001100110; 
      "test_si"=0000011101; "test_si_1"=0110101010; }
   Call "allclock_launch" { 
      "_pi"=101000011110001101010010111101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110100101000101100000000110011PP0111110; "_po"=LLLHLHLLHLHHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 142": Call "load_unload" { 
      "test_so"=HHLLHLXXHL; "test_so_1"=LHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001000111; "test_si_3"=1010111011; 
      "test_si"=0001000111; "test_si_1"=1001101011; }
   Call "allclock_launch" { 
      "_pi"=110000111100001100000111110111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101001010000011101000001101001PP0111011; "_po"=LLLLLLLHHHHHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 143": Call "load_unload" { 
      "test_so"=HHLHLLXXHH; "test_so_1"=LHLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110111001; "test_si_3"=1001000111; 
      "test_si"=0001110111; "test_si_1"=1010100010; }
   Call "allclock_launch" { 
      "_pi"=110101010000101101000111101101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110101101000001100011010111001PP0111100; "_po"=LLHLLLLHHHHLHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 144": Call "load_unload" { 
      "test_so"=LLHHLHXXLL; "test_so_1"=HLHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110101001; "test_si_3"=0110111001; 
      "test_si"=1011010110; "test_si_1"=1010101111; }
   Call "allclock_launch" { 
      "_pi"=111110001010101101000011010101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101100011010101101001100011001PP0111011; "_po"=LHHLLLLLHHLHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 145": Call "load_unload" { 
      "test_so"=LHLHLLXXLL; "test_so_1"=HLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100010010; "test_si_3"=0100000001; 
      "test_si"=1101110011; "test_si_1"=1110110111; }
   Call "allclock_launch" { 
      "_pi"=111100010110011101000110100101P00111110; }
   Call "allclock_capture" { 
      "_pi"=111000110100011100011000100101P00111101; "_po"=LHHLLLLHHLHLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 146": Call "load_unload" { 
      "test_so"=LLHHLLHHLL; "test_so_1"=HLLLLLLHHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=HLHLLLHLLH; "test_si_2"=1000001111; "test_si_3"=0110000010; 
      "test_si"=0110111100; "test_si_1"=1111101110; }
   Call "allclock_launch" { 
      "_pi"=111000101110001101001101001111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110001101010101101010001100101PP0111010; "_po"=LLLLLLHHLHLLHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 147": Call "load_unload" { 
      "test_so"=HLLHHLXXLL; "test_so_1"=HLLHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000010010; "test_si_3"=1000001011; 
      "test_si"=0011111010; "test_si_1"=0110000100; }
   Call "allclock_launch" { 
      "_pi"=110001011100101101011010111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100011010100111101000011000011PP0111101; "_po"=LLHLLHHLHLHHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 148": Call "load_unload" { 
      "test_so"=HLLLLLXXHH; "test_so_1"=LLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101011111; "test_si_3"=0010110010; 
      "test_si"=0000110101; "test_si_1"=0010001110; }
   Call "allclock_launch" { 
      "_pi"=100010111000101101010100101111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100110101010011100000110001001PP0111110; "_po"=LLLLLHLHLLHLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 149": Call "load_unload" { 
      "test_so"=LHLHLHXXHH; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000111000; "test_si_3"=1111011111; 
      "test_si"=0001100011; "test_si_1"=1101101100; }
   Call "allclock_launch" { 
      "_pi"=110001011000001100000101101111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101010011100001100010101111001PP0111010; "_po"=LLLLLLLHLHHLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 150": Call "load_unload" { 
      "test_so"=HLLLHLXXLL; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000101000; "test_si_3"=1000111000; 
      "test_si"=1011011001; "test_si_1"=1011110100; }
   Call "allclock_launch" { 
      "_pi"=110110011010101101000111111011PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110011110010101100010010011001PP0111000; "_po"=LLLLLHLLHHLHHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 151": Call "load_unload" { 
      "test_so"=HHLLLLXXLL; "test_so_1"=LLLHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010111010; "test_si_3"=0010101000; 
      "test_si"=0111011101; "test_si_1"=1000111111; }
   Call "allclock_launch" { 
      "_pi"=111000011100101101000011110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100000101110111101011101011101PP0111001; "_po"=LLLHLLLLHHHHLLLLLH; }
   Ann {* fast_sequential *}
   "pattern 152": Call "load_unload" { 
      "test_so"=HLHLHHXXHL; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110101001; "test_si_3"=1000111010; 
      "test_si"=1000011010; "test_si_1"=0100101100; }
   Call "allclock_launch" { 
      "_pi"=110000111010101101000111111111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100001011110111100011010110011PP0111100; "_po"=LLLLLLLHHHHHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 153": Call "load_unload" { 
      "test_so"=HHHLLLXXLL; "test_so_1"=LHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110010100; "test_si_3"=0110101001; 
      "test_si"=0110011111; "test_si_1"=0100111011; }
   Call "allclock_launch" { 
      "_pi"=110101011110101101000011101101P00111111; }
   Call "allclock_capture" { 
      "_pi"=100101110100111100001100010101P00111011; "_po"=LHHLLHHHHLLLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 154": Call "load_unload" { 
      "test_so"=HHLHLHHHLH; "test_so_1"=LLLHHHHHHH; "test_so_2"=LLLLHLHHHH; 
      "test_so_3"=HLHHLLLHHH; "test_si_2"=0011110001; "test_si_3"=0110110100; 
      "test_si"=1000010000; "test_si_1"=1101001111; }
   Call "allclock_launch" { 
      "_pi"=100010100100011100000101100101P00111011; }
   Call "allclock_capture" { 
      "_pi"=100000111000011101010011001101P00111000; "_po"=HLLLLHHHHLHHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 155": Call "load_unload" { 
      "test_so"=LLHLLHHHLH; "test_so_1"=HHLLLHHLLH; "test_so_2"=LHHLLHHHLH; 
      "test_so_3"=LHHHLLHHLL; "test_si_2"=0110110111; "test_si_3"=0011110011; 
      "test_si"=0101010000; "test_si_1"=1110101110; }
   Call "allclock_launch" { 
      "_pi"=1001010010100111000010110000010P0111001; }
   Call "allclock_capture" { 
      "_pi"=1000011100100011000001100111010P0111100; "_po"=LLLHLLHHLLHHHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 156": Call "load_unload" { 
      "test_so"=HHHLLLHLLH; "test_so_1"=HHHLLHHHLH; "test_so_2"=LHLLLHLLLH; 
      "test_so_3"=LHHLLLHLHH; "test_si_2"=0011111001; "test_si_3"=0110110110; 
      "test_si"=0000110000; "test_si_1"=1110000110; }
   Call "allclock_launch" { 
      "_pi"=1010100101000011000101100000010P0111000; }
   Call "allclock_capture" { 
      "_pi"=1000111001001011000011001100110P0111010; "_po"=LLLLHLLLLHHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 157": Call "load_unload" { 
      "test_so"=HLLLHLLHLL; "test_so_1"=HLLLHLLHHH; "test_so_2"=LLHHHLHLHH; 
      "test_so_3"=LHHLHHHLHH; "test_si_2"=0010100110; "test_si_3"=1011100111; 
      "test_si"=1010111000; "test_si_1"=1001000000; }
   Call "allclock_launch" { 
      "_pi"=100101000000101101010000111111P00111110; }
   Call "allclock_capture" { 
      "_pi"=111011001000001101011101000011P00111001; "_po"=LLHLLLLLHHHLHLLLHH; }
   Ann {* fast_sequential *}
   "pattern 158": Call "load_unload" { 
      "test_so"=LHLHHLLHLL; "test_so_1"=LHLHHHHLLL; "test_so_2"=HLHHLHLLLL; 
      "test_so_3"=HHHLHLHLLH; "test_si_2"=0001111001; "test_si_3"=0010100110; 
      "test_si"=1000001001; "test_si_1"=0100100100; }
   Call "allclock_launch" { 
      "_pi"=111000100000111101011001100001P00111011; }
   Call "allclock_capture" { 
      "_pi"=101011110100101101000100101101P00111110; "_po"=HLLLLLLLLLHLLHHLHL; }
   Ann {* fast_sequential *}
   "pattern 159": Call "load_unload" { 
      "test_so"=LLLLHHLHLL; "test_so_1"=LLLLHHHHHH; "test_so_2"=LLLLLHLHHH; 
      "test_so_3"=HLLLLLHLHH; "test_si_2"=0101011110; "test_si_3"=0000001110; 
      "test_si"=1101010110; "test_si_1"=1001101111; }
   Call "allclock_launch" { 
      "_pi"=110101100110001101001110100111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101001111110011100000001000001PP0111000; "_po"=LLLLLLHHHLHLLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 160": Call "load_unload" { 
      "test_so"=HLLHHLXXHL; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010110000; "test_si_3"=0101011110; 
      "test_si"=1111100000; "test_si_1"=1100111011; }
   Call "allclock_launch" { 
      "_pi"=101011001110101101011101001001PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110011111110001100000010000101PP0111000; "_po"=LLHLLHLLLLHHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 161": Call "load_unload" { 
      "test_so"=LLHLLLXXHL; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100111010; "test_si_3"=1000110000; 
      "test_si"=1010110001; "test_si_1"=0110101111; }
   Call "allclock_launch" { 
      "_pi"=100100111100101101000010000111P00111011; }
   Call "allclock_capture" { 
      "_pi"=111010011000001101001010100001P00111010; "_po"=LLHLLLLLHLLLLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 162": Call "load_unload" { 
      "test_so"=HLHLHLHHLH; "test_so_1"=LHLLLLLLHH; "test_so_2"=LHHHHLLLHH; 
      "test_so_3"=LHHLHHLLLH; "test_si_2"=0000100011; "test_si_3"=1100111010; 
      "test_si"=0101110100; "test_si_1"=0001000111; }
   Call "allclock_launch" { 
      "_pi"=101001111000001100000000001111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110100110000001101010101000001PP0111101; "_po"=LLLLLLLLLLLLHLLHLH; }
   Ann {* fast_sequential *}
   "pattern 163": Call "load_unload" { 
      "test_so"=LHLLHHXXLL; "test_so_1"=HLLLLLXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0011010100; "test_si_3"=0000100111; 
      "test_si"=1111010000; "test_si_1"=0011000111; }
   Call "allclock_launch" { 
      "_pi"=100001010010011101010010000111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110100000100101101000100100001PP0111100; "_po"=LLLLLHLLHLLLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 164": Call "load_unload" { 
      "test_so"=LLHHLLXXHL; "test_so_1"=HHLLLHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1010100000; "test_si_3"=0011010100; 
      "test_si"=0111101110; "test_si_1"=0001000011; }
   Call "allclock_launch" { 
      "_pi"=100010100100101100000010001111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101000001000011101001001000101PP0111110; "_po"=LLLLLHHLLLHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 165": Call "load_unload" { 
      "test_so"=LLHLLLXXHL; "test_so_1"=HLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000111110; "test_si_3"=1010100000; 
      "test_si"=1010100111; "test_si_1"=0000110011; }
   Call "allclock_launch" { 
      "_pi"=100101001000101100000000011101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110000010010001100010010010111PP0111111; "_po"=LLHLHLHHLLHHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 166": Call "load_unload" { 
      "test_so"=HHLLHLXXHL; "test_so_1"=HLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010001101; "test_si_3"=0000101110; 
      "test_si"=1000001110; "test_si_1"=1011001110; }
   Call "allclock_launch" { 
      "_pi"=111000110010001101011001101101P00111101; }
   Call "allclock_capture" { 
      "_pi"=111101000000101101001010101011P00111001; "_po"=HLHLLHHLLHHLHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 167": Call "load_unload" { 
      "test_so"=HLHLHHLHHL; "test_so_1"=LLHLHHHHHL; "test_so_2"=LHHHHHLHHL; 
      "test_so_3"=HLHHHHHHLL; "test_si_2"=1010100001; "test_si_3"=1010001001; 
      "test_si"=1001110000; "test_si_1"=0111001010; }
   Call "allclock_launch" { 
      "_pi"=100011000100101100001001001101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100111100100011101011011111101PP0111110; "_po"=LLHHLLHLLHLLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 168": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=HHHHLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000111100; "test_si_3"=1000110101; 
      "test_si"=0100111001; "test_si_1"=0000100101; }
   Call "allclock_launch" { 
      "_pi"=100110001000111100010010010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101111001010101100010111110111PP0111111; "_po"=LLLHLHLLHLLHLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 169": Call "load_unload" { 
      "test_so"=HLHLLLXXLL; "test_so_1"=LHLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111011010; "test_si_3"=1000111000; 
      "test_si"=1101101001; "test_si_1"=1000100100; }
   Call "allclock_launch" { 
      "_pi"=111110110010101101011100111101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100011110000111100000001001111PP0111001; "_po"=LLLLLHHHLLHHHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 170": Call "load_unload" { 
      "test_so"=LHLHHLXXHL; "test_so_1"=HHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0011100000; "test_si_3"=1010111110; 
      "test_si"=1111001111; "test_si_1"=0101101011; }
   Call "allclock_launch" { 
      "_pi"=101001101010101100001011110111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110010100010001100001010011001PP0111010; "_po"=LLHLLHHLHLLLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 171": Call "load_unload" { 
      "test_so"=LLHLHLXXHL; "test_so_1"=LLHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011001011; "test_si_3"=0011010000; 
      "test_si"=1000110110; "test_si_1"=1000111010; }
   Call "allclock_launch" { 
      "_pi"=100001110110011101001111110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111000100000001101011010010101PP0111011; "_po"=LLLHHLHHHHHLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 172": Call "load_unload" { 
      "test_so"=LHHLLLXXLL; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000100110; "test_si_3"=1001101011; 
      "test_si"=0100111000; "test_si_1"=0101001000; }
   Call "allclock_launch" { 
      "_pi"=1000111011101111000111111001110P0111110; }
   Call "allclock_capture" { 
      "_pi"=1100010000001011010101001001010P0111101; "_po"=LLLLHLLLHHLLLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 173": Call "load_unload" { 
      "test_so"=HLLLLHLLLL; "test_so_1"=LLLLHHHHHH; "test_so_2"=HHHLHLHHHH; 
      "test_so_3"=HLLHHLHLLH; "test_si_2"=1010111010; "test_si_3"=1000100110; 
      "test_si"=1011111101; "test_si_1"=1000000010; }
   Call "allclock_launch" { 
      "_pi"=100111011100101100011111001101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100010000000111101001001000111PP0111110; "_po"=LHHLLLLLLLHLLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 174": Call "load_unload" { 
      "test_so"=LLHLLLXXHH; "test_so_1"=HLHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111001011; "test_si_3"=0111100100; 
      "test_si"=0101101110; "test_si_1"=0011110000; }
   Call "allclock_launch" { 
      "_pi"=1111011100101011000111001101110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1010000001101011000001000111110P0111011; "_po"=LHHHHLLLLHHHLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 175": Call "load_unload" { 
      "test_so"=LHHLLLLHHH; "test_so_1"=LLLLHLHHHH; "test_so_2"=LLHLLLHHHH; 
      "test_so_3"=LHLLLHLHLL; "test_si_2"=0111100100; "test_si_3"=1111011011; 
      "test_si"=0100100000; "test_si_1"=1001000011; }
   Call "allclock_launch" { 
      "_pi"=101001000110101100010001110101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=101101101000011100000110011011PP0111011; "_po"=LLLLLLLLLLHHHHLLLH; }
   Ann {* fast_sequential *}
   "pattern 176": Call "load_unload" { 
      "test_so"=LHHLHHXXHL; "test_so_1"=HHHLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000010110; "test_si_3"=0111100101; 
      "test_si"=0110110001; "test_si_1"=0100101101; }
   Call "allclock_launch" { 
      "_pi"=100000101110011101001011111111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100110110110001100000010011001PP0111011; "_po"=LLLLLLHLHHHHHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 177": Call "load_unload" { 
      "test_so"=LLHHHLXXLL; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110110011; "test_si_3"=1000010111; 
      "test_si"=1110100101; "test_si_1"=1011100011; }
   Call "allclock_launch" { 
      "_pi"=110011111110001101001111100101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110000001000001100001010010001PP0111011; "_po"=LLHHLLHHHHHLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 178": Call "load_unload" { 
      "test_so"=HHHLHHXXLL; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011100010; "test_si_3"=1110100011; 
      "test_si"=1111110110; "test_si_1"=1100101101; }
   Call "allclock_launch" { 
      "_pi"=100111111100101101001111000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100000010000001101010100100101PP0111001; "_po"=LLHHLLHHHHLLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 179": Call "load_unload" { 
      "test_so"=HLHLLLXXHL; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110000000; "test_si_3"=1011110111; 
      "test_si"=0010011101; "test_si_1"=1110101010; }
   Call "allclock_launch" { 
      "_pi"=111101011010101101010110011111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111101000100101100000111100111PP0111110; "_po"=LLLLLHLHHLLHHHLLHL; }
   Ann {* fast_sequential *}
   "pattern 180": Call "load_unload" { 
      "test_so"=LLHLLLXXLH; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0111000010; "test_si_3"=0110000000; 
      "test_si"=0011001111; "test_si_1"=0100101100; }
   Call "allclock_launch" { 
      "_pi"=111010110100101101001100111111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111010001000011101001111001011PP0111011; "_po"=LLLLLLHHLLHHHLLLLH; }
   Ann {* fast_sequential *}
   "pattern 181": Call "load_unload" { 
      "test_so"=HLLHHHXXLH; "test_so_1"=HHLLLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101000011; "test_si_3"=0101010010; 
      "test_si"=1101010110; "test_si_1"=0001000111; }
   Call "allclock_launch" { 
      "_pi"=100111001010101100010001100101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101001110110001101010000111101PP0111111; "_po"=LLHLLLHHLHLHLHLLHH; }
   Ann {* fast_sequential *}
   "pattern 182": Call "load_unload" { 
      "test_so"=LHHLHLXXLL; "test_so_1"=HLLLLHXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010101101; "test_si_3"=0011100111; 
      "test_si"=0111110001; "test_si_1"=1010000010; }
   Call "allclock_launch" { 
      "_pi"=111100101000111100010110000111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100111011000011101000011101001PP0111011; "_po"=LLLLLLLLLHLHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 183": Call "load_unload" { 
      "test_so"=LLHLHLXXLL; "test_so_1"=HLHLHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1000010010; "test_si_3"=0000101100; 
      "test_si"=1011111011; "test_si_1"=0111111100; }
   Call "allclock_launch" { 
      "_pi"=111001010000001101011100001111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101110110010001100000111010001PP0111101; "_po"=LLHLLHHHLLLLHHLLLL; }
   Ann {* fast_sequential *}
   "pattern 184": Call "load_unload" { 
      "test_so"=HHLLHLXXHL; "test_so_1"=LLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1100100001; "test_si_3"=0011010111; 
      "test_si"=1011001001; "test_si_1"=1101100101; }
   Call "allclock_launch" { 
      "_pi"=100111100000001100011010000111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=100001100100101101001010000001PP0111101; "_po"=LLHLLHHLHLLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 185": Call "load_unload" { 
      "test_so"=LLHLHLXXHH; "test_so_1"=LHLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011011100; "test_si_3"=1100100001; 
      "test_si"=0011110111; "test_si_1"=1110000000; }
   Call "allclock_launch" { 
      "_pi"=101100110010101100001001001111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110011111010011101000001000101PP0111101; "_po"=LLLLLLHLHLLLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 186": Call "load_unload" { 
      "test_so"=LLHLHLXXHH; "test_so_1"=HHLLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101100100; "test_si_3"=1001011100; 
      "test_si"=1110101100; "test_si_1"=0100001011; }
   Call "allclock_launch" { 
      "_pi"=111010010110001100001111011111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110111000100001100010111000011PP0111101; "_po"=LLLLLLHHHHLHHHLHLH; }
   Ann {* fast_sequential *}
   "pattern 187": Call "load_unload" { 
      "test_so"=HHHLLLXXHL; "test_so_1"=HHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100011010; "test_si_3"=1100110010; 
      "test_si"=1000100101; "test_si_1"=0001100101; }
   Call "allclock_launch" { 
      "_pi"=101110111010101101000111111111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111101110100111101010110010001PP0111000; "_po"=LLLLLHLHLLLLLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 188": Call "load_unload" { 
      "test_so"=HLHLHHXXLL; "test_so_1"=LLLHHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010101011; "test_si_3"=0100001010; 
      "test_si"=0000001000; "test_si_1"=1001000000; }
   Call "allclock_launch" { 
      "_pi"=111110000110101100010010111101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101011011000111100011001100101PP0111111; "_po"=LLLLLHLLHLHHHLHHLL; }
   Ann {* fast_sequential *}
   "pattern 189": Call "load_unload" { 
      "test_so"=LLLHLHXXLL; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0101110011; "test_si_3"=0010101011; 
      "test_si"=0001010001; "test_si_1"=0100110100; }
   Call "allclock_launch" { 
      "_pi"=111100001100101101000100110101PP0111000; }
   Call "allclock_capture" { 
      "_pi"=110110110010111100010011000111PP0111011; "_po"=LLLHLLLHLLHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 190": Call "load_unload" { 
      "test_so"=HLHHHLXXHL; "test_so_1"=LHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000011001; "test_si_3"=1111100100; 
      "test_si"=0111101001; "test_si_1"=1101001110; }
   Call "allclock_launch" { 
      "_pi"=110111010110111101001101001001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111010101010111101000110011101PP0111001; "_po"=LLLLLLLLHLHHHHLHHH; }
   Ann {* fast_sequential *}
   "pattern 191": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=HLLLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111110010; "test_si_3"=1000011001; 
      "test_si"=1011011100; "test_si_1"=1110000100; }
   Call "allclock_launch" { 
      "_pi"=101110101110101101011010010101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=110101010110011101001100110011PP0111100; "_po"=LLHHLHHLHLLHLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 192": Call "load_unload" { 
      "test_so"=HLHHLHXXLH; "test_so_1"=HHHHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100100011; "test_si_3"=1000110010; 
      "test_si"=0110100110; "test_si_1"=0100001011; }
   Call "allclock_launch" { 
      "_pi"=111110101100001101001110011111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100100001010001100001100010101PP0111001; "_po"=LLHLLLHHHLLHHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 193": Call "load_unload" { 
      "test_so"=LHLLLLXXHL; "test_so_1"=HHLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010100000; "test_si_3"=1010000100; 
      "test_si"=1011101001; "test_si_1"=0011100011; }
   Call "allclock_launch" { 
      "_pi"=111001000010001101000101110111PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100000011010101101000100001001PP0111011; "_po"=LLLLLLLHLHHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 194": Call "load_unload" { 
      "test_so"=HLHHLHXXLL; "test_so_1"=LHHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011100010; "test_si_3"=1000100000; 
      "test_si"=1111110000; "test_si_1"=1000000111; }
   Call "allclock_launch" { 
      "_pi"=110010000100101101001011110101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=100000110100011100001000010001PP0111101; "_po"=LLLHLLHLHHHHLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 195": Call "load_unload" { 
      "test_so"=HHHHLLXXLL; "test_so_1"=HLLHLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0011011011; "test_si_3"=0101000000; 
      "test_si"=0011010011; "test_si_1"=0001100010; }
   Call "allclock_launch" { 
      "_pi"=111000000010001100000001000101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=100100000100101101011100001101PP0111011; "_po"=LLHHLLLLLHLLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 196": Call "load_unload" { 
      "test_so"=HHLLHHXXLL; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010001001; "test_si_3"=0011011011; 
      "test_si"=1001100001; "test_si_1"=0001011100; }
   Call "allclock_launch" { 
      "_pi"=110000000110111101000010000111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101000001000111100011000010111PP0111101; "_po"=LLLLLLLLHLHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 197": Call "load_unload" { 
      "test_so"=LHHLLLXXLL; "test_so_1"=HLLLHLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010111101; "test_si_3"=1010001000; 
      "test_si"=1100110010; "test_si_1"=1010111001; }
   Call "allclock_launch" { 
      "_pi"=100000001100001101000100001111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110000010010111100010000101111PP0111010; "_po"=LLLLLLLHLLLLHHLHHL; }
   Ann {* fast_sequential *}
   "pattern 198": Call "load_unload" { 
      "test_so"=HHHLLHXXLL; "test_so_1"=HLHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1010010001; "test_si_3"=1001101011; 
      "test_si"=1001011100; "test_si_1"=1010011010; }
   Call "allclock_launch" { 
      "_pi"=100011000100101100000101111101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110001111100011101010111111001PP0111111; "_po"=LLHHLLLHLHHHHLHHHH; }
   Ann {* fast_sequential *}
   "pattern 199": Call "load_unload" { 
      "test_so"=HHLLHHXXHL; "test_so_1"=LLLHHHXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1001111100; "test_si_3"=1000010001; 
      "test_si"=1010111101; "test_si_1"=0110100010; }
   Call "allclock_launch" { 
      "_pi"=100101111000001100000110110111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110011001000101100011010110001PP0111100; "_po"=LLLLLLLHHLHHLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 200": Call "load_unload" { 
      "test_so"=HLHHHLXXHH; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110010101; "test_si_3"=1001111100; 
      "test_si"=1011011010; "test_si_1"=0000100100; }
   Call "allclock_launch" { 
      "_pi"=101000000010101100010000101101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110110100010111100000000100001PP0111001; "_po"=LLLHLHLLLLHLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 201": Call "load_unload" { 
      "test_so"=HHHLHLXXLH; "test_so_1"=LHHLHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110100000; "test_si_3"=0110000101; 
      "test_si"=1101100111; "test_si_1"=0010101110; }
   Call "allclock_launch" { 
      "_pi"=110000000110101100001001010111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=101101000110011101000001000101PP0111000; "_po"=LLLLLLHLLHLHLHHHLH; }
   Ann {* fast_sequential *}
   "pattern 202": Call "load_unload" { 
      "test_so"=LHLHLLXXLL; "test_so_1"=HLHHLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111101001; "test_si_3"=0110100000; 
      "test_si"=1000000000; "test_si_1"=0001100011; }
   Call "allclock_launch" { 
      "_pi"=100011111110111101011111101011PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101010111100001101010111000011PP0111111; "_po"=LLLLLHLLLLHHLLLHHL; }
   Ann {* fast_sequential *}
   "pattern 203": Call "load_unload" { 
      "test_so"=LLHHHHXXLH; "test_so_1"=HHHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100111100; "test_si_3"=1101001111; 
      "test_si"=0100011001; "test_si_1"=0010001111; }
   Call "allclock_launch" { 
      "_pi"=101100001110101100000011110111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011000010011100001001010011PP0111000; "_po"=LLHLLLLLHHHHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 204": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=HHLHLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0010011011; "test_si_3"=0100111100; 
      "test_si"=0010001100; "test_si_1"=1001101100; }
   Call "allclock_launch" { 
      "_pi"=111000011110011100000011101101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110110000110001101010010101001PP0111000; "_po"=LLLHLLLLHHHLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 205": Call "load_unload" { 
      "test_so"=LLHLHLXXLL; "test_so_1"=LLLLLLXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000000001; "test_si_3"=0010011111; 
      "test_si"=1001000111; "test_si_1"=0101000110; }
   Call "allclock_launch" { 
      "_pi"=110000111100001101001011010101PP0111001; }
   Call "allclock_capture" { 
      "_pi"=101100001100101101000101010001PP0111100; "_po"=LLLHLLHLHHLHLLLHLH; }
   Ann {* fast_sequential *}
   "pattern 206": Call "load_unload" { 
      "test_so"=LHHLLHXXLL; "test_so_1"=HLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101101110; "test_si_3"=0000010001; 
      "test_si"=1100100111; "test_si_1"=0000001101; }
   Call "allclock_launch" { 
      "_pi"=100001111000001101011010100101PP0111100; }
   Call "allclock_capture" { 
      "_pi"=111000011000011100001010100001PP0111110; "_po"=LHHLLHHLHLHLLHLHHH; }
   Ann {* fast_sequential *}
   "pattern 207": Call "load_unload" { 
      "test_so"=LLLLLHXXLL; "test_so_1"=LLHHLLXXLL; "test_so_2"=XXXXXXXXLL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0000100011; "test_si_3"=0000111010; 
      "test_si"=1000000010; "test_si_1"=0111000011; }
   Call "allclock_launch" { 
      "_pi"=111001110110001100010010101111P00111000; }
   Call "allclock_capture" { 
      "_pi"=101110000000111100010000010001P00111100; "_po"=HLLLLHHLLLLLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 208": Call "load_unload" { 
      "test_so"=LLLHHLHHLL; "test_so_1"=LLHLLHLLLH; "test_so_2"=HHHLLLLLLH; 
      "test_so_3"=LHLHLHHHLH; "test_si_2"=0111011010; "test_si_3"=0000100111; 
      "test_si"=0110010010; "test_si_1"=1011100010; }
   Call "allclock_launch" { 
      "_pi"=110011101100101101000101011111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=111100110010111100000000101101PP0111010; "_po"=LLHLLLHLHHLLLLLLLL; }
   Ann {* fast_sequential *}
   "pattern 209": Call "load_unload" { 
      "test_so"=HHHHHHXXHL; "test_so_1"=HHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1011001110; "test_si_3"=0111011010; 
      "test_si"=0000101101; "test_si_1"=0000000011; }
   Call "allclock_launch" { 
      "_pi"=111110101110001101011000010111PP0111100; }
   Call "allclock_capture" { 
      "_pi"=110111111110101101010001000001PP0111101; "_po"=LLLLLHHLLLLHLLLHLL; }
   Ann {* fast_sequential *}
   "pattern 210": Call "load_unload" { 
      "test_so"=LLHLLLXXLL; "test_so_1"=HHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1101001100; "test_si_3"=1011001110; 
      "test_si"=0000110010; "test_si_1"=0100001101; }
   Call "allclock_launch" { 
      "_pi"=100100101000101101000000001111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100001100100001101010010010011PP0111010; "_po"=LLLLLLLLLLLLHLLLLL; }
   Ann {* fast_sequential *}
   "pattern 211": Call "load_unload" { 
      "test_so"=LHHHHLXXLH; "test_so_1"=LLLLLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1011101011; "test_si_3"=1101011100; 
      "test_si"=1000011100; "test_si_1"=1110001000; }
   Call "allclock_launch" { 
      "_pi"=110000100110101100010111100111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101101010000011100010100111011PP0111001; "_po"=LLLLLHLHHHHLLHLHLH; }
   Ann {* fast_sequential *}
   "pattern 212": Call "load_unload" { 
      "test_so"=LLHLLLXXLH; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0100100011; "test_si_3"=1011111011; 
      "test_si"=0100001010; "test_si_1"=0101000100; }
   Call "allclock_launch" { 
      "_pi"=100001001110001101001101001111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=111010100010101100001001111001PP0111000; "_po"=LLHLLLHHLHLLHLLLHL; }
   Ann {* fast_sequential *}
   "pattern 213": Call "load_unload" { 
      "test_so"=LLLHHHXXLH; "test_so_1"=LHHHHLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001010001; "test_si_3"=0110000011; 
      "test_si"=1010010111; "test_si_1"=0110000110; }
   Call "allclock_launch" { 
      "_pi"=111011101010101100001000111111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111011011100101101000011100111PP0111100; "_po"=LLHLLLHLLLHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 214": Call "load_unload" { 
      "test_so"=HLLHHLXXLL; "test_so_1"=HLLHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0111000000; "test_si_3"=1101100000; 
      "test_si"=1110001110; "test_si_1"=1110101111; }
   Call "allclock_launch" { 
      "_pi"=110111011010101101010001110101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=100011101010111101011110001001PP0111011; "_po"=LLHLLHLLLHHHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 215": Call "load_unload" { 
      "test_so"=LHLHHHXXLL; "test_so_1"=HHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001111111; "test_si_3"=0111000000; 
      "test_si"=1100010110; "test_si_1"=1101000000; }
   Call "allclock_launch" { 
      "_pi"=101110110100101101000011101101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=100111010110111100011100010101PP0111101; "_po"=LLHLLLHHLHLHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 216": Call "load_unload" { 
      "test_so"=LLHLLLXXLH; "test_so_1"=LHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101011100; "test_si_3"=0011111111; 
      "test_si"=1111110111; "test_si_1"=0111100000; }
   Call "allclock_launch" { 
      "_pi"=111101101010001100000111000101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101110101110111100011000100111PP0111010; "_po"=LLHLLLLHHHLLLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 217": Call "load_unload" { 
      "test_so"=HLLHHHXXHL; "test_so_1"=HLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001111111; "test_si_3"=1111011100; 
      "test_si"=0100000100; "test_si_1"=1110110110; }
   Call "allclock_launch" { 
      "_pi"=100010100000011101011100101111PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110011000110001100000001011001PP0111101; "_po"=LLLLLLHHLHHLLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 218": Call "load_unload" { 
      "test_so"=LLLHHLXXLH; "test_so_1"=LHHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0100110011; "test_si_3"=0001111111; 
      "test_si"=0011101111; "test_si_1"=0011111001; }
   Call "allclock_launch" { 
      "_pi"=1111001101101011000010111111010P0111101; }
   Call "allclock_capture" { 
      "_pi"=1010000101001111010100101000110P0111110; "_po"=HHLHHHHLHLHHLLLHHH; }
   Ann {* fast_sequential *}
   "pattern 219": Call "load_unload" { 
      "test_so"=LHHHHHLHLL; "test_so_1"=HLLHLHLLLH; "test_so_2"=LLHHHHHHLH; 
      "test_so_3"=LHHHHLHHLH; "test_si_2"=0010110001; "test_si_3"=0100110011; 
      "test_si"=0011010011; "test_si_1"=1000101100; }
   Call "allclock_launch" { 
      "_pi"=111001101100101101010111111111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=110000101010111100000101001101PP0111111; "_po"=LLHLLHLHHHHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 220": Call "load_unload" { 
      "test_so"=HHLHLHXXHH; "test_so_1"=HLHLLLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111100001; "test_si_3"=0010110001; 
      "test_si"=1000010010; "test_si_1"=1011001101; }
   Call "allclock_launch" { 
      "_pi"=101010101100101101011001000101PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101111001110101101011010000101PP0111111; "_po"=LLLHLHHLLHLLLHLLLL; }
   Ann {* fast_sequential *}
   "pattern 221": Call "load_unload" { 
      "test_so"=HLHLHLXXHL; "test_so_1"=LLHHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101001010; "test_si_3"=1101110101; 
      "test_si"=1100001011; "test_si_1"=0101001001; }
   Call "allclock_launch" { 
      "_pi"=110101011000001100011000000111PP0111110; }
   Call "allclock_capture" { 
      "_pi"=111110011100111100010100000111PP0111111; "_po"=LLHLLHHLLLLLLHLHLL; }
   Ann {* fast_sequential *}
   "pattern 222": Call "load_unload" { 
      "test_so"=LHHHHLXXHL; "test_so_1"=LHLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1101101100; "test_si_3"=1101010001; 
      "test_si"=1010110101; "test_si_1"=0011101010; }
   Call "allclock_launch" { 
      "_pi"=111111111100101101011111101111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=101011011100011101000000100111PP0111011; "_po"=LLHLLHHHHHHLHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 223": Call "load_unload" { 
      "test_so"=LLHHHLXXLH; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110000101; "test_si_3"=1011100100; 
      "test_si"=0110111001; "test_si_1"=0100001110; }
   Call "allclock_launch" { 
      "_pi"=111111110100111101011110111101PP0111111; }
   Call "allclock_capture" { 
      "_pi"=101101110100001101000010011001PP0111010; "_po"=LLLHLHHHHLHHHHLLHH; }
   Ann {* fast_sequential *}
   "pattern 224": Call "load_unload" { 
      "test_so"=HLLLHHXXHL; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0110100001; "test_si_3"=1110000001; 
      "test_si"=0010011101; "test_si_1"=1011101011; }
   Call "allclock_launch" { 
      "_pi"=111111101010101101011100110111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=111011101000001100000100110101PP0111101; "_po"=LLHLLHHHLLHHLHHLLH; }
   Ann {* fast_sequential *}
   "pattern 225": Call "load_unload" { 
      "test_so"=LHHHHLXXHH; "test_so_1"=LLLLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1111110011; "test_si_3"=0111110001; 
      "test_si"=0001111111; "test_si_1"=0100000111; }
   Call "allclock_launch" { 
      "_pi"=111111010110101101011011101001PP0111111; }
   Call "allclock_capture" { 
      "_pi"=110111010000001101001001100111PP0111010; "_po"=LLHLLHHLHLLLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 226": Call "load_unload" { 
      "test_so"=HHHHHHXXLH; "test_so_1"=LHHHHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1111010010; "test_si_3"=1110110011; 
      "test_si"=1010010110; "test_si_1"=1111100000; }
   Call "allclock_launch" { 
      "_pi"=100111011000101101000100111111PP0111111; }
   Call "allclock_capture" { 
      "_pi"=100000111000111101000011011001PP0111001; "_po"=LLHLLLLHLLHHHHHLLH; }
   Ann {* fast_sequential *}
   "pattern 227": Call "load_unload" { 
      "test_so"=LHHLHLXXHL; "test_so_1"=HLHLLLXXHL; "test_so_2"=XXXXXXXXHL; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001000111; "test_si_3"=1001101000; 
      "test_si"=0111011001; "test_si_1"=1010101011; }
   Call "allclock_launch" { 
      "_pi"=100110000100001100010011111101PP0111110; }
   Call "allclock_capture" { 
      "_pi"=101010101000001100000101110011PP0111001; "_po"=HLLHLHLLHHHHHLLHHL; }
   Ann {* fast_sequential *}
   "pattern 228": Call "load_unload" { 
      "test_so"=HLHHLHXXLL; "test_so_1"=LLHHHHXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0101111111; "test_si_3"=0001000111; 
      "test_si"=0011110010; "test_si_1"=1111001100; }
   Call "allclock_launch" { 
      "_pi"=101100001000101100000101110101PP0111011; }
   Call "allclock_capture" { 
      "_pi"=110101010000001100001011101101PP0111000; "_po"=LLLHLLLHLHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 229": Call "load_unload" { 
      "test_so"=LLLHLHXXHH; "test_so_1"=LLLHLHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1110111000; "test_si_3"=1110100011; 
      "test_si"=0100111011; "test_si_1"=1000010111; }
   Call "allclock_launch" { 
      "_pi"=100011001110101100010010110111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=101001110010011100001110000101PP0111110; "_po"=LLHLLHHLHHLHLHLLLH; }
   Ann {* fast_sequential *}
   "pattern 230": Call "load_unload" { 
      "test_so"=LHHHHHXXHH; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0001111101; "test_si_3"=1100010111; 
      "test_si"=0001101010; "test_si_1"=1111001111; }
   Call "allclock_launch" { 
      "_pi"=101100111010101100001001010111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100111001100101101011000001101PP0111001; "_po"=LLLLLHHHHHLHHLLHHH; }
   Ann {* fast_sequential *}
   "pattern 231": Call "load_unload" { 
      "test_so"=HHHHHLXXHL; "test_so_1"=HLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0001011101; "test_si_3"=1010010001; 
      "test_si"=1010111000; "test_si_1"=0001010010; }
   Call "allclock_launch" { 
      "_pi"=111100011010101100011101001001PP0111101; }
   Call "allclock_capture" { 
      "_pi"=111110100010001100010111111001PP0111010; "_po"=LLLHLLLLHHHLHHLHLL; }
   Ann {* fast_sequential *}
   "pattern 232": Call "load_unload" { 
      "test_so"=HLLLLHXXHL; "test_so_1"=HHLHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=1110001000; "test_si_3"=0000001101; 
      "test_si"=0111011110; "test_si_1"=0011001001; }
   Call "allclock_launch" { 
      "_pi"=111000110100101101011010000101PP0111010; }
   Call "allclock_capture" { 
      "_pi"=111101000100101101001111110001PP0111001; "_po"=LLLLLHHLHLLLLHLLHL; }
   Ann {* fast_sequential *}
   "pattern 233": Call "load_unload" { 
      "test_so"=HHLLLLXXLL; "test_so_1"=LHHLHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1100101000; "test_si_3"=1100001011; 
      "test_si"=0001110101; "test_si_1"=0001001110; }
   Call "allclock_launch" { 
      "_pi"=101101110000101101001001101111PP0111000; }
   Call "allclock_capture" { 
      "_pi"=100100101010011101001000011001PP0111110; "_po"=HLLLLLHLLHHLHLLHLL; }
   Ann {* fast_sequential *}
   "pattern 234": Call "load_unload" { 
      "test_so"=HHLLHHXXLL; "test_so_1"=LLHLHLXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=0110001001; "test_si_3"=1010100010; 
      "test_si"=1101100001; "test_si_1"=1000100110; }
   Call "allclock_launch" { 
      "_pi"=110011101010101100000001101111PP0111101; }
   Call "allclock_capture" { 
      "_pi"=110001001010001101011001101101PP0111000; "_po"=LLHLLHLLLHHHLLLLHH; }
   Ann {* fast_sequential *}
   "pattern 235": Call "load_unload" { 
      "test_so"=LHHHLLXXLL; "test_so_1"=LLLHLLXXLH; "test_so_2"=XXXXXXXXLH; 
      "test_so_3"=XXXXXXXXXL; "test_si_2"=0000101010; "test_si_3"=0110011001; 
      "test_si"=0111110100; "test_si_1"=1110000111; }
   Call "allclock_launch" { 
      "_pi"=100111010110101101000011000111PP0111010; }
   Call "allclock_capture" { 
      "_pi"=100010010100101101010011010011PP0111100; "_po"=LLHLLLLLHHLLLLLLHL; }
   Ann {* fast_sequential *}
   "pattern 236": Call "load_unload" { 
      "test_so"=LHHLLHXXHH; "test_so_1"=LHHHHHXXHH; "test_so_2"=XXXXXXXXHH; 
      "test_so_3"=XXXXXXXXXH; "test_si_2"=1000010000; "test_si_3"=0101100000; 
      "test_si"=0110111000; "test_si_1"=0001011100; }
   Call "allclock_launch" { 
      "_pi"=110111001000011100010000000101P00111001; }
   Call "allclock_capture" { 
      "_pi"=110110001100011101010010110011P00111111; "_po"=LLLLLLLHHLLHLHHLHH; }
   Ann {* fast_sequential *}
   "pattern 237": Call "load_unload" { 
      "test_so"=LHHHLLLHHH; "test_so_1"=HHLLLLHHHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=HLHHHLLLLL; "test_si_2"=0101101100; "test_si_3"=1000010000; 
      "test_si"=1011010100; "test_si_1"=0000101110; }
   Call "allclock_launch" { 
      "_pi"=1011100100101011010000000000110P0111000; }
   Call "allclock_capture" { 
      "_pi"=1011000110101011010001011011010P0111111; "_po"=LLHHLLHLLHLHLLHLLL; }
   Ann {* fast_sequential *}
   "pattern 238": Call "load_unload" { 
      "test_so"=LLLLHLHLHH; "test_so_1"=LHHLLLHHHH; "test_so_2"=LHHLHHHLHH; 
      "test_so_3"=LLLLHHHLHL; "test_si_2"=0101101100; "test_si_3"=1000010000; 
      "test_si"=1011010100; "test_si_1"=0000101110; }
   Call "allclock_launch" { 
      "_pi"=1011100100101011010000000000110P0111000; }
   Ann {* Xs_are_explicit *}
   Call "allclock_capture" { 
      "_pi"=1011000110101011010001011011010P0111111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Ann {* fast_sequential *}
   "end 238 unload": Call "load_unload" { 
      "test_so"=XXXXXXXXXX; "test_so_1"=XXXXXXXXXX; "test_so_2"=XXXXXXXXXX; 
      "test_so_3"=XXXXXXXXXX; }
}

// Patterns reference 959 V statements, generating 3119 test cycles
