
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BFSCC_22000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 2911402 heartbeat IPC: 3.43477 cumulative IPC: 3.43477 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5861154 heartbeat IPC: 3.39011 cumulative IPC: 3.4123 (Simulation time: 0 hr 1 min 32 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8722341 heartbeat IPC: 3.49505 cumulative IPC: 3.43944 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11531423 heartbeat IPC: 3.55988 cumulative IPC: 3.46878 (Simulation time: 0 hr 3 min 34 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 11531424 (Simulation time: 0 hr 3 min 34 sec) 

Heartbeat CPU 0 instructions: 50000003 cycles: 37757328 heartbeat IPC: 0.381303 cumulative IPC: 0.381302 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 64262010 heartbeat IPC: 0.377292 cumulative IPC: 0.379286 (Simulation time: 0 hr 7 min 20 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 89852824 heartbeat IPC: 0.390765 cumulative IPC: 0.383037 (Simulation time: 0 hr 9 min 15 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 106701594 heartbeat IPC: 0.593515 cumulative IPC: 0.4203 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 110144677 heartbeat IPC: 2.90437 cumulative IPC: 0.507031 (Simulation time: 0 hr 11 min 58 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 113995902 heartbeat IPC: 2.59658 cumulative IPC: 0.585569 (Simulation time: 0 hr 13 min 2 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 116595623 heartbeat IPC: 3.84657 cumulative IPC: 0.666259 (Simulation time: 0 hr 13 min 47 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 121471645 heartbeat IPC: 2.05085 cumulative IPC: 0.727668 (Simulation time: 0 hr 14 min 32 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 132037796 heartbeat IPC: 0.946418 cumulative IPC: 0.746848 (Simulation time: 0 hr 15 min 21 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 139877218 heartbeat IPC: 1.2756 cumulative IPC: 0.779145 (Simulation time: 0 hr 16 min 14 sec) 
Finished CPU 0 instructions: 100000000 cycles: 128345794 cumulative IPC: 0.779145 (Simulation time: 0 hr 16 min 14 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.779145 instructions: 100000000 cycles: 128345794
cpu0_DTLB TOTAL     ACCESS:   16237967  HIT:   15477317  MISS:     760650
cpu0_DTLB LOAD      ACCESS:   14653356  HIT:   13893790  MISS:     759566
cpu0_DTLB RFO       ACCESS:    1584611  HIT:    1583527  MISS:       1084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.9081 cycles
cpu0_DTLB MSHR FULL EVENTS: 2 MSHR MERGE EVENTS: 137908
cpu0_ITLB TOTAL     ACCESS:    8577917  HIT:    8577908  MISS:          9
cpu0_ITLB LOAD      ACCESS:    8577917  HIT:    8577908  MISS:          9
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 265.556 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        269  HIT:        154  MISS:        115
cpu0_L1I LOAD      ACCESS:        269  HIT:        154  MISS:        115
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 174.252 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 1
cpu0_STLB TOTAL     ACCESS:     760659  HIT:     749335  MISS:      11324
cpu0_STLB LOAD      ACCESS:     759575  HIT:     748895  MISS:      10680
cpu0_STLB RFO       ACCESS:       1084  HIT:        440  MISS:        644
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 195.908 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:    9449950  HIT:    7722321  MISS:    1727629
cpu0_L1D LOAD      ACCESS:    8076260  HIT:    6403917  MISS:    1672343
cpu0_L1D RFO       ACCESS:    1362366  HIT:    1309430  MISS:      52936
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      11324  HIT:       8974  MISS:       2350
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 125.618 cycles
cpu0_L1D MSHR FULL EVENTS: 37908 MSHR MERGE EVENTS: 2758515
cpu0_L2C TOTAL     ACCESS:    1796840  HIT:     257047  MISS:    1539793
cpu0_L2C LOAD      ACCESS:    1672458  HIT:     185597  MISS:    1486861
cpu0_L2C RFO       ACCESS:      52936  HIT:         26  MISS:      52910
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      69096  HIT:      69096  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       2350  HIT:       2328  MISS:         22
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 129.599 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3079585  HIT:     536680  MISS:    1003113
LLC LOAD      ACCESS:    1486860  HIT:     534385  MISS:     952475
LLC RFO       ACCESS:      52910  HIT:       2283  MISS:      50627
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1539793  HIT:          1  MISS:    1539792
LLC TRANSLATION ACCESS:         22  HIT:         11  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 167.699 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     159645  ROW_BUFFER_MISS:     843461
 DBUS AVG_CONGESTED_CYCLE:    3.67687
 WQ ROW_BUFFER_HIT:      27500  ROW_BUFFER_MISS:      13273  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.0529% MPKI: 14.8888 Average ROB Occupancy at Mispredict: 55.6106
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00024
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 14.8883
BRANCH_DIRECT_CALL: 0.00017
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00017

