{"vcs1":{"timestamp_begin":1731183110.776212159, "rt":2.90, "ut":1.92, "st":0.21}}
{"vcselab":{"timestamp_begin":1731183113.724761605, "rt":1.07, "ut":0.25, "st":0.09}}
{"link":{"timestamp_begin":1731183114.847883662, "rt":0.31, "ut":0.15, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731183110.276391297}
{"VCS_COMP_START_TIME": 1731183110.276391297}
{"VCS_COMP_END_TIME": 1731183119.715812077}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336592}}
{"stitch_vcselab": {"peak_mem": 231624}}
