Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main.vf" into library work
Parsing module <main>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/MOTOR_DRIVER.vhd" into library work
Parsing entity <MOTOR_DRIVER>.
Parsing architecture <Behavioral> of entity <motor_driver>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd" into library work
Parsing entity <DISPLAY_LIGHT>.
Parsing architecture <Behavioral> of entity <display_light>.
Parsing VHDL file "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" into library work
Parsing entity <ANGLE_CALCULATOR_V2>.
Parsing architecture <Behavioral> of entity <angle_calculator_v2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.
Going to vhdl side to elaborate module ANGLE_CALCULATOR_V2

Elaborating entity <ANGLE_CALCULATOR_V2> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 67: lti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 68: ldi should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 69: lti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 70: rti should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 72: avt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 73: avl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 76: dy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 77: avt should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 84: dy should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 90: dx should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 91: avl should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd" Line 99: dx should be on the sensitivity list of the process
Back to verilog to continue elaboration
Going to vhdl side to elaborate module MOTOR_DRIVER

Elaborating entity <MOTOR_DRIVER> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <INV>.
Going to vhdl side to elaborate module DISPLAY_LIGHT

Elaborating entity <DISPLAY_LIGHT> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd" Line 105. Case statement is complete. others clause is never selected
Back to verilog to continue elaboration

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main.vf".
INFO:Xst:3210 - "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/main.vf" line 109: Output port <st> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <ANGLE_CALCULATOR_V2>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/ANGLE_CALCULATOR_V2.vhd".
    Found 32-bit adder for signal <lti[31]_rti[31]_add_0_OUT> created at line 67.
    Found 31-bit adder for signal <lti[31]_GND_5_o_add_1_OUT> created at line 67.
    Found 32-bit adder for signal <n0279[31:0]> created at line 72.
    Found 32-bit adder for signal <ldi[31]_rdi[31]_add_3_OUT> created at line 68.
    Found 31-bit adder for signal <ldi[31]_GND_5_o_add_4_OUT> created at line 68.
    Found 32-bit adder for signal <n0288[31:0]> created at line 72.
    Found 32-bit adder for signal <lti[31]_ldi[31]_add_6_OUT> created at line 69.
    Found 31-bit adder for signal <lti[31]_GND_5_o_add_7_OUT> created at line 69.
    Found 32-bit adder for signal <n0297[31:0]> created at line 73.
    Found 32-bit adder for signal <rti[31]_rdi[31]_add_9_OUT> created at line 70.
    Found 31-bit adder for signal <rti[31]_GND_5_o_add_10_OUT> created at line 70.
    Found 32-bit adder for signal <n0306[31:0]> created at line 73.
    Found 32-bit adder for signal <n0243> created at line 84.
    Found 32-bit adder for signal <n0244> created at line 99.
    Found 32-bit subtractor for signal <dy> created at line 57.
    Found 32-bit subtractor for signal <dx> created at line 56.
WARNING:Xst:737 - Found 1-bit latch for signal <xDir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <yDir>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <dy[31]_GND_5_o_LessThan_15_o> created at line 76
    Found 32-bit comparator greater for signal <GND_5_o_dy[31]_LessThan_16_o> created at line 76
    Found 32-bit comparator greater for signal <avt[31]_avd[31]_LessThan_17_o> created at line 77
    Found 32-bit comparator greater for signal <dx[31]_GND_5_o_LessThan_20_o> created at line 90
    Found 32-bit comparator greater for signal <GND_5_o_dx[31]_LessThan_21_o> created at line 90
    Found 32-bit comparator lessequal for signal <avl[31]_avr[31]_LessThan_22_o> created at line 91
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   2 Latch(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <ANGLE_CALCULATOR_V2> synthesized.

Synthesizing Unit <MOTOR_DRIVER>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/MOTOR_DRIVER.vhd".
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <enX>.
    Found 1-bit register for signal <enY>.
    Found 1-bit register for signal <switching>.
    Found 1-bit register for signal <enXMotor>.
    Found 1-bit register for signal <enYMotor>.
    Found 2-bit register for signal <st>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_8_o_add_2_OUT> created at line 69.
    Found 32-bit comparator greater for signal <GND_8_o_counter[31]_LessThan_2_o> created at line 68
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MOTOR_DRIVER> synthesized.

Synthesizing Unit <DISPLAY_LIGHT>.
    Related source file is "/home/ise/Share_with_VM_Digital/Project/Solar_tracking/DISPLAY_LIGHT.vhd".
    Found 4-bit register for signal <common>.
    Found 7-bit register for signal <seg>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | digit0                                         |
    | Power Up State     | digit0                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_10_o_add_1_OUT> created at line 79.
    Found 7-bit 4-to-1 multiplexer for signal <state[1]_A[2]_wide_mux_7_OUT> created at line 84.
    Found 32-bit comparator greater for signal <GND_10_o_counter[31]_LessThan_1_o> created at line 78
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DISPLAY_LIGHT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 18
 31-bit adder                                          : 4
 32-bit adder                                          : 12
 32-bit subtractor                                     : 2
# Registers                                            : 10
 1-bit register                                        : 5
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 8
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 1
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 182
 1-bit xor2                                            : 182

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DISPLAY_LIGHT>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <DISPLAY_LIGHT> synthesized (advanced).

Synthesizing (advanced) Unit <MOTOR_DRIVER>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <MOTOR_DRIVER> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 3-bit adder                                           : 2
 31-bit adder                                          : 4
 32-bit adder                                          : 8
 32-bit subtractor                                     : 2
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 18
 Flip-Flops                                            : 18
# Comparators                                          : 8
 32-bit comparator greater                             : 7
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 4
 3-bit 2-to-1 multiplexer                              : 2
 7-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 126
 1-bit xor2                                            : 126

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_37/FSM_1> on signal <state[1:2]> with user encoding.
--------------------
 State  | Encoding
--------------------
 digit0 | 00
 digit1 | 01
 digit2 | 10
 digit3 | 11
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_5/FSM_0> on signal <state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 00
 preprocess | 01
 drive      | 10
------------------------

Optimizing unit <main> ...

Optimizing unit <ANGLE_CALCULATOR_V2> ...

Optimizing unit <DISPLAY_LIGHT> ...

Optimizing unit <MOTOR_DRIVER> ...
WARNING:Xst:2677 - Node <XLXI_5/st_1> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <XLXI_5/st_0> of sequential type is unconnected in block <main>.
WARNING:Xst:1293 - FF/Latch <XLXI_5/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_16> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_16> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_37/counter_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.
Latch XLXI_4/yDir has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_4/xDir has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 401
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 13
#      LUT2                        : 35
#      LUT3                        : 15
#      LUT4                        : 12
#      LUT5                        : 33
#      LUT6                        : 23
#      MUXCY                       : 147
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 93
# FlipFlops/Latches                : 53
#      FD                          : 19
#      FDE                         : 14
#      FDRE                        : 16
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 17
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  11440     0%  
 Number of Slice LUTs:                  152  out of   5720     2%  
    Number used as Logic:               152  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    155
   Number with an unused Flip Flop:     104  out of    155    67%  
   Number with an unused LUT:             3  out of    155     1%  
   Number of fully used LUT-FF pairs:    48  out of    155    30%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          48
 Number of bonded IOBs:                  48  out of    102    47%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------+------------------------+-------+
Clock Signal                                                 | Clock buffer(FF name)  | Load  |
-------------------------------------------------------------+------------------------+-------+
XLXI_4/dx[31]_GND_5_o_OR_2_o(XLXI_4/dx[31]_GND_5_o_OR_2_o1:O)| NONE(*)(XLXI_4/xDir)   | 2     |
XLXI_4/dy[31]_GND_5_o_OR_1_o(XLXI_4/dy[31]_GND_5_o_OR_1_o1:O)| NONE(*)(XLXI_4/yDir)   | 2     |
OSC_P123                                                     | BUFGP                  | 49    |
-------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.394ns (Maximum Frequency: 227.606MHz)
   Minimum input arrival time before clock: 9.175ns
   Maximum output required time after clock: 6.013ns
   Maximum combinational path delay: 10.169ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 4.394ns (frequency: 227.606MHz)
  Total number of paths / destination ports: 3114 / 93
-------------------------------------------------------------------------
Delay:               4.394ns (Levels of Logic = 8)
  Source:            XLXI_37/counter_9 (FF)
  Destination:       XLXI_37/seg_6 (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_37/counter_9 to XLXI_37/seg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  XLXI_37/counter_9 (XLXI_37/counter_9)
     LUT5:I0->O            1   0.203   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_lut<0> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<0> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<1> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<2> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<3> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<4> (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<4>)
     MUXCY:CI->O          19   0.019   1.071  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<5> (XLXI_37/GND_10_o_counter[31]_LessThan_1_o_inv)
     INV:I->O             11   0.206   0.882  XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<5>_inv_INV_0 (XLXI_37/Mcompar_GND_10_o_counter[31]_LessThan_1_o_cy<5>_inv)
     FDE:CE                    0.322          XLXI_37/seg_6
    ----------------------------------------
    Total                      4.394ns (1.445ns logic, 2.949ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/dx[31]_GND_5_o_OR_2_o'
  Total number of paths / destination ports: 128 / 2
-------------------------------------------------------------------------
Offset:              4.705ns (Levels of Logic = 17)
  Source:            RT<1> (PAD)
  Destination:       XLXI_4/xDir (LATCH)
  Destination Clock: XLXI_4/dx[31]_GND_5_o_OR_2_o falling

  Data Path: RT<1> to XLXI_4/xDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  RT_1_IBUF (RT_1_IBUF)
     LUT6:I1->O            3   0.203   1.015  XLXI_4/Madd_rti[31]_rdi[31]_add_9_OUT_cy<2>11 (XLXI_4/Madd_rti[31]_GND_5_o_add_10_OUT_lut<2>)
     LUT6:I0->O            0   0.203   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_lutdi11 (XLXI_4/Mcompar_avl[31]_INV_34_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<1> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<2> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<3> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<4> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<5> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<6> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<7> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<8> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<9> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<10> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<11> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<12> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<13> (XLXI_4/Mcompar_avl[31]_INV_34_o_cy<13>)
     MUXCY:CI->O           2   0.258   0.000  XLXI_4/Mcompar_avl[31]_INV_34_o_cy<14> (XLXI_4/avl[31]_INV_34_o)
     LD:D                      0.037          XLXI_4/xDir
    ----------------------------------------
    Total                      4.705ns (2.296ns logic, 2.409ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_4/dy[31]_GND_5_o_OR_1_o'
  Total number of paths / destination ports: 128 / 2
-------------------------------------------------------------------------
Offset:              6.061ns (Levels of Logic = 18)
  Source:            LD<1> (PAD)
  Destination:       XLXI_4/yDir (LATCH)
  Destination Clock: XLXI_4/dy[31]_GND_5_o_OR_1_o falling

  Data Path: LD<1> to XLXI_4/yDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  LD_1_IBUF (LD_1_IBUF)
     LUT6:I1->O            3   0.203   1.015  XLXI_4/Madd_ldi[31]_rdi[31]_add_3_OUT_cy<2>11 (XLXI_4/Madd_ldi[31]_GND_5_o_add_4_OUT_lut<2>)
     LUT6:I0->O            0   0.203   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_lutdi11 (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<1> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<2> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<3> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<4> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<5> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<6> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<7> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<8> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<9> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<10> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<11> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<12> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<13> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<13>)
     MUXCY:CI->O           1   0.213   0.579  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14> (XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14>)
     INV:I->O              2   0.206   0.616  XLXI_4/Mcompar_avt[31]_avd[31]_LessThan_17_o_cy<14>_inv1_INV_0 (XLXI_4/avt[31]_avd[31]_LessThan_17_o)
     LD:D                      0.037          XLXI_4/yDir
    ----------------------------------------
    Total                      6.061ns (2.457ns logic, 3.604ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OSC_P123'
  Total number of paths / destination ports: 19316 / 11
-------------------------------------------------------------------------
Offset:              9.175ns (Levels of Logic = 32)
  Source:            RT<1> (PAD)
  Destination:       XLXI_5/enX (FF)
  Destination Clock: OSC_P123 rising

  Data Path: RT<1> to XLXI_5/enX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  RT_1_IBUF (RT_1_IBUF)
     LUT6:I1->O            3   0.203   0.651  XLXI_4/Madd_rti[31]_rdi[31]_add_9_OUT_cy<2>11 (XLXI_4/Madd_rti[31]_GND_5_o_add_10_OUT_lut<2>)
     LUT6:I5->O            1   0.205   0.000  XLXI_4/Msub_dx_lut<2> (XLXI_4/Msub_dx_lut<2>)
     MUXCY:S->O            1   0.172   0.000  XLXI_4/Msub_dx_cy<2> (XLXI_4/Msub_dx_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<3> (XLXI_4/Msub_dx_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<4> (XLXI_4/Msub_dx_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<5> (XLXI_4/Msub_dx_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<6> (XLXI_4/Msub_dx_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<7> (XLXI_4/Msub_dx_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<8> (XLXI_4/Msub_dx_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<9> (XLXI_4/Msub_dx_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<10> (XLXI_4/Msub_dx_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<11> (XLXI_4/Msub_dx_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<12> (XLXI_4/Msub_dx_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<13> (XLXI_4/Msub_dx_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<14> (XLXI_4/Msub_dx_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<15> (XLXI_4/Msub_dx_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<16> (XLXI_4/Msub_dx_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<17> (XLXI_4/Msub_dx_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<18> (XLXI_4/Msub_dx_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<19> (XLXI_4/Msub_dx_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<20> (XLXI_4/Msub_dx_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<21> (XLXI_4/Msub_dx_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<22> (XLXI_4/Msub_dx_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<23> (XLXI_4/Msub_dx_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<24> (XLXI_4/Msub_dx_cy<24>)
     XORCY:CI->O           1   0.180   0.924  XLXI_4/Msub_dx_xor<25> (XLXI_4/dx<25>)
     LUT5:I0->O            1   0.203   0.000  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.788  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6>)
     LUT3:I1->O            3   0.203   1.015  XLXI_4/Mmux_gx11 (GX_0_OBUF)
     LUT6:I0->O            1   0.203   0.579  XLXI_5/_n0098 (XLXI_5/_n0098)
     FDRE:R                    0.430          XLXI_5/enX
    ----------------------------------------
    Total                      9.175ns (3.824ns logic, 5.351ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OSC_P123'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              5.928ns (Levels of Logic = 3)
  Source:            XLXI_5/enYMotor (FF)
  Destination:       MN6_P85 (PAD)
  Source Clock:      OSC_P123 rising

  Data Path: XLXI_5/enYMotor to MN6_P85
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  XLXI_5/enYMotor (XLXI_5/enYMotor)
     INV:I->O              1   0.568   0.579  XLXI_22 (XLXN_38)
     INV:I->O              1   0.568   0.579  XLXI_23 (MN6_P85_OBUF)
     OBUF:I->O                 2.571          MN6_P85_OBUF (MN6_P85)
    ----------------------------------------
    Total                      5.928ns (4.154ns logic, 1.774ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/dy[31]_GND_5_o_OR_1_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.013ns (Levels of Logic = 3)
  Source:            XLXI_4/yDir (LATCH)
  Destination:       yDir (PAD)
  Source Clock:      XLXI_4/dy[31]_GND_5_o_OR_1_o falling

  Data Path: XLXI_4/yDir to yDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.650  XLXI_4/yDir (XLXI_4/yDir)
     INV:I->O              1   0.568   0.579  XLXI_16 (XLXN_35)
     INV:I->O              1   0.568   0.579  XLXI_17 (yDir_OBUF)
     OBUF:I->O                 2.571          yDir_OBUF (yDir)
    ----------------------------------------
    Total                      6.013ns (4.205ns logic, 1.808ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/dx[31]_GND_5_o_OR_2_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.013ns (Levels of Logic = 3)
  Source:            XLXI_4/xDir (LATCH)
  Destination:       xDir (PAD)
  Source Clock:      XLXI_4/dx[31]_GND_5_o_OR_2_o falling

  Data Path: XLXI_4/xDir to xDir
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.498   0.650  XLXI_4/xDir (XLXI_4/xDir)
     INV:I->O              1   0.568   0.579  XLXI_18 (XLXN_36)
     INV:I->O              1   0.568   0.579  XLXI_19 (xDir_OBUF)
     OBUF:I->O                 2.571          xDir_OBUF (xDir)
    ----------------------------------------
    Total                      6.013ns (4.205ns logic, 1.808ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9605 / 11
-------------------------------------------------------------------------
Delay:               10.169ns (Levels of Logic = 32)
  Source:            RT<1> (PAD)
  Destination:       GX<0> (PAD)

  Data Path: RT<1> to GX<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.222   1.394  RT_1_IBUF (RT_1_IBUF)
     LUT6:I1->O            3   0.203   0.651  XLXI_4/Madd_rti[31]_rdi[31]_add_9_OUT_cy<2>11 (XLXI_4/Madd_rti[31]_GND_5_o_add_10_OUT_lut<2>)
     LUT6:I5->O            1   0.205   0.000  XLXI_4/Msub_dx_lut<2> (XLXI_4/Msub_dx_lut<2>)
     MUXCY:S->O            1   0.172   0.000  XLXI_4/Msub_dx_cy<2> (XLXI_4/Msub_dx_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<3> (XLXI_4/Msub_dx_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<4> (XLXI_4/Msub_dx_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<5> (XLXI_4/Msub_dx_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<6> (XLXI_4/Msub_dx_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<7> (XLXI_4/Msub_dx_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<8> (XLXI_4/Msub_dx_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<9> (XLXI_4/Msub_dx_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<10> (XLXI_4/Msub_dx_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<11> (XLXI_4/Msub_dx_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<12> (XLXI_4/Msub_dx_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<13> (XLXI_4/Msub_dx_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<14> (XLXI_4/Msub_dx_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<15> (XLXI_4/Msub_dx_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<16> (XLXI_4/Msub_dx_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<17> (XLXI_4/Msub_dx_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<18> (XLXI_4/Msub_dx_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<19> (XLXI_4/Msub_dx_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<20> (XLXI_4/Msub_dx_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<21> (XLXI_4/Msub_dx_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<22> (XLXI_4/Msub_dx_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<23> (XLXI_4/Msub_dx_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_4/Msub_dx_cy<24> (XLXI_4/Msub_dx_cy<24>)
     XORCY:CI->O           1   0.180   0.924  XLXI_4/Msub_dx_xor<25> (XLXI_4/dx<25>)
     LUT5:I0->O            1   0.203   0.000  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_lut<5>)
     MUXCY:S->O            1   0.172   0.000  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<5>)
     MUXCY:CI->O           4   0.213   0.788  XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6> (XLXI_4/Mcompar_dx[31]_GND_5_o_LessThan_20_o_cy<6>)
     LUT3:I1->O            3   0.203   0.650  XLXI_4/Mmux_gx11 (GX_0_OBUF)
     OBUF:I->O                 2.571          GX_0_OBUF (GX<0>)
    ----------------------------------------
    Total                     10.169ns (5.762ns logic, 4.407ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC_P123
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
OSC_P123                    |    4.394|         |         |         |
XLXI_4/dx[31]_GND_5_o_OR_2_o|         |    2.591|         |         |
XLXI_4/dy[31]_GND_5_o_OR_1_o|         |    2.591|         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 1.39 secs
 
--> 


Total memory usage is 488760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    2 (   0 filtered)

