set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {testing_reg.vho testing_reg_vhd.sdo}}
}
