Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Thu Jun 28 11:47:09 2018
| Host              : DESKTOP-NNR7SS1 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file accumulator_block_wrapper_timing_summary_routed.rpt -pb accumulator_block_wrapper_timing_summary_routed.pb -rpx accumulator_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : accumulator_block_wrapper
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.785        0.000                      0                 9411        0.011        0.000                      0                 9411        1.550        0.000                       0                  3061  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                      ------------         ----------      --------------
accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK  {0.000 16.666}       33.333          30.000          
  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK        {0.000 16.666}       33.333          30.000          
  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE      {0.000 33.333}       66.666          15.000          
default_250mhz_clk1_clk_p                                                  {0.000 2.000}        4.000           250.000         
  clk_out1_accumulator_block_clk_wiz_1_3                                   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         15.196        0.000                      0                  228        0.019        0.000                      0                  228       16.134        0.000                       0                   234  
  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       31.049        0.000                      0                   47        0.401        0.000                      0                   47       33.058        0.000                       0                    40  
default_250mhz_clk1_clk_p                                                                                                                                                                                                1.550        0.000                       0                     1  
  clk_out1_accumulator_block_clk_wiz_1_3                                     5.785        0.000                      0                 9136        0.011        0.000                      0                 9136        4.458        0.000                       0                  2786  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       15.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.314ns (28.728%)  route 0.779ns (71.272%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 19.858 - 16.667 ) 
    Source Clock Delay      (SCD):    9.524ns
    Clock Pessimism Removal (CPR):    6.251ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.933ns (routing 0.001ns, distribution 0.932ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.001ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663     8.563    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.591 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.933     9.524    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X99Y455        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y455        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     9.600 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.230     9.830    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][7]
    SLICE_X98Y456        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     9.978 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.040    10.018    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X98Y456        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090    10.108 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.509    10.617    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    17.132 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    19.014    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.038 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.820    19.858    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              6.251    26.109    
                         clock uncertainty           -0.235    25.873    
    SLICE_X98Y458        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    25.813    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         25.813    
                         arrival time                         -10.617    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.237ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.046ns  (logic 0.278ns (26.577%)  route 0.768ns (73.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 36.437 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.657    27.022    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y460        LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    27.171 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.059    27.230    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.733    36.437    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              6.240    42.677    
                         clock uncertainty           -0.235    42.442    
    SLICE_X84Y460        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    42.467    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -27.231    
  -------------------------------------------------------------------
                         slack                                 15.237    

Slack (MET) :             15.252ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.031ns  (logic 0.296ns (28.710%)  route 0.735ns (71.290%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 36.437 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.657    27.022    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y460        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167    27.189 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.026    27.215    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.733    36.437    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              6.240    42.677    
                         clock uncertainty           -0.235    42.442    
    SLICE_X84Y460        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    42.467    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -27.216    
  -------------------------------------------------------------------
                         slack                                 15.252    

Slack (MET) :             15.263ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.020ns  (logic 0.217ns (21.275%)  route 0.803ns (78.725%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 36.437 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.685    27.050    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y460        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088    27.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.066    27.204    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.733    36.437    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              6.240    42.677    
                         clock uncertainty           -0.235    42.442    
    SLICE_X84Y460        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    42.467    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         42.467    
                         arrival time                         -27.205    
  -------------------------------------------------------------------
                         slack                                 15.263    

Slack (MET) :             15.363ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.929ns  (logic 0.278ns (29.925%)  route 0.651ns (70.075%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 36.446 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.001ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.551    26.917    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y459        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    27.066 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.048    27.114    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X85Y459        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.742    36.446    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y459        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              6.240    42.686    
                         clock uncertainty           -0.235    42.451    
    SLICE_X85Y459        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    42.476    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         42.476    
                         arrival time                         -27.114    
  -------------------------------------------------------------------
                         slack                                 15.363    

Slack (MET) :             15.382ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.910ns  (logic 0.290ns (31.868%)  route 0.620ns (68.132%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 36.446 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.001ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.551    26.917    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X85Y459        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.161    27.077 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.017    27.094    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X85Y459        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.742    36.446    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y459        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              6.240    42.686    
                         clock uncertainty           -0.235    42.451    
    SLICE_X85Y459        FDCE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    42.476    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.476    
                         arrival time                         -27.094    
  -------------------------------------------------------------------
                         slack                                 15.382    

Slack (MET) :             15.423ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.862ns  (logic 0.253ns (29.350%)  route 0.609ns (70.650%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.439 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.508    26.873    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y460        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    26.997 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.049    27.046    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.735    36.439    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              6.240    42.679    
                         clock uncertainty           -0.235    42.444    
    SLICE_X86Y460        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.469    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.047    
  -------------------------------------------------------------------
                         slack                                 15.423    

Slack (MET) :             15.424ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.861ns  (logic 0.253ns (29.384%)  route 0.608ns (70.616%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.439 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.508    26.873    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y460        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    26.997 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.048    27.045    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.735    36.439    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              6.240    42.679    
                         clock uncertainty           -0.235    42.444    
    SLICE_X86Y460        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    42.469    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.046    
  -------------------------------------------------------------------
                         slack                                 15.424    

Slack (MET) :             15.437ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.848ns  (logic 0.270ns (31.840%)  route 0.578ns (68.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 36.439 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.240ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.052    26.316    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y458        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    26.365 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.508    26.873    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X86Y460        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141    27.014 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.018    27.032    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.735    36.439    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              6.240    42.679    
                         clock uncertainty           -0.235    42.444    
    SLICE_X86Y460        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    42.469    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         42.469    
                         arrival time                         -27.033    
  -------------------------------------------------------------------
                         slack                                 15.437    

Slack (MET) :             15.768ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        0.526ns  (logic 0.177ns (33.650%)  route 0.349ns (66.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.190ns = ( 36.523 - 33.333 ) 
    Source Clock Delay      (SCD):    9.518ns = ( 26.185 - 16.667 ) 
    Clock Pessimism Removal (CPR):    6.251ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.927ns (routing 0.001ns, distribution 0.926ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.001ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    16.667 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900    22.566 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663    25.229    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    25.257 f  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.927    26.184    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X98Y458        FDRE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    26.264 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.092    26.355    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X98Y457        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098    26.453 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Serial_Unified_Completion.count[0]_i_1/O
                         net (fo=2, routed)           0.257    26.710    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count
    SLICE_X96Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465    33.798 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882    35.680    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.704 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.819    36.523    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X96Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                         clock pessimism              6.251    42.774    
                         clock uncertainty           -0.235    42.539    
    SLICE_X96Y457        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    42.479    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]
  -------------------------------------------------------------------
                         required time                         42.479    
                         arrival time                         -26.711    
  -------------------------------------------------------------------
                         slack                                 15.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.350ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    5.943ns
  Clock Net Delay (Source):      0.539ns (routing 0.000ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.539     2.401    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X101Y456       FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y456       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.440 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/Q
                         net (fo=1, routed)           0.033     2.473    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8_n_0
    SLICE_X101Y456       FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.612     8.350    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X101Y456       FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                         clock pessimism             -5.943     2.407    
    SLICE_X101Y456       FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.454    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.335ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    5.940ns
  Clock Net Delay (Source):      0.527ns (routing 0.000ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.597ns (routing 0.001ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.527     2.389    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X99Y454        FDPE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y454        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.426 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.041     2.467    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X99Y454        FDPE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.597     8.335    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X99Y454        FDPE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -5.940     2.395    
    SLICE_X99Y454        FDPE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.442    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.344ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    5.942ns
  Clock Net Delay (Source):      0.534ns (routing 0.000ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.606ns (routing 0.001ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.534     2.396    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X98Y455        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y455        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.435 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.039     2.474    accumulator_block_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter[2]
    SLICE_X98Y455        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.606     8.344    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X98Y455        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                         clock pessimism             -5.942     2.402    
    SLICE_X98Y455        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.449    accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.251%)  route 0.098ns (54.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.533ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    6.251ns
  Clock Net Delay (Source):      0.819ns (routing 0.001ns, distribution 0.818ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.001ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.882     2.347    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.371 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.819     3.190    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X96Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y457        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.249 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/Q
                         net (fo=4, routed)           0.063     3.312    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0[0]
    SLICE_X97Y457        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     3.334 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_2/O
                         net (fo=1, routed)           0.035     3.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]_i_2_n_0
    SLICE_X97Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.663     8.563    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.591 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.942     9.533    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X97Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]/C
                         clock pessimism             -6.251     3.282    
    SLICE_X97Y457        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.342    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.369    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.268ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    5.934ns
  Clock Net Delay (Source):      0.466ns (routing 0.000ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.530ns (routing 0.001ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.466     2.328    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y454        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.367 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.042     2.409    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.530     8.268    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                         clock pessimism             -5.934     2.334    
    SLICE_X86Y454        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.381    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.340ns
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    5.942ns
  Clock Net Delay (Source):      0.530ns (routing 0.000ns, distribution 0.530ns)
  Clock Net Delay (Destination): 0.602ns (routing 0.001ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.530     2.392    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X99Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y457        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.431 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.044     2.475    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X99Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.602     8.340    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X99Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                         clock pessimism             -5.942     2.398    
    SLICE_X99Y457        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.445    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.338ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    5.897ns
  Clock Net Delay (Source):      0.523ns (routing 0.000ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.600ns (routing 0.001ns, distribution 0.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.523     2.385    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X96Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y457        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.424 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]/Q
                         net (fo=4, routed)           0.054     2.478    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.count_reg[0][0]
    SLICE_X97Y457        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     2.500 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.024     2.524    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X97Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.600     8.338    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X97Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -5.897     2.441    
    SLICE_X97Y457        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.487    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -2.487    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.282ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    5.930ns
  Clock Net Delay (Source):      0.475ns (routing 0.000ns, distribution 0.475ns)
  Clock Net Delay (Destination): 0.544ns (routing 0.001ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.475     2.337    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y432        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y432        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.376 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.062     2.438    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[13]
    SLICE_X85Y432        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.544     8.282    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y432        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -5.930     2.352    
    SLICE_X85Y432        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.399    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.339ns
    Source Clock Delay      (SCD):    2.390ns
    Clock Pessimism Removal (CPR):    5.929ns
  Clock Net Delay (Source):      0.528ns (routing 0.000ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.601ns (routing 0.001ns, distribution 0.600ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.528     2.390    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X97Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y457        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.428 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/Q
                         net (fo=3, routed)           0.069     2.497    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/mb_instr_overrun
    SLICE_X97Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.601     8.339    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X97Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]/C
                         clock pessimism             -5.929     2.410    
    SLICE_X97Y456        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.456    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.273ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    5.936ns
  Clock Net Delay (Source):      0.469ns (routing 0.000ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.535ns (routing 0.001ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.380     1.845    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.862 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.469     2.331    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y460        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.369 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/Q
                         net (fo=3, routed)           0.027     2.396    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sel0__0[2]
    SLICE_X84Y460        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     2.418 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.008     2.426    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_DRCK)
                                                      5.900     5.900 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.819     7.719    accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     7.738 r  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
    X2Y7 (CLOCK_ROOT)    net (fo=233, routed)         0.535     8.273    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y460        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism             -5.936     2.337    
    SLICE_X84Y460        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.384    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         33.333      32.043     BUFGCE_X0Y176  accumulator_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X87Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X84Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X84Y453  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X84Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X87Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRLC16E/CLK  n/a            1.064         33.333      32.269     SLICE_X88Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Min Period        n/a     SRL16E/CLK   n/a            1.064         33.333      32.269     SLICE_X97Y457  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X87Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X84Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X84Y453  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X88Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.532         16.666      16.134     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X87Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X84Y453  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X84Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.532         16.666      16.134     SLICE_X84Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X84Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X84Y453  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X84Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y452  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.532         16.667      16.135     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y450  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.532         16.667      16.135     SLICE_X87Y451  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       31.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.049ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        2.040ns  (logic 0.456ns (22.353%)  route 1.584ns (77.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 68.629 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.055ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.462    42.409    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y456        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.498    68.629    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y456        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              5.125    73.754    
                         clock uncertainty           -0.235    73.519    
    SLICE_X84Y456        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.458    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.458    
                         arrival time                         -42.409    
  -------------------------------------------------------------------
                         slack                                 31.049    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.469%)  route 1.487ns (76.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 68.564 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.055ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.365    42.312    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.433    68.564    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              5.125    73.689    
                         clock uncertainty           -0.235    73.454    
    SLICE_X86Y454        FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    73.395    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         73.395    
                         arrival time                         -42.312    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.943ns  (logic 0.456ns (23.469%)  route 1.487ns (76.531%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 68.564 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.055ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.365    42.312    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.433    68.564    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              5.125    73.689    
                         clock uncertainty           -0.235    73.454    
    SLICE_X86Y454        FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    73.395    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         73.395    
                         arrival time                         -42.312    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.481%)  route 1.486ns (76.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 68.564 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.055ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.364    42.311    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.433    68.564    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              5.125    73.689    
                         clock uncertainty           -0.235    73.454    
    SLICE_X86Y454        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    73.394    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         73.394    
                         arrival time                         -42.311    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.481%)  route 1.486ns (76.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 68.564 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.055ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.364    42.311    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.433    68.564    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              5.125    73.689    
                         clock uncertainty           -0.235    73.454    
    SLICE_X86Y454        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    73.394    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         73.394    
                         arrival time                         -42.311    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.083ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.942ns  (logic 0.456ns (23.481%)  route 1.486ns (76.519%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.898ns = ( 68.564 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.433ns (routing 0.055ns, distribution 1.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.364    42.311    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.433    68.564    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X86Y454        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              5.125    73.689    
                         clock uncertainty           -0.235    73.454    
    SLICE_X86Y454        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    73.394    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         73.394    
                         arrival time                         -42.311    
  -------------------------------------------------------------------
                         slack                                 31.083    

Slack (MET) :             31.166ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.883ns  (logic 0.456ns (24.217%)  route 1.427ns (75.784%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.923ns = ( 68.589 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.055ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.305    42.252    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y455        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.458    68.589    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y455        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              5.125    73.714    
                         clock uncertainty           -0.235    73.479    
    SLICE_X84Y455        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    73.418    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.418    
                         arrival time                         -42.252    
  -------------------------------------------------------------------
                         slack                                 31.166    

Slack (MET) :             31.190ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.655ns  (logic 0.351ns (21.208%)  route 1.304ns (78.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 68.422 - 66.666 ) 
    Source Clock Delay      (SCD):    7.029ns = ( 40.362 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.080ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.929ns (routing 0.069ns, distribution 1.860ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.055ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.929    40.362    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y458        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    40.443 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          0.277    40.720    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[4]
    SLICE_X98Y456        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124    40.844 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_3/O
                         net (fo=2, routed)           0.562    41.406    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[7]
    SLICE_X98Y456        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    41.552 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK_i_i_1/O
                         net (fo=2, routed)           0.465    42.017    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0
    SLICE_X98Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.291    68.422    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism              5.080    73.502    
                         clock uncertainty           -0.235    73.267    
    SLICE_X98Y456        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    73.207    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         73.207    
                         arrival time                         -42.017    
  -------------------------------------------------------------------
                         slack                                 31.190    

Slack (MET) :             31.297ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.793ns  (logic 0.456ns (25.432%)  route 1.337ns (74.568%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 68.630 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.055ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.596    41.896    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X85Y458        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    41.947 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.215    42.162    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y456        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.499    68.630    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y456        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              5.125    73.755    
                         clock uncertainty           -0.235    73.520    
    SLICE_X84Y456        FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    73.459    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         73.459    
                         arrival time                         -42.162    
  -------------------------------------------------------------------
                         slack                                 31.297    

Slack (MET) :             31.320ns  (required time - arrival time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@66.666ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        1.802ns  (logic 0.458ns (25.416%)  route 1.344ns (74.584%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 68.662 - 66.666 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 40.369 - 33.333 ) 
    Clock Pessimism Removal (CPR):    5.125ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.936ns (routing 0.069ns, distribution 1.867ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.055ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.936    40.369    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y456        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    40.449 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.283    40.732    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X97Y458        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.158    40.890 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.243    41.133    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X97Y458        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167    41.300 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.652    41.952    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X84Y458        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    42.005 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.166    42.171    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X84Y458        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     66.666    66.666 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    66.666 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    67.131 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.531    68.662    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y458        FDCE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              5.125    73.787    
                         clock uncertainty           -0.235    73.552    
    SLICE_X84Y458        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    73.491    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         73.491    
                         arrival time                         -42.171    
  -------------------------------------------------------------------
                         slack                                 31.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.486ns  (logic 0.089ns (18.313%)  route 0.397ns (81.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 39.712 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.861ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.069ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.309    35.245    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.279    39.712    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -4.861    34.851    
    SLICE_X98Y458        FDCE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    34.844    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -34.844    
                         arrival time                          35.245    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.486ns  (logic 0.089ns (18.313%)  route 0.397ns (81.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 39.712 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.861ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.069ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.309    35.245    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.279    39.712    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -4.861    34.851    
    SLICE_X98Y458        FDCE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    34.844    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -34.844    
                         arrival time                          35.245    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.486ns  (logic 0.089ns (18.313%)  route 0.397ns (81.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 39.712 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.861ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.069ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.309    35.245    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.279    39.712    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -4.861    34.851    
    SLICE_X98Y458        FDCE (Hold_EFF_SLICEL_C_CE)
                                                     -0.008    34.843    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -34.843    
                         arrival time                          35.245    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.486ns  (logic 0.089ns (18.313%)  route 0.397ns (81.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.379ns = ( 39.712 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.861ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.069ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.309    35.245    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.279    39.712    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y458        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -4.861    34.851    
    SLICE_X98Y458        FDCE (Hold_FFF_SLICEL_C_CE)
                                                     -0.008    34.843    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -34.843    
                         arrival time                          35.245    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.476ns  (logic 0.089ns (18.697%)  route 0.387ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 39.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.899ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.069ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    35.235    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.277    39.710    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -4.899    34.811    
    SLICE_X99Y456        FDCE (Hold_AFF2_SLICEM_C_CE)
                                                     -0.007    34.804    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -34.804    
                         arrival time                          35.235    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.476ns  (logic 0.089ns (18.697%)  route 0.387ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 39.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.899ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.069ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    35.235    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.277    39.710    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -4.899    34.811    
    SLICE_X99Y456        FDCE (Hold_BFF2_SLICEM_C_CE)
                                                     -0.007    34.804    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -34.804    
                         arrival time                          35.235    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.476ns  (logic 0.089ns (18.697%)  route 0.387ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 39.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.899ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.069ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    35.235    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.277    39.710    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -4.899    34.811    
    SLICE_X99Y456        FDCE (Hold_AFF_SLICEM_C_CE)
                                                     -0.008    34.803    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -34.803    
                         arrival time                          35.235    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.476ns  (logic 0.089ns (18.697%)  route 0.387ns (81.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.377ns = ( 39.710 - 33.333 ) 
    Source Clock Delay      (SCD):    1.426ns = ( 34.759 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.899ns
  Clock Net Delay (Source):      0.961ns (routing 0.055ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.069ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          0.961    34.759    accumulator_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X98Y454        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y454        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.798 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.088    34.886    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X99Y454        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050    34.936 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.299    35.235    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.277    39.710    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X99Y456        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -4.899    34.811    
    SLICE_X99Y456        FDCE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008    34.803    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -34.803    
                         arrival time                          35.235    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.074ns (15.071%)  route 0.417ns (84.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.386ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    4.912ns
  Clock Net Delay (Source):      1.003ns (routing 0.055ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.069ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465     0.465 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.003     1.468    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y457        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.509 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.411     1.920    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X98Y457        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.953 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.006     1.959    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100     5.100 r  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.286     6.386    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -4.912     1.474    
    SLICE_X98Y457        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.521    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Destination:            accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@33.333ns period=66.666ns})
  Path Group:             accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns - accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@33.333ns)
  Data Path Delay:        0.701ns  (logic 0.079ns (11.270%)  route 0.622ns (88.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.390ns = ( 39.723 - 33.333 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 34.804 - 33.333 ) 
    Clock Pessimism Removal (CPR):    4.913ns
  Clock Net Delay (Source):      1.006ns (routing 0.055ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.069ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      0.465    33.798 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.006    34.804    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y457        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    34.843 f  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.388    35.231    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X99Y457        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040    35.271 r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.234    35.505    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     33.333    33.333 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    33.333 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN2_CONFIG_SITE_INTERNAL_TCK_UPDATE)
                                                      5.100    38.433 f  accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
    X5Y6 (CLOCK_ROOT)    net (fo=40, routed)          1.290    39.723    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X98Y457        FDCE                                         r  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -4.913    34.810    
    SLICE_X98Y457        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046    34.856    accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -34.856    
                         arrival time                          35.505    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.666
Sources:            { accumulator_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X98Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X98Y457  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         66.666      66.116     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y458  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Slow    FDPE/PRE  n/a            0.275         33.333      33.058     SLICE_X99Y454  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y454  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y454  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y454  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y454  accumulator_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X84Y458  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X98Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         33.333      33.058     SLICE_X99Y456  accumulator_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  default_250mhz_clk1_clk_p
  To Clock:  default_250mhz_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         default_250mhz_clk1_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { default_250mhz_clk1_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X1Y12  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y12  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_accumulator_block_clk_wiz_1_3
  To Clock:  clk_out1_accumulator_block_clk_wiz_1_3

Setup :            0  Failing Endpoints,  Worst Slack        5.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.441ns (12.109%)  route 3.201ns (87.891%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 14.538 - 10.000 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.242ns (routing 2.290ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.864ns (routing 2.080ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.242     4.351    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X83Y438        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y438        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.430 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/Q
                         net (fo=13, routed)          0.914     5.344    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y441        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.493 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.502    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X89Y441        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.145     5.647 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.795     6.442    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[16]
    SLICE_X85Y445        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.510 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.483     7.993    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.864    14.538    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.183    
                         clock uncertainty           -0.076    14.107    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    13.778    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.778    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 0.618ns (16.367%)  route 3.158ns (83.633%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.719ns = ( 14.719 - 10.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 2.290ns, distribution 1.015ns)
  Clock Net Delay (Destination): 3.045ns (routing 2.080ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.305     4.414    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X88Y444        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.492 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=61, routed)          0.499     4.991    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y439        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     5.145    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_26
    SLICE_X89Y439        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.298 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.324    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X89Y440        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.398 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.528     5.926    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[7]
    SLICE_X84Y444        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.092 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.098     8.190    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y86         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.045    14.719    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X7Y86         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.302    14.417    
                         clock uncertainty           -0.076    14.341    
    RAMB36_X7Y86         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    13.979    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.618ns (17.632%)  route 2.887ns (82.368%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 14.538 - 10.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 2.290ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.864ns (routing 2.080ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.305     4.414    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X88Y444        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.492 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=61, routed)          0.499     4.991    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y439        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     5.145    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_26
    SLICE_X89Y439        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.298 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.324    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X89Y440        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.398 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.528     5.926    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[7]
    SLICE_X84Y444        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.092 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          1.827     7.919    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.864    14.538    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.183    
                         clock uncertainty           -0.076    14.107    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    13.745    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.858ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.618ns (16.685%)  route 3.086ns (83.315%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 14.715 - 10.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 2.290ns, distribution 1.015ns)
  Clock Net Delay (Destination): 3.041ns (routing 2.080ns, distribution 0.961ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.305     4.414    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X88Y444        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.492 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=61, routed)          0.499     4.991    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y439        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     5.145    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_26
    SLICE_X89Y439        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.298 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.324    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X89Y440        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.398 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.528     5.926    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[7]
    SLICE_X84Y444        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.092 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.026     8.118    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y87         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.041    14.715    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X7Y87         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.302    14.413    
                         clock uncertainty           -0.076    14.337    
    RAMB36_X7Y87         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    13.975    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.975    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  5.858    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.441ns (12.521%)  route 3.081ns (87.479%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.544ns = ( 14.544 - 10.000 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.242ns (routing 2.290ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.870ns (routing 2.080ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.242     4.351    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X83Y438        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y438        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.430 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/Q
                         net (fo=13, routed)          0.914     5.344    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y441        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.493 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.502    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X89Y441        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.145     5.647 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.795     6.442    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[16]
    SLICE_X85Y445        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.510 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.363     7.873    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y80         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.870    14.544    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y80         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.189    
                         clock uncertainty           -0.076    14.113    
    RAMB36_X5Y80         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    13.784    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.441ns (12.604%)  route 3.058ns (87.396%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.540ns = ( 14.540 - 10.000 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.242ns (routing 2.290ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.866ns (routing 2.080ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.242     4.351    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X83Y438        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y438        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.430 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/Q
                         net (fo=13, routed)          0.914     5.344    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y441        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.493 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.502    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X89Y441        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.145     5.647 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.795     6.442    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[16]
    SLICE_X85Y445        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.510 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.340     7.850    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X6Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.866    14.540    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X6Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.185    
                         clock uncertainty           -0.076    14.109    
    RAMB36_X6Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    13.780    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.618ns (17.006%)  route 3.016ns (82.994%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.721ns = ( 14.721 - 10.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.302ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 2.290ns, distribution 1.015ns)
  Clock Net Delay (Destination): 3.047ns (routing 2.080ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.305     4.414    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X88Y444        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.492 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=61, routed)          0.499     4.991    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y439        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     5.145    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_26
    SLICE_X89Y439        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.298 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.324    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X89Y440        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     5.398 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[2]
                         net (fo=35, routed)          0.528     5.926    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[7]
    SLICE_X84Y444        LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.166     6.092 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          1.956     8.048    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X7Y85         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.047    14.721    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X7Y85         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.302    14.419    
                         clock uncertainty           -0.076    14.343    
    RAMB36_X7Y85         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    13.981    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.441ns (12.614%)  route 3.055ns (87.386%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 14.548 - 10.000 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.242ns (routing 2.290ns, distribution 0.952ns)
  Clock Net Delay (Destination): 2.874ns (routing 2.080ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.242     4.351    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X83Y438        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y438        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.430 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[18]/Q
                         net (fo=13, routed)          0.914     5.344    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y441        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     5.493 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.009     5.502    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
    SLICE_X89Y441        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.145     5.647 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=35, routed)          0.795     6.442    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[16]
    SLICE_X85Y445        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     6.510 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[15]_INST_0/O
                         net (fo=33, routed)          1.337     7.847    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X5Y81         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.874    14.548    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y81         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.193    
                         clock uncertainty           -0.076    14.117    
    RAMB36_X5Y81         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329    13.788    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.361ns (10.722%)  route 3.006ns (89.278%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 14.538 - 10.000 ) 
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.323ns (routing 2.290ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.864ns (routing 2.080ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.323     4.432    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLR Crossing[2->1]   
    SLICE_X97Y458        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y458        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.508 f  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=911, routed)         1.230     5.738    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/reset_bool_for_rst
    SLICE_X84Y454        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     5.863 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.144     6.007    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/out
    SLICE_X83Y453        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     6.097 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=4, routed)           0.115     6.212    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X84Y453        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.070     6.282 r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=32, routed)          1.517     7.799    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.864    14.538    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.183    
                         clock uncertainty           -0.076    14.107    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    13.765    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@10.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.546ns (15.974%)  route 2.872ns (84.026%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.538ns = ( 14.538 - 10.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 2.290ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.864ns (routing 2.080ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.305     4.414    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X88Y444        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y444        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.492 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=61, routed)          0.499     4.991    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X89Y439        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.138 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.007     5.145    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_26
    SLICE_X89Y439        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.298 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.324    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X89Y440        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     5.440 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[5]
                         net (fo=34, routed)          0.709     6.149    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[10]
    SLICE_X84Y444        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     6.201 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          1.631     7.832    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000    10.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    10.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.864    14.538    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    SLR Crossing[2->1]   
    RAMB36_X5Y79         RAMB36E2                                     r  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.356    14.183    
                         clock uncertainty           -0.076    14.107    
    RAMB36_X5Y79         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306    13.801    accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  5.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_accum_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.390ns
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      2.910ns (routing 2.080ns, distribution 0.830ns)
  Clock Net Delay (Destination): 3.281ns (routing 2.290ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.910     4.584    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLR Crossing[2->1]   
    SLICE_X92Y417        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_accum_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y417        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.642 r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_accum_reg[19]/Q
                         net (fo=1, routed)           0.070     4.712    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_accum[19]
    SLICE_X93Y417        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     4.734 r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata[19]_i_1/O
                         net (fo=1, routed)           0.035     4.769    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata[19]_i_1_n_0
    SLICE_X93Y417        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.281     4.390    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLR Crossing[2->1]   
    SLICE_X93Y417        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.308     4.698    
    SLICE_X93Y417        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.758    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.758    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.059ns (32.065%)  route 0.125ns (67.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.378ns
    Source Clock Delay      (SCD):    4.553ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Net Delay (Source):      2.879ns (routing 2.080ns, distribution 0.799ns)
  Clock Net Delay (Destination): 3.269ns (routing 2.290ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.879     4.553    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X83Y442        FDSE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y442        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.612 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.125     4.737    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X84Y443        SRL16E                                       r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.269     4.378    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X84Y443        SRL16E                                       r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4/CLK
                         clock pessimism              0.316     4.693    
    SLICE_X84Y443        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     4.721    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -4.721    
                         arrival time                           4.737    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      2.921ns (routing 2.080ns, distribution 0.841ns)
  Clock Net Delay (Destination): 3.274ns (routing 2.290ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.921     4.595    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLR Crossing[2->1]   
    SLICE_X95Y418        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y418        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.653 r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[17]/Q
                         net (fo=3, routed)           0.068     4.721    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/int_a_reg[31]_0[17]
    SLICE_X94Y418        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     4.743 r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata[17]_i_1/O
                         net (fo=1, routed)           0.024     4.767    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata[17]_i_1_n_0
    SLICE_X94Y418        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.274     4.383    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/ap_clk
    SLR Crossing[2->1]   
    SLICE_X94Y418        FDRE                                         r  accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.308     4.691    
    SLICE_X94Y418        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.751    accumulator_block_i/hls_macc_0/inst/hls_macc_HLS_MACC_PERIPH_BUS_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.751    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      2.965ns (routing 2.080ns, distribution 0.885ns)
  Clock Net Delay (Destination): 3.315ns (routing 2.290ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.965     4.639    accumulator_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLR Crossing[2->1]   
    SLICE_X90Y422        FDRE                                         r  accumulator_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y422        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.699 r  accumulator_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.108     4.807    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[4]
    SLICE_X89Y423        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.315     4.424    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLR Crossing[2->1]   
    SLICE_X89Y423        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/C
                         clock pessimism              0.304     4.728    
    SLICE_X89Y423        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.790    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.790    
                         arrival time                           4.807    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.058ns (22.568%)  route 0.199ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      2.885ns (routing 2.080ns, distribution 0.805ns)
  Clock Net Delay (Destination): 3.317ns (routing 2.290ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.885     4.559    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLR Crossing[2->1]   
    SLICE_X87Y441        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y441        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.617 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[12]/Q
                         net (fo=3, routed)           0.199     4.816    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/EX_Op3_reg[0][19]
    SLICE_X90Y436        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.317     4.426    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLR Crossing[2->1]   
    SLICE_X90Y436        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[12]/C
                         clock pessimism              0.313     4.739    
    SLICE_X90Y436        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.799    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.799    
                         arrival time                           4.816    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.061ns (40.132%)  route 0.091ns (59.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Net Delay (Source):      2.915ns (routing 2.080ns, distribution 0.835ns)
  Clock Net Delay (Destination): 3.277ns (routing 2.290ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.806    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.436 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.650    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.674 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.915     4.589    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/s_axi_aclk
    SLR Crossing[2->1]   
    SLICE_X93Y398        FDRE                                         r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y398        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.650 r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_i_reg/Q
                         net (fo=3, routed)           0.091     4.741    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/rx_fifo_data_in[10]
    SLICE_X95Y399        SRL16E                                       r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.964    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.837 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.081    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.109 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        3.277     4.386    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLR Crossing[2->1]   
    SLICE_X95Y399        SRL16E                                       r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.308     4.694    
    SLICE_X95Y399        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     4.723    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accumulator_block_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      1.797ns (routing 1.252ns, distribution 0.545ns)
  Clock Net Delay (Destination): 2.019ns (routing 1.393ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.524    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.754 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.899    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.797     2.713    accumulator_block_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLR Crossing[2->1]   
    SLICE_X94Y414        FDRE                                         r  accumulator_block_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y414        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.752 r  accumulator_block_i/axi_uart16550_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=1, routed)           0.033     2.785    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/bus2ip_addr_i_reg[4][0]
    SLICE_X94Y414        FDRE                                         r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.659    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.364 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.529    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.019     2.567    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLR Crossing[2->1]   
    SLICE_X94Y414        FDRE                                         r  accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[0]/C
                         clock pessimism              0.153     2.719    
    SLICE_X94Y414        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.766    accumulator_block_i/axi_uart16550_0/U0/XUART_I_1/UART16550_I_1/addr_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Net Delay (Source):      1.768ns (routing 1.252ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.393ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.524    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.754 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.899    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.768     2.684    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X85Y457        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y457        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.723 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[0]/Q
                         net (fo=1, routed)           0.033     2.756    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[0]
    SLICE_X85Y457        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.659    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.364 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.529    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.986     2.534    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X85Y457        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]/C
                         clock pessimism              0.157     2.690    
    SLICE_X85Y457        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.737    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.756    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      1.805ns (routing 1.252ns, distribution 0.553ns)
  Clock Net Delay (Destination): 2.028ns (routing 1.393ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.524    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.754 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.899    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.805     2.721    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X89Y454        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y454        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.760 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.793    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[10]
    SLICE_X89Y454        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.659    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.364 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.529    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        2.028     2.576    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X89Y454        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]/C
                         clock pessimism              0.152     2.727    
    SLICE_X89Y454        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.774    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_accumulator_block_clk_wiz_1_3  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_accumulator_block_clk_wiz_1_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns - clk_out1_accumulator_block_clk_wiz_1_3 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.156ns
  Clock Net Delay (Source):      1.772ns (routing 1.252ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.393ns, distribution 0.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.524    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.754 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.899    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.772     2.688    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X86Y456        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y456        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.727 r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[25]/Q
                         net (fo=1, routed)           0.033     2.760    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[25]
    SLICE_X86Y456        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_accumulator_block_clk_wiz_1_3 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  default_250mhz_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  accumulator_block_i/clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.659    accumulator_block_i/clk_wiz_1/inst/clk_in1_accumulator_block_clk_wiz_1_3
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.364 r  accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.529    accumulator_block_i/clk_wiz_1/inst/clk_out1_accumulator_block_clk_wiz_1_3
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  accumulator_block_i/clk_wiz_1/inst/clkout1_buf/O
    X2Y6 (CLOCK_ROOT)    net (fo=2827, routed)        1.991     2.539    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLR Crossing[2->1]   
    SLICE_X86Y456        FDRE                                         r  accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]/C
                         clock pessimism              0.156     2.694    
    SLICE_X86Y456        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.741    accumulator_block_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_accumulator_block_clk_wiz_1_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { accumulator_block_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y83  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y83  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y84  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y84  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y92  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y92  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X6Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y83  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y84  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y83  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y87  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X6Y79  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y81  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X7Y86  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y82  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X5Y89  accumulator_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK



