{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/computer.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/computer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181066974 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/programMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181066974 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181066974 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552181066974 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/computer.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/computer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067227 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/programMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067227 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067227 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552181067227 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/computer.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/computer.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067477 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/programMemory.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067477 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v " "Source file: G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1552181067477 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1552181067477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552181068057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552181068062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:24:27 2019 " "Processing started: Sat Mar 09 20:24:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552181068062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181068062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off computer -c computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181068062 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "instructionDecoder.qip " "Tcl Script File instructionDecoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE instructionDecoder.qip " "set_global_assignment -name QIP_FILE instructionDecoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181068254 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1552181068254 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add_float.qip " "Tcl Script File add_float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add_float.qip " "set_global_assignment -name QIP_FILE add_float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181068254 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1552181068254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552181068916 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "multicycleFP.qsys " "Elaborating Platform Designer system entity \"multicycleFP.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181078157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:42 Progress: Loading computer/multicycleFP.qsys " "2019.03.09.20:24:42 Progress: Loading computer/multicycleFP.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181082336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:42 Progress: Reading input file " "2019.03.09.20:24:42 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181082794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:42 Progress: Adding nios_custom_instr_floating_point_2_multi_0 \[altera_nios_custom_instr_floating_point_2_multi 17.1\] " "2019.03.09.20:24:42 Progress: Adding nios_custom_instr_floating_point_2_multi_0 \[altera_nios_custom_instr_floating_point_2_multi 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181082878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:43 Progress: Parameterizing module nios_custom_instr_floating_point_2_multi_0 " "2019.03.09.20:24:43 Progress: Parameterizing module nios_custom_instr_floating_point_2_multi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181083809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:43 Progress: Building connections " "2019.03.09.20:24:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181083812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:43 Progress: Parameterizing connections " "2019.03.09.20:24:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181083812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:43 Progress: Validating " "2019.03.09.20:24:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181083833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:43 Progress: Done reading input file " "2019.03.09.20:24:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181083872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MulticycleFP: Generating multicycleFP \"multicycleFP\" for QUARTUS_SYNTH " "MulticycleFP: Generating multicycleFP \"multicycleFP\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181084460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_2_multi_0: \"multicycleFP\" instantiated altera_nios_custom_instr_floating_point_2_multi \"nios_custom_instr_floating_point_2_multi_0\" " "Nios_custom_instr_floating_point_2_multi_0: \"multicycleFP\" instantiated altera_nios_custom_instr_floating_point_2_multi \"nios_custom_instr_floating_point_2_multi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181084862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MulticycleFP: Done \"multicycleFP\" with 2 modules, 15 files " "MulticycleFP: Done \"multicycleFP\" with 2 modules, 15 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181084940 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "multicycleFP.qsys " "Finished elaborating Platform Designer system entity \"multicycleFP.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181085698 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "cordicFixedPoint.qsys " "Elaborating Platform Designer system entity \"cordicFixedPoint.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181085706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:49 Progress: Loading computer/cordicFixedPoint.qsys " "2019.03.09.20:24:49 Progress: Loading computer/cordicFixedPoint.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181089582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:50 Progress: Reading input file " "2019.03.09.20:24:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181090037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:50 Progress: Adding CORDIC_0 \[altera_CORDIC 17.1\] " "2019.03.09.20:24:50 Progress: Adding CORDIC_0 \[altera_CORDIC 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181090120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:51 Progress: Parameterizing module CORDIC_0 " "2019.03.09.20:24:51 Progress: Parameterizing module CORDIC_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:51 Progress: Building connections " "2019.03.09.20:24:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:51 Progress: Parameterizing connections " "2019.03.09.20:24:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:51 Progress: Validating " "2019.03.09.20:24:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:51 Progress: Done reading input file " "2019.03.09.20:24:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CordicFixedPoint: Generating cordicFixedPoint \"cordicFixedPoint\" for QUARTUS_SYNTH " "CordicFixedPoint: Generating cordicFixedPoint \"cordicFixedPoint\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181091689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: G:/programs/altera/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 50 -name cordicFixedPoint_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 16 13 1 13 " "CORDIC_0: G:/programs/altera/17.1/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneV -frequency 50 -name cordicFixedPoint_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 6 FXPSinCosCordic 16 13 1 13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Latency on Cyclone V is 4 cycles " "CORDIC_0: Latency on Cyclone V is 4 cycles" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: DSP Blocks Used: 0 " "CORDIC_0: DSP Blocks Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: LUTs Used: 1623 " "CORDIC_0: LUTs Used: 1623" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Memory Bits Used: 0 " "CORDIC_0: Memory Bits Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: Memory Blocks Used: 0 " "CORDIC_0: Memory Blocks Used: 0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CORDIC_0: \"cordicFixedPoint\" instantiated altera_CORDIC \"CORDIC_0\" " "CORDIC_0: \"cordicFixedPoint\" instantiated altera_CORDIC \"CORDIC_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CordicFixedPoint: Done \"cordicFixedPoint\" with 2 modules, 4 files " "CordicFixedPoint: Done \"cordicFixedPoint\" with 2 modules, 4 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181092721 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "cordicFixedPoint.qsys " "Finished elaborating Platform Designer system entity \"cordicFixedPoint.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181093426 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "comboFP.qsys " "Elaborating Platform Designer system entity \"comboFP.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181093434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:57 Progress: Loading computer/comboFP.qsys " "2019.03.09.20:24:57 Progress: Loading computer/comboFP.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181097258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:57 Progress: Reading input file " "2019.03.09.20:24:57 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181097728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:57 Progress: Adding nios_custom_instr_floating_point_2_combi_0 \[altera_nios_custom_instr_floating_point_2_combi 17.1\] " "2019.03.09.20:24:57 Progress: Adding nios_custom_instr_floating_point_2_combi_0 \[altera_nios_custom_instr_floating_point_2_combi 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181097814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:58 Progress: Parameterizing module nios_custom_instr_floating_point_2_combi_0 " "2019.03.09.20:24:58 Progress: Parameterizing module nios_custom_instr_floating_point_2_combi_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181098655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:58 Progress: Building connections " "2019.03.09.20:24:58 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181098659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:58 Progress: Parameterizing connections " "2019.03.09.20:24:58 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181098659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:58 Progress: Validating " "2019.03.09.20:24:58 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181098680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.03.09.20:24:58 Progress: Done reading input file " "2019.03.09.20:24:58 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181098720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ComboFP: Generating comboFP \"comboFP\" for QUARTUS_SYNTH " "ComboFP: Generating comboFP \"comboFP\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181099386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios_custom_instr_floating_point_2_combi_0: \"comboFP\" instantiated altera_nios_custom_instr_floating_point_2_combi \"nios_custom_instr_floating_point_2_combi_0\" " "Nios_custom_instr_floating_point_2_combi_0: \"comboFP\" instantiated altera_nios_custom_instr_floating_point_2_combi \"nios_custom_instr_floating_point_2_combi_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181099778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ComboFP: Done \"comboFP\" with 2 modules, 6 files " "ComboFP: Done \"comboFP\" with 2 modules, 6 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181099800 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "comboFP.qsys " "Finished elaborating Platform Designer system entity \"comboFP.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181100481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textpage.v 1 1 " "Found 1 design units, including 1 entities, in source file textpage.v" { { "Info" "ISGN_ENTITY_NAME" "1 textPage " "Found entity 1: textPage" {  } { { "textPage.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/textPage.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file textdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 textDecode " "Found entity 1: textDecode" {  } { { "textDecode.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/textDecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file colourdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 colourDecode " "Found entity 1: colourDecode" {  } { { "colourDecode.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/colourDecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(12) " "Verilog HDL warning at ALU.v(12): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "port.v 1 1 " "Found 1 design units, including 1 entities, in source file port.v" { { "Info" "ISGN_ENTITY_NAME" "1 port " "Found entity 1: port" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "interrupt_controller.v " "Can't analyze file -- file interrupt_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552181100590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util.v 5 5 " "Found 5 design units, including 5 entities, in source file util.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxN " "Found entity 1: muxN" {  } { { "util.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/util.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100602 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcdToHex " "Found entity 2: bcdToHex" {  } { { "util.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/util.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100602 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder " "Found entity 3: decoder" {  } { { "util.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100602 ""} { "Info" "ISGN_ENTITY_NAME" "4 fdiv " "Found entity 4: fdiv" {  } { { "util.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/util.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100602 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipeProgress " "Found entity 5: pipeProgress" {  } { { "util.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/util.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 sw_input " "Found entity 1: sw_input" {  } { { "sw_port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sw_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100605 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGA.v(29) " "Verilog HDL Module Instantiation warning at VGA.v(29): ignored dangling comma in List of Port Connections" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181100607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA.v(53) " "Verilog HDL information at VGA.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552181100607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 2 2 " "Found 2 design units, including 2 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100609 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PORT " "Found entity 1: VGA_PORT" {  } { { "VGA_port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100613 ""} { "Info" "ISGN_ENTITY_NAME" "2 addrConversion " "Found entity 2: addrConversion" {  } { { "VGA_port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_port.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100613 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "timer_input.v " "Can't analyze file -- file timer_input.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552181100615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_output.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_output " "Found entity 1: hex_output" {  } { { "hex_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 programMemory " "Found entity 1: programMemory" {  } { { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/dataMemory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(68) " "Verilog HDL information at ControlUnit.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(101) " "Verilog HDL warning at ControlUnit.v(101): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(124) " "Verilog HDL warning at ControlUnit.v(124): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 124 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(132) " "Verilog HDL warning at ControlUnit.v(132): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 132 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(147) " "Verilog HDL warning at ControlUnit.v(147): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(154) " "Verilog HDL warning at ControlUnit.v(154): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 154 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(170) " "Verilog HDL warning at ControlUnit.v(170): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(185) " "Verilog HDL warning at ControlUnit.v(185): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(188) " "Verilog HDL warning at ControlUnit.v(188): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(191) " "Verilog HDL warning at ControlUnit.v(191): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(193) " "Verilog HDL warning at ControlUnit.v(193): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(195) " "Verilog HDL warning at ControlUnit.v(195): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 195 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(198) " "Verilog HDL warning at ControlUnit.v(198): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 198 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(200) " "Verilog HDL warning at ControlUnit.v(200): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(201) " "Verilog HDL warning at ControlUnit.v(201): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 201 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(216) " "Verilog HDL warning at ControlUnit.v(216): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 216 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(239) " "Verilog HDL warning at ControlUnit.v(239): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(247) " "Verilog HDL warning at ControlUnit.v(247): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(270) " "Verilog HDL warning at ControlUnit.v(270): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 270 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(308) " "Verilog HDL warning at ControlUnit.v(308): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 308 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(316) " "Verilog HDL warning at ControlUnit.v(316): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(331) " "Verilog HDL warning at ControlUnit.v(331): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(336) " "Verilog HDL warning at ControlUnit.v(336): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(346) " "Verilog HDL warning at ControlUnit.v(346): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 346 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(349) " "Verilog HDL warning at ControlUnit.v(349): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(352) " "Verilog HDL warning at ControlUnit.v(352): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 352 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(354) " "Verilog HDL warning at ControlUnit.v(354): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 354 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(356) " "Verilog HDL warning at ControlUnit.v(356): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 356 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(359) " "Verilog HDL warning at ControlUnit.v(359): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(361) " "Verilog HDL warning at ControlUnit.v(361): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 361 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(362) " "Verilog HDL warning at ControlUnit.v(362): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 362 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(369) " "Verilog HDL warning at ControlUnit.v(369): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 369 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(372) " "Verilog HDL warning at ControlUnit.v(372): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 372 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(375) " "Verilog HDL warning at ControlUnit.v(375): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 375 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(377) " "Verilog HDL warning at ControlUnit.v(377): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(382) " "Verilog HDL warning at ControlUnit.v(382): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 382 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(384) " "Verilog HDL warning at ControlUnit.v(384): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(385) " "Verilog HDL warning at ControlUnit.v(385): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(392) " "Verilog HDL warning at ControlUnit.v(392): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(395) " "Verilog HDL warning at ControlUnit.v(395): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 395 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(398) " "Verilog HDL warning at ControlUnit.v(398): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(400) " "Verilog HDL warning at ControlUnit.v(400): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 400 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(405) " "Verilog HDL warning at ControlUnit.v(405): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(407) " "Verilog HDL warning at ControlUnit.v(407): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 407 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(408) " "Verilog HDL warning at ControlUnit.v(408): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 408 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(415) " "Verilog HDL warning at ControlUnit.v(415): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 415 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(418) " "Verilog HDL warning at ControlUnit.v(418): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(421) " "Verilog HDL warning at ControlUnit.v(421): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(423) " "Verilog HDL warning at ControlUnit.v(423): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 423 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(428) " "Verilog HDL warning at ControlUnit.v(428): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 428 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(430) " "Verilog HDL warning at ControlUnit.v(430): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 430 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(431) " "Verilog HDL warning at ControlUnit.v(431): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 431 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(438) " "Verilog HDL warning at ControlUnit.v(438): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 438 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(441) " "Verilog HDL warning at ControlUnit.v(441): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 441 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(444) " "Verilog HDL warning at ControlUnit.v(444): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 444 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(446) " "Verilog HDL warning at ControlUnit.v(446): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 446 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(451) " "Verilog HDL warning at ControlUnit.v(451): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 451 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(453) " "Verilog HDL warning at ControlUnit.v(453): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 453 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(454) " "Verilog HDL warning at ControlUnit.v(454): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 454 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(500) " "Verilog HDL warning at ControlUnit.v(500): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 500 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(523) " "Verilog HDL warning at ControlUnit.v(523): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 523 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(546) " "Verilog HDL warning at ControlUnit.v(546): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 546 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(561) " "Verilog HDL warning at ControlUnit.v(561): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 561 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(584) " "Verilog HDL warning at ControlUnit.v(584): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 584 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(607) " "Verilog HDL warning at ControlUnit.v(607): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 607 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(638) " "Verilog HDL warning at ControlUnit.v(638): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 638 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(653) " "Verilog HDL warning at ControlUnit.v(653): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 653 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(730) " "Verilog HDL warning at ControlUnit.v(730): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 730 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(839) " "Verilog HDL warning at ControlUnit.v(839): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 839 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(847) " "Verilog HDL warning at ControlUnit.v(847): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 847 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(870) " "Verilog HDL warning at ControlUnit.v(870): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 870 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(893) " "Verilog HDL warning at ControlUnit.v(893): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 893 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(916) " "Verilog HDL warning at ControlUnit.v(916): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 916 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(939) " "Verilog HDL warning at ControlUnit.v(939): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 939 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(985) " "Verilog HDL warning at ControlUnit.v(985): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(1055) " "Verilog HDL warning at ControlUnit.v(1055): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1055 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(1078) " "Verilog HDL warning at ControlUnit.v(1078): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1078 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(1101) " "Verilog HDL warning at ControlUnit.v(1101): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ControlUnit.v(1140) " "Verilog HDL warning at ControlUnit.v(1140): extended using \"x\" or \"z\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1140 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 3 3 " "Found 3 design units, including 3 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100634 ""} { "Info" "ISGN_ENTITY_NAME" "2 triState " "Found entity 2: triState" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100634 ""} { "Info" "ISGN_ENTITY_NAME" "3 nextIrq " "Found entity 3: nextIrq" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ports.v 1 1 " "Found 1 design units, including 1 entities, in source file ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 ports " "Found entity 1: ports" {  } { { "ports.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_port_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_PORT_TEST " "Found entity 1: VGA_PORT_TEST" {  } { { "VGA_PORT_TEST.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_PORT_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA ps2Keyboard.v(13) " "Verilog HDL Declaration information at ps2Keyboard.v(13): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552181100642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboard.v 2 2 " "Found 2 design units, including 2 entities, in source file ps2keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Keyboard " "Found entity 1: ps2Keyboard" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100644 ""} { "Info" "ISGN_ENTITY_NAME" "2 edgeDetect " "Found entity 2: edgeDetect" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2test.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2Test " "Found entity 1: ps2Test" {  } { { "ps2Test.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100648 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalMemory.v(18) " "Verilog HDL warning at internalMemory.v(18): extended using \"x\" or \"z\"" {  } { { "internalMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100649 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "internalMemory.v(27) " "Verilog HDL warning at internalMemory.v(27): extended using \"x\" or \"z\"" {  } { { "internalMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file internalmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 internalMemory " "Found entity 1: internalMemory" {  } { { "internalMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100651 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_memoryMap.v(27) " "Verilog HDL warning at VGA_memoryMap.v(27): extended using \"x\" or \"z\"" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100653 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VGA_memoryMap.v(47) " "Verilog HDL warning at VGA_memoryMap.v(47): extended using \"x\" or \"z\"" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_memorymap.v 3 3 " "Found 3 design units, including 3 entities, in source file vga_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_memoryMap " "Found entity 1: VGA_memoryMap" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100656 ""} { "Info" "ISGN_ENTITY_NAME" "2 pixelDecode " "Found entity 2: pixelDecode" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100656 ""} { "Info" "ISGN_ENTITY_NAME" "3 pixelMap " "Found entity 3: pixelMap" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymapped.v 1 1 " "Found 1 design units, including 1 entities, in source file memorymapped.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryMapped " "Found entity 1: MemoryMapped" {  } { { "MemoryMapped.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/MemoryMapped.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2Keyboard_memoryMap.v " "Can't analyze file -- file ps2Keyboard_memoryMap.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1552181100662 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "keyCodeDecoder_memoryMap.v(32) " "Verilog HDL warning at keyCodeDecoder_memoryMap.v(32): extended using \"x\" or \"z\"" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keycodedecoder_memorymap.v 2 2 " "Found 2 design units, including 2 entities, in source file keycodedecoder_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyCodeDecoder_memoryMap " "Found entity 1: keyCodeDecoder_memoryMap" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100667 ""} { "Info" "ISGN_ENTITY_NAME" "2 keyCodeDecoder " "Found entity 2: keyCodeDecoder" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100667 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mutliply_memoryMap.v(36) " "Verilog HDL warning at mutliply_memoryMap.v(36): extended using \"x\" or \"z\"" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mutliply_memorymap.v 1 1 " "Found 1 design units, including 1 entities, in source file mutliply_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_memoryMap " "Found entity 1: multiply_memoryMap" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "divide_memoryMap.v(38) " "Verilog HDL warning at divide_memoryMap.v(38): extended using \"x\" or \"z\"" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_memorymap.v 1 1 " "Found 1 design units, including 1 entities, in source file divide_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide_memoryMap " "Found entity 1: divide_memoryMap" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100673 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vau_memoryMap.v(55) " "Verilog HDL warning at vau_memoryMap.v(55): extended using \"x\" or \"z\"" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vau_memorymap.v 1 1 " "Found 1 design units, including 1 entities, in source file vau_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 vector_memoryMap " "Found entity 1: vector_memoryMap" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_output.v 1 1 " "Found 1 design units, including 1 entities, in source file led_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_output " "Found entity 1: led_output" {  } { { "led_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/led_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100679 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lfsr_memoryMap.v(61) " "Verilog HDL warning at lfsr_memoryMap.v(61): extended using \"x\" or \"z\"" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_memorymap.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_memoryMap " "Found entity 1: lfsr_memoryMap" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincosport.v 1 1 " "Found 1 design units, including 1 entities, in source file sincosport.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinCosPort " "Found entity 1: sinCosPort" {  } { { "sinCosPort.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sinCosPort.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifobuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file fifobuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifoBuffer " "Found entity 1: fifoBuffer" {  } { { "fifoBuffer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/fifoBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100688 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectPoint_memoryMap.v(28) " "Verilog HDL warning at projectPoint_memoryMap.v(28): extended using \"x\" or \"z\"" {  } { { "projectPoint_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/projectPoint_memoryMap.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100690 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "projectPoint_memoryMap.v(29) " "Verilog HDL warning at projectPoint_memoryMap.v(29): extended using \"x\" or \"z\"" {  } { { "projectPoint_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/projectPoint_memoryMap.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1552181100690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectpoint_memorymap.v 1 1 " "Found 1 design units, including 1 entities, in source file projectpoint_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 projectPoint_memoryMap " "Found entity 1: projectPoint_memoryMap" {  } { { "projectPoint_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/projectPoint_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half.v 1 1 " "Found 1 design units, including 1 entities, in source file add_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_half " "Found entity 1: add_half" {  } { { "add_half.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181100694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181100694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file add_half/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_half) " "Found design unit 1: dspba_library_package (add_half)" {  } { { "add_half/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file add_half/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "add_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_half/add_half_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_half/add_half_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_half_0002-normal " "Found design unit 1: add_half_0002-normal" {  } { { "add_half/add_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/add_half_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101261 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_half_0002 " "Found entity 1: add_half_0002" {  } { { "add_half/add_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/add_half/add_half_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_half.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_half " "Found entity 1: mult_half" {  } { { "mult_half.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_half/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mult_half/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mult_half) " "Found design unit 1: dspba_library_package (mult_half)" {  } { { "mult_half/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_half/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file mult_half/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "mult_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_half/mult_half_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult_half/mult_half_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult_half_0002-normal " "Found design unit 1: mult_half_0002-normal" {  } { { "mult_half/mult_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/mult_half_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101271 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult_half_0002 " "Found entity 1: mult_half_0002" {  } { { "mult_half/mult_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mult_half/mult_half_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_half.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_half " "Found entity 1: sub_half" {  } { { "sub_half.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_half/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sub_half/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sub_half) " "Found design unit 1: dspba_library_package (sub_half)" {  } { { "sub_half/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_half/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file sub_half/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "sub_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_half/sub_half_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_half/sub_half_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_half_0002-normal " "Found design unit 1: sub_half_0002-normal" {  } { { "sub_half/sub_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/sub_half_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101283 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_half_0002 " "Found entity 1: sub_half_0002" {  } { { "sub_half/sub_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sub_half/sub_half_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_half.v 1 1 " "Found 1 design units, including 1 entities, in source file div_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_half " "Found entity 1: div_half" {  } { { "div_half.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_half/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file div_half/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_half) " "Found design unit 1: dspba_library_package (div_half)" {  } { { "div_half/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_half/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file div_half/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "div_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101290 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only div_half/div_half_0002.vhd(328) " "Unrecognized synthesis attribute \"preserve_syn_only\" at div_half/div_half_0002.vhd(328)" {  } { { "div_half/div_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/div_half_0002.vhd" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "preserve_syn_only div_half/div_half_0002.vhd(348) " "Unrecognized synthesis attribute \"preserve_syn_only\" at div_half/div_half_0002.vhd(348)" {  } { { "div_half/div_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/div_half_0002.vhd" 348 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_half/div_half_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_half/div_half_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_half_0002-normal " "Found design unit 1: div_half_0002-normal" {  } { { "div_half/div_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/div_half_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101296 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_half_0002 " "Found entity 1: div_half_0002" {  } { { "div_half/div_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/div_half/div_half_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_fixed16tohalf.v 1 1 " "Found 1 design units, including 1 entities, in source file conv_fixed16tohalf.v" { { "Info" "ISGN_ENTITY_NAME" "1 conv_fixed16ToHalf " "Found entity 1: conv_fixed16ToHalf" {  } { { "conv_fixed16ToHalf.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_fixed16tohalf/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file conv_fixed16tohalf/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (conv_fixed16tohalf) " "Found design unit 1: dspba_library_package (conv_fixed16tohalf)" {  } { { "conv_fixed16ToHalf/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_fixed16tohalf/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_fixed16tohalf/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "conv_fixed16ToHalf/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_fixed16tohalf/conv_fixed16tohalf_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_fixed16tohalf/conv_fixed16tohalf_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_fixed16ToHalf_0002-normal " "Found design unit 1: conv_fixed16ToHalf_0002-normal" {  } { { "conv_fixed16ToHalf/conv_fixed16ToHalf_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/conv_fixed16ToHalf_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101306 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_fixed16ToHalf_0002 " "Found entity 1: conv_fixed16ToHalf_0002" {  } { { "conv_fixed16ToHalf/conv_fixed16ToHalf_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/conv_fixed16ToHalf/conv_fixed16ToHalf_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "castint_half.v 1 1 " "Found 1 design units, including 1 entities, in source file castint_half.v" { { "Info" "ISGN_ENTITY_NAME" "1 castInt_half " "Found entity 1: castInt_half" {  } { { "castInt_half.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "castint_half/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file castint_half/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (castint_half) " "Found design unit 1: dspba_library_package (castint_half)" {  } { { "castInt_half/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "castint_half/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file castint_half/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "castInt_half/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "castint_half/castint_half_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file castint_half/castint_half_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 castInt_half_0002-normal " "Found design unit 1: castInt_half_0002-normal" {  } { { "castInt_half/castInt_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/castInt_half_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101316 ""} { "Info" "ISGN_ENTITY_NAME" "1 castInt_half_0002 " "Found entity 1: castInt_half_0002" {  } { { "castInt_half/castInt_half_0002.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/castInt_half/castInt_half_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizeline_memorymap.v 2 2 " "Found 2 design units, including 2 entities, in source file rasterizeline_memorymap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizeLine_memoryMap " "Found entity 1: rasterizeLine_memoryMap" {  } { { "rasterizeLine_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/rasterizeLine_memoryMap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101322 ""} { "Info" "ISGN_ENTITY_NAME" "2 clipToZPlane " "Found entity 2: clipToZPlane" {  } { { "rasterizeLine_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/rasterizeLine_memoryMap.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101322 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matrixVecMult3x3.v(35) " "Verilog HDL Module Instantiation warning at matrixVecMult3x3.v(35): ignored dangling comma in List of Port Connections" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181101323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matrixVecMult3x3.v(41) " "Verilog HDL Module Instantiation warning at matrixVecMult3x3.v(41): ignored dangling comma in List of Port Connections" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181101323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matrixVecMult3x3.v(47) " "Verilog HDL Module Instantiation warning at matrixVecMult3x3.v(47): ignored dangling comma in List of Port Connections" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181101323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matrixVecMult3x3.v(54) " "Verilog HDL Module Instantiation warning at matrixVecMult3x3.v(54): ignored dangling comma in List of Port Connections" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181101323 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matrixVecMult3x3.v(61) " "Verilog HDL Module Instantiation warning at matrixVecMult3x3.v(61): ignored dangling comma in List of Port Connections" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1552181101323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixvecmult3x3.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixvecmult3x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrixVecMult3x3 " "Found entity 1: matrixVecMult3x3" {  } { { "matrixVecMult3x3.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/matrixVecMult3x3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo16.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo16.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo16 " "Found entity 1: fifo16" {  } { { "fifo16.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/fifo16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/multicyclefp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/multicyclefp/multicyclefp.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicycleFP " "Found entity 1: multicycleFP" {  } { { "db/ip/multicyclefp/multicyclefp.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/multicyclefp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAddSub-normal " "Found design unit 1: FPAddSub-normal" {  } { { "db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101338 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAddSub " "Found entity 1: FPAddSub" {  } { { "db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpaddsub/fpaddsub.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPDiv-beh " "Found design unit 1: FPDiv-beh" {  } { { "db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101340 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPDiv " "Found entity 1: FPDiv" {  } { { "db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpdiv/fpdiv.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpmult/fpmult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpmult/fpmult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMult-normal " "Found design unit 1: FPMult-normal" {  } { { "db/ip/multicyclefp/submodules/fpmult/fpmult.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpmult/fpmult.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101344 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMult " "Found entity 1: FPMult" {  } { { "db/ip/multicyclefp/submodules/fpmult/fpmult.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpmult/fpmult.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt-normal " "Found design unit 1: FPSqrt-normal" {  } { { "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101349 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPSqrt " "Found entity 1: FPSqrt" {  } { { "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpsqrt/fpsqrt.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPSqrt_safe_path (multicyclefp) " "Found design unit 1: FPSqrt_safe_path (multicyclefp)" {  } { { "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101350 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FPSqrt_safe_path-body " "Found design unit 2: FPSqrt_safe_path-body" {  } { { "db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpsqrt/fpsqrt_safe_path.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/floattoint/floattoint.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/floattoint/floattoint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatToInt-normal " "Found design unit 1: FloatToInt-normal" {  } { { "db/ip/multicyclefp/submodules/floattoint/floattoint.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/floattoint/floattoint.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101352 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatToInt " "Found entity 1: FloatToInt" {  } { { "db/ip/multicyclefp/submodules/floattoint/floattoint.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/floattoint/floattoint.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntToFloat-normal " "Found design unit 1: IntToFloat-normal" {  } { { "db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101355 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntToFloat " "Found entity 1: IntToFloat" {  } { { "db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/inttofloat/inttofloat.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpoint2_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpoint2_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi-fpmulti " "Found design unit 1: fpoint2_multi-fpmulti" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101358 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi " "Found entity 1: fpoint2_multi" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_datapath-fp_data_path " "Found design unit 1: fpoint2_multi_datapath-fp_data_path" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101359 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_datapath " "Found entity 1: fpoint2_multi_datapath" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi_datapath.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_delay-delay " "Found design unit 1: fpoint2_multi_dspba_delay-delay" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101362 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_multi_dspba_delay " "Found entity 1: fpoint2_multi_dspba_delay" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_multi_dspba_library_package (multicyclefp) " "Found design unit 1: fpoint2_multi_dspba_library_package (multicyclefp)" {  } { { "db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/multicyclefp/submodules/fpoint2_multi_dspba_library_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordicfixedpoint/cordicfixedpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/cordicfixedpoint/cordicfixedpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordicFixedPoint " "Found entity 1: cordicFixedPoint" {  } { { "db/ip/cordicfixedpoint/cordicfixedpoint.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/cordicfixedpoint.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordicFixedPoint_CORDIC_0-normal " "Found design unit 1: cordicFixedPoint_CORDIC_0-normal" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101373 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordicFixedPoint_CORDIC_0 " "Found entity 1: cordicFixedPoint_CORDIC_0" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordicfixedpoint/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file db/ip/cordicfixedpoint/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/cordicfixedpoint/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/cordicfixedpoint/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordicfixedpoint) " "Found design unit 1: dspba_library_package (cordicfixedpoint)" {  } { { "db/ip/cordicfixedpoint/submodules/dspba_library_package.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/combofp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/combofp/combofp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comboFP " "Found entity 1: comboFP" {  } { { "db/ip/combofp/combofp.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/combofp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPCompareFused-normal " "Found design unit 1: FPCompareFused-normal" {  } { { "db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101382 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPCompareFused " "Found entity 1: FPCompareFused" {  } { { "db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpcomparefused/fpcomparefused.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPMinMaxFused-normal " "Found design unit 1: FPMinMaxFused-normal" {  } { { "db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101385 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPMinMaxFused " "Found entity 1: FPMinMaxFused" {  } { { "db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpminmaxfused/fpminmaxfused.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/submodules/fpneg_abs/fpabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/combofp/submodules/fpneg_abs/fpabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPAbs-normal " "Found design unit 1: FPAbs-normal" {  } { { "db/ip/combofp/submodules/fpneg_abs/fpabs.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpneg_abs/fpabs.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101385 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPAbs " "Found entity 1: FPAbs" {  } { { "db/ip/combofp/submodules/fpneg_abs/fpabs.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpneg_abs/fpabs.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/submodules/fpneg_abs/fpneg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/combofp/submodules/fpneg_abs/fpneg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPNeg-normal " "Found design unit 1: FPNeg-normal" {  } { { "db/ip/combofp/submodules/fpneg_abs/fpneg.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpneg_abs/fpneg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101387 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPNeg " "Found entity 1: FPNeg" {  } { { "db/ip/combofp/submodules/fpneg_abs/fpneg.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpneg_abs/fpneg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/combofp/submodules/fpoint2_combi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/combofp/submodules/fpoint2_combi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpoint2_combi-fpcombi " "Found design unit 1: fpoint2_combi-fpcombi" {  } { { "db/ip/combofp/submodules/fpoint2_combi.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpoint2_combi.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101390 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpoint2_combi " "Found entity 1: fpoint2_combi" {  } { { "db/ip/combofp/submodules/fpoint2_combi.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/combofp/submodules/fpoint2_combi.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181101390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181101390 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BUF_DISP VGA.v(51) " "Verilog HDL Implicit Net warning at VGA.v(51): created implicit net for \"BUF_DISP\"" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cLOCK_50 VGA_PORT_TEST.v(44) " "Verilog HDL Implicit Net warning at VGA_PORT_TEST.v(44): created implicit net for \"cLOCK_50\"" {  } { { "VGA_PORT_TEST.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_PORT_TEST.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_output1 mutliply_memoryMap.v(41) " "Verilog HDL Implicit Net warning at mutliply_memoryMap.v(41): created implicit net for \"cs_output1\"" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_output1 divide_memoryMap.v(22) " "Verilog HDL Implicit Net warning at divide_memoryMap.v(22): created implicit net for \"cs_output1\"" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs_output2 divide_memoryMap.v(23) " "Verilog HDL Implicit Net warning at divide_memoryMap.v(23): created implicit net for \"cs_output2\"" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cs lfsr_memoryMap.v(14) " "Verilog HDL Implicit Net warning at lfsr_memoryMap.v(14): created implicit net for \"cs\"" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101492 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hex_output.v(6) " "Verilog HDL Instantiation warning at hex_output.v(6): instance has no name" {  } { { "hex_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hex_output.v(7) " "Verilog HDL Instantiation warning at hex_output.v(7): instance has no name" {  } { { "hex_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hex_output.v(8) " "Verilog HDL Instantiation warning at hex_output.v(8): instance has no name" {  } { { "hex_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "hex_output.v(9) " "Verilog HDL Instantiation warning at hex_output.v(9): instance has no name" {  } { { "hex_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ps2Keyboard.v(72) " "Verilog HDL Instantiation warning at ps2Keyboard.v(72): instance has no name" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "computer.v(171) " "Verilog HDL Instantiation warning at computer.v(171): instance has no name" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 171 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_memoryMap.v(85) " "Verilog HDL Instantiation warning at VGA_memoryMap.v(85): instance has no name" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101513 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_memoryMap.v(102) " "Verilog HDL Instantiation warning at VGA_memoryMap.v(102): instance has no name" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 102 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101514 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "keyCodeDecoder_memoryMap.v(35) " "Verilog HDL Instantiation warning at keyCodeDecoder_memoryMap.v(35): instance has no name" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101514 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "keyCodeDecoder_memoryMap.v(36) " "Verilog HDL Instantiation warning at keyCodeDecoder_memoryMap.v(36): instance has no name" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101514 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "keyCodeDecoder_memoryMap.v(37) " "Verilog HDL Instantiation warning at keyCodeDecoder_memoryMap.v(37): instance has no name" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mutliply_memoryMap.v(39) " "Verilog HDL Instantiation warning at mutliply_memoryMap.v(39): instance has no name" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mutliply_memoryMap.v(40) " "Verilog HDL Instantiation warning at mutliply_memoryMap.v(40): instance has no name" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mutliply_memoryMap.v(41) " "Verilog HDL Instantiation warning at mutliply_memoryMap.v(41): instance has no name" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(57) " "Verilog HDL Instantiation warning at vau_memoryMap.v(57): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(58) " "Verilog HDL Instantiation warning at vau_memoryMap.v(58): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(59) " "Verilog HDL Instantiation warning at vau_memoryMap.v(59): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(61) " "Verilog HDL Instantiation warning at vau_memoryMap.v(61): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101515 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(62) " "Verilog HDL Instantiation warning at vau_memoryMap.v(62): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(63) " "Verilog HDL Instantiation warning at vau_memoryMap.v(63): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(65) " "Verilog HDL Instantiation warning at vau_memoryMap.v(65): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(66) " "Verilog HDL Instantiation warning at vau_memoryMap.v(66): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(67) " "Verilog HDL Instantiation warning at vau_memoryMap.v(67): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "vau_memoryMap.v(68) " "Verilog HDL Instantiation warning at vau_memoryMap.v(68): instance has no name" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lfsr_memoryMap.v(63) " "Verilog HDL Instantiation warning at lfsr_memoryMap.v(63): instance has no name" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 63 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ControlUnit.v(41) " "Verilog HDL Instantiation warning at ControlUnit.v(41): instance has no name" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101516 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ps2Test.v(81) " "Verilog HDL Instantiation warning at ps2Test.v(81): instance has no name" {  } { { "ps2Test.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Test.v" 81 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ps2Test.v(82) " "Verilog HDL Instantiation warning at ps2Test.v(82): instance has no name" {  } { { "ps2Test.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Test.v" 82 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101530 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divide_memoryMap.v(41) " "Verilog HDL Instantiation warning at divide_memoryMap.v(41): instance has no name" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divide_memoryMap.v(42) " "Verilog HDL Instantiation warning at divide_memoryMap.v(42): instance has no name" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divide_memoryMap.v(43) " "Verilog HDL Instantiation warning at divide_memoryMap.v(43): instance has no name" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divide_memoryMap.v(44) " "Verilog HDL Instantiation warning at divide_memoryMap.v(44): instance has no name" {  } { { "divide_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/divide_memoryMap.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "rasterizeLine_memoryMap.v(30) " "Verilog HDL Instantiation warning at rasterizeLine_memoryMap.v(30): instance has no name" {  } { { "rasterizeLine_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/rasterizeLine_memoryMap.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101531 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "rasterizeLine_memoryMap.v(31) " "Verilog HDL Instantiation warning at rasterizeLine_memoryMap.v(31): instance has no name" {  } { { "rasterizeLine_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/rasterizeLine_memoryMap.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1552181101532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "computer " "Elaborating entity \"computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552181101711 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PORT_deviceData\[15..8\] 0 computer.v(82) " "Net \"PORT_deviceData\[15..8\]\" at computer.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PORT_deviceData\[6..5\] 0 computer.v(82) " "Net \"PORT_deviceData\[6..5\]\" at computer.v(82) has no driver or initial value, using a default initial value '0'" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 82 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PORT_deviceData2\[15..3\] 0 computer.v(83) " "Net \"PORT_deviceData2\[15..3\]\" at computer.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR computer.v(23) " "Output port \"DRAM_ADDR\" at computer.v(23) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA computer.v(24) " "Output port \"DRAM_BA\" at computer.v(24) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 computer.v(44) " "Output port \"HEX4\" at computer.v(44) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 computer.v(45) " "Output port \"HEX5\" at computer.v(45) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT computer.v(12) " "Output port \"AUD_DACDAT\" at computer.v(12) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK computer.v(14) " "Output port \"AUD_XCK\" at computer.v(14) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N computer.v(25) " "Output port \"DRAM_CAS_N\" at computer.v(25) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE computer.v(26) " "Output port \"DRAM_CKE\" at computer.v(26) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK computer.v(27) " "Output port \"DRAM_CLK\" at computer.v(27) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101725 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N computer.v(28) " "Output port \"DRAM_CS_N\" at computer.v(28) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM computer.v(30) " "Output port \"DRAM_LDQM\" at computer.v(30) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N computer.v(31) " "Output port \"DRAM_RAS_N\" at computer.v(31) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM computer.v(32) " "Output port \"DRAM_UDQM\" at computer.v(32) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N computer.v(33) " "Output port \"DRAM_WE_N\" at computer.v(33) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK computer.v(36) " "Output port \"FPGA_I2C_SCLK\" at computer.v(36) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD computer.v(49) " "Output port \"IRDA_TXD\" at computer.v(49) has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181101726 "|computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ports ports:primaryPorts " "Elaborating entity \"ports\" for hierarchy \"ports:primaryPorts\"" {  } { { "computer.v" "primaryPorts" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder ports:primaryPorts\|decoder:selector " "Elaborating entity \"decoder\" for hierarchy \"ports:primaryPorts\|decoder:selector\"" {  } { { "ports.v" "selector" { Text "G:/Programs/altera/12.1sp1/projects/computer/ports.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port ports:primaryPorts\|port:port_creation\[0\].port_i " "Elaborating entity \"port\" for hierarchy \"ports:primaryPorts\|port:port_creation\[0\].port_i\"" {  } { { "ports.v" "port_creation\[0\].port_i" { Text "G:/Programs/altera/12.1sp1/projects/computer/ports.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_input sw_input:PORT_SW " "Elaborating entity \"sw_input\" for hierarchy \"sw_input:PORT_SW\"" {  } { { "computer.v" "PORT_SW" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_input keyboard_input:PORT_KEY " "Elaborating entity \"keyboard_input\" for hierarchy \"keyboard_input:PORT_KEY\"" {  } { { "computer.v" "PORT_KEY" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.v(10) " "Verilog HDL assignment warning at keyboard.v(10): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181101851 "|computer|keyboard_input:PORT_KEY"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "edges keyboard.v(14) " "Verilog HDL Event Control warning at keyboard.v(14): posedge or negedge of vector \"edges\" depends solely on its least-significant bit" {  } { { "keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyboard.v" 14 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1552181101851 "|computer|keyboard_input:PORT_KEY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_output hex_output:PORT_HEX " "Elaborating entity \"hex_output\" for hierarchy \"hex_output:PORT_HEX\"" {  } { { "computer.v" "PORT_HEX" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdToHex hex_output:PORT_HEX\|bcdToHex:comb_5 " "Elaborating entity \"bcdToHex\" for hierarchy \"hex_output:PORT_HEX\|bcdToHex:comb_5\"" {  } { { "hex_output.v" "comb_5" { Text "G:/Programs/altera/12.1sp1/projects/computer/hex_output.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2Keyboard ps2Keyboard:PORT_KYB " "Elaborating entity \"ps2Keyboard\" for hierarchy \"ps2Keyboard:PORT_KYB\"" {  } { { "computer.v" "PORT_KYB" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101899 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parity_recieved ps2Keyboard.v(16) " "Verilog HDL or VHDL warning at ps2Keyboard.v(16): object \"parity_recieved\" assigned a value but never read" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1552181101899 "|computer|ps2Keyboard:PORT_KYB"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2Keyboard.v(56) " "Verilog HDL assignment warning at ps2Keyboard.v(56): truncated value with size 32 to match size of target (3)" {  } { { "ps2Keyboard.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181101900 "|computer|ps2Keyboard:PORT_KYB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifoBuffer ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst " "Elaborating entity \"fifoBuffer\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\"" {  } { { "ps2Keyboard.v" "fifoBuffer_inst" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181101927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\"" {  } { { "fifoBuffer.v" "dcfifo_component" { Text "G:/Programs/altera/12.1sp1/projects/computer/fifoBuffer.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\"" {  } { { "fifoBuffer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/fifoBuffer.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181102349 ""}  } { { "fifoBuffer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/fifoBuffer.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181102349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_fkl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_fkl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_fkl1 " "Found entity 1: dcfifo_fkl1" {  } { { "db/dcfifo_fkl1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_fkl1 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated " "Elaborating entity \"dcfifo_fkl1\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_fkl1.tdf" "rdptr_g_gray2bin" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_dg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_dg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_dg6 " "Found entity 1: a_graycounter_dg6" {  } { { "db/a_graycounter_dg6.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/a_graycounter_dg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_dg6 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_graycounter_dg6:rdptr_g1p " "Elaborating entity \"a_graycounter_dg6\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_graycounter_dg6:rdptr_g1p\"" {  } { { "db/dcfifo_fkl1.tdf" "rdptr_g1p" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9ub " "Found entity 1: a_graycounter_9ub" {  } { { "db/a_graycounter_9ub.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/a_graycounter_9ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9ub ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_graycounter_9ub:wrptr_g1p " "Elaborating entity \"a_graycounter_9ub\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|a_graycounter_9ub:wrptr_g1p\"" {  } { { "db/dcfifo_fkl1.tdf" "wrptr_g1p" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfa1 " "Found entity 1: altsyncram_bfa1" {  } { { "db/altsyncram_bfa1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_bfa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfa1 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|altsyncram_bfa1:fifo_ram " "Elaborating entity \"altsyncram_bfa1\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|altsyncram_bfa1:fifo_ram\"" {  } { { "db/dcfifo_fkl1.tdf" "fifo_ram" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|dffpipe_1v8:rs_brp " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|dffpipe_1v8:rs_brp\"" {  } { { "db/dcfifo_fkl1.tdf" "rs_brp" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\"" {  } { { "db/dcfifo_fkl1.tdf" "rs_dgwp" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe6 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_j9l:rs_dgwp\|dffpipe_4v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe6" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/alt_synch_pipe_k9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\"" {  } { { "db/dcfifo_fkl1.tdf" "ws_dgrp" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dffpipe_5v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe9 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|alt_synch_pipe_k9l:ws_dgrp\|dffpipe_5v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe9" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/alt_synch_pipe_k9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_fkl1.tdf" "rdempty_eq_comp1_lsb" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181102985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181102985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_su5\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|cmpr_su5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_fkl1.tdf" "rdempty_eq_comp1_msb" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181102988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181103077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181103077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"ps2Keyboard:PORT_KYB\|fifoBuffer:fifoBuffer_inst\|dcfifo:dcfifo_component\|dcfifo_fkl1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_fkl1.tdf" "rdemp_eq_comp_lsb_mux" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/dcfifo_fkl1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetect ps2Keyboard:PORT_KYB\|edgeDetect:comb_127 " "Elaborating entity \"edgeDetect\" for hierarchy \"ps2Keyboard:PORT_KYB\|edgeDetect:comb_127\"" {  } { { "ps2Keyboard.v" "comb_127" { Text "G:/Programs/altera/12.1sp1/projects/computer/ps2Keyboard.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_output led_output:PORT_LED " "Elaborating entity \"led_output\" for hierarchy \"led_output:PORT_LED\"" {  } { { "computer.v" "PORT_LED" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 led_output.v(7) " "Verilog HDL assignment warning at led_output.v(7): truncated value with size 16 to match size of target (10)" {  } { { "led_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/led_output.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181103133 "|computer|led_output:PORT_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRW led_output.v(1) " "Output port \"DRW\" at led_output.v(1) has no driver" {  } { { "led_output.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/led_output.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181103134 "|computer|led_output:PORT_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinCosPort sinCosPort:cordic " "Elaborating entity \"sinCosPort\" for hierarchy \"sinCosPort:cordic\"" {  } { { "computer.v" "cordic" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sinCosPort.v(40) " "Verilog HDL assignment warning at sinCosPort.v(40): truncated value with size 32 to match size of target (2)" {  } { { "sinCosPort.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sinCosPort.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181103154 "|computer|sinCosPort:cordic"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "drw_input sinCosPort.v(16) " "Output port \"drw_input\" at sinCosPort.v(16) has no driver" {  } { { "sinCosPort.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/sinCosPort.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181103154 "|computer|sinCosPort:cordic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordicFixedPoint sinCosPort:cordic\|cordicFixedPoint:cordicfp " "Elaborating entity \"cordicFixedPoint\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\"" {  } { { "sinCosPort.v" "cordicfp" { Text "G:/Programs/altera/12.1sp1/projects/computer/sinCosPort.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordicFixedPoint_CORDIC_0 sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0 " "Elaborating entity \"cordicFixedPoint_CORDIC_0\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\"" {  } { { "db/ip/cordicfixedpoint/cordicfixedpoint.v" "cordic_0" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/cordicfixedpoint.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist20_signA_uid7_sincosTest_b_4 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist20_signA_uid7_sincosTest_b_4\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist20_signA_uid7_sincosTest_b_4" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist15_aip1E_uid82_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist15_aip1E_uid82_sincosTest_b_1\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist15_aip1E_uid82_sincosTest_b_1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist9_aip1E_uid162_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist9_aip1E_uid162_sincosTest_b_1\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist9_aip1E_uid162_sincosTest_b_1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid277_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist2_xMSB_uid277_sincosTest_b_1\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist2_xMSB_uid277_sincosTest_b_1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist13_yip1_5_uid113_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist13_yip1_5_uid113_sincosTest_b_1\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist13_yip1_5_uid113_sincosTest_b_1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist0_ySumPreRnd_uid300_sincosTest_b_1 " "Elaborating entity \"dspba_delay\" for hierarchy \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist0_ySumPreRnd_uid300_sincosTest_b_1\"" {  } { { "db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" "redist0_ySumPreRnd_uid300_sincosTest_b_1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/cordicfixedpoint/submodules/cordicfixedpoint_cordic_0.vhd" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:comb_534 " "Elaborating entity \"ALU\" for hierarchy \"ALU:comb_534\"" {  } { { "computer.v" "comb_534" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(12) " "Verilog HDL assignment warning at ALU.v(12): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181103681 "|computer|ALU:comb_534"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:REG " "Elaborating entity \"regFile\" for hierarchy \"regFile:REG\"" {  } { { "computer.v" "REG" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regFile.v(11) " "Verilog HDL assignment warning at regFile.v(11): truncated value with size 32 to match size of target (16)" {  } { { "regFile.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/regFile.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181103703 "|computer|regFile:REG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 regFile.v(20) " "Verilog HDL assignment warning at regFile.v(20): truncated value with size 32 to match size of target (16)" {  } { { "regFile.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/regFile.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181103704 "|computer|regFile:REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programMemory programMemory:PM " "Elaborating entity \"programMemory\" for hierarchy \"programMemory:PM\"" {  } { { "computer.v" "PM" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram programMemory:PM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"programMemory:PM\|altsyncram:altsyncram_component\"" {  } { { "programMemory.v" "altsyncram_component" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "programMemory:PM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"programMemory:PM\|altsyncram:altsyncram_component\"" {  } { { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181103992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "programMemory:PM\|altsyncram:altsyncram_component " "Instantiated megafunction \"programMemory:PM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program.hex " "Parameter \"init_file\" = \"program.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181103992 ""}  } { { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181103992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmf1 " "Found entity 1: altsyncram_fmf1" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmf1 programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated " "Elaborating entity \"altsyncram_fmf1\" for hierarchy \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104072 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 78 G:/Programs/altera/12.1sp1/projects/computer/program.hex " "Memory depth (16384) in the design file differs from memory depth (78) in the Memory Initialization File \"G:/Programs/altera/12.1sp1/projects/computer/program.hex\" -- setting initial value for remaining addresses to 0" {  } { { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1552181104078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_fmf1.tdf" "mux2" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internalMemory internalMemory:DM " "Elaborating entity \"internalMemory\" for hierarchy \"internalMemory:DM\"" {  } { { "computer.v" "DM" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 internalMemory.v(18) " "Verilog HDL assignment warning at internalMemory.v(18): truncated value with size 32 to match size of target (16)" {  } { { "internalMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181104228 "|computer|internalMemory:DM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 internalMemory.v(27) " "Verilog HDL assignment warning at internalMemory.v(27): truncated value with size 32 to match size of target (1)" {  } { { "internalMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181104229 "|computer|internalMemory:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory internalMemory:DM\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"internalMemory:DM\|dataMemory:DM\"" {  } { { "internalMemory.v" "DM" { Text "G:/Programs/altera/12.1sp1/projects/computer/internalMemory.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "G:/Programs/altera/12.1sp1/projects/computer/dataMemory.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/dataMemory.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataSegment.hex " "Parameter \"init_file\" = \"dataSegment.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181104302 ""}  } { { "dataMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/dataMemory.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181104302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dur1 " "Found entity 1: altsyncram_dur1" {  } { { "db/altsyncram_dur1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_dur1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dur1 internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated " "Elaborating entity \"altsyncram_dur1\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ai2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ai2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ai2 " "Found entity 1: altsyncram_5ai2" {  } { { "db/altsyncram_5ai2.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_5ai2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ai2 internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1 " "Elaborating entity \"altsyncram_5ai2\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\"" {  } { { "db/altsyncram_dur1.tdf" "altsyncram1" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_dur1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104488 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 5 G:/Programs/altera/12.1sp1/projects/computer/dataSegment.hex " "Memory depth (32768) in the design file differs from memory depth (5) in the Memory Initialization File \"G:/Programs/altera/12.1sp1/projects/computer/dataSegment.hex\" -- setting initial value for remaining addresses to 0" {  } { { "dataMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/dataMemory.v" 88 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1552181104496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|decode_8la:decode4 " "Elaborating entity \"decode_8la\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|decode_8la:decode4\"" {  } { { "db/altsyncram_5ai2.tdf" "decode4" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_5ai2.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181104748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181104748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|mux_7hb:mux6 " "Elaborating entity \"mux_7hb\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|mux_7hb:mux6\"" {  } { { "db/altsyncram_5ai2.tdf" "mux6" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_5ai2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dur1.tdf" "mgl_prim2" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_dur1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181104980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dur1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_dur1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105007 ""}  } { { "db/altsyncram_dur1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_dur1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181105007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_memoryMap VGA_memoryMap:display " "Elaborating entity \"VGA_memoryMap\" for hierarchy \"VGA_memoryMap:display\"" {  } { { "computer.v" "display" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_memoryMap.v(27) " "Verilog HDL assignment warning at VGA_memoryMap.v(27): truncated value with size 32 to match size of target (16)" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105464 "|computer|VGA_memoryMap:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_memoryMap.v(47) " "Verilog HDL assignment warning at VGA_memoryMap.v(47): truncated value with size 32 to match size of target (1)" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105465 "|computer|VGA_memoryMap:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryMapped VGA_memoryMap:display\|MemoryMapped:textPage " "Elaborating entity \"MemoryMapped\" for hierarchy \"VGA_memoryMap:display\|MemoryMapped:textPage\"" {  } { { "VGA_memoryMap.v" "textPage" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component\"" {  } { { "MemoryMapped.v" "altsyncram_component" { Text "G:/Programs/altera/12.1sp1/projects/computer/MemoryMapped.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component\"" {  } { { "MemoryMapped.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/MemoryMapped.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file videomemory.hex " "Parameter \"init_file\" = \"videomemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4800 " "Parameter \"numwords_a\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4800 " "Parameter \"numwords_b\" = \"4800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181105544 ""}  } { { "MemoryMapped.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/MemoryMapped.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181105544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_01l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01l2 " "Found entity 1: altsyncram_01l2" {  } { { "db/altsyncram_01l2.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_01l2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181105616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181105616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01l2 VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component\|altsyncram_01l2:auto_generated " "Elaborating entity \"altsyncram_01l2\" for hierarchy \"VGA_memoryMap:display\|MemoryMapped:textPage\|altsyncram:altsyncram_component\|altsyncram_01l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrConversion VGA_memoryMap:display\|addrConversion:linearMapping " "Elaborating entity \"addrConversion\" for hierarchy \"VGA_memoryMap:display\|addrConversion:linearMapping\"" {  } { { "VGA_memoryMap.v" "linearMapping" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105708 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_port.v(90) " "Verilog HDL assignment warning at VGA_port.v(90): truncated value with size 32 to match size of target (13)" {  } { { "VGA_port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_port.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105709 "|computer|VGA_memoryMap:display|addrConversion:linearMapping"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA_memoryMap:display\|VGA:display " "Elaborating entity \"VGA\" for hierarchy \"VGA_memoryMap:display\|VGA:display\"" {  } { { "VGA_memoryMap.v" "display" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(38) " "Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105724 "|computer|VGA_memoryMap:display|VGA:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(41) " "Verilog HDL assignment warning at VGA.v(41): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105724 "|computer|VGA_memoryMap:display|VGA:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(80) " "Verilog HDL assignment warning at VGA.v(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105726 "|computer|VGA_memoryMap:display|VGA:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA.v(81) " "Verilog HDL assignment warning at VGA.v(81): truncated value with size 32 to match size of target (10)" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105726 "|computer|VGA_memoryMap:display|VGA:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter VGA_memoryMap:display\|VGA:display\|counter:freqDivider " "Elaborating entity \"counter\" for hierarchy \"VGA_memoryMap:display\|VGA:display\|counter:freqDivider\"" {  } { { "VGA.v" "freqDivider" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA.v(106) " "Verilog HDL assignment warning at VGA.v(106): truncated value with size 32 to match size of target (1)" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181105761 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cout VGA.v(96) " "Output port \"cout\" at VGA.v(96) has no driver" {  } { { "VGA.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181105761 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxN VGA_memoryMap:display\|VGA:display\|muxN:rsw " "Elaborating entity \"muxN\" for hierarchy \"VGA_memoryMap:display\|VGA:display\|muxN:rsw\"" {  } { { "VGA.v" "rsw" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeProgress VGA_memoryMap:display\|VGA:display\|pipeProgress:vsDelay " "Elaborating entity \"pipeProgress\" for hierarchy \"VGA_memoryMap:display\|VGA:display\|pipeProgress:vsDelay\"" {  } { { "VGA.v" "vsDelay" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeProgress VGA_memoryMap:display\|pipeProgress:xDelay " "Elaborating entity \"pipeProgress\" for hierarchy \"VGA_memoryMap:display\|pipeProgress:xDelay\"" {  } { { "VGA_memoryMap.v" "xDelay" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeProgress VGA_memoryMap:display\|pipeProgress:crDelay " "Elaborating entity \"pipeProgress\" for hierarchy \"VGA_memoryMap:display\|pipeProgress:crDelay\"" {  } { { "VGA_memoryMap.v" "crDelay" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelDecode VGA_memoryMap:display\|pixelDecode:comb_123 " "Elaborating entity \"pixelDecode\" for hierarchy \"VGA_memoryMap:display\|pixelDecode:comb_123\"" {  } { { "VGA_memoryMap.v" "comb_123" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "textDecode VGA_memoryMap:display\|pixelDecode:comb_123\|textDecode:asciiTable " "Elaborating entity \"textDecode\" for hierarchy \"VGA_memoryMap:display\|pixelDecode:comb_123\|textDecode:asciiTable\"" {  } { { "VGA_memoryMap.v" "asciiTable" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colourDecode VGA_memoryMap:display\|pixelDecode:comb_123\|colourDecode:vgaColour " "Elaborating entity \"colourDecode\" for hierarchy \"VGA_memoryMap:display\|pixelDecode:comb_123\|colourDecode:vgaColour\"" {  } { { "VGA_memoryMap.v" "vgaColour" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelMap VGA_memoryMap:display\|pixelMap:comb_124 " "Elaborating entity \"pixelMap\" for hierarchy \"VGA_memoryMap:display\|pixelMap:comb_124\"" {  } { { "VGA_memoryMap.v" "comb_124" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181105920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_memoryMap.v(159) " "Verilog HDL assignment warning at VGA_memoryMap.v(159): truncated value with size 32 to match size of target (16)" {  } { { "VGA_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106139 "|computer|VGA_memoryMap:display|pixelMap:comb_124"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triState VGA_memoryMap:display\|pixelMap:comb_124\|triState:read " "Elaborating entity \"triState\" for hierarchy \"VGA_memoryMap:display\|pixelMap:comb_124\|triState:read\"" {  } { { "VGA_memoryMap.v" "read" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(1140) " "Verilog HDL assignment warning at ControlUnit.v(1140): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106817 "|computer|VGA_memoryMap:display|pixelMap:comb_124|triState:read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCodeDecoder_memoryMap keyCodeDecoder_memoryMap:toAscii " "Elaborating entity \"keyCodeDecoder_memoryMap\" for hierarchy \"keyCodeDecoder_memoryMap:toAscii\"" {  } { { "computer.v" "toAscii" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyCodeDecoder_memoryMap.v(32) " "Verilog HDL assignment warning at keyCodeDecoder_memoryMap.v(32): truncated value with size 32 to match size of target (1)" {  } { { "keyCodeDecoder_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106834 "|computer|keyCodeDecoder_memoryMap:toAscii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyCodeDecoder keyCodeDecoder_memoryMap:toAscii\|keyCodeDecoder:comb_109 " "Elaborating entity \"keyCodeDecoder\" for hierarchy \"keyCodeDecoder_memoryMap:toAscii\|keyCodeDecoder:comb_109\"" {  } { { "keyCodeDecoder_memoryMap.v" "comb_109" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_memoryMap multiply_memoryMap:mcp1 " "Elaborating entity \"multiply_memoryMap\" for hierarchy \"multiply_memoryMap:mcp1\"" {  } { { "computer.v" "mcp1" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106872 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mutliply_memoryMap.v(36) " "Verilog HDL assignment warning at mutliply_memoryMap.v(36): truncated value with size 32 to match size of target (1)" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106873 "|computer|multiply_memoryMap:mcp1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cs_output1 0 mutliply_memoryMap.v(41) " "Net \"cs_output1\" at mutliply_memoryMap.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "mutliply_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/mutliply_memoryMap.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1552181106874 "|computer|multiply_memoryMap:mcp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vector_memoryMap vector_memoryMap:mcp3 " "Elaborating entity \"vector_memoryMap\" for hierarchy \"vector_memoryMap:mcp3\"" {  } { { "computer.v" "mcp3" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vau_memoryMap.v(55) " "Verilog HDL assignment warning at vau_memoryMap.v(55): truncated value with size 32 to match size of target (1)" {  } { { "vau_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/vau_memoryMap.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106897 "|computer|vector_memoryMap:mcp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_memoryMap lfsr_memoryMap:mcp4 " "Elaborating entity \"lfsr_memoryMap\" for hierarchy \"lfsr_memoryMap:mcp4\"" {  } { { "computer.v" "mcp4" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lfsr_memoryMap.v(61) " "Verilog HDL assignment warning at lfsr_memoryMap.v(61): truncated value with size 32 to match size of target (1)" {  } { { "lfsr_memoryMap.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/lfsr_memoryMap.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106934 "|computer|lfsr_memoryMap:mcp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "computer.v" "CU" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181106952 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 ControlUnit.v(55) " "Verilog HDL assignment warning at ControlUnit.v(55): truncated value with size 16 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106954 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(87) " "Verilog HDL assignment warning at ControlUnit.v(87): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106957 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(101) " "Verilog HDL assignment warning at ControlUnit.v(101): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106957 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(124) " "Verilog HDL assignment warning at ControlUnit.v(124): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106958 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(132) " "Verilog HDL assignment warning at ControlUnit.v(132): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106958 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(135) " "Verilog HDL assignment warning at ControlUnit.v(135): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106958 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(147) " "Verilog HDL assignment warning at ControlUnit.v(147): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106958 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(154) " "Verilog HDL assignment warning at ControlUnit.v(154): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106958 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(158) " "Verilog HDL assignment warning at ControlUnit.v(158): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(170) " "Verilog HDL assignment warning at ControlUnit.v(170): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(181) " "Verilog HDL assignment warning at ControlUnit.v(181): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(185) " "Verilog HDL assignment warning at ControlUnit.v(185): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(188) " "Verilog HDL assignment warning at ControlUnit.v(188): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(191) " "Verilog HDL assignment warning at ControlUnit.v(191): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106959 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(193) " "Verilog HDL assignment warning at ControlUnit.v(193): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(195) " "Verilog HDL assignment warning at ControlUnit.v(195): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(198) " "Verilog HDL assignment warning at ControlUnit.v(198): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(200) " "Verilog HDL assignment warning at ControlUnit.v(200): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(201) " "Verilog HDL assignment warning at ControlUnit.v(201): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(204) " "Verilog HDL assignment warning at ControlUnit.v(204): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(216) " "Verilog HDL assignment warning at ControlUnit.v(216): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106960 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(227) " "Verilog HDL assignment warning at ControlUnit.v(227): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106961 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(239) " "Verilog HDL assignment warning at ControlUnit.v(239): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106961 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(247) " "Verilog HDL assignment warning at ControlUnit.v(247): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106961 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(250) " "Verilog HDL assignment warning at ControlUnit.v(250): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106961 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(270) " "Verilog HDL assignment warning at ControlUnit.v(270): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106962 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(296) " "Verilog HDL assignment warning at ControlUnit.v(296): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106962 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(308) " "Verilog HDL assignment warning at ControlUnit.v(308): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106962 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(316) " "Verilog HDL assignment warning at ControlUnit.v(316): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106963 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(319) " "Verilog HDL assignment warning at ControlUnit.v(319): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106963 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(331) " "Verilog HDL assignment warning at ControlUnit.v(331): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106963 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(336) " "Verilog HDL assignment warning at ControlUnit.v(336): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106963 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(342) " "Verilog HDL assignment warning at ControlUnit.v(342): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106963 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(346) " "Verilog HDL assignment warning at ControlUnit.v(346): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(349) " "Verilog HDL assignment warning at ControlUnit.v(349): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(352) " "Verilog HDL assignment warning at ControlUnit.v(352): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(354) " "Verilog HDL assignment warning at ControlUnit.v(354): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(356) " "Verilog HDL assignment warning at ControlUnit.v(356): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(359) " "Verilog HDL assignment warning at ControlUnit.v(359): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(361) " "Verilog HDL assignment warning at ControlUnit.v(361): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(362) " "Verilog HDL assignment warning at ControlUnit.v(362): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(369) " "Verilog HDL assignment warning at ControlUnit.v(369): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(372) " "Verilog HDL assignment warning at ControlUnit.v(372): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106964 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(375) " "Verilog HDL assignment warning at ControlUnit.v(375): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(377) " "Verilog HDL assignment warning at ControlUnit.v(377): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(382) " "Verilog HDL assignment warning at ControlUnit.v(382): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(384) " "Verilog HDL assignment warning at ControlUnit.v(384): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(385) " "Verilog HDL assignment warning at ControlUnit.v(385): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(388) " "Verilog HDL assignment warning at ControlUnit.v(388): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(392) " "Verilog HDL assignment warning at ControlUnit.v(392): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(395) " "Verilog HDL assignment warning at ControlUnit.v(395): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(398) " "Verilog HDL assignment warning at ControlUnit.v(398): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106965 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(400) " "Verilog HDL assignment warning at ControlUnit.v(400): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(405) " "Verilog HDL assignment warning at ControlUnit.v(405): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(407) " "Verilog HDL assignment warning at ControlUnit.v(407): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(408) " "Verilog HDL assignment warning at ControlUnit.v(408): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(411) " "Verilog HDL assignment warning at ControlUnit.v(411): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(415) " "Verilog HDL assignment warning at ControlUnit.v(415): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(418) " "Verilog HDL assignment warning at ControlUnit.v(418): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(421) " "Verilog HDL assignment warning at ControlUnit.v(421): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106966 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(423) " "Verilog HDL assignment warning at ControlUnit.v(423): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(428) " "Verilog HDL assignment warning at ControlUnit.v(428): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(430) " "Verilog HDL assignment warning at ControlUnit.v(430): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(431) " "Verilog HDL assignment warning at ControlUnit.v(431): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(434) " "Verilog HDL assignment warning at ControlUnit.v(434): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(438) " "Verilog HDL assignment warning at ControlUnit.v(438): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(441) " "Verilog HDL assignment warning at ControlUnit.v(441): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(444) " "Verilog HDL assignment warning at ControlUnit.v(444): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(446) " "Verilog HDL assignment warning at ControlUnit.v(446): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106967 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(451) " "Verilog HDL assignment warning at ControlUnit.v(451): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106968 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(453) " "Verilog HDL assignment warning at ControlUnit.v(453): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106968 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(454) " "Verilog HDL assignment warning at ControlUnit.v(454): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106968 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(457) " "Verilog HDL assignment warning at ControlUnit.v(457): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106968 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(480) " "Verilog HDL assignment warning at ControlUnit.v(480): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106969 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(500) " "Verilog HDL assignment warning at ControlUnit.v(500): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106969 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(523) " "Verilog HDL assignment warning at ControlUnit.v(523): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106969 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(546) " "Verilog HDL assignment warning at ControlUnit.v(546): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106970 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(561) " "Verilog HDL assignment warning at ControlUnit.v(561): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106970 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(572) " "Verilog HDL assignment warning at ControlUnit.v(572): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106970 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(584) " "Verilog HDL assignment warning at ControlUnit.v(584): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106971 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(595) " "Verilog HDL assignment warning at ControlUnit.v(595): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106971 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(607) " "Verilog HDL assignment warning at ControlUnit.v(607): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106971 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(618) " "Verilog HDL assignment warning at ControlUnit.v(618): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106972 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(638) " "Verilog HDL assignment warning at ControlUnit.v(638): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106972 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(653) " "Verilog HDL assignment warning at ControlUnit.v(653): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106972 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(664) " "Verilog HDL assignment warning at ControlUnit.v(664): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106973 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(710) " "Verilog HDL assignment warning at ControlUnit.v(710): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106974 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(730) " "Verilog HDL assignment warning at ControlUnit.v(730): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106974 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(756) " "Verilog HDL assignment warning at ControlUnit.v(756): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106974 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(802) " "Verilog HDL assignment warning at ControlUnit.v(802): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106975 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(825) " "Verilog HDL assignment warning at ControlUnit.v(825): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106976 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(839) " "Verilog HDL assignment warning at ControlUnit.v(839): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106992 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(847) " "Verilog HDL assignment warning at ControlUnit.v(847): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106992 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(850) " "Verilog HDL assignment warning at ControlUnit.v(850): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106992 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(870) " "Verilog HDL assignment warning at ControlUnit.v(870): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106993 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(893) " "Verilog HDL assignment warning at ControlUnit.v(893): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106993 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(916) " "Verilog HDL assignment warning at ControlUnit.v(916): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106994 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(919) " "Verilog HDL assignment warning at ControlUnit.v(919): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106994 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(939) " "Verilog HDL assignment warning at ControlUnit.v(939): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106994 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(985) " "Verilog HDL assignment warning at ControlUnit.v(985): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106995 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(1034) " "Verilog HDL assignment warning at ControlUnit.v(1034): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106996 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(1055) " "Verilog HDL assignment warning at ControlUnit.v(1055): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106999 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(1059) " "Verilog HDL assignment warning at ControlUnit.v(1059): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106999 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(1078) " "Verilog HDL assignment warning at ControlUnit.v(1078): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181106999 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ControlUnit.v(1101) " "Verilog HDL assignment warning at ControlUnit.v(1101): truncated value with size 32 to match size of target (4)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181107000 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ControlUnit.v(1127) " "Verilog HDL assignment warning at ControlUnit.v(1127): truncated value with size 32 to match size of target (16)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552181107000 "|computer|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PM_nextInstructionEn ControlUnit.v(14) " "Output port \"PM_nextInstructionEn\" at ControlUnit.v(14) has no driver" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552181107010 "|computer|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nextIrq ControlUnit:CU\|nextIrq:getNextIRQ " "Elaborating entity \"nextIrq\" for hierarchy \"ControlUnit:CU\|nextIrq:getNextIRQ\"" {  } { { "ControlUnit.v" "getNextIRQ" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181107089 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextIrq ControlUnit.v(1148) " "Verilog HDL Always Construct warning at ControlUnit.v(1148): inferring latch(es) for variable \"nextIrq\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552181107091 "|computer|ControlUnit:CU|nextIrq:getNextIRQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextIrq\[0\] ControlUnit.v(1150) " "Inferred latch for \"nextIrq\[0\]\" at ControlUnit.v(1150)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181107092 "|computer|ControlUnit:CU|nextIrq:getNextIRQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextIrq\[1\] ControlUnit.v(1150) " "Inferred latch for \"nextIrq\[1\]\" at ControlUnit.v(1150)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181107092 "|computer|ControlUnit:CU|nextIrq:getNextIRQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextIrq\[2\] ControlUnit.v(1150) " "Inferred latch for \"nextIrq\[2\]\" at ControlUnit.v(1150)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181107092 "|computer|ControlUnit:CU|nextIrq:getNextIRQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextIrq\[3\] ControlUnit.v(1150) " "Inferred latch for \"nextIrq\[3\]\" at ControlUnit.v(1150)" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181107092 "|computer|ControlUnit:CU|nextIrq:getNextIRQ"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[15\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[15\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[15\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[14\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[14\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[14\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[13\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[13\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[13\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[12\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[12\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[12\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[11\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[11\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[11\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[10\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[10\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[10\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[9\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[9\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[9\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "keyCodeDecoder_memoryMap:toAscii\|ascii\[8\] " "Net \"keyCodeDecoder_memoryMap:toAscii\|ascii\[8\]\" is missing source, defaulting to GND" {  } { { "keyCodeDecoder_memoryMap.v" "ascii\[8\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/keyCodeDecoder_memoryMap.v" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107389 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1552181107389 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_R\[7\] " "Net \"VGA_memoryMap:display\|S_R\[7\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_R\[7\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_R\[6\] " "Net \"VGA_memoryMap:display\|S_R\[6\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_R\[6\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_R\[5\] " "Net \"VGA_memoryMap:display\|S_R\[5\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_R\[5\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_R\[4\] " "Net \"VGA_memoryMap:display\|S_R\[4\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_R\[4\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_G\[7\] " "Net \"VGA_memoryMap:display\|S_G\[7\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_G\[7\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_G\[6\] " "Net \"VGA_memoryMap:display\|S_G\[6\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_G\[6\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_G\[5\] " "Net \"VGA_memoryMap:display\|S_G\[5\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_G\[5\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_G\[4\] " "Net \"VGA_memoryMap:display\|S_G\[4\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_G\[4\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_B\[7\] " "Net \"VGA_memoryMap:display\|S_B\[7\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_B\[7\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_B\[6\] " "Net \"VGA_memoryMap:display\|S_B\[6\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_B\[6\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_B\[5\] " "Net \"VGA_memoryMap:display\|S_B\[5\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_B\[5\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "VGA_memoryMap:display\|S_B\[4\] " "Net \"VGA_memoryMap:display\|S_B\[4\]\" is missing source, defaulting to GND" {  } { { "VGA_memoryMap.v" "S_B\[4\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/VGA_memoryMap.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107398 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1552181107398 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[31\] " "Net \"PORT_DE\[31\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[31\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[30\] " "Net \"PORT_DE\[30\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[30\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[29\] " "Net \"PORT_DE\[29\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[29\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[28\] " "Net \"PORT_DE\[28\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[28\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[27\] " "Net \"PORT_DE\[27\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[27\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[26\] " "Net \"PORT_DE\[26\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[26\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[25\] " "Net \"PORT_DE\[25\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[25\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[24\] " "Net \"PORT_DE\[24\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[24\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[23\] " "Net \"PORT_DE\[23\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[23\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[22\] " "Net \"PORT_DE\[22\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[22\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[21\] " "Net \"PORT_DE\[21\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[21\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[20\] " "Net \"PORT_DE\[20\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[20\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DE\[19\] " "Net \"PORT_DE\[19\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DE\[19\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[31\] " "Net \"PORT_DRW\[31\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[31\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[30\] " "Net \"PORT_DRW\[30\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[30\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[29\] " "Net \"PORT_DRW\[29\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[29\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[28\] " "Net \"PORT_DRW\[28\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[28\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[27\] " "Net \"PORT_DRW\[27\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[27\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[26\] " "Net \"PORT_DRW\[26\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[26\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[25\] " "Net \"PORT_DRW\[25\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[25\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[24\] " "Net \"PORT_DRW\[24\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[24\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[23\] " "Net \"PORT_DRW\[23\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[23\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[22\] " "Net \"PORT_DRW\[22\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[22\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[21\] " "Net \"PORT_DRW\[21\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[21\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[20\] " "Net \"PORT_DRW\[20\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[20\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PORT_DRW\[19\] " "Net \"PORT_DRW\[19\]\" is missing source, defaulting to GND" {  } { { "computer.v" "PORT_DRW\[19\]" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 86 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1552181107433 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1552181107433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_6po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_6po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_6po " "Found entity 1: sld_ela_trigger_6po" {  } { { "db/sld_ela_trigger_6po.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/sld_ela_trigger_6po.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181108560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181108560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_computer_auto_signaltap_0_1_3491.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_computer_auto_signaltap_0_1_3491.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_computer_auto_signaltap_0_1_3491 " "Found entity 1: sld_reserved_computer_auto_signaltap_0_1_3491" {  } { { "db/sld_reserved_computer_auto_signaltap_0_1_3491.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/sld_reserved_computer_auto_signaltap_0_1_3491.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181108693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181108693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pb84 " "Found entity 1: altsyncram_pb84" {  } { { "db/altsyncram_pb84.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_pb84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181110842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181110842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_clc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_clc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clc " "Found entity 1: mux_clc" {  } { { "db/mux_clc.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_clc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181111261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181111261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181111421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181111421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cntr_rai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181111659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181111659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181111736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181111736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iti " "Found entity 1: cntr_iti" {  } { { "db/cntr_iti.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cntr_iti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181111872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181111872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cntr_u8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181112115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181112115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181112192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181112192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181112327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181112327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181112404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181112404 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181112751 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552181112888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.09.20:25:16 Progress: Loading slde993f3d2/alt_sld_fab_wrapper_hw.tcl " "2019.03.09.20:25:16 Progress: Loading slde993f3d2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181116801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181119139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181119305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121000 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121143 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121287 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181121475 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1552181122157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde993f3d2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde993f3d2/alt_sld_fab.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122643 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/ip/slde993f3d2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181122716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181122716 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a14 " "Synthesized away node \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181124304 "|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a15 " "Synthesized away node \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181124304 "|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a46 " "Synthesized away node \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181124304 "|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a47 " "Synthesized away node \"programMemory:PM\|altsyncram:altsyncram_component\|altsyncram_fmf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fmf1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_fmf1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "g:/programs/altera/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "programMemory.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/programMemory.v" 89 0 0 } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 200 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181124304 "|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1552181124304 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1552181124304 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CU_clk " "Found clock multiplexer CU_clk" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 76 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1552181124624 "|computer|CU_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1552181124624 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_0 " "Inferred dual-clock RAM node \"VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552181125343 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_0 " "Inferred dual-clock RAM node \"VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552181125344 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_0 " "Inferred dual-clock RAM node \"VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1552181125344 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ControlUnit:CU\|interruptVectorTable " "RAM logic \"ControlUnit:CU\|interruptVectorTable\" is uninferred due to asynchronous read logic" {  } { { "ControlUnit.v" "interruptVectorTable" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1552181125345 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1552181125345 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|red_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|green_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"VGA_memoryMap:display\|pixelMap:comb_124\|blue_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 4 " "Parameter WIDTH_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1552181130784 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1552181130784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_0 " "Elaborated megafunction instantiation \"VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181130832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_0 " "Instantiated megafunction \"VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181130832 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181130832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5gj1 " "Found entity 1: altsyncram_5gj1" {  } { { "db/altsyncram_5gj1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_5gj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181130907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181130907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181131006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181131006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pfb " "Found entity 1: mux_pfb" {  } { { "db/mux_pfb.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/mux_pfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181131079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181131079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_1 " "Elaborated megafunction instantiation \"VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181131128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_1 " "Instantiated megafunction \"VGA_memoryMap:display\|pixelMap:comb_124\|altsyncram:red_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 4 " "Parameter \"WIDTH_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181131128 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1552181131128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9q1 " "Found entity 1: altsyncram_r9q1" {  } { { "db/altsyncram_r9q1.tdf" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/db/altsyncram_r9q1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552181131203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181131203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "23 " "23 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1552181132100 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] " "Inserted always-enabled tri-state buffer between \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\] " "Inserted always-enabled tri-state buffer between \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\]\" and its non-tri-state driver." {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552181132308 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552181132308 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 61 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552181132311 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1552181132311 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] GND node " "The node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] GND node " "The node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" is fed by GND" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1552181132312 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1552181132312 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[0\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[3\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[2\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[15\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[14\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[13\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[12\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[11\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[10\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[9\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[8\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[7\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[6\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[5\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[4\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "multiply_memoryMap:mcp1\|triState:comb_201\|bus\[1\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"multiply_memoryMap:mcp1\|triState:comb_201\|bus\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\"" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[0\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[0\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[3\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[3\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[2\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[2\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[15\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[15\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[14\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[14\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[13\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[13\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[12\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[12\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[11\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[11\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[10\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[10\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[9\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[9\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[8\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[8\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[7\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[7\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[6\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[6\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[5\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[5\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[4\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[4\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[1\] ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|device_dat\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[1\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|device_dat\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 5 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[15\] " "Removed fan-out from the always-disabled I/O buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[15\]\"" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1552181132399 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1552181132399 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[32\] hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[32\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[33\] hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[33\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[34\] hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[34\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[35\] hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[35\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_5\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[36\] hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[36\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[37\] hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[37\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[38\] hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[38\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[39\] hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[39\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_6\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[40\] hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[40\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[41\] hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[41\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[42\] hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[42\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[43\] hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[43\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_7\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[44\] hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[44\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[45\] hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[45\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[46\] hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[46\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[47\] hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[47\]\" to the node \"hex_output:PORT_HEX\|bcdToHex:comb_8\|WideOr6\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[64\] led_output:PORT_LED\|LEDR\[0\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[64\]\" to the node \"led_output:PORT_LED\|LEDR\[0\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[65\] led_output:PORT_LED\|LEDR\[1\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[65\]\" to the node \"led_output:PORT_LED\|LEDR\[1\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[66\] led_output:PORT_LED\|LEDR\[2\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[66\]\" to the node \"led_output:PORT_LED\|LEDR\[2\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[67\] led_output:PORT_LED\|LEDR\[3\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[67\]\" to the node \"led_output:PORT_LED\|LEDR\[3\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[68\] led_output:PORT_LED\|LEDR\[4\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[68\]\" to the node \"led_output:PORT_LED\|LEDR\[4\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[69\] led_output:PORT_LED\|LEDR\[5\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[69\]\" to the node \"led_output:PORT_LED\|LEDR\[5\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[70\] led_output:PORT_LED\|LEDR\[6\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[70\]\" to the node \"led_output:PORT_LED\|LEDR\[6\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[71\] led_output:PORT_LED\|LEDR\[7\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[71\]\" to the node \"led_output:PORT_LED\|LEDR\[7\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[72\] led_output:PORT_LED\|LEDR\[8\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[72\]\" to the node \"led_output:PORT_LED\|LEDR\[8\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D\[73\] led_output:PORT_LED\|LEDR\[9\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D\[73\]\" to the node \"led_output:PORT_LED\|LEDR\[9\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[2\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[4\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[5\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[6\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[8\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[9\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[10\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[11\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[12\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[13\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[14\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[15\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[0\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[3\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[4\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[5\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[6\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[7\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[8\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[9\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[10\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[11\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[12\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[13\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[14\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[15\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[0\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[0\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[3\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[3\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[2\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[2\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[15\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist20_signA_uid7_sincosTest_b_4\|delay_signals\[3\]\[0\] " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[15\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|dspba_delay:redist20_signA_uid7_sincosTest_b_4\|delay_signals\[3\]\[0\]\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[14\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[14\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[13\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[13\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[12\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[12\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[11\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[11\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[10\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[10\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[9\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[9\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[8\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[8\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[7\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[7\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[6\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[6\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[5\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[5\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[4\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[4\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "PORT_deviceData_1D_2\[1\] sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1 " "Converted the fan-out from the tri-state buffer \"PORT_deviceData_1D_2\[1\]\" to the node \"sinCosPort:cordic\|cordicFixedPoint:cordicfp\|cordicFixedPoint_CORDIC_0:cordic_0\|Add1\" into an OR gate" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[15\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132439 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1552181132439 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[0\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[0\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[3\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[3\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[2\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[2\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[15\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[15\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[14\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[14\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[13\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[13\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[12\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[12\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[11\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[11\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[10\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[10\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[9\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[9\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[8\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[8\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[7\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[7\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[6\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[6\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[5\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[5\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[4\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[4\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[1\].port_i\|value\[1\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"ports:primaryPorts\|port:port_creation\[7\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[7\].port_i\|value\[1\]\" into a wire" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1552181132485 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1552181132485 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[0\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a0 " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[0\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a0\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[3\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a3 " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[3\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a3\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[2\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a2 " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[2\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a2\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[15\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a15 " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[15\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a15\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[14\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a14 " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[14\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a14\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[13\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a13 " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[13\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a13\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[12\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a12 " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[12\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a12\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[11\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[11\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[10\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[10\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[9\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[9\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[8\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[8\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[7\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"keyCodeDecoder_memoryMap:toAscii\|triState:comb_105\|bus\[7\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ControlUnit.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ControlUnit.v" 1136 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[6\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[6\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[5\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[5\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[4\] ALU:comb_534\|z " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[4\]\" to the node \"ALU:comb_534\|z\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU:comb_534\|z_out\[1\] internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a1 " "Converted the fan-out from the tri-state buffer \"ALU:comb_534\|z_out\[1\]\" to the node \"internalMemory:DM\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_dur1:auto_generated\|altsyncram_5ai2:altsyncram1\|ram_block3a1\" into an OR gate" {  } { { "ALU.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/ALU.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[0\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[0\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[0\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[0\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[3\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[3\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[3\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[3\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[2\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[2\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[2\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[2\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[15\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[15\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[15\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[14\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[14\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[14\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[14\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[13\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[13\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[13\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[13\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[12\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[12\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[12\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[12\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[11\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[11\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[11\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[11\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[10\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[10\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[10\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[10\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[9\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[9\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[9\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[9\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[8\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[8\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[8\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[8\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[7\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[7\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[7\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[7\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[6\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[6\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[6\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[6\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[5\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[5\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[5\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[5\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[4\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[4\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[4\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[4\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[0\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[0\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\] ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:primaryPorts\|port:port_creation\[3\].port_i\|datIn\[1\]\" to the node \"ports:primaryPorts\|port:port_creation\[3\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[1\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\] ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[1\] " "Converted the fan-out from the tri-state buffer \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|datIn\[1\]\" to the node \"ports:secondaryPorts\|port:port_creation\[2\].port_i\|value\[1\]\" into an OR gate" {  } { { "port.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/port.v" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1552181132487 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1552181132487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552181137650 "|computer|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552181137650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181138004 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1552181153219 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_float 3 " "Ignored 3 assignments for entity \"add_float\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_half 16 " "Ignored 16 assignments for entity \"add_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_half_0002 65 " "Ignored 65 assignments for entity \"add_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "castInt_half 16 " "Ignored 16 assignments for entity \"castInt_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153519 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "castInt_half_0002 65 " "Ignored 65 assignments for entity \"castInt_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153519 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "comboFP 16 " "Ignored 16 assignments for entity \"comboFP\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "conv_fixed16ToHalf 16 " "Ignored 16 assignments for entity \"conv_fixed16ToHalf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "conv_fixed16ToHalf_0002 65 " "Ignored 65 assignments for entity \"conv_fixed16ToHalf_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_half 16 " "Ignored 16 assignments for entity \"div_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_half_0002 65 " "Ignored 65 assignments for entity \"div_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fpoint2_combi 13 " "Ignored 13 assignments for entity \"fpoint2_combi\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fpoint2_multi 14 " "Ignored 14 assignments for entity \"fpoint2_multi\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult_half 16 " "Ignored 16 assignments for entity \"mult_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153520 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153520 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult_half_0002 65 " "Ignored 65 assignments for entity \"mult_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "multicycleFP 16 " "Ignored 16 assignments for entity \"multicycleFP\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sub_half 16 " "Ignored 16 assignments for entity \"sub_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153521 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181153521 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153521 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sub_half_0002 65 " "Ignored 65 assignments for entity \"sub_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1552181153521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Programs/altera/12.1sp1/projects/computer/computer.map.smsg " "Generated suppressed messages file G:/Programs/altera/12.1sp1/projects/computer/computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181154099 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 256 288 0 0 32 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 256 of its 288 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 32 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1552181156537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552181156798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552181156798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181157728 "|computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181157728 "|computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181157728 "|computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181157728 "|computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552181157728 "|computer|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552181157728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8501 " "Implemented 8501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552181157757 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552181157757 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552181157757 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7761 " "Implemented 7761 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552181157757 ""} { "Info" "ICUT_CUT_TM_RAMS" "578 " "Implemented 578 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1552181157757 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1552181157757 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552181157757 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2304 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2304 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5095 " "Peak virtual memory: 5095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552181157963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:25:57 2019 " "Processing ended: Sat Mar 09 20:25:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552181157963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552181157963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:45 " "Total CPU time (on all processors): 00:02:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552181157963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552181157963 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "instructionDecoder.qip " "Tcl Script File instructionDecoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE instructionDecoder.qip " "set_global_assignment -name QIP_FILE instructionDecoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181159836 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1552181159836 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add_float.qip " "Tcl Script File add_float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add_float.qip " "set_global_assignment -name QIP_FILE add_float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181159837 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1552181159837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1552181159876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552181159877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:25:59 2019 " "Processing started: Sat Mar 09 20:25:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552181159877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1552181159877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1552181159877 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1552181159982 ""}
{ "Info" "0" "" "Project  = computer" {  } {  } 0 0 "Project  = computer" 0 0 "Fitter" 0 0 1552181159982 ""}
{ "Info" "0" "" "Revision = computer" {  } {  } 0 0 "Revision = computer" 0 0 "Fitter" 0 0 1552181159983 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1552181160307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1552181160418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552181160469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1552181160469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1552181161100 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1552181161127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1552181161603 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1552181161908 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1552181176023 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2663 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2663 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552181176617 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "PS2_CLK~inputCLKENA0 15 global CLKCTRL_G7 " "PS2_CLK~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1552181176617 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1552181176617 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1552181176617 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver PS2_CLK~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver PS2_CLK~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad PS2_CLK PIN_AD7 " "Refclk input I/O pad PS2_CLK is placed onto PIN_AD7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1552181176617 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1552181176617 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1552181176617 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181176618 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1552181176747 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552181176760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1552181176795 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1552181176822 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1552181178784 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fkl1 " "Entity dcfifo_fkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552181178794 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1552181178794 ""}
{ "Info" "ISTA_SDC_FOUND" "computer.sdc " "Reading SDC File: 'computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1552181178840 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at computer.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181178841 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552181178841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at computer.sdc(17): Option -period: Invalid clock period" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552181178841 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1552181178842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1552181178842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "computer.sdc 93 VGA_BLANK port " "Ignored filter at computer.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1552181178844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181178844 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552181178844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181178844 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1552181178844 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181178900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552181178900 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181178900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552181178900 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[4\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[4\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181178900 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1552181178900 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1552181178997 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1552181179000 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1552181179001 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1552181179001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1552181179232 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1552181179246 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1552181180021 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 DSP block " "Packed 240 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1552181180036 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "176 " "Created 176 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1552181180036 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1552181180036 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181180698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1552181187218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181191639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1552181191816 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1552181217193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181217193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1552181220831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.0% " "4e+03 ns of routing delay (approximately 2.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1552181269999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1552181274877 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1552181274877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1552181317823 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1552181317823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:33 " "Fitter routing operations ending: elapsed time is 00:01:33" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181317833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 54.14 " "Total time spent on timing analysis during the Fitter is 54.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1552181330983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552181331263 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552181334209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1552181334217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1552181337018 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:31 " "Fitter post-fit operations ending: elapsed time is 00:00:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1552181362951 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/programs/altera/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/programs/altera/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "computer.v" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/Programs/altera/12.1sp1/projects/computer/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1552181363813 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1552181363813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Programs/altera/12.1sp1/projects/computer/computer.fit.smsg " "Generated suppressed messages file G:/Programs/altera/12.1sp1/projects/computer/computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1552181364609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7559 " "Peak virtual memory: 7559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552181368696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:29:28 2019 " "Processing ended: Sat Mar 09 20:29:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552181368696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:29 " "Elapsed time: 00:03:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552181368696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:19 " "Total CPU time (on all processors): 00:09:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552181368696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1552181368696 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1552181370058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552181370063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:29:29 2019 " "Processing started: Sat Mar 09 20:29:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552181370063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1552181370063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1552181370063 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "instructionDecoder.qip " "Tcl Script File instructionDecoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE instructionDecoder.qip " "set_global_assignment -name QIP_FILE instructionDecoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181370247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1552181370247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add_float.qip " "Tcl Script File add_float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add_float.qip " "set_global_assignment -name QIP_FILE add_float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181370247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1552181370247 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1552181384950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552181385636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:29:45 2019 " "Processing ended: Sat Mar 09 20:29:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552181385636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552181385636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552181385636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1552181385636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1552181386406 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "instructionDecoder.qip " "Tcl Script File instructionDecoder.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE instructionDecoder.qip " "set_global_assignment -name QIP_FILE instructionDecoder.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181387049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1552181387049 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add_float.qip " "Tcl Script File add_float.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add_float.qip " "set_global_assignment -name QIP_FILE add_float.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1552181387049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1552181387049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1552181387090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552181387090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 09 20:29:46 2019 " "Processing started: Sat Mar 09 20:29:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552181387090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181387090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta computer -c computer " "Command: quartus_sta computer -c computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181387090 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181387202 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_float 3 " "Ignored 3 assignments for entity \"add_float\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_float -sip add_float.sip -library lib_add_float " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_float -sip add_float.sip -library lib_add_float was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_half 16 " "Ignored 16 assignments for entity \"add_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_half -sip add_half.sip -library lib_add_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_half -sip add_half.sip -library lib_add_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_half_0002 65 " "Ignored 65 assignments for entity \"add_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "castInt_half 16 " "Ignored 16 assignments for entity \"castInt_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity castInt_half -sip castInt_half.sip -library lib_castInt_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity castInt_half -sip castInt_half.sip -library lib_castInt_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388942 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388942 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "castInt_half_0002 65 " "Ignored 65 assignments for entity \"castInt_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "conv_fixed16ToHalf 16 " "Ignored 16 assignments for entity \"conv_fixed16ToHalf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity conv_fixed16ToHalf -sip conv_fixed16ToHalf.sip -library lib_conv_fixed16ToHalf was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "conv_fixed16ToHalf_0002 65 " "Ignored 65 assignments for entity \"conv_fixed16ToHalf_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_half 16 " "Ignored 16 assignments for entity \"div_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_half -sip div_half.sip -library lib_div_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_half -sip div_half.sip -library lib_div_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_half_0002 65 " "Ignored 65 assignments for entity \"div_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult_half 16 " "Ignored 16 assignments for entity \"mult_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mult_half -sip mult_half.sip -library lib_mult_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mult_half -sip mult_half.sip -library lib_mult_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388943 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mult_half_0002 65 " "Ignored 65 assignments for entity \"mult_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388943 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sub_half 16 " "Ignored 16 assignments for entity \"sub_half\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388944 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388944 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sub_half -sip sub_half.sip -library lib_sub_half " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sub_half -sip sub_half.sip -library lib_sub_half was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1552181388944 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388944 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sub_half_0002 65 " "Ignored 65 assignments for entity \"sub_half_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181388944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181389181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181389230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181389230 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390324 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_fkl1 " "Entity dcfifo_fkl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_5v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_4v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1552181390792 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390792 ""}
{ "Info" "ISTA_SDC_FOUND" "computer.sdc " "Reading SDC File: 'computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at computer.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181390879 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390879 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock computer.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at computer.sdc(17): Option -period: Invalid clock period" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390879 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "computer.sdc 93 VGA_BLANK port " "Ignored filter at computer.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181390882 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay computer.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at computer.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1552181390882 ""}  } { { "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" "" { Text "G:/Programs/altera/12.1sp1/projects/computer/computer.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390882 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181390945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390945 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181390945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390945 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[4\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[4\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181390945 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181390945 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181399346 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181399358 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181399381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.820 " "Worst-case setup slack is 0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181404569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181404569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 CLOCK_50  " "    0.820               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181404569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181404569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181404569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.016 " "Worst-case hold slack is 0.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 CLOCK_50  " "    0.016               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 altera_reserved_tck  " "    0.315               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.139 " "Worst-case recovery slack is 36.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.139               0.000 altera_reserved_tck  " "   36.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.628 " "Worst-case removal slack is 0.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.628               0.000 altera_reserved_tck  " "    0.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.735 " "Worst-case minimum pulse width slack is 7.735" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.735               0.000 CLOCK_50  " "    7.735               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.299               0.000 altera_reserved_tck  " "   18.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181405638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405638 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.164 ns " "Worst Case Available Settling Time: 51.164 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181405736 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405736 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181405746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181405810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181409522 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181410280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181410280 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181410280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181410280 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[4\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[4\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181410280 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181410280 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181418500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.898 " "Worst-case setup slack is 0.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181421463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181421463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 CLOCK_50  " "    0.898               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181421463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181421463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181421463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 CLOCK_50  " "    0.093               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 36.304 " "Worst-case recovery slack is 36.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.304               0.000 altera_reserved_tck  " "   36.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.596 " "Worst-case removal slack is 0.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 altera_reserved_tck  " "    0.596               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.703 " "Worst-case minimum pulse width slack is 7.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.703               0.000 CLOCK_50  " "    7.703               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.276               0.000 altera_reserved_tck  " "   18.276               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181422528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422528 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 51.141 ns " "Worst Case Available Settling Time: 51.141 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181422631 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422631 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181422640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181422863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181426444 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181427208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181427208 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181427208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181427208 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[4\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[4\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181427208 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181427208 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181435396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.959 " "Worst-case setup slack is 5.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181436432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181436432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.959               0.000 CLOCK_50  " "    5.959               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181436432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181436432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181436432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1552181437453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.030 " "Worst-case hold slack is -0.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.030 CLOCK_50  " "   -0.030              -0.030 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 altera_reserved_tck  " "    0.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.295 " "Worst-case recovery slack is 37.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.295               0.000 altera_reserved_tck  " "   37.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.272 " "Worst-case removal slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 altera_reserved_tck  " "    0.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.533 " "Worst-case minimum pulse width slack is 7.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.533               0.000 CLOCK_50  " "    7.533               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.970               0.000 altera_reserved_tck  " "   17.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181437499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437499 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.549 ns " "Worst Case Available Settling Time: 54.549 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181437603 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181437603 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1552181437612 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Node: VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\] " "Register VGA_memoryMap:display\|pixelMap:comb_124\|B\[0\] is being clocked by VGA_memoryMap:display\|VGA:display\|counter:freqDivider\|z\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181438243 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181438243 "|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider|z[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ps2Keyboard:PORT_KYB\|state.STOP PS2_CLK " "Register ps2Keyboard:PORT_KYB\|state.STOP is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181438243 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181438243 "|computer|PS2_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard_input:PORT_KEY\|edges\[0\] " "Node: keyboard_input:PORT_KEY\|edges\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard_input:PORT_KEY\|data\[4\] keyboard_input:PORT_KEY\|edges\[0\] " "Register keyboard_input:PORT_KEY\|data\[4\] is being clocked by keyboard_input:PORT_KEY\|edges\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1552181438243 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181438243 "|computer|keyboard_input:PORT_KEY|edges[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181446369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.299 " "Worst-case setup slack is 6.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181447400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181447400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.299               0.000 CLOCK_50  " "    6.299               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181447400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181447400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181447400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.036 " "Worst-case hold slack is 0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 CLOCK_50  " "    0.036               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 altera_reserved_tck  " "    0.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181448427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 37.583 " "Worst-case recovery slack is 37.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.583               0.000 altera_reserved_tck  " "   37.583               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181448439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.250 " "Worst-case removal slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 altera_reserved_tck  " "    0.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181448452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.591 " "Worst-case minimum pulse width slack is 7.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.591               0.000 CLOCK_50  " "    7.591               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.967               0.000 altera_reserved_tck  " "   17.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1552181448466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181448466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 30 synchronizer chains. " "Report Metastability: Found 30 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 30 " "Number of Synchronizer Chains Found: 30" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.400" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 54.919 ns " "Worst Case Available Settling Time: 54.919 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1552181448569 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181448569 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181451630 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181451631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5790 " "Peak virtual memory: 5790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552181451864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 09 20:30:51 2019 " "Processing ended: Sat Mar 09 20:30:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552181451864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552181451864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:29 " "Total CPU time (on all processors): 00:02:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552181451864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181451864 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2379 s " "Quartus Prime Full Compilation was successful. 0 errors, 2379 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1552181452777 ""}
