//==================================================================================
// Verilog module generated by Clarity Designer    03/17/2019    11:26:36       
// Filename: csi2_4to1_1_tinit_count.v                                                         
// Filename: 4:1 CSI-2 to CSI-2 1.1                                    
// Copyright(c) 2016 Lattice Semiconductor Corporation. All rights reserved.        
//==================================================================================

module csi2_4to1_1_tinit_count (
  input wire    clk	,
  input wire    resetn	,
  output wire   tinit_done_o
);

tinit_count #(
  .TINIT_VALUE  (500)
)
tinit_count_inst(
  .clk          (clk),
  .resetn       (resetn),
  .tinit_done_o (tinit_done_o)
);

endmodule

