// Seed: 611418294
module module_0 (
    input  wand  id_0,
    output wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output tri1  id_5,
    output tri0  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  wand  id_9,
    input  wand  id_10,
    output tri1  id_11,
    output tri   id_12
);
  wire id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7
    , id_11,
    output logic id_8,
    input tri1 id_9
);
  initial id_8 <= id_11;
  module_0(
      id_3, id_2, id_0, id_9, id_7, id_2, id_0, id_6, id_3, id_6, id_3, id_5, id_0
  );
endmodule
