<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="memstage_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="memstage_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="1000001fs"></ZoomEndTime>
      <Cursor1Time time="1000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="180"></NameColumnWidth>
      <ValueColumnWidth column_width="58"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="9" />
   <wvobject fp_name="/memstage_testbench/mem_wren" type="logic">
      <obj_property name="ElementShortName">mem_wren</obj_property>
      <obj_property name="ObjectShortName">mem_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/mem_datain" type="array">
      <obj_property name="ElementShortName">mem_datain[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_datain[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/mem_dataout" type="array">
      <obj_property name="ElementShortName">mem_dataout[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_dataout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/alu_mem_addr" type="array">
      <obj_property name="ElementShortName">alu_mem_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">alu_mem_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/byte_op" type="logic">
      <obj_property name="ElementShortName">byte_op</obj_property>
      <obj_property name="ObjectShortName">byte_op</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/ram_addr" type="array">
      <obj_property name="ElementShortName">ram_addr[10:0]</obj_property>
      <obj_property name="ObjectShortName">ram_addr[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/ram_wren" type="logic">
      <obj_property name="ElementShortName">ram_wren</obj_property>
      <obj_property name="ObjectShortName">ram_wren</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/ram_wrdata" type="array">
      <obj_property name="ElementShortName">ram_wrdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_wrdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/memstage_testbench/ram_rddata" type="array">
      <obj_property name="ElementShortName">ram_rddata[31:0]</obj_property>
      <obj_property name="ObjectShortName">ram_rddata[31:0]</obj_property>
   </wvobject>
</wave_config>
