#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a4c7e66750 .scope module, "TB_Zenx" "TB_Zenx" 2 5;
 .timescale -9 -12;
P_0x55a4c7e81590 .param/l "BAUD_RATE" 1 2 8, +C4<00000001111101111000101001000000>;
P_0x55a4c7e815d0 .param/l "CLK_FREQ" 1 2 7, +C4<00000011111011110001010010000000>;
P_0x55a4c7e81610 .param/l "UART_TICKS_PER_BIT" 1 2 9, +C4<00000000000000000000000000000010>;
P_0x55a4c7e81650 .param/l "clk_tk" 1 2 11, +C4<00000000000000000000000000010000>;
P_0x55a4c7e81690 .param/l "rst_dur" 1 2 14, +C4<00000000000000000000000011001000>;
v0x55a4c7ecc230_0 .var "btn", 0 0;
v0x55a4c7ecc2f0_0 .var "clk", 0 0;
v0x55a4c7ecc390_0 .var/i "i", 31 0;
v0x55a4c7ecc460_0 .net "led", 3 0, v0x55a4c7ec3e00_0;  1 drivers
v0x55a4c7ecc520_0 .net "led_bgr", 2 0, L_0x55a4c7ee1c80;  1 drivers
v0x55a4c7ecc650_0 .var "rst", 0 0;
v0x55a4c7ecc6f0_0 .var "uart_rx", 0 0;
v0x55a4c7ecc7e0_0 .net "uart_tx", 0 0, v0x55a4c7ec5330_0;  1 drivers
L_0x7fd83eace408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fd83eace3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55a4c7ee1c80 .concat8 [ 1 1 1 0], L_0x7fd83eace408, v0x55a4c7ec3ee0_0, L_0x7fd83eace3c0;
S_0x55a4c7e663d0 .scope module, "zx" "Zenx" 2 33, 3 5 0, S_0x55a4c7e66750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "btn";
    .port_info 3 /OUTPUT 4 "led";
    .port_info 4 /OUTPUT 1 "led0_r";
    .port_info 5 /OUTPUT 1 "led0_g";
    .port_info 6 /OUTPUT 1 "led0_b";
    .port_info 7 /OUTPUT 1 "uart_tx";
    .port_info 8 /INPUT 1 "uart_rx";
P_0x55a4c7eaabf0 .param/l "ALU_ADD" 1 3 32, C4<000>;
P_0x55a4c7eaac30 .param/l "ALU_AND" 1 3 36, C4<100>;
P_0x55a4c7eaac70 .param/l "ALU_CP" 1 3 38, C4<110>;
P_0x55a4c7eaacb0 .param/l "ALU_NOT" 1 3 37, C4<101>;
P_0x55a4c7eaacf0 .param/l "ALU_OR" 1 3 34, C4<010>;
P_0x55a4c7eaad30 .param/l "ALU_SHF" 1 3 39, C4<111>;
P_0x55a4c7eaad70 .param/l "ALU_SUB" 1 3 33, C4<001>;
P_0x55a4c7eaadb0 .param/l "ALU_XOR" 1 3 35, C4<011>;
P_0x55a4c7eaadf0 .param/l "BAUD_RATE" 0 3 7, +C4<00000001111101111000101001000000>;
P_0x55a4c7eaae30 .param/l "CALLS_ADDR_WIDTH" 1 3 22, +C4<00000000000000000000000000000110>;
P_0x55a4c7eaae70 .param/l "CLK_FREQ" 0 3 6, +C4<00000011111011110001010010000000>;
P_0x55a4c7eaaeb0 .param/l "OP_ADDI" 1 3 26, C4<0001>;
P_0x55a4c7eaaef0 .param/l "OP_LD" 1 3 28, C4<0101>;
P_0x55a4c7eaaf30 .param/l "OP_LDI" 1 3 27, C4<0011>;
P_0x55a4c7eaaf70 .param/l "OP_SHF" 1 3 30, C4<1110>;
P_0x55a4c7eaafb0 .param/l "OP_ST" 1 3 29, C4<0111>;
P_0x55a4c7eaaff0 .param/l "RAM_ADDR_WIDTH" 1 3 21, +C4<00000000000000000000000000010000>;
P_0x55a4c7eab030 .param/l "REGISTERS_ADDR_WIDTH" 1 3 23, +C4<00000000000000000000000000000100>;
P_0x55a4c7eab070 .param/l "REGISTERS_WIDTH" 1 3 24, +C4<00000000000000000000000000010000>;
P_0x55a4c7eab0b0 .param/l "ROM_ADDR_WIDTH" 1 3 20, +C4<00000000000000000000000000010000>;
L_0x55a4c7e6fb00 .functor AND 1, L_0x55a4c7ecc8d0, L_0x55a4c7ecc9c0, C4<1>, C4<1>;
L_0x55a4c7e707f0 .functor XNOR 1, v0x55a4c7ec5ef0_0, L_0x55a4c7ecc8d0, C4<0>, C4<0>;
L_0x55a4c7e72140 .functor XNOR 1, v0x55a4c7ec5b10_0, L_0x55a4c7ecc9c0, C4<0>, C4<0>;
L_0x55a4c7e78550 .functor AND 1, L_0x55a4c7e707f0, L_0x55a4c7e72140, C4<1>, C4<1>;
L_0x55a4c7e67bc0 .functor OR 1, L_0x55a4c7e6fb00, L_0x55a4c7e78550, C4<0>, C4<0>;
L_0x55a4c7e6d810 .functor AND 1, L_0x55a4c7ecd1d0, L_0x55a4c7e67bc0, C4<1>, C4<1>;
L_0x55a4c7e71150 .functor AND 1, L_0x55a4c7eccb00, L_0x55a4c7ecca60, C4<1>, C4<1>;
L_0x55a4c7ecd660 .functor XOR 1, L_0x55a4c7eccb00, L_0x55a4c7ecca60, C4<0>, C4<0>;
L_0x55a4c7ecd720 .functor AND 1, L_0x55a4c7e6d810, L_0x55a4c7ecd660, C4<1>, C4<1>;
L_0x55a4c7ecd830 .functor AND 1, L_0x55a4c7ecd720, L_0x55a4c7eccb00, C4<1>, C4<1>;
L_0x55a4c7ecd9a0 .functor AND 1, L_0x55a4c7ecd720, L_0x55a4c7ecca60, C4<1>, C4<1>;
L_0x55a4c7ecdc50 .functor AND 1, L_0x55a4c7ecdaa0, L_0x55a4c7ecdbb0, C4<1>, C4<1>;
L_0x55a4c7ecdb40 .functor AND 1, L_0x55a4c7ecdc50, L_0x55a4c7ecdd80, C4<1>, C4<1>;
L_0x55a4c7ece2a0 .functor OR 1, L_0x55a4c7ece030, L_0x55a4c7ece1b0, C4<0>, C4<0>;
L_0x55a4c7ecdd10 .functor AND 1, L_0x55a4c7ecdb40, L_0x55a4c7ece2a0, C4<1>, C4<1>;
L_0x55a4c7edf890 .functor AND 1, v0x55a4c7ec9a10_0, L_0x55a4c7ecd720, C4<1>, C4<1>;
L_0x55a4c7ee1290 .functor AND 1, L_0x55a4c7ecdd10, L_0x55a4c7ee1080, C4<1>, C4<1>;
L_0x55a4c7ee1350 .functor OR 1, L_0x55a4c7edf890, L_0x55a4c7ee1290, C4<0>, C4<0>;
L_0x55a4c7ee1500 .functor AND 1, L_0x55a4c7e6d810, L_0x55a4c7ee1350, C4<1>, C4<1>;
L_0x55a4c7ee1610 .functor BUFZ 1, L_0x55a4c7ecd9a0, C4<0>, C4<0>, C4<0>;
L_0x55a4c7ee1780 .functor BUFZ 1, L_0x55a4c7ecd830, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec61e0_0 .net *"_ivl_100", 15 0, L_0x55a4c7edf4f0;  1 drivers
L_0x7fd83eace1c8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec62e0_0 .net/2u *"_ivl_102", 15 0, L_0x7fd83eace1c8;  1 drivers
v0x55a4c7ec63c0_0 .net *"_ivl_104", 15 0, L_0x55a4c7edf7f0;  1 drivers
v0x55a4c7ec64b0_0 .net *"_ivl_106", 15 0, L_0x55a4c7edf9a0;  1 drivers
v0x55a4c7ec6590_0 .net *"_ivl_108", 15 0, L_0x55a4c7edfc40;  1 drivers
v0x55a4c7ec6670_0 .net *"_ivl_112", 31 0, L_0x55a4c7ee0080;  1 drivers
L_0x7fd83eace210 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec6750_0 .net *"_ivl_115", 29 0, L_0x7fd83eace210;  1 drivers
L_0x7fd83eace258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec6830_0 .net/2u *"_ivl_116", 31 0, L_0x7fd83eace258;  1 drivers
v0x55a4c7ec6910_0 .net *"_ivl_118", 0 0, L_0x55a4c7ee0170;  1 drivers
v0x55a4c7ec6a60_0 .net *"_ivl_120", 31 0, L_0x55a4c7edfe20;  1 drivers
L_0x7fd83eace2a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec6b40_0 .net *"_ivl_123", 29 0, L_0x7fd83eace2a0;  1 drivers
L_0x7fd83eace2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec6c20_0 .net/2u *"_ivl_124", 31 0, L_0x7fd83eace2e8;  1 drivers
v0x55a4c7ec6d00_0 .net *"_ivl_126", 0 0, L_0x55a4c7ee03e0;  1 drivers
v0x55a4c7ec6dc0_0 .net *"_ivl_128", 31 0, L_0x55a4c7ee0660;  1 drivers
v0x55a4c7ec6ea0_0 .net *"_ivl_13", 3 0, L_0x55a4c7eccd50;  1 drivers
L_0x7fd83eace330 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec6f80_0 .net *"_ivl_131", 29 0, L_0x7fd83eace330;  1 drivers
L_0x7fd83eace378 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec7060_0 .net/2u *"_ivl_132", 31 0, L_0x7fd83eace378;  1 drivers
v0x55a4c7ec7140_0 .net *"_ivl_134", 0 0, L_0x55a4c7ee0750;  1 drivers
v0x55a4c7ec7200_0 .net *"_ivl_136", 15 0, L_0x55a4c7ee09e0;  1 drivers
v0x55a4c7ec72e0_0 .net *"_ivl_138", 15 0, L_0x55a4c7ee0ad0;  1 drivers
v0x55a4c7ec73c0_0 .net *"_ivl_14", 3 0, L_0x55a4c7eccdf0;  1 drivers
v0x55a4c7ec74a0_0 .net *"_ivl_143", 0 0, L_0x55a4c7edf890;  1 drivers
v0x55a4c7ec7560_0 .net *"_ivl_145", 0 0, L_0x55a4c7ee1080;  1 drivers
v0x55a4c7ec7620_0 .net *"_ivl_147", 0 0, L_0x55a4c7ee1290;  1 drivers
v0x55a4c7ec76e0_0 .net *"_ivl_149", 0 0, L_0x55a4c7ee1350;  1 drivers
v0x55a4c7ec77a0_0 .net *"_ivl_21", 0 0, L_0x55a4c7ecd1d0;  1 drivers
v0x55a4c7ec7860_0 .net *"_ivl_23", 0 0, L_0x55a4c7e6fb00;  1 drivers
v0x55a4c7ec7920_0 .net *"_ivl_24", 0 0, L_0x55a4c7e707f0;  1 drivers
v0x55a4c7ec79e0_0 .net *"_ivl_26", 0 0, L_0x55a4c7e72140;  1 drivers
v0x55a4c7ec7aa0_0 .net *"_ivl_29", 0 0, L_0x55a4c7e78550;  1 drivers
v0x55a4c7ec7b60_0 .net *"_ivl_31", 0 0, L_0x55a4c7e67bc0;  1 drivers
v0x55a4c7ec7c20_0 .net *"_ivl_36", 0 0, L_0x55a4c7ecd660;  1 drivers
v0x55a4c7ec7d00_0 .net *"_ivl_45", 0 0, L_0x55a4c7ecdaa0;  1 drivers
v0x55a4c7ec7fd0_0 .net *"_ivl_47", 0 0, L_0x55a4c7ecdbb0;  1 drivers
v0x55a4c7ec8090_0 .net *"_ivl_49", 0 0, L_0x55a4c7ecdc50;  1 drivers
v0x55a4c7ec8150_0 .net *"_ivl_51", 0 0, L_0x55a4c7ecdd80;  1 drivers
v0x55a4c7ec8210_0 .net *"_ivl_53", 0 0, L_0x55a4c7ecdb40;  1 drivers
v0x55a4c7ec82d0_0 .net *"_ivl_55", 0 0, L_0x55a4c7ecdf40;  1 drivers
v0x55a4c7ec83b0_0 .net *"_ivl_57", 0 0, L_0x55a4c7ece030;  1 drivers
L_0x7fd83eace018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec8470_0 .net/2u *"_ivl_58", 3 0, L_0x7fd83eace018;  1 drivers
v0x55a4c7ec8550_0 .net *"_ivl_60", 0 0, L_0x55a4c7ece1b0;  1 drivers
v0x55a4c7ec8610_0 .net *"_ivl_63", 0 0, L_0x55a4c7ece2a0;  1 drivers
L_0x7fd83eace060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec86d0_0 .net/2u *"_ivl_66", 3 0, L_0x7fd83eace060;  1 drivers
v0x55a4c7ec87b0_0 .net *"_ivl_68", 0 0, L_0x55a4c7ece4d0;  1 drivers
L_0x7fd83eace0a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec8870_0 .net/2u *"_ivl_70", 2 0, L_0x7fd83eace0a8;  1 drivers
v0x55a4c7ec8950_0 .net *"_ivl_73", 2 0, L_0x55a4c7ece6a0;  1 drivers
L_0x7fd83eace0f0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec8a30_0 .net/2u *"_ivl_76", 3 0, L_0x7fd83eace0f0;  1 drivers
v0x55a4c7ec8b10_0 .net *"_ivl_78", 0 0, L_0x55a4c7ece600;  1 drivers
v0x55a4c7ec8bd0_0 .net *"_ivl_81", 0 0, L_0x55a4c7ecea20;  1 drivers
v0x55a4c7ec8cb0_0 .net *"_ivl_82", 11 0, L_0x55a4c7eceb80;  1 drivers
v0x55a4c7ec8d90_0 .net *"_ivl_84", 15 0, L_0x55a4c7ecece0;  1 drivers
L_0x7fd83eace138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec8e70_0 .net/2u *"_ivl_86", 3 0, L_0x7fd83eace138;  1 drivers
v0x55a4c7ec8f50_0 .net *"_ivl_88", 0 0, L_0x55a4c7ecee50;  1 drivers
v0x55a4c7ec9010_0 .net *"_ivl_91", 0 0, L_0x55a4c7ecef40;  1 drivers
v0x55a4c7ec90f0_0 .net *"_ivl_93", 0 0, L_0x55a4c7ecf0c0;  1 drivers
v0x55a4c7ec91d0_0 .net *"_ivl_94", 11 0, L_0x55a4c7ecf160;  1 drivers
v0x55a4c7ec92b0_0 .net *"_ivl_96", 15 0, L_0x55a4c7ecf440;  1 drivers
L_0x7fd83eace180 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec9390_0 .net/2u *"_ivl_98", 11 0, L_0x7fd83eace180;  1 drivers
v0x55a4c7ec9470_0 .net "alu_nf", 0 0, v0x55a4c7e71270_0;  1 drivers
v0x55a4c7ec9510_0 .net "alu_op", 2 0, L_0x55a4c7ece740;  1 drivers
v0x55a4c7ec95d0_0 .net "alu_operand_a", 15 0, L_0x55a4c7edfd80;  1 drivers
v0x55a4c7ec9670_0 .net "alu_result", 15 0, v0x55a4c7e81410_0;  1 drivers
v0x55a4c7ec9740_0 .net "alu_zf", 0 0, v0x55a4c7e81110_0;  1 drivers
v0x55a4c7ec9830_0 .net "btn", 0 0, v0x55a4c7ecc230_0;  1 drivers
v0x55a4c7ec98d0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  1 drivers
v0x55a4c7ec9970_0 .net "cs_call", 0 0, L_0x55a4c7ecd830;  1 drivers
v0x55a4c7ec9a10_0 .var "cs_en", 0 0;
v0x55a4c7ec9ae0_0 .net "cs_nf", 0 0, v0x55a4c7ec0720_0;  1 drivers
v0x55a4c7ec9bd0_0 .net "cs_pc_out", 15 0, v0x55a4c7ec0980_0;  1 drivers
v0x55a4c7ec9c70_0 .net "cs_ret", 0 0, L_0x55a4c7ecd9a0;  1 drivers
v0x55a4c7ec9d40_0 .net "cs_zf", 0 0, v0x55a4c7ec0d80_0;  1 drivers
v0x55a4c7ec9e30_0 .net "imm12", 11 0, L_0x55a4c7ecd0a0;  1 drivers
v0x55a4c7ec9ed0_0 .net "instr", 15 0, v0x55a4c7ec2f40_0;  1 drivers
v0x55a4c7ec9f70_0 .net "instr_c", 0 0, L_0x55a4c7eccb00;  1 drivers
v0x55a4c7eca010_0 .net "instr_n", 0 0, L_0x55a4c7ecc9c0;  1 drivers
v0x55a4c7eca0d0_0 .net "instr_r", 0 0, L_0x55a4c7ecca60;  1 drivers
v0x55a4c7eca190_0 .net "instr_z", 0 0, L_0x55a4c7ecc8d0;  1 drivers
v0x55a4c7eca250_0 .net "is_alu_op", 0 0, L_0x55a4c7ecdd10;  1 drivers
v0x55a4c7eca310_0 .net "is_cr", 0 0, L_0x55a4c7e71150;  1 drivers
v0x55a4c7eca3d0_0 .net "is_cs_op", 0 0, L_0x55a4c7ecd720;  1 drivers
v0x55a4c7eca490_0 .net "is_do_op", 0 0, L_0x55a4c7e6d810;  1 drivers
v0x55a4c7eca550_0 .var "is_ldi", 0 0;
v0x55a4c7eca610_0 .var "ldi_reg", 3 0;
v0x55a4c7eca6f0_0 .net "led", 3 0, v0x55a4c7ec3e00_0;  alias, 1 drivers
v0x55a4c7eca7e0_0 .net "led0_b", 0 0, L_0x7fd83eace3c0;  1 drivers
v0x55a4c7eca880_0 .net "led0_g", 0 0, v0x55a4c7ec3ee0_0;  1 drivers
v0x55a4c7eca950_0 .net "led0_r", 0 0, L_0x7fd83eace408;  1 drivers
v0x55a4c7eca9f0_0 .net "op", 3 0, L_0x55a4c7eccbd0;  1 drivers
v0x55a4c7ecaad0_0 .var "pc", 15 0;
v0x55a4c7ecabe0_0 .net "ram_dat_out", 15 0, v0x55a4c7ec15b0_0;  1 drivers
v0x55a4c7ecaca0_0 .var "ram_we", 0 0;
v0x55a4c7ecad70_0 .net "rega", 3 0, L_0x55a4c7eccc70;  1 drivers
v0x55a4c7ecae40_0 .net "regb", 3 0, L_0x55a4c7eccf60;  1 drivers
v0x55a4c7ecaf10_0 .net "regs_dat_a", 15 0, L_0x55a4c7ee1930;  1 drivers
v0x55a4c7ecb000_0 .net "regs_dat_b", 15 0, L_0x55a4c7ee1c10;  1 drivers
v0x55a4c7ecb0a0_0 .net "regs_wd", 15 0, L_0x55a4c7ee0dc0;  1 drivers
v0x55a4c7ecb160_0 .var "regs_wd_sel", 1 0;
v0x55a4c7ecb220_0 .var "regs_we", 0 0;
v0x55a4c7ecb2f0_0 .net "rst", 0 0, v0x55a4c7ecc650_0;  1 drivers
v0x55a4c7ecb390_0 .var "stp", 5 0;
v0x55a4c7ecb450_0 .net "uart_rx", 0 0, v0x55a4c7ecc6f0_0;  1 drivers
v0x55a4c7ecb520_0 .net "uart_tx", 0 0, v0x55a4c7ec5330_0;  alias, 1 drivers
v0x55a4c7ecb5f0_0 .net "urx_dat", 7 0, v0x55a4c7ec3ae0_0;  1 drivers
v0x55a4c7ecb6c0_0 .net "urx_dr", 0 0, v0x55a4c7ec3c80_0;  1 drivers
v0x55a4c7ecb790_0 .var "urx_go", 0 0;
v0x55a4c7ecb860_0 .var "urx_reg", 3 0;
v0x55a4c7ecb900_0 .var "urx_reg_dat", 15 0;
v0x55a4c7ecb9a0_0 .var "urx_reg_hilo", 0 0;
v0x55a4c7ecba60_0 .var "urx_regb_sel", 0 0;
v0x55a4c7ecbb20_0 .net "utx_bsy", 0 0, v0x55a4c7ec4e00_0;  1 drivers
v0x55a4c7ecbbf0_0 .var "utx_dat", 7 0;
v0x55a4c7ecbcc0_0 .var "utx_go", 0 0;
v0x55a4c7ecbd90_0 .net "zn_clr", 0 0, L_0x55a4c7ee1780;  1 drivers
v0x55a4c7ecbe60_0 .net "zn_nf", 0 0, v0x55a4c7ec5b10_0;  1 drivers
v0x55a4c7ecbf00_0 .net "zn_sel", 0 0, L_0x55a4c7ee1610;  1 drivers
v0x55a4c7ecbfa0_0 .net "zn_we", 0 0, L_0x55a4c7ee1500;  1 drivers
v0x55a4c7ecc070_0 .net "zn_zf", 0 0, v0x55a4c7ec5ef0_0;  1 drivers
L_0x55a4c7ecc8d0 .part v0x55a4c7ec2f40_0, 0, 1;
L_0x55a4c7ecc9c0 .part v0x55a4c7ec2f40_0, 1, 1;
L_0x55a4c7ecca60 .part v0x55a4c7ec2f40_0, 2, 1;
L_0x55a4c7eccb00 .part v0x55a4c7ec2f40_0, 3, 1;
L_0x55a4c7eccbd0 .part v0x55a4c7ec2f40_0, 4, 4;
L_0x55a4c7eccc70 .part v0x55a4c7ec2f40_0, 8, 4;
L_0x55a4c7eccd50 .part v0x55a4c7ec2f40_0, 12, 4;
L_0x55a4c7eccdf0 .functor MUXZ 4, L_0x55a4c7eccd50, v0x55a4c7ecb860_0, v0x55a4c7ecba60_0, C4<>;
L_0x55a4c7eccf60 .functor MUXZ 4, L_0x55a4c7eccdf0, v0x55a4c7eca610_0, v0x55a4c7eca550_0, C4<>;
L_0x55a4c7ecd0a0 .part v0x55a4c7ec2f40_0, 4, 12;
L_0x55a4c7ecd1d0 .reduce/nor v0x55a4c7eca550_0;
L_0x55a4c7ecdaa0 .reduce/nor v0x55a4c7eca550_0;
L_0x55a4c7ecdbb0 .reduce/nor L_0x55a4c7e71150;
L_0x55a4c7ecdd80 .reduce/nor L_0x55a4c7ecd830;
L_0x55a4c7ecdf40 .part L_0x55a4c7eccbd0, 0, 1;
L_0x55a4c7ece030 .reduce/nor L_0x55a4c7ecdf40;
L_0x55a4c7ece1b0 .cmp/eq 4, L_0x55a4c7eccbd0, L_0x7fd83eace018;
L_0x55a4c7ece4d0 .cmp/eq 4, L_0x55a4c7eccbd0, L_0x7fd83eace060;
L_0x55a4c7ece6a0 .part L_0x55a4c7eccbd0, 1, 3;
L_0x55a4c7ece740 .functor MUXZ 3, L_0x55a4c7ece6a0, L_0x7fd83eace0a8, L_0x55a4c7ece4d0, C4<>;
L_0x55a4c7ece600 .cmp/eq 4, L_0x55a4c7eccbd0, L_0x7fd83eace0f0;
L_0x55a4c7ecea20 .part L_0x55a4c7eccc70, 3, 1;
LS_0x55a4c7eceb80_0_0 .concat [ 1 1 1 1], L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20;
LS_0x55a4c7eceb80_0_4 .concat [ 1 1 1 1], L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20;
LS_0x55a4c7eceb80_0_8 .concat [ 1 1 1 1], L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20, L_0x55a4c7ecea20;
L_0x55a4c7eceb80 .concat [ 4 4 4 0], LS_0x55a4c7eceb80_0_0, LS_0x55a4c7eceb80_0_4, LS_0x55a4c7eceb80_0_8;
L_0x55a4c7ecece0 .concat [ 4 12 0 0], L_0x55a4c7eccc70, L_0x55a4c7eceb80;
L_0x55a4c7ecee50 .cmp/eq 4, L_0x55a4c7eccbd0, L_0x7fd83eace138;
L_0x55a4c7ecef40 .part L_0x55a4c7eccc70, 3, 1;
L_0x55a4c7ecf0c0 .part L_0x55a4c7eccc70, 3, 1;
LS_0x55a4c7ecf160_0_0 .concat [ 1 1 1 1], L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0;
LS_0x55a4c7ecf160_0_4 .concat [ 1 1 1 1], L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0;
LS_0x55a4c7ecf160_0_8 .concat [ 1 1 1 1], L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0, L_0x55a4c7ecf0c0;
L_0x55a4c7ecf160 .concat [ 4 4 4 0], LS_0x55a4c7ecf160_0_0, LS_0x55a4c7ecf160_0_4, LS_0x55a4c7ecf160_0_8;
L_0x55a4c7ecf440 .concat [ 4 12 0 0], L_0x55a4c7eccc70, L_0x55a4c7ecf160;
L_0x55a4c7edf4f0 .concat [ 4 12 0 0], L_0x55a4c7eccc70, L_0x7fd83eace180;
L_0x55a4c7edf7f0 .arith/sum 16, L_0x55a4c7edf4f0, L_0x7fd83eace1c8;
L_0x55a4c7edf9a0 .functor MUXZ 16, L_0x55a4c7edf7f0, L_0x55a4c7ecf440, L_0x55a4c7ecef40, C4<>;
L_0x55a4c7edfc40 .functor MUXZ 16, L_0x55a4c7ee1930, L_0x55a4c7edf9a0, L_0x55a4c7ecee50, C4<>;
L_0x55a4c7edfd80 .functor MUXZ 16, L_0x55a4c7edfc40, L_0x55a4c7ecece0, L_0x55a4c7ece600, C4<>;
L_0x55a4c7ee0080 .concat [ 2 30 0 0], v0x55a4c7ecb160_0, L_0x7fd83eace210;
L_0x55a4c7ee0170 .cmp/eq 32, L_0x55a4c7ee0080, L_0x7fd83eace258;
L_0x55a4c7edfe20 .concat [ 2 30 0 0], v0x55a4c7ecb160_0, L_0x7fd83eace2a0;
L_0x55a4c7ee03e0 .cmp/eq 32, L_0x55a4c7edfe20, L_0x7fd83eace2e8;
L_0x55a4c7ee0660 .concat [ 2 30 0 0], v0x55a4c7ecb160_0, L_0x7fd83eace330;
L_0x55a4c7ee0750 .cmp/eq 32, L_0x55a4c7ee0660, L_0x7fd83eace378;
L_0x55a4c7ee09e0 .functor MUXZ 16, v0x55a4c7ecb900_0, v0x55a4c7ec2f40_0, L_0x55a4c7ee0750, C4<>;
L_0x55a4c7ee0ad0 .functor MUXZ 16, L_0x55a4c7ee09e0, v0x55a4c7ec15b0_0, L_0x55a4c7ee03e0, C4<>;
L_0x55a4c7ee0dc0 .functor MUXZ 16, L_0x55a4c7ee0ad0, v0x55a4c7e81410_0, L_0x55a4c7ee0170, C4<>;
L_0x55a4c7ee1080 .reduce/nor L_0x55a4c7ecd720;
S_0x55a4c7e53e40 .scope module, "alu" "ALU" 3 317, 4 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zf";
    .port_info 5 /OUTPUT 1 "nf";
P_0x55a4c7e44a10 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0x55a4c7e67ce0_0 .net/s "a", 15 0, L_0x55a4c7edfd80;  alias, 1 drivers
v0x55a4c7e6d930_0 .net/s "b", 15 0, L_0x55a4c7ee1c10;  alias, 1 drivers
v0x55a4c7e71270_0 .var "nf", 0 0;
v0x55a4c7e81720_0 .net "op", 2 0, L_0x55a4c7ece740;  alias, 1 drivers
v0x55a4c7e81410_0 .var "result", 15 0;
v0x55a4c7e81110_0 .var "zf", 0 0;
E_0x55a4c7df03c0 .event edge, v0x55a4c7e81720_0, v0x55a4c7e6d930_0, v0x55a4c7e67ce0_0, v0x55a4c7e81410_0;
S_0x55a4c7ebfe70 .scope module, "cs" "Calls" 3 288, 5 5 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "pc_in";
    .port_info 3 /INPUT 1 "zf_in";
    .port_info 4 /INPUT 1 "nf_in";
    .port_info 5 /INPUT 1 "call";
    .port_info 6 /INPUT 1 "ret";
    .port_info 7 /INPUT 1 "en";
    .port_info 8 /OUTPUT 16 "pc_out";
    .port_info 9 /OUTPUT 1 "zf_out";
    .port_info 10 /OUTPUT 1 "nf_out";
P_0x55a4c7ea9af0 .param/l "ADDR_WIDTH" 0 5 6, +C4<00000000000000000000000000000110>;
P_0x55a4c7ea9b30 .param/l "ROM_ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
v0x55a4c7ec0150_0 .net "call", 0 0, L_0x55a4c7ecd830;  alias, 1 drivers
v0x55a4c7ec0230_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec02f0_0 .net "en", 0 0, v0x55a4c7ec9a10_0;  1 drivers
v0x55a4c7ec0390_0 .var/i "i", 31 0;
v0x55a4c7ec0470_0 .var "idx", 5 0;
v0x55a4c7ec05a0 .array "mem", 63 0, 17 0;
v0x55a4c7ec0660_0 .net "nf_in", 0 0, v0x55a4c7ec5b10_0;  alias, 1 drivers
v0x55a4c7ec0720_0 .var "nf_out", 0 0;
v0x55a4c7ec07e0_0 .var "nf_out_nxt", 0 0;
v0x55a4c7ec08a0_0 .net "pc_in", 15 0, v0x55a4c7ecaad0_0;  1 drivers
v0x55a4c7ec0980_0 .var "pc_out", 15 0;
v0x55a4c7ec0a60_0 .var "pc_out_nxt", 15 0;
v0x55a4c7ec0b40_0 .net "ret", 0 0, L_0x55a4c7ecd9a0;  alias, 1 drivers
v0x55a4c7ec0c00_0 .net "rst", 0 0, v0x55a4c7ecc650_0;  alias, 1 drivers
v0x55a4c7ec0cc0_0 .net "zf_in", 0 0, v0x55a4c7ec5ef0_0;  alias, 1 drivers
v0x55a4c7ec0d80_0 .var "zf_out", 0 0;
v0x55a4c7ec0e40_0 .var "zf_out_nxt", 0 0;
E_0x55a4c7def380 .event posedge, v0x55a4c7ec0230_0;
E_0x55a4c7df09a0 .event negedge, v0x55a4c7ec0230_0;
S_0x55a4c7ec1060 .scope module, "ram" "RAM" 3 352, 6 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 16 "addr";
    .port_info 3 /INPUT 16 "din";
    .port_info 4 /OUTPUT 16 "dout";
P_0x55a4c7ea9b80 .param/l "ADDR_WIDTH" 0 6 5, +C4<00000000000000000000000000010000>;
P_0x55a4c7ea9bc0 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
v0x55a4c7ec1310_0 .net "addr", 15 0, L_0x55a4c7ee1930;  alias, 1 drivers
v0x55a4c7ec13f0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec14b0_0 .net "din", 15 0, L_0x55a4c7ee1c10;  alias, 1 drivers
v0x55a4c7ec15b0_0 .var "dout", 15 0;
v0x55a4c7ec1650 .array "mem", 65535 0, 15 0;
v0x55a4c7ec1740_0 .net "we", 0 0, v0x55a4c7ecaca0_0;  1 drivers
S_0x55a4c7ec18a0 .scope module, "regs" "Registers" 3 305, 7 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "ra1";
    .port_info 2 /INPUT 4 "ra2";
    .port_info 3 /INPUT 16 "wd";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /OUTPUT 16 "rd1";
    .port_info 6 /OUTPUT 16 "rd2";
P_0x55a4c7ea9980 .param/l "ADDR_WIDTH" 0 7 5, +C4<00000000000000000000000000000100>;
P_0x55a4c7ea99c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
L_0x55a4c7ee1930 .functor BUFZ 16, L_0x55a4c7ee1460, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55a4c7ee1c10 .functor BUFZ 16, L_0x55a4c7ee1a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55a4c7ec1c00_0 .net *"_ivl_0", 15 0, L_0x55a4c7ee1460;  1 drivers
v0x55a4c7ec1d00_0 .net *"_ivl_10", 5 0, L_0x55a4c7ee1ad0;  1 drivers
L_0x7fd83eace498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec1de0_0 .net *"_ivl_13", 1 0, L_0x7fd83eace498;  1 drivers
v0x55a4c7ec1ed0_0 .net *"_ivl_2", 5 0, L_0x55a4c7ee1840;  1 drivers
L_0x7fd83eace450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a4c7ec1fb0_0 .net *"_ivl_5", 1 0, L_0x7fd83eace450;  1 drivers
v0x55a4c7ec20e0_0 .net *"_ivl_8", 15 0, L_0x55a4c7ee1a30;  1 drivers
v0x55a4c7ec21c0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec22b0_0 .var/i "i", 31 0;
v0x55a4c7ec2390 .array/s "mem", 15 0, 15 0;
v0x55a4c7ec2450_0 .net "ra1", 3 0, L_0x55a4c7eccc70;  alias, 1 drivers
v0x55a4c7ec2530_0 .net "ra2", 3 0, L_0x55a4c7eccf60;  alias, 1 drivers
v0x55a4c7ec2610_0 .net "rd1", 15 0, L_0x55a4c7ee1930;  alias, 1 drivers
v0x55a4c7ec26d0_0 .net "rd2", 15 0, L_0x55a4c7ee1c10;  alias, 1 drivers
v0x55a4c7ec2770_0 .net "wd", 15 0, L_0x55a4c7ee0dc0;  alias, 1 drivers
v0x55a4c7ec2850_0 .net "we", 0 0, v0x55a4c7ecb220_0;  1 drivers
L_0x55a4c7ee1460 .array/port v0x55a4c7ec2390, L_0x55a4c7ee1840;
L_0x55a4c7ee1840 .concat [ 4 2 0 0], L_0x55a4c7eccc70, L_0x7fd83eace450;
L_0x55a4c7ee1a30 .array/port v0x55a4c7ec2390, L_0x55a4c7ee1ad0;
L_0x55a4c7ee1ad0 .concat [ 4 2 0 0], L_0x55a4c7eccf60, L_0x7fd83eace498;
S_0x55a4c7ec29f0 .scope module, "rom" "ROM" 3 279, 8 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "addr";
    .port_info 2 /OUTPUT 16 "dout";
P_0x55a4c7eaa150 .param/l "ADDR_WIDTH" 0 8 5, +C4<00000000000000000000000000010000>;
P_0x55a4c7eaa190 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000000010000>;
v0x55a4c7ec2dc0_0 .net "addr", 15 0, v0x55a4c7ecaad0_0;  alias, 1 drivers
v0x55a4c7ec2ea0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec2f40_0 .var "dout", 15 0;
v0x55a4c7ec3010 .array "mem", 65535 0, 15 0;
S_0x55a4c7ec3150 .scope module, "urx" "UartRx" 3 375, 9 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "go";
    .port_info 4 /OUTPUT 8 "data";
    .port_info 5 /OUTPUT 1 "dr";
    .port_info 6 /OUTPUT 4 "led";
    .port_info 7 /OUTPUT 1 "led_g";
P_0x55a4c7de0650 .param/l "BAUD_RATE" 0 9 6, +C4<00000001111101111000101001000000>;
P_0x55a4c7de0690 .param/l "BIT_TIME" 1 9 18, +C4<00000000000000000000000000000010>;
P_0x55a4c7de06d0 .param/l "CLK_FREQ" 0 9 5, +C4<00000011111011110001010010000000>;
P_0x55a4c7de0710 .param/l "STATE_DATA_BITS" 1 9 22, +C4<00000000000000000000000000000010>;
P_0x55a4c7de0750 .param/l "STATE_IDLE" 1 9 20, +C4<00000000000000000000000000000000>;
P_0x55a4c7de0790 .param/l "STATE_START_BIT" 1 9 21, +C4<00000000000000000000000000000001>;
P_0x55a4c7de07d0 .param/l "STATE_STOP_BITS" 1 9 23, +C4<00000000000000000000000000000011>;
P_0x55a4c7de0810 .param/l "STATE_WAIT_GO_LOW" 1 9 24, +C4<00000000000000000000000000000100>;
v0x55a4c7ec3850_0 .var "bit_count", 3 0;
v0x55a4c7ec3930_0 .var "bit_counter", 0 0;
v0x55a4c7ec3a10_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec3ae0_0 .var "data", 7 0;
v0x55a4c7ec3ba0_0 .var "data_reg", 7 0;
v0x55a4c7ec3c80_0 .var "dr", 0 0;
v0x55a4c7ec3d40_0 .net "go", 0 0, v0x55a4c7ecb790_0;  1 drivers
v0x55a4c7ec3e00_0 .var "led", 3 0;
v0x55a4c7ec3ee0_0 .var "led_g", 0 0;
v0x55a4c7ec4030_0 .net "rst", 0 0, v0x55a4c7ecc650_0;  alias, 1 drivers
v0x55a4c7ec40d0_0 .net "rx", 0 0, v0x55a4c7ecc6f0_0;  alias, 1 drivers
v0x55a4c7ec4170_0 .var "state", 2 0;
S_0x55a4c7ec4350 .scope module, "utx" "UartTx" 3 363, 10 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "go";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "bsy";
P_0x55a4c7ec44e0 .param/l "BAUD_RATE" 0 10 6, +C4<00000001111101111000101001000000>;
P_0x55a4c7ec4520 .param/l "BIT_TIME" 1 10 16, +C4<00000000000000000000000000000010>;
P_0x55a4c7ec4560 .param/l "CLK_FREQ" 0 10 5, +C4<00000011111011110001010010000000>;
P_0x55a4c7ec45a0 .param/l "STATE_DATA_BITS" 1 10 20, +C4<00000000000000000000000000000010>;
P_0x55a4c7ec45e0 .param/l "STATE_IDLE" 1 10 18, +C4<00000000000000000000000000000000>;
P_0x55a4c7ec4620 .param/l "STATE_START_BIT" 1 10 19, +C4<00000000000000000000000000000001>;
P_0x55a4c7ec4660 .param/l "STATE_STOP_BIT" 1 10 21, +C4<00000000000000000000000000000011>;
P_0x55a4c7ec46a0 .param/l "STATE_WAIT_GO_LOW" 1 10 22, +C4<00000000000000000000000000000100>;
v0x55a4c7ec4c20_0 .var "bit_count", 3 0;
v0x55a4c7ec4d20_0 .var "bit_time_counter", 0 0;
v0x55a4c7ec4e00_0 .var "bsy", 0 0;
v0x55a4c7ec4ed0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec4f70_0 .net "data", 7 0, v0x55a4c7ecbbf0_0;  1 drivers
v0x55a4c7ec50a0_0 .net "go", 0 0, v0x55a4c7ecbcc0_0;  1 drivers
v0x55a4c7ec5160_0 .net "rst", 0 0, v0x55a4c7ecc650_0;  alias, 1 drivers
v0x55a4c7ec5250_0 .var "state", 2 0;
v0x55a4c7ec5330_0 .var "tx", 0 0;
S_0x55a4c7ec54f0 .scope module, "zn" "Zn" 3 326, 11 4 0, S_0x55a4c7e663d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "cs_zf";
    .port_info 3 /INPUT 1 "cs_nf";
    .port_info 4 /INPUT 1 "alu_zf";
    .port_info 5 /INPUT 1 "alu_nf";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 1 "sel";
    .port_info 8 /INPUT 1 "clr";
    .port_info 9 /OUTPUT 1 "zf";
    .port_info 10 /OUTPUT 1 "nf";
v0x55a4c7ec5680_0 .net "alu_nf", 0 0, v0x55a4c7e71270_0;  alias, 1 drivers
v0x55a4c7ec5740_0 .net "alu_zf", 0 0, v0x55a4c7e81110_0;  alias, 1 drivers
v0x55a4c7ec57e0_0 .net "clk", 0 0, v0x55a4c7ecc2f0_0;  alias, 1 drivers
v0x55a4c7ec58b0_0 .net "clr", 0 0, L_0x55a4c7ee1780;  alias, 1 drivers
v0x55a4c7ec5950_0 .net "cs_nf", 0 0, v0x55a4c7ec0720_0;  alias, 1 drivers
v0x55a4c7ec5a40_0 .net "cs_zf", 0 0, v0x55a4c7ec0d80_0;  alias, 1 drivers
v0x55a4c7ec5b10_0 .var "nf", 0 0;
v0x55a4c7ec5be0_0 .var "nf_nxt", 0 0;
v0x55a4c7ec5c80_0 .net "rst", 0 0, v0x55a4c7ecc650_0;  alias, 1 drivers
v0x55a4c7ec5db0_0 .net "sel", 0 0, L_0x55a4c7ee1610;  alias, 1 drivers
v0x55a4c7ec5e50_0 .net "we", 0 0, L_0x55a4c7ee1500;  alias, 1 drivers
v0x55a4c7ec5ef0_0 .var "zf", 0 0;
v0x55a4c7ec5fc0_0 .var "zf_nxt", 0 0;
    .scope S_0x55a4c7ec29f0;
T_0 ;
    %vpi_call 8 16 "$readmemh", "/home/c/w/zen-x/rom.hex", v0x55a4c7ec3010 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55a4c7ec29f0;
T_1 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ec2dc0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55a4c7ec3010, 4;
    %assign/vec4 v0x55a4c7ec2f40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a4c7ebfe70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ec0390_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55a4c7ec0390_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x55a4c7ec0390_0;
    %store/vec4a v0x55a4c7ec05a0, 4, 0;
    %load/vec4 v0x55a4c7ec0390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ec0390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55a4c7ebfe70;
T_3 ;
    %wait E_0x55a4c7df09a0;
    %load/vec4 v0x55a4c7ec0a60_0;
    %assign/vec4 v0x55a4c7ec0980_0, 0;
    %load/vec4 v0x55a4c7ec0e40_0;
    %assign/vec4 v0x55a4c7ec0d80_0, 0;
    %load/vec4 v0x55a4c7ec07e0_0;
    %assign/vec4 v0x55a4c7ec0720_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a4c7ebfe70;
T_4 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ec0c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x55a4c7ec0470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a4c7ec02f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55a4c7ec0150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55a4c7ec0470_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55a4c7ec0470_0, 0, 6;
    %load/vec4 v0x55a4c7ec0cc0_0;
    %load/vec4 v0x55a4c7ec0660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a4c7ec08a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a4c7ec0470_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4c7ec05a0, 0, 4;
    %load/vec4 v0x55a4c7ec0cc0_0;
    %assign/vec4 v0x55a4c7ec0e40_0, 0;
    %load/vec4 v0x55a4c7ec0660_0;
    %assign/vec4 v0x55a4c7ec07e0_0, 0;
    %load/vec4 v0x55a4c7ec08a0_0;
    %assign/vec4 v0x55a4c7ec0a60_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55a4c7ec0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55a4c7ec0470_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55a4c7ec0470_0, 0, 6;
    %load/vec4 v0x55a4c7ec0470_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55a4c7ec05a0, 4;
    %parti/s 1, 17, 6;
    %assign/vec4 v0x55a4c7ec0e40_0, 0;
    %load/vec4 v0x55a4c7ec0470_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55a4c7ec05a0, 4;
    %parti/s 1, 16, 6;
    %assign/vec4 v0x55a4c7ec07e0_0, 0;
    %load/vec4 v0x55a4c7ec0470_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55a4c7ec05a0, 4;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x55a4c7ec0a60_0, 0;
T_4.6 ;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a4c7ec18a0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ec22b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55a4c7ec22b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55a4c7ec22b0_0;
    %store/vec4a v0x55a4c7ec2390, 4, 0;
    %load/vec4 v0x55a4c7ec22b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ec22b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x55a4c7ec18a0;
T_6 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ec2850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55a4c7ec2770_0;
    %load/vec4 v0x55a4c7ec2530_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4c7ec2390, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a4c7e53e40;
T_7 ;
    %wait E_0x55a4c7df03c0;
    %load/vec4 v0x55a4c7e81720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %add;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.1 ;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %sub;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.2 ;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %or;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.3 ;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %xor;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %and;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x55a4c7e67ce0_0;
    %inv;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x55a4c7e67ce0_0;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x55a4c7e67ce0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x55a4c7e6d930_0;
    %load/vec4 v0x55a4c7e67ce0_0;
    %pad/s 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %shiftr/s 4;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %store/vec4 v0x55a4c7e81410_0, 0, 16;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55a4c7e81410_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55a4c7e81110_0, 0, 1;
    %load/vec4 v0x55a4c7e81410_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x55a4c7e71270_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a4c7ec54f0;
T_8 ;
    %wait E_0x55a4c7df09a0;
    %load/vec4 v0x55a4c7ec5fc0_0;
    %assign/vec4 v0x55a4c7ec5ef0_0, 0;
    %load/vec4 v0x55a4c7ec5be0_0;
    %assign/vec4 v0x55a4c7ec5b10_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a4c7ec54f0;
T_9 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ec5c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec5fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec5be0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55a4c7ec5e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55a4c7ec58b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec5fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec5be0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55a4c7ec5db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55a4c7ec5a40_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55a4c7ec5740_0;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x55a4c7ec5fc0_0, 0;
    %load/vec4 v0x55a4c7ec5db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55a4c7ec5950_0;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x55a4c7ec5680_0;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x55a4c7ec5be0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a4c7ec1060;
T_10 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ec1740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55a4c7ec14b0_0;
    %load/vec4 v0x55a4c7ec1310_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4c7ec1650, 0, 4;
    %load/vec4 v0x55a4c7ec14b0_0;
    %assign/vec4 v0x55a4c7ec15b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55a4c7ec1310_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x55a4c7ec1650, 4;
    %assign/vec4 v0x55a4c7ec15b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a4c7ec4350;
T_11 ;
    %wait E_0x55a4c7df09a0;
    %load/vec4 v0x55a4c7ec5160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec4c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec5330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec4e00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a4c7ec5250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x55a4c7ec50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec4e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec4c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec5330_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
T_11.8 ;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
    %load/vec4 v0x55a4c7ec4f70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55a4c7ec5330_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
T_11.11 ;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
    %load/vec4 v0x55a4c7ec4c20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55a4c7ec4c20_0, 0, 4;
    %load/vec4 v0x55a4c7ec4c20_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec4c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec5330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v0x55a4c7ec4f70_0;
    %load/vec4 v0x55a4c7ec4c20_0;
    %part/u 1;
    %assign/vec4 v0x55a4c7ec5330_0, 0;
T_11.15 ;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
T_11.13 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec4e00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
    %jmp T_11.17;
T_11.16 ;
    %load/vec4 v0x55a4c7ec4d20_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55a4c7ec4d20_0, 0;
T_11.17 ;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x55a4c7ec50a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a4c7ec5250_0, 0;
T_11.18 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a4c7ec3150;
T_12 ;
    %wait E_0x55a4c7df09a0;
    %load/vec4 v0x55a4c7ec4030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4c7ec3ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4c7ec3ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec3850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec3930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec3c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec3ee0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a4c7ec4170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %load/vec4 v0x55a4c7ec40d0_0;
    %nor/r;
    %load/vec4 v0x55a4c7ec3d40_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a4c7ec3e00_0, 4, 5;
T_12.8 ;
    %load/vec4 v0x55a4c7ec40d0_0;
    %nor/r;
    %load/vec4 v0x55a4c7ec3d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec3850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec3930_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
T_12.10 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %load/vec4 v0x55a4c7ec3930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec3930_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
T_12.12 ;
    %jmp T_12.7;
T_12.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %load/vec4 v0x55a4c7ec3930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x55a4c7ec40d0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55a4c7ec3850_0;
    %assign/vec4/off/d v0x55a4c7ec3ba0_0, 4, 5;
    %load/vec4 v0x55a4c7ec3850_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55a4c7ec3850_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec3930_0, 0;
    %load/vec4 v0x55a4c7ec3850_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ec3850_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
T_12.16 ;
T_12.14 ;
    %jmp T_12.7;
T_12.5 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %load/vec4 v0x55a4c7ec3930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %load/vec4 v0x55a4c7ec3ba0_0;
    %assign/vec4 v0x55a4c7ec3ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ec3c80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
T_12.18 ;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55a4c7ec3e00_0, 0;
    %load/vec4 v0x55a4c7ec3d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec3c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a4c7ec4170_0, 0;
T_12.20 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55a4c7ec3930_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_12.22, 5;
    %load/vec4 v0x55a4c7ec3930_0;
    %pad/u 2;
    %subi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55a4c7ec3930_0, 0;
T_12.22 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a4c7e663d0;
T_13 ;
    %wait E_0x55a4c7df09a0;
    %load/vec4 v0x55a4c7ecb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ec9a10_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a4c7eca3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55a4c7ec9a10_0;
    %inv;
    %assign/vec4 v0x55a4c7ec9a10_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a4c7e663d0;
T_14 ;
    %wait E_0x55a4c7def380;
    %load/vec4 v0x55a4c7ecb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4c7ecb160_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7eca550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecaca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55a4c7ecbbf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecbcc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4c7ecb860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecb9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecb790_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55a4c7eca490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55a4c7ec9970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x55a4c7ec9e30_0;
    %pad/u 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55a4c7eca310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x55a4c7ecaad0_0;
    %load/vec4 v0x55a4c7ec9e30_0;
    %parti/s 1, 11, 5;
    %replicate 4;
    %load/vec4 v0x55a4c7ec9e30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x55a4c7ec9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0x55a4c7ec9bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x55a4c7ecaad0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
T_14.11 ;
    %load/vec4 v0x55a4c7eca9f0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a4c7ecad70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v0x55a4c7ecad70_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %vpi_call 3 203 "$display", "!!! unknown IO op" {0 0 0};
    %jmp T_14.17;
T_14.14 ;
    %load/vec4 v0x55a4c7ecae40_0;
    %assign/vec4 v0x55a4c7ecb860_0, 0;
    %load/vec4 v0x55a4c7ecb000_0;
    %assign/vec4 v0x55a4c7ecb900_0, 0;
    %load/vec4 v0x55a4c7ecad70_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x55a4c7ecb9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecb790_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.17;
T_14.15 ;
    %load/vec4 v0x55a4c7ecad70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %load/vec4 v0x55a4c7ecb000_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %load/vec4 v0x55a4c7ecb000_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %assign/vec4 v0x55a4c7ecbbf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecbcc0_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.17;
T_14.17 ;
    %pop/vec4 1;
    %jmp T_14.13;
T_14.12 ;
    %load/vec4 v0x55a4c7eca250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a4c7ecb160_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.21;
T_14.20 ;
    %load/vec4 v0x55a4c7eca9f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.24, 6;
    %vpi_call 3 224 "$display", "!!! unknown instruction" {0 0 0};
    %jmp T_14.26;
T_14.22 ;
    %load/vec4 v0x55a4c7ecae40_0;
    %assign/vec4 v0x55a4c7eca610_0, 0;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.26;
T_14.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecaca0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.26;
T_14.24 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55a4c7ecb160_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.26;
T_14.26 ;
    %pop/vec4 1;
T_14.21 ;
T_14.13 ;
T_14.9 ;
T_14.7 ;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55a4c7ecaad0_0;
    %load/vec4 v0x55a4c7eca310_0;
    %nor/r;
    %load/vec4 v0x55a4c7eca9f0_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.27, 8;
    %pushi/vec4 2, 0, 16;
    %jmp/1 T_14.28, 8;
T_14.27 ; End of true expr.
    %pushi/vec4 1, 0, 16;
    %jmp/0 T_14.28, 8;
 ; End of false expr.
    %blend;
T_14.28;
    %add;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecaca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a4c7ecb160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7eca550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecba60_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.30;
T_14.29 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7eca550_0, 0;
    %pushi/vec4 8, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.32;
T_14.31 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55a4c7ecb160_0, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x55a4c7ecaad0_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
    %jmp T_14.34;
T_14.33 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.35, 8;
    %load/vec4 v0x55a4c7ecbb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecbcc0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
T_14.37 ;
    %jmp T_14.36;
T_14.35 ;
    %load/vec4 v0x55a4c7ecb390_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.39, 8;
    %load/vec4 v0x55a4c7ecb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.41, 8;
    %load/vec4 v0x55a4c7ecb9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.43, 8;
    %load/vec4 v0x55a4c7ecb5f0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a4c7ecb900_0, 4, 5;
    %jmp T_14.44;
T_14.43 ;
    %load/vec4 v0x55a4c7ecb5f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55a4c7ecb900_0, 4, 5;
T_14.44 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4c7ecb790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecb220_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a4c7ecb160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4c7ecba60_0, 0;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x55a4c7ecb390_0, 0;
T_14.41 ;
T_14.39 ;
T_14.36 ;
T_14.34 ;
T_14.32 ;
T_14.30 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55a4c7e66750;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x55a4c7e66750;
T_16 ;
    %delay 8000, 0;
    %load/vec4 v0x55a4c7ecc2f0_0;
    %inv;
    %store/vec4 v0x55a4c7ecc2f0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55a4c7e66750;
T_17 ;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc650_0, 0, 1;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 4660, 0, 16;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 53 "$display", "case 1 passed" {0 0 0};
    %jmp T_17.1;
T_17.0 ;
    %vpi_call 2 54 "$display", "case 1 FAILED. expected 0x1234, got %h", &A<v0x55a4c7ec2390, 1> {0 0 0};
T_17.1 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 43981, 0, 16;
    %jmp/0xz  T_17.2, 4;
    %vpi_call 2 60 "$display", "case 2 passed" {0 0 0};
    %jmp T_17.3;
T_17.2 ;
    %vpi_call 2 61 "$display", "case 2 FAILED. expected 0xabcd, got %h", &A<v0x55a4c7ec2390, 2> {0 0 0};
T_17.3 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_17.4, 4;
    %vpi_call 2 67 "$display", "case 3 passed" {0 0 0};
    %jmp T_17.5;
T_17.4 ;
    %vpi_call 2 68 "$display", "case 3 FAILED. expected 0xffff, got %h", &A<v0x55a4c7ec2390, 3> {0 0 0};
T_17.5 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/u 32;
    %cmpi/e 4660, 0, 32;
    %jmp/0xz  T_17.6, 4;
    %vpi_call 2 78 "$display", "case 4 passed" {0 0 0};
    %jmp T_17.7;
T_17.6 ;
    %vpi_call 2 79 "$display", "case 4 FAILED. expected 0x1234, got %h", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.7 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 65535, 0, 16;
    %jmp/0xz  T_17.8, 4;
    %vpi_call 2 83 "$display", "case 4.1 passed" {0 0 0};
    %jmp T_17.9;
T_17.8 ;
    %vpi_call 2 84 "$display", "case 4.1 FAILED. expected 0xffff, got %h", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.9 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 4660, 0, 16;
    %jmp/0xz  T_17.10, 4;
    %vpi_call 2 91 "$display", "case 5 passed" {0 0 0};
    %jmp T_17.11;
T_17.10 ;
    %vpi_call 2 92 "$display", "case 5 FAILED. expected 0x1234, got %h", &A<v0x55a4c7ec2390, 5> {0 0 0};
T_17.11 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %vpi_call 2 105 "$display", "case 5.1 passed" {0 0 0};
    %jmp T_17.13;
T_17.12 ;
    %vpi_call 2 106 "$display", "case 5.1 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.13 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_17.14, 4;
    %vpi_call 2 110 "$display", "case 6 passed" {0 0 0};
    %jmp T_17.15;
T_17.14 ;
    %vpi_call 2 111 "$display", "case 6 FAILED. expected -1, got %0d", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.15 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 4294967294, 0, 32;
    %jmp/0xz  T_17.16, 4;
    %vpi_call 2 115 "$display", "case 7 passed" {0 0 0};
    %jmp T_17.17;
T_17.16 ;
    %vpi_call 2 116 "$display", "case 7 FAILED. expected -2, got %0d", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.17 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_17.18, 4;
    %vpi_call 2 120 "$display", "case 8 passed" {0 0 0};
    %jmp T_17.19;
T_17.18 ;
    %vpi_call 2 121 "$display", "case 8 FAILED. expected -1, got %0d", &A<v0x55a4c7ec2390, 4> {0 0 0};
T_17.19 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_17.20, 4;
    %vpi_call 2 125 "$display", "case 9 passed" {0 0 0};
    %jmp T_17.21;
T_17.20 ;
    %vpi_call 2 126 "$display", "case 9 FAILED. expected -1, got %0d", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.21 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.22, 4;
    %vpi_call 2 130 "$display", "case 10 passed" {0 0 0};
    %jmp T_17.23;
T_17.22 ;
    %vpi_call 2 131 "$display", "case 10 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.23 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.24, 4;
    %vpi_call 2 135 "$display", "case 11 passed" {0 0 0};
    %jmp T_17.25;
T_17.24 ;
    %vpi_call 2 136 "$display", "case 11 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.25 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.26, 4;
    %vpi_call 2 150 "$display", "case 12 passed" {0 0 0};
    %jmp T_17.27;
T_17.26 ;
    %vpi_call 2 151 "$display", "case 12 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.27 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 4660, 0, 16;
    %jmp/0xz  T_17.28, 4;
    %vpi_call 2 155 "$display", "case 13 passed" {0 0 0};
    %jmp T_17.29;
T_17.28 ;
    %vpi_call 2 156 "$display", "case 13 FAILED. expected 0x1234, got %h", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.29 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 2330, 0, 16;
    %jmp/0xz  T_17.30, 4;
    %vpi_call 2 160 "$display", "case 14 passed" {0 0 0};
    %jmp T_17.31;
T_17.30 ;
    %vpi_call 2 161 "$display", "case 14 FAILED. expected 0x091a, got %h", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.31 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 4660, 0, 16;
    %jmp/0xz  T_17.32, 4;
    %vpi_call 2 165 "$display", "case 15 passed" {0 0 0};
    %jmp T_17.33;
T_17.32 ;
    %vpi_call 2 166 "$display", "case 15 FAILED. expected 0x1234, got %h", &A<v0x55a4c7ec2390, 6> {0 0 0};
T_17.33 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.34, 4;
    %vpi_call 2 173 "$display", "case 16 passed" {0 0 0};
    %jmp T_17.35;
T_17.34 ;
    %vpi_call 2 174 "$display", "case 16 FAILED. expected 0, got %h", &A<v0x55a4c7ec2390, 7> {0 0 0};
T_17.35 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.36, 4;
    %vpi_call 2 185 "$display", "case 17 passed" {0 0 0};
    %jmp T_17.37;
T_17.36 ;
    %vpi_call 2 186 "$display", "case 17 FAILED. expected 1, got %h", &A<v0x55a4c7ec2390, 7> {0 0 0};
T_17.37 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_17.38, 4;
    %vpi_call 2 191 "$display", "case 18 passed" {0 0 0};
    %jmp T_17.39;
T_17.38 ;
    %vpi_call 2 192 "$display", "case 18 FAILED. expected 29, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.39 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_17.40, 4;
    %vpi_call 2 197 "$display", "case 19 passed" {0 0 0};
    %jmp T_17.41;
T_17.40 ;
    %vpi_call 2 198 "$display", "case 19 FAILED. expected 32, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.41 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_17.42, 4;
    %vpi_call 2 214 "$display", "case 20 passed" {0 0 0};
    %jmp T_17.43;
T_17.42 ;
    %vpi_call 2 215 "$display", "case 20 FAILED. expected 48, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.43 ;
    %load/vec4 v0x55a4c7ecc070_0;
    %nor/r;
    %load/vec4 v0x55a4c7ecbe60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.44, 8;
    %vpi_call 2 216 "$display", "case 21 passed" {0 0 0};
    %jmp T_17.45;
T_17.44 ;
    %vpi_call 2 217 "$display", "case 21 FAILED. expected 0, 0 got %0d, %0d", v0x55a4c7ecc070_0, v0x55a4c7ecbe60_0 {0 0 0};
T_17.45 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 33, 0, 32;
    %jmp/0xz  T_17.46, 4;
    %vpi_call 2 222 "$display", "case 23 passed" {0 0 0};
    %jmp T_17.47;
T_17.46 ;
    %vpi_call 2 223 "$display", "case 23 FAILED. expected 33, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.47 ;
    %load/vec4 v0x55a4c7ecc070_0;
    %nor/r;
    %load/vec4 v0x55a4c7ecbe60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.48, 8;
    %vpi_call 2 224 "$display", "case 24 passed" {0 0 0};
    %jmp T_17.49;
T_17.48 ;
    %vpi_call 2 225 "$display", "case 24 FAILED. expected 0, 1 got %0d, %0d", v0x55a4c7ecc070_0, v0x55a4c7ecbe60_0 {0 0 0};
T_17.49 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.50, 4;
    %vpi_call 2 226 "$display", "case 25 passed" {0 0 0};
    %jmp T_17.51;
T_17.50 ;
    %vpi_call 2 227 "$display", "case 25 FAILED. expected 1, got %0d", &A<v0x55a4c7ec2390, 8> {0 0 0};
T_17.51 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_17.52, 4;
    %vpi_call 2 231 "$display", "case 25.1 passed" {0 0 0};
    %jmp T_17.53;
T_17.52 ;
    %vpi_call 2 232 "$display", "case 25.1 FAILED. expected 34, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.53 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_17.54, 4;
    %vpi_call 2 236 "$display", "case 25.2 passed" {0 0 0};
    %jmp T_17.55;
T_17.54 ;
    %vpi_call 2 237 "$display", "case 25.2 FAILED. expected 35, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.55 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.56, 4;
    %vpi_call 2 241 "$display", "case 25.3 passed" {0 0 0};
    %jmp T_17.57;
T_17.56 ;
    %vpi_call 2 242 "$display", "case 25.3 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 9> {0 0 0};
T_17.57 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.58, 4;
    %vpi_call 2 246 "$display", "case 25.4 passed" {0 0 0};
    %jmp T_17.59;
T_17.58 ;
    %vpi_call 2 247 "$display", "case 25.4 FAILED. expected 0, got %0d", &A<v0x55a4c7ec2390, 9> {0 0 0};
T_17.59 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_17.60, 4;
    %vpi_call 2 251 "$display", "case 25.5 passed" {0 0 0};
    %jmp T_17.61;
T_17.60 ;
    %vpi_call 2 252 "$display", "case 25.5 FAILED. expected 40, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.61 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 41, 0, 32;
    %jmp/0xz  T_17.62, 4;
    %vpi_call 2 256 "$display", "case 26 passed" {0 0 0};
    %jmp T_17.63;
T_17.62 ;
    %vpi_call 2 257 "$display", "case 26 FAILED. expected 41, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.63 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_17.64, 4;
    %vpi_call 2 272 "$display", "case 26.1 passed" {0 0 0};
    %jmp T_17.65;
T_17.64 ;
    %vpi_call 2 273 "$display", "case 26.1 FAILED. expected 80, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.65 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 96, 0, 32;
    %jmp/0xz  T_17.66, 4;
    %vpi_call 2 278 "$display", "case 26.2 passed" {0 0 0};
    %jmp T_17.67;
T_17.66 ;
    %vpi_call 2 279 "$display", "case 26.2 FAILED. expected 96, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.67 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.68, 4;
    %vpi_call 2 284 "$display", "case 26.3 passed" {0 0 0};
    %jmp T_17.69;
T_17.68 ;
    %vpi_call 2 285 "$display", "case 26.3 FAILED. expected 1, got %0d", &A<v0x55a4c7ec2390, 8> {0 0 0};
T_17.69 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.70, 4;
    %vpi_call 2 290 "$display", "case 27.3 passed" {0 0 0};
    %jmp T_17.71;
T_17.70 ;
    %vpi_call 2 291 "$display", "case 27.3 FAILED. expected 1, got %0d", &A<v0x55a4c7ec2390, 8> {0 0 0};
T_17.71 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_17.72, 4;
    %vpi_call 2 296 "$display", "case 27.4 passed" {0 0 0};
    %jmp T_17.73;
T_17.72 ;
    %vpi_call 2 297 "$display", "case 27.4 FAILED. expected 3, got %0d", &A<v0x55a4c7ec2390, 8> {0 0 0};
T_17.73 ;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 81, 0, 32;
    %jmp/0xz  T_17.74, 4;
    %vpi_call 2 298 "$display", "case 27.5 passed" {0 0 0};
    %jmp T_17.75;
T_17.74 ;
    %vpi_call 2 299 "$display", "case 27.5 FAILED. expected 81, got %d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.75 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %pad/s 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_17.76, 4;
    %vpi_call 2 304 "$display", "case 27.4 passed" {0 0 0};
    %jmp T_17.77;
T_17.76 ;
    %vpi_call 2 305 "$display", "case 27.4 FAILED. expected 5, got %0d", &A<v0x55a4c7ec2390, 8> {0 0 0};
T_17.77 ;
    %load/vec4 v0x55a4c7ecc070_0;
    %nor/r;
    %load/vec4 v0x55a4c7ecbe60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.78, 8;
    %vpi_call 2 306 "$display", "case 27.5 passed" {0 0 0};
    %jmp T_17.79;
T_17.78 ;
    %vpi_call 2 307 "$display", "case 27.5 FAILED. expected 0, 1 got %0d, %0d", v0x55a4c7ecc070_0, v0x55a4c7ecbe60_0 {0 0 0};
T_17.79 ;
    %delay 16000, 0;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecaad0_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_17.80, 4;
    %vpi_call 2 312 "$display", "case 28 passed" {0 0 0};
    %jmp T_17.81;
T_17.80 ;
    %vpi_call 2 313 "$display", "case 28 FAILED. expected 49, got %0d", v0x55a4c7ecaad0_0 {0 0 0};
T_17.81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.82 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_17.83, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.82;
T_17.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.84 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.85, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.84;
T_17.85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.86 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.87, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.86;
T_17.87 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.88 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.89, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.88;
T_17.89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.90 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.91, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.90;
T_17.91 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.92 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.93, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.92;
T_17.93 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.94 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.95, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.94;
T_17.95 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.96 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.97, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.96;
T_17.97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.98 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.99, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.98;
T_17.99 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.100 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.101, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.100;
T_17.101 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.102 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.103, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.102;
T_17.103 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.104 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.105, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.104;
T_17.105 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4c7ecc6f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.106 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_17.107, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.106;
T_17.107 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55a4c7ec2390, 4;
    %cmpi/e 85, 0, 16;
    %jmp/0xz  T_17.108, 4;
    %vpi_call 2 347 "$display", "case 29 passed" {0 0 0};
    %jmp T_17.109;
T_17.108 ;
    %vpi_call 2 348 "$display", "case 29 FAILED. expected 0x0055, got %0h", &A<v0x55a4c7ec2390, 10> {0 0 0};
T_17.109 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.110 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_17.111, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.110;
T_17.111 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
T_17.112 ;
    %load/vec4 v0x55a4c7ecc390_0;
    %cmpi/s 250, 0, 32;
    %jmp/0xz T_17.113, 5;
    %delay 16000, 0;
    %load/vec4 v0x55a4c7ecc390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4c7ecc390_0, 0, 32;
    %jmp T_17.112;
T_17.113 ;
    %vpi_call 2 358 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "zen-x.srcs/sim_1/new/TB_Zenx.v";
    "zen-x.srcs/sources_1/new/Zenx.v";
    "zen-x.srcs/sources_1/new/ALU.v";
    "zen-x.srcs/sources_1/new/Calls.v";
    "zen-x.srcs/sources_1/new/RAM.v";
    "zen-x.srcs/sources_1/new/Registers.v";
    "zen-x.srcs/sources_1/new/ROM.v";
    "zen-x.srcs/sources_1/new/UartRx.v";
    "zen-x.srcs/sources_1/new/UartTx.v";
    "zen-x.srcs/sources_1/new/Zn.v";
