{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476975991147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476975991147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:06:30 2016 " "Processing started: Thu Oct 20 13:06:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476975991147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476975991147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off somadorcompleto -c somadorcompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off somadorcompleto -c somadorcompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476975991147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1476975991679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d somadorcompleto.v(32) " "Verilog HDL Declaration information at somadorcompleto.v(32): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.v 4 4 " "Found 4 design units, including 4 entities, in source file somadorcompleto.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476975991741 ""} { "Info" "ISGN_ENTITY_NAME" "2 somador4bits " "Found entity 2: somador4bits" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476975991741 ""} { "Info" "ISGN_ENTITY_NAME" "3 decodificador " "Found entity 3: decodificador" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476975991741 ""} { "Info" "ISGN_ENTITY_NAME" "4 somadorcompleto " "Found entity 4: somadorcompleto" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476975991741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(22) " "Verilog HDL Instantiation warning at somadorcompleto.v(22): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(23) " "Verilog HDL Instantiation warning at somadorcompleto.v(23): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(24) " "Verilog HDL Instantiation warning at somadorcompleto.v(24): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(25) " "Verilog HDL Instantiation warning at somadorcompleto.v(25): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "HEX0 somadorcompleto.v(47) " "Verilog HDL error at somadorcompleto.v(47): object \"HEX0\" is not declared" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "HEX3 somadorcompleto.v(49) " "Verilog HDL Module Declaration error at somadorcompleto.v(49): top module port \"HEX3\" is not found in the port list" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 49 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(53) " "Verilog HDL Instantiation warning at somadorcompleto.v(53): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somadorcompleto.v(54) " "Verilog HDL Instantiation warning at somadorcompleto.v(54): instance has no name" {  } { { "somadorcompleto.v" "" { Text "C:/Users/Aluno/Desktop/Aula 8 lsd/somadorcompleto.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1476975991741 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Desktop/Aula 8 lsd/output_files/somadorcompleto.map.smsg " "Generated suppressed messages file C:/Users/Aluno/Desktop/Aula 8 lsd/output_files/somadorcompleto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1476975991804 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1476975991991 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 20 13:06:31 2016 " "Processing ended: Thu Oct 20 13:06:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1476975991991 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1476975991991 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1476975991991 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476975991991 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 7 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1476975992616 ""}
