{"vcs1":{"timestamp_begin":1728762051.837534561, "rt":1.88, "ut":0.69, "st":0.30}}
{"vcselab":{"timestamp_begin":1728762053.807585872, "rt":1.09, "ut":0.28, "st":0.20}}
{"link":{"timestamp_begin":1728762054.994061343, "rt":0.43, "ut":0.16, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728762051.086072039}
{"VCS_COMP_START_TIME": 1728762051.086072039}
{"VCS_COMP_END_TIME": 1728762150.781829162}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 332600}}
{"stitch_vcselab": {"peak_mem": 231560}}
