{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733162959135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733162959138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 13:09:18 2024 " "Processing started: Mon Dec  2 13:09:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733162959138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733162959138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6CPU -c Lab6CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6CPU -c Lab6CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733162959139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733162959703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960532 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-behavior " "Found design unit 1: register1-behavior" {  } { { "register1.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/register1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960556 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2-behavior " "Found design unit 1: register2-behavior" {  } { { "register2.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/register2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960573 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2 " "Found entity 1: register2" {  } { { "register2.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/register2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_dual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_dual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_dual-Behavior " "Found design unit 1: sseg_dual-Behavior" {  } { { "sseg_dual.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_dual.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960589 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_dual " "Found entity 1: sseg_dual" {  } { { "sseg_dual.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_dual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-fsm " "Found design unit 1: fsm-fsm" {  } { { "fsm.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/fsm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960604 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_mod-Behavior " "Found design unit 1: sseg_mod-Behavior" {  } { { "sseg_mod.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_mod.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960620 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_mod " "Found entity 1: sseg_mod" {  } { { "sseg_mod.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_mod.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-Behavioral " "Found design unit 1: dec4to16-Behavioral" {  } { { "dec4to16.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/dec4to16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960633 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/dec4to16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_neg-Behavior " "Found design unit 1: sseg_neg-Behavior" {  } { { "sseg_neg.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_neg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960648 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_neg " "Found entity 1: sseg_neg" {  } { { "sseg_neg.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_neg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_splitter-behavior " "Found design unit 1: input_splitter-behavior" {  } { { "input_splitter.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/input_splitter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960664 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_splitter " "Found entity 1: input_splitter" {  } { { "input_splitter.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/input_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUp1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUp1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUp1 " "Found entity 1: CPUp1" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUp2 " "Found entity 1: CPUp2" {  } { { "CPUp2.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_P3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_P3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_P3-calculation " "Found design unit 1: ALU_P3-calculation" {  } { { "ALU_P3.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU_P3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960708 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_P3 " "Found entity 1: ALU_P3" {  } { { "ALU_P3.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU_P3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPUp3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPUp3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUp3 " "Found entity 1: CPUp3" {  } { { "CPUp3.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_mod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU_mod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_mod-calculation " "Found design unit 1: ALU_mod-calculation" {  } { { "ALU_mod.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU_mod.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960738 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_mod " "Found entity 1: ALU_mod" {  } { { "ALU_mod.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU_mod.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_adder-Behavior " "Found design unit 1: state_adder-Behavior" {  } { { "state_adder.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/state_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960753 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_adder " "Found entity 1: state_adder" {  } { { "state_adder.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/state_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733162960753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733162960753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUp1 " "Elaborating entity \"CPUp1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733162960915 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "bcd2\[3..0\] bcd " "Bus \"bcd2\[3..0\]\" found using same base name as \"bcd\", which might lead to a name conflict." {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733162960919 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } { -272 616 800 -160 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733162960919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd " "Converted elements in bus name \"bcd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd\[3..0\] bcd3..0 " "Converted element name(s) from \"bcd\[3..0\]\" to \"bcd3..0\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960919 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd2 " "Converted elements in bus name \"bcd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd2\[3..0\] bcd23..0 " "Converted element name(s) from \"bcd2\[3..0\]\" to \"bcd23..0\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960919 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960919 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960919 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960920 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "bcd2\[3..0\] bcd " "Bus \"bcd2\[3..0\]\" found using same base name as \"bcd\", which might lead to a name conflict." {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[0..6\] leds " "Bus \"leds2\[0..6\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } { -112 640 824 0 "inst15" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd " "Converted elements in bus name \"bcd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd\[3..0\] bcd3..0 " "Converted element name(s) from \"bcd\[3..0\]\" to \"bcd3..0\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960920 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd2 " "Converted elements in bus name \"bcd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd2\[3..0\] bcd23..0 " "Converted element name(s) from \"bcd2\[3..0\]\" to \"bcd23..0\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960920 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[0..6\] leds0..6 " "Converted element name(s) from \"leds\[0..6\]\" to \"leds0..6\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960920 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[0..6\] leds20..6 " "Converted element name(s) from \"leds2\[0..6\]\" to \"leds20..6\"" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960920 ""}  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -112 640 824 0 "inst15" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 88 952 984 120 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1733162960920 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst8 " "Primitive \"GND\" of instance \"inst8\" not used" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 376 544 576 408 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1733162960921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_dual sseg_dual:inst14 " "Elaborating entity \"sseg_dual\" for hierarchy \"sseg_dual:inst14\"" {  } { { "CPUp1.bdf" "inst14" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 616 800 -160 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960925 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg_dual.vhd(23) " "VHDL Process Statement warning at sseg_dual.vhd(23): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg_dual.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_dual.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960926 "|CPUp2|sseg_dual:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_splitter input_splitter:inst9 " "Elaborating entity \"input_splitter\" for hierarchy \"input_splitter:inst9\"" {  } { { "CPUp1.bdf" "inst9" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -272 424 616 -192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg_neg sseg_neg:inst5 " "Elaborating entity \"sseg_neg\" for hierarchy \"sseg_neg:inst5\"" {  } { { "CPUp1.bdf" "inst5" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 224 736 920 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "signin sseg_neg.vhd(24) " "VHDL Process Statement warning at sseg_neg.vhd(24): signal \"signin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg_neg.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/sseg_neg.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960936 "|CPUp2|sseg_neg:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "CPUp1.bdf" "inst" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 88 504 688 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960940 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(50) " "VHDL Process Statement warning at ALU.vhd(50): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg1 ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"Reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg2 ALU.vhd(62) " "VHDL Process Statement warning at ALU.vhd(62): signal \"Reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "neg ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"neg\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733162960941 "|CPUp1|ALU:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg ALU.vhd(19) " "Inferred latch for \"neg\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733162960942 "|CPUp1|ALU:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 dec4to16:inst1 " "Elaborating entity \"dec4to16\" for hierarchy \"dec4to16:inst1\"" {  } { { "CPUp1.bdf" "inst1" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 184 320 480 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst12 " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst12\"" {  } { { "CPUp1.bdf" "inst12" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 288 56 256 400 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 register1:inst2 " "Elaborating entity \"register1\" for hierarchy \"register1:inst2\"" {  } { { "CPUp1.bdf" "inst2" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { -192 96 256 -80 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733162960950 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst\|neg " "LATCH primitive \"ALU:inst\|neg\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "/home/student1/azbhatti/Desktop/Quartus Files/ALU.vhd" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733162962357 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[0\] VCC " "Pin \"neg\[0\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[1\] VCC " "Pin \"neg\[1\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[2\] VCC " "Pin \"neg\[2\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[3\] VCC " "Pin \"neg\[3\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[4\] VCC " "Pin \"neg\[4\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "neg\[5\] VCC " "Pin \"neg\[5\]\" is stuck at VCC" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 264 936 1112 280 "neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_current_state\[3\] GND " "Pin \"z_current_state\[3\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 536 520 696 552 "z_current_state\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_current_state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[15\] GND " "Pin \"z_opcode\[15\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[14\] GND " "Pin \"z_opcode\[14\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[13\] GND " "Pin \"z_opcode\[13\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[12\] GND " "Pin \"z_opcode\[12\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[11\] GND " "Pin \"z_opcode\[11\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[10\] GND " "Pin \"z_opcode\[10\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[9\] GND " "Pin \"z_opcode\[9\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "z_opcode\[8\] GND " "Pin \"z_opcode\[8\]\" is stuck at GND" {  } { { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733162962807 "|CPUp1|z_opcode[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733162962807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733162963891 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733162963891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "277 " "Implemented 277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733162964128 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733162964128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733162964128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733162964128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733162964207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 13:09:24 2024 " "Processing ended: Mon Dec  2 13:09:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733162964207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733162964207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733162964207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733162964207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733162965970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733162965972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 13:09:25 2024 " "Processing started: Mon Dec  2 13:09:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733162965972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733162965972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733162965972 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733162966408 ""}
{ "Info" "0" "" "Project  = Lab6CPU" {  } {  } 0 0 "Project  = Lab6CPU" 0 0 "Fitter" 0 0 1733162966411 ""}
{ "Info" "0" "" "Revision = Lab6CPU" {  } {  } 0 0 "Revision = Lab6CPU" 0 0 "Fitter" 0 0 1733162966411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1733162967008 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6CPU EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Lab6CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733162967077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733162967117 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733162967117 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733162967408 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733162967954 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1733162967954 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733162967954 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733162967960 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733162967960 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1733162967960 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1733162967960 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 95 " "No exact pin location assignment(s) for 16 pins of 95 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[15\] " "Pin z_opcode\[15\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[15] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[14\] " "Pin z_opcode\[14\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[14] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[13\] " "Pin z_opcode\[13\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[13] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[12\] " "Pin z_opcode\[12\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[12] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[11\] " "Pin z_opcode\[11\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[11] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[10\] " "Pin z_opcode\[10\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[10] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[9\] " "Pin z_opcode\[9\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[9] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[8\] " "Pin z_opcode\[8\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[8] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[7\] " "Pin z_opcode\[7\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[7] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[6\] " "Pin z_opcode\[6\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[6] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[5\] " "Pin z_opcode\[5\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[5] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[4\] " "Pin z_opcode\[4\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[4] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[3\] " "Pin z_opcode\[3\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[3] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[2\] " "Pin z_opcode\[2\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[2] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[1\] " "Pin z_opcode\[1\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[1] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "z_opcode\[0\] " "Pin z_opcode\[0\] not assigned to an exact location on the device" {  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { z_opcode[0] } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 256 496 672 272 "z_opcode" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { z_opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1733162968019 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1733162968019 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6CPU.sdc " "Synopsys Design Constraints File file not found: 'Lab6CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733162968134 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733162968134 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733162968138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node clk (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1733162968157 ""}  } { { "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/CMC/tools/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clk } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/CMC/tools/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "CPUp1.bdf" "" { Schematic "/home/student1/azbhatti/Desktop/Quartus Files/CPUp1.bdf" { { 80 -216 -40 96 "clk" "" } } } } { "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/CMC/tools/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1733162968157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733162968218 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733162968219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733162968219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733162968220 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733162968221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733162968221 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733162968222 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733162968222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733162968235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1733162968236 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733162968236 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1733162968245 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1733162968245 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1733162968245 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 24 35 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 52 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1733162968247 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1733162968247 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1733162968247 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733162968272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733162969079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733162969233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733162969243 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733162970004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733162970004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733162970072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } { { "loc" "" { Generic "/home/student1/azbhatti/Desktop/Quartus Files/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11"} 55 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1733162970785 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733162970785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733162971024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1733162971026 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733162971026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1733162971037 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733162971041 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[0\] 0 " "Pin \"A1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[1\] 0 " "Pin \"A1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[2\] 0 " "Pin \"A1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[3\] 0 " "Pin \"A1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[4\] 0 " "Pin \"A1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[5\] 0 " "Pin \"A1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1_out\[6\] 0 " "Pin \"A1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[0\] 0 " "Pin \"A2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[1\] 0 " "Pin \"A2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[2\] 0 " "Pin \"A2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[3\] 0 " "Pin \"A2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[4\] 0 " "Pin \"A2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[5\] 0 " "Pin \"A2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2_out\[6\] 0 " "Pin \"A2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[0\] 0 " "Pin \"B1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[1\] 0 " "Pin \"B1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[2\] 0 " "Pin \"B1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[3\] 0 " "Pin \"B1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[4\] 0 " "Pin \"B1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[5\] 0 " "Pin \"B1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1_out\[6\] 0 " "Pin \"B1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[0\] 0 " "Pin \"B2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[1\] 0 " "Pin \"B2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[2\] 0 " "Pin \"B2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[3\] 0 " "Pin \"B2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[4\] 0 " "Pin \"B2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[5\] 0 " "Pin \"B2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2_out\[6\] 0 " "Pin \"B2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[0\] 0 " "Pin \"neg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[1\] 0 " "Pin \"neg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[2\] 0 " "Pin \"neg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[3\] 0 " "Pin \"neg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[4\] 0 " "Pin \"neg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[5\] 0 " "Pin \"neg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "neg\[6\] 0 " "Pin \"neg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[0\] 0 " "Pin \"R1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[1\] 0 " "Pin \"R1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[2\] 0 " "Pin \"R1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[3\] 0 " "Pin \"R1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[4\] 0 " "Pin \"R1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[5\] 0 " "Pin \"R1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1_out\[6\] 0 " "Pin \"R1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[0\] 0 " "Pin \"R2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[1\] 0 " "Pin \"R2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[2\] 0 " "Pin \"R2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[3\] 0 " "Pin \"R2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[4\] 0 " "Pin \"R2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[5\] 0 " "Pin \"R2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2_out\[6\] 0 " "Pin \"R2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[0\] 0 " "Pin \"student_id\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[1\] 0 " "Pin \"student_id\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[2\] 0 " "Pin \"student_id\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[3\] 0 " "Pin \"student_id\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[4\] 0 " "Pin \"student_id\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[5\] 0 " "Pin \"student_id\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "student_id\[6\] 0 " "Pin \"student_id\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_current_state\[3\] 0 " "Pin \"z_current_state\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_current_state\[2\] 0 " "Pin \"z_current_state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_current_state\[1\] 0 " "Pin \"z_current_state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_current_state\[0\] 0 " "Pin \"z_current_state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[15\] 0 " "Pin \"z_opcode\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[14\] 0 " "Pin \"z_opcode\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[13\] 0 " "Pin \"z_opcode\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[12\] 0 " "Pin \"z_opcode\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[11\] 0 " "Pin \"z_opcode\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[10\] 0 " "Pin \"z_opcode\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[9\] 0 " "Pin \"z_opcode\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[8\] 0 " "Pin \"z_opcode\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[7\] 0 " "Pin \"z_opcode\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[6\] 0 " "Pin \"z_opcode\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[5\] 0 " "Pin \"z_opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[4\] 0 " "Pin \"z_opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[3\] 0 " "Pin \"z_opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[2\] 0 " "Pin \"z_opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[1\] 0 " "Pin \"z_opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z_opcode\[0\] 0 " "Pin \"z_opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1733162971050 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1733162971050 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733162971174 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733162971202 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733162971361 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733162971781 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733162971830 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student1/azbhatti/Desktop/Quartus Files/output_files/Lab6CPU.fit.smsg " "Generated suppressed messages file /home/student1/azbhatti/Desktop/Quartus Files/output_files/Lab6CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733162972018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733162972784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 13:09:32 2024 " "Processing ended: Mon Dec  2 13:09:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733162972784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733162972784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733162972784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733162972784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733162974979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733162974982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 13:09:34 2024 " "Processing started: Mon Dec  2 13:09:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733162974982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733162974982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733162974983 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733162976436 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733162976619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733162977402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 13:09:37 2024 " "Processing ended: Mon Dec  2 13:09:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733162977402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733162977402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733162977402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733162977402 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733162978060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733162979400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733162979402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 13:09:38 2024 " "Processing started: Mon Dec  2 13:09:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733162979402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733162979402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6CPU -c Lab6CPU " "Command: quartus_sta Lab6CPU -c Lab6CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733162979402 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1733162979548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733162979760 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733162979788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1733162979788 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6CPU.sdc " "Synopsys Design Constraints File file not found: 'Lab6CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1733162979941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1733162979942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733162979943 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1733162979943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1733162979946 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1733162979972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.044 " "Worst-case setup slack is 0.044" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044         0.000 clk  " "    0.044         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733162980030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733162980043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733162980044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -25.222 clk  " "   -1.222       -25.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980057 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733162980147 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1733162980148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.549 " "Worst-case setup slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549         0.000 clk  " "    0.549         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733162980215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1733162980230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1733162980231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -25.222 clk  " "   -1.222       -25.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1733162980244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1733162980244 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1733162980323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733162980393 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1733162980394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733162980610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 13:09:40 2024 " "Processing ended: Mon Dec  2 13:09:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733162980610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733162980610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733162980610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733162980610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733162982565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733162982567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 13:09:42 2024 " "Processing started: Mon Dec  2 13:09:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733162982567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733162982567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6CPU -c Lab6CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733162982568 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6CPU.vo /home/student1/azbhatti/Desktop/Quartus Files/simulation/modelsim/ simulation " "Generated file Lab6CPU.vo in folder \"/home/student1/azbhatti/Desktop/Quartus Files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1733162983027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733162983153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 13:09:43 2024 " "Processing ended: Mon Dec  2 13:09:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733162983153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733162983153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733162983153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733162983153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus II Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733162983813 ""}
