<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu19p-fsvb3824-2-e</Part>
        <TopModelName>hevc_loop_filter_chroma_8bit_hls</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.153</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>35</Average-caseLatency>
            <Worst-caseLatency>65</Worst-caseLatency>
            <Best-caseRealTimeLatency>16.500 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.115 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.214 us</Worst-caseRealTimeLatency>
            <Interval-min>6</Interval-min>
            <Interval-max>66</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_76_1>
                <Slack>2.41</Slack>
                <TripCount>2</TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>64</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>13</min>
                        <max>211</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>2</min>
                        <max>32</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_76_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../tutorial_example/source/hls.cpp:70</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_76_1>
                    <Name>VITIS_LOOP_76_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:76</SourceLocation>
                </VITIS_LOOP_76_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>618</FF>
            <LUT>912</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>3840</DSP>
            <FF>8171520</FF>
            <LUT>4085760</LUT>
            <URAM>320</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ce</name>
            <Object>hevc_loop_filter_chroma_8bit_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_core</name>
            <Object>ap_core</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_part</name>
            <Object>ap_part</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_parent</name>
            <Object>ap_parent</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_address0</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>21</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_ce0</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_we0</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_d0</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_q0</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_address1</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>21</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_ce1</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pix_base_q1</name>
            <Object>pix_base</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>frame_offset</name>
            <Object>frame_offset</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xstride</name>
            <Object>xstride</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ystride</name>
            <Object>ystride</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tc_arr_0</name>
            <Object>tc_arr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tc_arr_1</name>
            <Object>tc_arr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>no_p_arr_0</name>
            <Object>no_p_arr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>no_p_arr_1</name>
            <Object>no_p_arr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>no_q_arr_0</name>
            <Object>no_q_arr_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>no_q_arr_1</name>
            <Object>no_q_arr_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>hevc_loop_filter_chroma_8bit_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153</InstName>
                    <ModuleName>hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>153</ID>
                    <BindInstances>no_p_fu_198_p2 no_q_fu_204_p2 icmp_ln87_fu_223_p2 d_2_fu_229_p2 pix_fu_242_p2 add_ln89_fu_252_p2 sub_ln90_fu_261_p2 add_ln92_fu_274_p2 sub_ln95_fu_290_p2 add_ln95_fu_300_p2 icmp_ln96_fu_349_p2 icmp_ln96_1_fu_354_p2 select_ln96_fu_359_p3 delta_fu_366_p3 add_ln98_fu_383_p2 icmp_ln98_fu_407_p2 add_ln98_1_fu_416_p2 not_23_fu_421_p2 select_ln98_cast_fu_427_p3 empty_13_fu_435_p2 cond70_fu_441_p3 sub_ln101_fu_452_p2 icmp_ln101_fu_476_p2 sub_ln101_1_fu_485_p2 not_s_fu_491_p2 select_ln101_cast_fu_497_p3 empty_14_fu_505_p2 cond95_fu_511_p3 add_ln103_fu_522_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>mul13_cast_fu_200_p2 icmp_ln76_fu_227_p2 add_ln76_1_fu_233_p2 icmp_ln79_fu_244_p2 select_ln79_fu_250_p3 icmp_ln80_fu_265_p2 select_ln84_fu_271_p3 select_ln85_fu_278_p3 sub38_fu_285_p2 add_ln76_fu_296_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2</Name>
            <Loops>
                <VITIS_LOOP_87_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.063</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30</Best-caseLatency>
                    <Average-caseLatency>30</Average-caseLatency>
                    <Worst-caseLatency>30</Worst-caseLatency>
                    <Best-caseRealTimeLatency>99.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>99.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>99.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_87_2>
                        <Name>VITIS_LOOP_87_2</Name>
                        <Slack>2.41</Slack>
                        <TripCount>4</TripCount>
                        <Latency>28</Latency>
                        <AbsoluteTimeLatency>92.400 ns</AbsoluteTimeLatency>
                        <PipelineII>7</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_87_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:70</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_87_2>
                            <Name>VITIS_LOOP_87_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../tutorial_example/source/hls.cpp:87</SourceLocation>
                        </VITIS_LOOP_87_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>236</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>655</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="no_p_fu_198_p2" SOURCE="../tutorial_example/source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="no_p" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="no_q_fu_204_p2" SOURCE="../tutorial_example/source/hls.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="no_q" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_223_p2" SOURCE="../tutorial_example/source/hls.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="d_2_fu_229_p2" SOURCE="../tutorial_example/source/hls.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="d_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="pix_fu_242_p2" SOURCE="../tutorial_example/source/hls.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="pix" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_252_p2" SOURCE="../tutorial_example/source/hls.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_261_p2" SOURCE="../tutorial_example/source/hls.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_274_p2" SOURCE="../tutorial_example/source/hls.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln95_fu_290_p2" SOURCE="../tutorial_example/source/hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln95_fu_300_p2" SOURCE="../tutorial_example/source/hls.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln96_fu_349_p2" SOURCE="../tutorial_example/source/hls.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln96_1_fu_354_p2" SOURCE="../tutorial_example/source/hls.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln96_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln96_fu_359_p3" SOURCE="../tutorial_example/source/hls.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="delta_fu_366_p3" SOURCE="../tutorial_example/source/hls.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="delta" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_383_p2" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln98_fu_407_p2" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_416_p2" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="xor" PRAGMA="" RTLNAME="not_23_fu_421_p2" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="not_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln98_cast_fu_427_p3" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln98_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_13_fu_435_p2" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="cond70_fu_441_p3" SOURCE="../tutorial_example/source/hls.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="cond70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_452_p2" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln101_fu_476_p2" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_1_fu_485_p2" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln101_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="xor" PRAGMA="" RTLNAME="not_s_fu_491_p2" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="not_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_cast_fu_497_p3" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_cast" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_14_fu_505_p2" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="select" PRAGMA="" RTLNAME="cond95_fu_511_p3" SOURCE="../tutorial_example/source/hls.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="cond95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_87_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_522_p2" SOURCE="../tutorial_example/source/hls.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>hevc_loop_filter_chroma_8bit_hls</Name>
            <Loops>
                <VITIS_LOOP_76_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.153</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.115 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.214 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1>
                        <Name>VITIS_LOOP_76_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>2</TripCount>
                        <Latency>4 ~ 64</Latency>
                        <AbsoluteTimeLatency>13.200 ns ~ 0.211 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>32</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 32</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2_fu_153</Instance>
                        </InstanceList>
                    </VITIS_LOOP_76_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:70</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1>
                            <Name>VITIS_LOOP_76_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../tutorial_example/source/hls.cpp:76</SourceLocation>
                        </VITIS_LOOP_76_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>618</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>912</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="mul13_cast_fu_200_p2" SOURCE="../tutorial_example/source/hls.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13_cast" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_227_p2" SOURCE="../tutorial_example/source/hls.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_233_p2" SOURCE="../tutorial_example/source/hls.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_244_p2" SOURCE="../tutorial_example/source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_250_p3" SOURCE="../tutorial_example/source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln80_fu_265_p2" SOURCE="../tutorial_example/source/hls.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_271_p3" SOURCE="../tutorial_example/source/hls.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln85_fu_278_p3" SOURCE="../tutorial_example/source/hls.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub38_fu_285_p2" SOURCE="../tutorial_example/source/hls.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="sub38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_296_p2" SOURCE="../tutorial_example/source/hls.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface clock_enable="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ap_core" index="0" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_core" name="ap_core" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_part" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_part" name="ap_part" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_parent" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_parent" name="ap_parent" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pix_base" index="3" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pix_base_address0" name="pix_base_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="pix_base_ce0" name="pix_base_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="pix_base_we0" name="pix_base_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="pix_base_d0" name="pix_base_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="pix_base_q0" name="pix_base_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="pix_base_address1" name="pix_base_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="pix_base_ce1" name="pix_base_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="pix_base_q1" name="pix_base_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="frame_offset" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="frame_offset" name="frame_offset" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="xstride" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="xstride" name="xstride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ystride" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ystride" name="ystride" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="tc_arr" index="7" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tc_arr_0" name="tc_arr_0" usage="data" direction="in"/>
                <hwRef type="port" interface="tc_arr_1" name="tc_arr_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="no_p_arr" index="8" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="no_p_arr_0" name="no_p_arr_0" usage="data" direction="in"/>
                <hwRef type="port" interface="no_p_arr_1" name="no_p_arr_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="no_q_arr" index="9" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="no_q_arr_0" name="no_q_arr_0" usage="data" direction="in"/>
                <hwRef type="port" interface="no_q_arr_1" name="no_q_arr_1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
                <busParam busParamName="ASSOCIATED_CLKEN">ap_ce</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ce" type="clockenable" busTypeName="clockenable" mode="slave">
            <portMaps>
                <portMap portMapName="ap_ce">CE</portMap>
            </portMaps>
            <ports>
                <port>ap_ce</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_core" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_core">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_core</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_core"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_part" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_part">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_part</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_part"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_parent" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_parent">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_parent</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_parent"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pix_base_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="21">
            <portMaps>
                <portMap portMapName="pix_base_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pix_base_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pix_base"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pix_base_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="pix_base_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pix_base_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pix_base"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pix_base_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="pix_base_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>pix_base_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pix_base"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pix_base_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="21">
            <portMaps>
                <portMap portMapName="pix_base_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>pix_base_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pix_base"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pix_base_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="pix_base_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>pix_base_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="pix_base"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="frame_offset" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="frame_offset">DATA</portMap>
            </portMaps>
            <ports>
                <port>frame_offset</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="frame_offset"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xstride" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="xstride">DATA</portMap>
            </portMaps>
            <ports>
                <port>xstride</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xstride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ystride" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ystride">DATA</portMap>
            </portMaps>
            <ports>
                <port>ystride</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ystride"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tc_arr_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tc_arr_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>tc_arr_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tc_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="tc_arr_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tc_arr_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>tc_arr_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tc_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="no_p_arr_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="no_p_arr_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>no_p_arr_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="no_p_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="no_p_arr_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="no_p_arr_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>no_p_arr_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="no_p_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="no_q_arr_0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="no_q_arr_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>no_q_arr_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="no_q_arr"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="no_q_arr_1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="no_q_arr_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>no_q_arr_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="no_q_arr"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="pix_base_address0">out, 21</column>
                    <column name="pix_base_address1">out, 21</column>
                    <column name="pix_base_d0">out, 8</column>
                    <column name="pix_base_q0">in, 8</column>
                    <column name="pix_base_q1">in, 8</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_core">ap_none, in, 8</column>
                    <column name="ap_parent">ap_none, in, 8</column>
                    <column name="ap_part">ap_none, in, 8</column>
                    <column name="frame_offset">ap_none, in, 32</column>
                    <column name="no_p_arr_0">ap_none, in, 8</column>
                    <column name="no_p_arr_1">ap_none, in, 8</column>
                    <column name="no_q_arr_0">ap_none, in, 8</column>
                    <column name="no_q_arr_1">ap_none, in, 8</column>
                    <column name="tc_arr_0">ap_none, in, 32</column>
                    <column name="tc_arr_1">ap_none, in, 32</column>
                    <column name="xstride">ap_none, in, 32</column>
                    <column name="ystride">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_ce">clockenable, ap_ce</column>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ap_core">in, unsigned char</column>
                    <column name="ap_part">in, unsigned char</column>
                    <column name="ap_parent">in, unsigned char</column>
                    <column name="pix_base">inout, unsigned char*</column>
                    <column name="frame_offset">in, int</column>
                    <column name="xstride">in, int</column>
                    <column name="ystride">in, int</column>
                    <column name="tc_arr">in, int*</column>
                    <column name="no_p_arr">in, unsigned char*</column>
                    <column name="no_q_arr">in, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ap_core">ap_core, port, </column>
                    <column name="ap_part">ap_part, port, </column>
                    <column name="ap_parent">ap_parent, port, </column>
                    <column name="pix_base">pix_base_address0, port, offset</column>
                    <column name="pix_base">pix_base_ce0, port, </column>
                    <column name="pix_base">pix_base_we0, port, </column>
                    <column name="pix_base">pix_base_d0, port, </column>
                    <column name="pix_base">pix_base_q0, port, </column>
                    <column name="pix_base">pix_base_address1, port, offset</column>
                    <column name="pix_base">pix_base_ce1, port, </column>
                    <column name="pix_base">pix_base_q1, port, </column>
                    <column name="frame_offset">frame_offset, port, </column>
                    <column name="xstride">xstride, port, </column>
                    <column name="ystride">ystride, port, </column>
                    <column name="tc_arr">tc_arr_0, port, </column>
                    <column name="tc_arr">tc_arr_1, port, </column>
                    <column name="no_p_arr">no_p_arr_0, port, </column>
                    <column name="no_p_arr">no_p_arr_1, port, </column>
                    <column name="no_q_arr">no_q_arr_0, port, </column>
                    <column name="no_q_arr">no_q_arr_1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:100" status="valid" parentFunction="shiftup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:114" status="valid" parentFunction="shiftleft" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:138" status="valid" parentFunction="shiftdown" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:17" status="valid" parentFunction="assign_array_complete" variable="arr_complete" isDirective="0" options="variable=arr_complete type=complete"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:35" status="valid" parentFunction="vector_add" variable="vec_s1" isDirective="0" options="variable=vec_s1"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:36" status="valid" parentFunction="vector_add" variable="vec_s2" isDirective="0" options="variable=vec_s2"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:37" status="valid" parentFunction="vector_add" variable="vec_d1" isDirective="0" options="variable=vec_d1"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:46" status="valid" parentFunction="fill_value" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:66" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="tc_arr" isDirective="0" options="variable=tc_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:67" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_p_arr" isDirective="0" options="variable=no_p_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:68" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_q_arr" isDirective="0" options="variable=no_q_arr type=complete"/>
        <Pragma type="unroll" location="../tutorial_example/source/hls.cpp:78" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options="OFF = TRUE"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:88" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../tutorial_example/source/hls.cpp:118" status="valid" parentFunction="cnn_hls" variable="pixel" isDirective="0" options="ap_memory port=pixel storage_type=RAM_2P"/>
    </PragmaReport>
</profile>

