; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -mtriple=riscv32 -mattr=+m,+v,+f,+d,+zfh,+zvfh -verify-machineinstrs < %s | FileCheck %s --check-prefixes=RV32
; RUN: llc -mtriple=riscv64 -mattr=+m,+v,+f,+d,+zfh,+zvfh -verify-machineinstrs < %s | FileCheck %s --check-prefixes=RV64

declare void @llvm.masked.compressstore.v1f16(<1 x half>, ptr, <1 x i1>)
define void @compressstore_v1f16(ptr align 2 %base, <1 x half> %v, <1 x i1> %mask) {
; RV32-LABEL: compressstore_v1f16:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV32-NEXT:    vfirst.m a1, v0
; RV32-NEXT:    bnez a1, .LBB0_2
; RV32-NEXT:  # %bb.1: # %cond.store
; RV32-NEXT:    addi sp, sp, -16
; RV32-NEXT:    .cfi_def_cfa_offset 16
; RV32-NEXT:    addi a1, sp, 12
; RV32-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV32-NEXT:    vse16.v v8, (a1)
; RV32-NEXT:    lh a1, 12(sp)
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:  .LBB0_2: # %else
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v1f16:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV64-NEXT:    vfirst.m a1, v0
; RV64-NEXT:    bnez a1, .LBB0_2
; RV64-NEXT:  # %bb.1: # %cond.store
; RV64-NEXT:    addi sp, sp, -16
; RV64-NEXT:    .cfi_def_cfa_offset 16
; RV64-NEXT:    addi a1, sp, 8
; RV64-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV64-NEXT:    vse16.v v8, (a1)
; RV64-NEXT:    lh a1, 8(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:  .LBB0_2: # %else
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v1f16(<1 x half> %v, ptr %base, <1 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v2f16(<2 x half>, ptr, <2 x i1>)
define void @compressstore_v2f16(ptr align 2 %base, <2 x half> %v, <2 x i1> %mask) {
; RV32-LABEL: compressstore_v2f16:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -16
; RV32-NEXT:    .cfi_def_cfa_offset 16
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB1_3
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    bnez a1, .LBB1_4
; RV32-NEXT:  .LBB1_2: # %else2
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB1_3: # %cond.store
; RV32-NEXT:    addi a2, sp, 12
; RV32-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV32-NEXT:    vse16.v v8, (a2)
; RV32-NEXT:    lh a2, 12(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    beqz a1, .LBB1_2
; RV32-NEXT:  .LBB1_4: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 1
; RV32-NEXT:    addi a1, sp, 8
; RV32-NEXT:    vse16.v v8, (a1)
; RV32-NEXT:    lh a1, 8(sp)
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v2f16:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -16
; RV64-NEXT:    .cfi_def_cfa_offset 16
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB1_3
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    bnez a1, .LBB1_4
; RV64-NEXT:  .LBB1_2: # %else2
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB1_3: # %cond.store
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV64-NEXT:    vse16.v v8, (a2)
; RV64-NEXT:    lh a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    beqz a1, .LBB1_2
; RV64-NEXT:  .LBB1_4: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e16, mf4, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 1
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vse16.v v8, (a1)
; RV64-NEXT:    lh a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v2f16(<2 x half> %v, ptr %base, <2 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v4f16(<4 x half>, ptr, <4 x i1>)
define void @compressstore_v4f16(ptr align 2 %base, <4 x half> %v, <4 x i1> %mask) {
; RV32-LABEL: compressstore_v4f16:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -16
; RV32-NEXT:    .cfi_def_cfa_offset 16
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB2_5
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB2_6
; RV32-NEXT:  .LBB2_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB2_7
; RV32-NEXT:  .LBB2_3: # %else5
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    bnez a1, .LBB2_8
; RV32-NEXT:  .LBB2_4: # %else8
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB2_5: # %cond.store
; RV32-NEXT:    addi a2, sp, 12
; RV32-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV32-NEXT:    vse16.v v8, (a2)
; RV32-NEXT:    lh a2, 12(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB2_2
; RV32-NEXT:  .LBB2_6: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 1
; RV32-NEXT:    addi a2, sp, 8
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 8(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB2_3
; RV32-NEXT:  .LBB2_7: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 2
; RV32-NEXT:    addi a2, sp, 4
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 4(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    beqz a1, .LBB2_4
; RV32-NEXT:  .LBB2_8: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 3
; RV32-NEXT:    mv a1, sp
; RV32-NEXT:    vse16.v v8, (a1)
; RV32-NEXT:    lh a1, 0(sp)
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v4f16:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -32
; RV64-NEXT:    .cfi_def_cfa_offset 32
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB2_5
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB2_6
; RV64-NEXT:  .LBB2_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB2_7
; RV64-NEXT:  .LBB2_3: # %else5
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    bnez a1, .LBB2_8
; RV64-NEXT:  .LBB2_4: # %else8
; RV64-NEXT:    addi sp, sp, 32
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB2_5: # %cond.store
; RV64-NEXT:    addi a2, sp, 24
; RV64-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV64-NEXT:    vse16.v v8, (a2)
; RV64-NEXT:    lh a2, 24(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB2_2
; RV64-NEXT:  .LBB2_6: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 1
; RV64-NEXT:    addi a2, sp, 16
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 16(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB2_3
; RV64-NEXT:  .LBB2_7: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 2
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    beqz a1, .LBB2_4
; RV64-NEXT:  .LBB2_8: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e16, mf2, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 3
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vse16.v v8, (a1)
; RV64-NEXT:    lh a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 32
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v4f16(<4 x half> %v, ptr %base, <4 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v8f16(<8 x half>, ptr, <8 x i1>)
define void @compressstore_v8f16(ptr align 2 %base, <8 x half> %v, <8 x i1> %mask) {
; RV32-LABEL: compressstore_v8f16:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -32
; RV32-NEXT:    .cfi_def_cfa_offset 32
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB3_9
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB3_10
; RV32-NEXT:  .LBB3_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB3_11
; RV32-NEXT:  .LBB3_3: # %else5
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    bnez a2, .LBB3_12
; RV32-NEXT:  .LBB3_4: # %else8
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    bnez a2, .LBB3_13
; RV32-NEXT:  .LBB3_5: # %else11
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    bnez a2, .LBB3_14
; RV32-NEXT:  .LBB3_6: # %else14
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    bnez a2, .LBB3_15
; RV32-NEXT:  .LBB3_7: # %else17
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    bnez a1, .LBB3_16
; RV32-NEXT:  .LBB3_8: # %else20
; RV32-NEXT:    addi sp, sp, 32
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB3_9: # %cond.store
; RV32-NEXT:    addi a2, sp, 28
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vse16.v v8, (a2)
; RV32-NEXT:    lh a2, 28(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB3_2
; RV32-NEXT:  .LBB3_10: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 1
; RV32-NEXT:    addi a2, sp, 24
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 24(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB3_3
; RV32-NEXT:  .LBB3_11: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 2
; RV32-NEXT:    addi a2, sp, 20
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 20(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    beqz a2, .LBB3_4
; RV32-NEXT:  .LBB3_12: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 3
; RV32-NEXT:    addi a2, sp, 16
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 16(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    beqz a2, .LBB3_5
; RV32-NEXT:  .LBB3_13: # %cond.store10
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 4
; RV32-NEXT:    addi a2, sp, 12
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 12(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    beqz a2, .LBB3_6
; RV32-NEXT:  .LBB3_14: # %cond.store13
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 5
; RV32-NEXT:    addi a2, sp, 8
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 8(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    beqz a2, .LBB3_7
; RV32-NEXT:  .LBB3_15: # %cond.store16
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 6
; RV32-NEXT:    addi a2, sp, 4
; RV32-NEXT:    vse16.v v9, (a2)
; RV32-NEXT:    lh a2, 4(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 2
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    beqz a1, .LBB3_8
; RV32-NEXT:  .LBB3_16: # %cond.store19
; RV32-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 7
; RV32-NEXT:    mv a1, sp
; RV32-NEXT:    vse16.v v8, (a1)
; RV32-NEXT:    lh a1, 0(sp)
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    addi sp, sp, 32
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v8f16:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB3_9
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB3_10
; RV64-NEXT:  .LBB3_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB3_11
; RV64-NEXT:  .LBB3_3: # %else5
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    bnez a2, .LBB3_12
; RV64-NEXT:  .LBB3_4: # %else8
; RV64-NEXT:    andi a2, a1, 16
; RV64-NEXT:    bnez a2, .LBB3_13
; RV64-NEXT:  .LBB3_5: # %else11
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    bnez a2, .LBB3_14
; RV64-NEXT:  .LBB3_6: # %else14
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    bnez a2, .LBB3_15
; RV64-NEXT:  .LBB3_7: # %else17
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    bnez a1, .LBB3_16
; RV64-NEXT:  .LBB3_8: # %else20
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB3_9: # %cond.store
; RV64-NEXT:    addi a2, sp, 56
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vse16.v v8, (a2)
; RV64-NEXT:    lh a2, 56(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB3_2
; RV64-NEXT:  .LBB3_10: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 1
; RV64-NEXT:    addi a2, sp, 48
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 48(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB3_3
; RV64-NEXT:  .LBB3_11: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 2
; RV64-NEXT:    addi a2, sp, 40
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 40(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    beqz a2, .LBB3_4
; RV64-NEXT:  .LBB3_12: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 3
; RV64-NEXT:    addi a2, sp, 32
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 32(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 16
; RV64-NEXT:    beqz a2, .LBB3_5
; RV64-NEXT:  .LBB3_13: # %cond.store10
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 4
; RV64-NEXT:    addi a2, sp, 24
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 24(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    beqz a2, .LBB3_6
; RV64-NEXT:  .LBB3_14: # %cond.store13
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 5
; RV64-NEXT:    addi a2, sp, 16
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 16(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    beqz a2, .LBB3_7
; RV64-NEXT:  .LBB3_15: # %cond.store16
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 6
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vse16.v v9, (a2)
; RV64-NEXT:    lh a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 2
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    beqz a1, .LBB3_8
; RV64-NEXT:  .LBB3_16: # %cond.store19
; RV64-NEXT:    vsetivli zero, 1, e16, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 7
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vse16.v v8, (a1)
; RV64-NEXT:    lh a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v8f16(<8 x half> %v, ptr %base, <8 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v1f32(<1 x float>, ptr, <1 x i1>)
define void @compressstore_v1f32(ptr align 4 %base, <1 x float> %v, <1 x i1> %mask) {
; RV32-LABEL: compressstore_v1f32:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV32-NEXT:    vfirst.m a1, v0
; RV32-NEXT:    bnez a1, .LBB4_2
; RV32-NEXT:  # %bb.1: # %cond.store
; RV32-NEXT:    vsetvli zero, zero, e32, mf2, ta, ma
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a1, fa5
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a2, a1, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a1, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:  .LBB4_2: # %else
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v1f32:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV64-NEXT:    vfirst.m a1, v0
; RV64-NEXT:    bnez a1, .LBB4_2
; RV64-NEXT:  # %bb.1: # %cond.store
; RV64-NEXT:    addi sp, sp, -16
; RV64-NEXT:    .cfi_def_cfa_offset 16
; RV64-NEXT:    addi a1, sp, 8
; RV64-NEXT:    vsetivli zero, 1, e32, mf2, ta, ma
; RV64-NEXT:    vse32.v v8, (a1)
; RV64-NEXT:    lw a1, 8(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:  .LBB4_2: # %else
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v1f32(<1 x float> %v, ptr %base, <1 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v2f32(<2 x float>, ptr, <2 x i1>)
define void @compressstore_v2f32(ptr align 4 %base, <2 x float> %v, <2 x i1> %mask) {
; RV32-LABEL: compressstore_v2f32:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB5_3
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    bnez a1, .LBB5_4
; RV32-NEXT:  .LBB5_2: # %else2
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB5_3: # %cond.store
; RV32-NEXT:    vsetvli zero, zero, e32, m4, ta, ma
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    beqz a1, .LBB5_2
; RV32-NEXT:  .LBB5_4: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e32, mf2, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 1
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a1, fa5
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a2, a1, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a1, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v2f32:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -16
; RV64-NEXT:    .cfi_def_cfa_offset 16
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB5_3
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    bnez a1, .LBB5_4
; RV64-NEXT:  .LBB5_2: # %else2
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB5_3: # %cond.store
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vsetivli zero, 1, e32, mf2, ta, ma
; RV64-NEXT:    vse32.v v8, (a2)
; RV64-NEXT:    lw a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    beqz a1, .LBB5_2
; RV64-NEXT:  .LBB5_4: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e32, mf2, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 1
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vse32.v v8, (a1)
; RV64-NEXT:    lw a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 16
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v2f32(<2 x float> %v, ptr %base, <2 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v4f32(<4 x float>, ptr, <4 x i1>)
define void @compressstore_v4f32(ptr align 4 %base, <4 x float> %v, <4 x i1> %mask) {
; RV32-LABEL: compressstore_v4f32:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB6_5
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB6_6
; RV32-NEXT:  .LBB6_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB6_7
; RV32-NEXT:  .LBB6_3: # %else5
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    bnez a1, .LBB6_8
; RV32-NEXT:  .LBB6_4: # %else8
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB6_5: # %cond.store
; RV32-NEXT:    vsetvli zero, zero, e32, m4, ta, ma
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB6_2
; RV32-NEXT:  .LBB6_6: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 1
; RV32-NEXT:    vfmv.f.s fa5, v9
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB6_3
; RV32-NEXT:  .LBB6_7: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v9, v8, 2
; RV32-NEXT:    vfmv.f.s fa5, v9
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    beqz a1, .LBB6_4
; RV32-NEXT:  .LBB6_8: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 3
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a1, fa5
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a2, a1, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a1, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v4f32:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -32
; RV64-NEXT:    .cfi_def_cfa_offset 32
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB6_5
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB6_6
; RV64-NEXT:  .LBB6_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB6_7
; RV64-NEXT:  .LBB6_3: # %else5
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    bnez a1, .LBB6_8
; RV64-NEXT:  .LBB6_4: # %else8
; RV64-NEXT:    addi sp, sp, 32
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB6_5: # %cond.store
; RV64-NEXT:    addi a2, sp, 24
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v8, (a2)
; RV64-NEXT:    lw a2, 24(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB6_2
; RV64-NEXT:  .LBB6_6: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 1
; RV64-NEXT:    addi a2, sp, 16
; RV64-NEXT:    vse32.v v9, (a2)
; RV64-NEXT:    lw a2, 16(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB6_3
; RV64-NEXT:  .LBB6_7: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v9, v8, 2
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vse32.v v9, (a2)
; RV64-NEXT:    lw a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    beqz a1, .LBB6_4
; RV64-NEXT:  .LBB6_8: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 3
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vse32.v v8, (a1)
; RV64-NEXT:    lw a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 32
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v4f32(<4 x float> %v, ptr %base, <4 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v8f32(<8 x float>, ptr, <8 x i1>)
define void @compressstore_v8f32(ptr align 4 %base, <8 x float> %v, <8 x i1> %mask) {
; RV32-LABEL: compressstore_v8f32:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB7_9
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB7_10
; RV32-NEXT:  .LBB7_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB7_11
; RV32-NEXT:  .LBB7_3: # %else5
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    bnez a2, .LBB7_12
; RV32-NEXT:  .LBB7_4: # %else8
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    bnez a2, .LBB7_13
; RV32-NEXT:  .LBB7_5: # %else11
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    bnez a2, .LBB7_14
; RV32-NEXT:  .LBB7_6: # %else14
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    bnez a2, .LBB7_15
; RV32-NEXT:  .LBB7_7: # %else17
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    bnez a1, .LBB7_16
; RV32-NEXT:  .LBB7_8: # %else20
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB7_9: # %cond.store
; RV32-NEXT:    vsetvli zero, zero, e32, m4, ta, ma
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB7_2
; RV32-NEXT:  .LBB7_10: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 1
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB7_3
; RV32-NEXT:  .LBB7_11: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 2
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    beqz a2, .LBB7_4
; RV32-NEXT:  .LBB7_12: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 3
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    beqz a2, .LBB7_5
; RV32-NEXT:  .LBB7_13: # %cond.store10
; RV32-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 4
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    beqz a2, .LBB7_6
; RV32-NEXT:  .LBB7_14: # %cond.store13
; RV32-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 5
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    beqz a2, .LBB7_7
; RV32-NEXT:  .LBB7_15: # %cond.store16
; RV32-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 6
; RV32-NEXT:    vfmv.f.s fa5, v10
; RV32-NEXT:    fmv.x.w a2, fa5
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a2, 24
; RV32-NEXT:    sb a3, 3(a0)
; RV32-NEXT:    srli a3, a2, 16
; RV32-NEXT:    sb a3, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi a0, a0, 4
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    beqz a1, .LBB7_8
; RV32-NEXT:  .LBB7_16: # %cond.store19
; RV32-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 7
; RV32-NEXT:    vfmv.f.s fa5, v8
; RV32-NEXT:    fmv.x.w a1, fa5
; RV32-NEXT:    sb a1, 0(a0)
; RV32-NEXT:    srli a2, a1, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a1, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 1(a0)
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v8f32:
; RV64:       # %bb.0:
; RV64-NEXT:    addi sp, sp, -64
; RV64-NEXT:    .cfi_def_cfa_offset 64
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB7_9
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB7_10
; RV64-NEXT:  .LBB7_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB7_11
; RV64-NEXT:  .LBB7_3: # %else5
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    bnez a2, .LBB7_12
; RV64-NEXT:  .LBB7_4: # %else8
; RV64-NEXT:    andi a2, a1, 16
; RV64-NEXT:    bnez a2, .LBB7_13
; RV64-NEXT:  .LBB7_5: # %else11
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    bnez a2, .LBB7_14
; RV64-NEXT:  .LBB7_6: # %else14
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    bnez a2, .LBB7_15
; RV64-NEXT:  .LBB7_7: # %else17
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    bnez a1, .LBB7_16
; RV64-NEXT:  .LBB7_8: # %else20
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB7_9: # %cond.store
; RV64-NEXT:    addi a2, sp, 56
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v8, (a2)
; RV64-NEXT:    lw a2, 56(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB7_2
; RV64-NEXT:  .LBB7_10: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 1
; RV64-NEXT:    addi a2, sp, 48
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 48(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB7_3
; RV64-NEXT:  .LBB7_11: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 2
; RV64-NEXT:    addi a2, sp, 40
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 40(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    beqz a2, .LBB7_4
; RV64-NEXT:  .LBB7_12: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 3
; RV64-NEXT:    addi a2, sp, 32
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 32(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 16
; RV64-NEXT:    beqz a2, .LBB7_5
; RV64-NEXT:  .LBB7_13: # %cond.store10
; RV64-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 4
; RV64-NEXT:    addi a2, sp, 24
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 24(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    beqz a2, .LBB7_6
; RV64-NEXT:  .LBB7_14: # %cond.store13
; RV64-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 5
; RV64-NEXT:    addi a2, sp, 16
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 16(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    beqz a2, .LBB7_7
; RV64-NEXT:  .LBB7_15: # %cond.store16
; RV64-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 6
; RV64-NEXT:    addi a2, sp, 8
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v10, (a2)
; RV64-NEXT:    lw a2, 8(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 4
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    beqz a1, .LBB7_8
; RV64-NEXT:  .LBB7_16: # %cond.store19
; RV64-NEXT:    vsetivli zero, 1, e32, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 7
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vsetivli zero, 1, e32, m1, ta, ma
; RV64-NEXT:    vse32.v v8, (a1)
; RV64-NEXT:    lw a1, 0(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    addi sp, sp, 64
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v8f32(<8 x float> %v, ptr %base, <8 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v1f64(<1 x double>, ptr, <1 x i1>)
define void @compressstore_v1f64(ptr align 8 %base, <1 x double> %v, <1 x i1> %mask) {
; RV32-LABEL: compressstore_v1f64:
; RV32:       # %bb.0:
; RV32-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV32-NEXT:    vfirst.m a1, v0
; RV32-NEXT:    bnez a1, .LBB8_2
; RV32-NEXT:  # %bb.1: # %cond.store
; RV32-NEXT:    addi sp, sp, -16
; RV32-NEXT:    .cfi_def_cfa_offset 16
; RV32-NEXT:    addi a1, sp, 8
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v8, (a1)
; RV32-NEXT:    lw a1, 12(sp)
; RV32-NEXT:    sb a1, 4(a0)
; RV32-NEXT:    lw a2, 8(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a1, 24
; RV32-NEXT:    sb a3, 7(a0)
; RV32-NEXT:    srli a3, a1, 16
; RV32-NEXT:    sb a3, 6(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 5(a0)
; RV32-NEXT:    srli a1, a2, 24
; RV32-NEXT:    sb a1, 3(a0)
; RV32-NEXT:    srli a1, a2, 16
; RV32-NEXT:    sb a1, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:  .LBB8_2: # %else
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v1f64:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetvli a1, zero, e8, mf8, ta, ma
; RV64-NEXT:    vfirst.m a1, v0
; RV64-NEXT:    bnez a1, .LBB8_2
; RV64-NEXT:  # %bb.1: # %cond.store
; RV64-NEXT:    vsetvli zero, zero, e64, m1, ta, ma
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a1, fa5
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 56
; RV64-NEXT:    sb a2, 7(a0)
; RV64-NEXT:    srli a2, a1, 48
; RV64-NEXT:    sb a2, 6(a0)
; RV64-NEXT:    srli a2, a1, 40
; RV64-NEXT:    sb a2, 5(a0)
; RV64-NEXT:    srli a2, a1, 32
; RV64-NEXT:    sb a2, 4(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:  .LBB8_2: # %else
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v1f64(<1 x double> %v, ptr %base, <1 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v2f64(<2 x double>, ptr, <2 x i1>)
define void @compressstore_v2f64(ptr align 8 %base, <2 x double> %v, <2 x i1> %mask) {
; RV32-LABEL: compressstore_v2f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -16
; RV32-NEXT:    .cfi_def_cfa_offset 16
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB9_3
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    bnez a1, .LBB9_4
; RV32-NEXT:  .LBB9_2: # %else2
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB9_3: # %cond.store
; RV32-NEXT:    addi a2, sp, 8
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    lw a2, 12(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 8(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a1, a1, 2
; RV32-NEXT:    beqz a1, .LBB9_2
; RV32-NEXT:  .LBB9_4: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 1
; RV32-NEXT:    mv a1, sp
; RV32-NEXT:    vse64.v v8, (a1)
; RV32-NEXT:    lw a1, 4(sp)
; RV32-NEXT:    sb a1, 4(a0)
; RV32-NEXT:    lw a2, 0(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a1, 24
; RV32-NEXT:    sb a3, 7(a0)
; RV32-NEXT:    srli a3, a1, 16
; RV32-NEXT:    sb a3, 6(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 5(a0)
; RV32-NEXT:    srli a1, a2, 24
; RV32-NEXT:    sb a1, 3(a0)
; RV32-NEXT:    srli a1, a2, 16
; RV32-NEXT:    sb a1, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi sp, sp, 16
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v2f64:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB9_3
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    bnez a1, .LBB9_4
; RV64-NEXT:  .LBB9_2: # %else2
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB9_3: # %cond.store
; RV64-NEXT:    vsetvli zero, zero, e64, m8, ta, ma
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a1, a1, 2
; RV64-NEXT:    beqz a1, .LBB9_2
; RV64-NEXT:  .LBB9_4: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 1
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a1, fa5
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 56
; RV64-NEXT:    sb a2, 7(a0)
; RV64-NEXT:    srli a2, a1, 48
; RV64-NEXT:    sb a2, 6(a0)
; RV64-NEXT:    srli a2, a1, 40
; RV64-NEXT:    sb a2, 5(a0)
; RV64-NEXT:    srli a2, a1, 32
; RV64-NEXT:    sb a2, 4(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v2f64(<2 x double> %v, ptr %base, <2 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v4f64(<4 x double>, ptr, <4 x i1>)
define void @compressstore_v4f64(ptr align 8 %base, <4 x double> %v, <4 x i1> %mask) {
; RV32-LABEL: compressstore_v4f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -32
; RV32-NEXT:    .cfi_def_cfa_offset 32
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB10_5
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB10_6
; RV32-NEXT:  .LBB10_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB10_7
; RV32-NEXT:  .LBB10_3: # %else5
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    bnez a1, .LBB10_8
; RV32-NEXT:  .LBB10_4: # %else8
; RV32-NEXT:    addi sp, sp, 32
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB10_5: # %cond.store
; RV32-NEXT:    addi a2, sp, 24
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    lw a2, 28(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 24(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB10_2
; RV32-NEXT:  .LBB10_6: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 1
; RV32-NEXT:    addi a2, sp, 16
; RV32-NEXT:    vse64.v v10, (a2)
; RV32-NEXT:    lw a2, 20(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 16(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB10_3
; RV32-NEXT:  .LBB10_7: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v10, v8, 2
; RV32-NEXT:    addi a2, sp, 8
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v10, (a2)
; RV32-NEXT:    lw a2, 12(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 8(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a1, a1, 8
; RV32-NEXT:    beqz a1, .LBB10_4
; RV32-NEXT:  .LBB10_8: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v8, v8, 3
; RV32-NEXT:    mv a1, sp
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v8, (a1)
; RV32-NEXT:    lw a1, 4(sp)
; RV32-NEXT:    sb a1, 4(a0)
; RV32-NEXT:    lw a2, 0(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a1, 24
; RV32-NEXT:    sb a3, 7(a0)
; RV32-NEXT:    srli a3, a1, 16
; RV32-NEXT:    sb a3, 6(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 5(a0)
; RV32-NEXT:    srli a1, a2, 24
; RV32-NEXT:    sb a1, 3(a0)
; RV32-NEXT:    srli a1, a2, 16
; RV32-NEXT:    sb a1, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:    addi sp, sp, 32
; RV32-NEXT:    ret
;
; RV64-LABEL: compressstore_v4f64:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB10_5
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB10_6
; RV64-NEXT:  .LBB10_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB10_7
; RV64-NEXT:  .LBB10_3: # %else5
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    bnez a1, .LBB10_8
; RV64-NEXT:  .LBB10_4: # %else8
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB10_5: # %cond.store
; RV64-NEXT:    vsetvli zero, zero, e64, m8, ta, ma
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB10_2
; RV64-NEXT:  .LBB10_6: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 1
; RV64-NEXT:    vfmv.f.s fa5, v10
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB10_3
; RV64-NEXT:  .LBB10_7: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v10, v8, 2
; RV64-NEXT:    vfmv.f.s fa5, v10
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a1, a1, 8
; RV64-NEXT:    beqz a1, .LBB10_4
; RV64-NEXT:  .LBB10_8: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v8, v8, 3
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a1, fa5
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 56
; RV64-NEXT:    sb a2, 7(a0)
; RV64-NEXT:    srli a2, a1, 48
; RV64-NEXT:    sb a2, 6(a0)
; RV64-NEXT:    srli a2, a1, 40
; RV64-NEXT:    sb a2, 5(a0)
; RV64-NEXT:    srli a2, a1, 32
; RV64-NEXT:    sb a2, 4(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:    ret
  call void @llvm.masked.compressstore.v4f64(<4 x double> %v, ptr %base, <4 x i1> %mask)
  ret void
}

declare void @llvm.masked.compressstore.v8f64(<8 x double>, ptr, <8 x i1>)
define void @compressstore_v8f64(ptr align 8 %base, <8 x double> %v, <8 x i1> %mask) {
; RV32-LABEL: compressstore_v8f64:
; RV32:       # %bb.0:
; RV32-NEXT:    addi sp, sp, -512
; RV32-NEXT:    .cfi_def_cfa_offset 512
; RV32-NEXT:    sw ra, 508(sp) # 4-byte Folded Spill
; RV32-NEXT:    sw s0, 504(sp) # 4-byte Folded Spill
; RV32-NEXT:    .cfi_offset ra, -4
; RV32-NEXT:    .cfi_offset s0, -8
; RV32-NEXT:    addi s0, sp, 512
; RV32-NEXT:    .cfi_def_cfa s0, 0
; RV32-NEXT:    andi sp, sp, -64
; RV32-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV32-NEXT:    vmv.x.s a1, v0
; RV32-NEXT:    andi a2, a1, 1
; RV32-NEXT:    bnez a2, .LBB11_10
; RV32-NEXT:  # %bb.1: # %else
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    bnez a2, .LBB11_11
; RV32-NEXT:  .LBB11_2: # %else2
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    bnez a2, .LBB11_12
; RV32-NEXT:  .LBB11_3: # %else5
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    bnez a2, .LBB11_13
; RV32-NEXT:  .LBB11_4: # %else8
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    bnez a2, .LBB11_14
; RV32-NEXT:  .LBB11_5: # %else11
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    bnez a2, .LBB11_15
; RV32-NEXT:  .LBB11_6: # %else14
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    bnez a2, .LBB11_16
; RV32-NEXT:  .LBB11_7: # %else17
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    beqz a1, .LBB11_9
; RV32-NEXT:  .LBB11_8: # %cond.store19
; RV32-NEXT:    mv a1, sp
; RV32-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV32-NEXT:    vse64.v v8, (a1)
; RV32-NEXT:    fld fa5, 56(sp)
; RV32-NEXT:    fsd fa5, 120(sp)
; RV32-NEXT:    lw a1, 124(sp)
; RV32-NEXT:    sb a1, 4(a0)
; RV32-NEXT:    lw a2, 120(sp)
; RV32-NEXT:    sb a2, 0(a0)
; RV32-NEXT:    srli a3, a1, 24
; RV32-NEXT:    sb a3, 7(a0)
; RV32-NEXT:    srli a3, a1, 16
; RV32-NEXT:    sb a3, 6(a0)
; RV32-NEXT:    srli a1, a1, 8
; RV32-NEXT:    sb a1, 5(a0)
; RV32-NEXT:    srli a1, a2, 24
; RV32-NEXT:    sb a1, 3(a0)
; RV32-NEXT:    srli a1, a2, 16
; RV32-NEXT:    sb a1, 2(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 1(a0)
; RV32-NEXT:  .LBB11_9: # %else20
; RV32-NEXT:    addi sp, s0, -512
; RV32-NEXT:    lw ra, 508(sp) # 4-byte Folded Reload
; RV32-NEXT:    lw s0, 504(sp) # 4-byte Folded Reload
; RV32-NEXT:    addi sp, sp, 512
; RV32-NEXT:    ret
; RV32-NEXT:  .LBB11_10: # %cond.store
; RV32-NEXT:    addi a2, sp, 496
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    lw a2, 500(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 496(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 2
; RV32-NEXT:    beqz a2, .LBB11_2
; RV32-NEXT:  .LBB11_11: # %cond.store1
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vslidedown.vi v12, v8, 1
; RV32-NEXT:    addi a2, sp, 488
; RV32-NEXT:    vse64.v v12, (a2)
; RV32-NEXT:    lw a2, 492(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 488(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 4
; RV32-NEXT:    beqz a2, .LBB11_3
; RV32-NEXT:  .LBB11_12: # %cond.store4
; RV32-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v12, v8, 2
; RV32-NEXT:    addi a2, sp, 480
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v12, (a2)
; RV32-NEXT:    lw a2, 484(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 480(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 8
; RV32-NEXT:    beqz a2, .LBB11_4
; RV32-NEXT:  .LBB11_13: # %cond.store7
; RV32-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV32-NEXT:    vslidedown.vi v12, v8, 3
; RV32-NEXT:    addi a2, sp, 472
; RV32-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV32-NEXT:    vse64.v v12, (a2)
; RV32-NEXT:    lw a2, 476(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 472(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 16
; RV32-NEXT:    beqz a2, .LBB11_5
; RV32-NEXT:  .LBB11_14: # %cond.store10
; RV32-NEXT:    addi a2, sp, 384
; RV32-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    fld fa5, 416(sp)
; RV32-NEXT:    fsd fa5, 464(sp)
; RV32-NEXT:    lw a2, 468(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 464(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 32
; RV32-NEXT:    beqz a2, .LBB11_6
; RV32-NEXT:  .LBB11_15: # %cond.store13
; RV32-NEXT:    addi a2, sp, 256
; RV32-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    fld fa5, 296(sp)
; RV32-NEXT:    fsd fa5, 376(sp)
; RV32-NEXT:    lw a2, 380(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 376(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a2, a1, 64
; RV32-NEXT:    beqz a2, .LBB11_7
; RV32-NEXT:  .LBB11_16: # %cond.store16
; RV32-NEXT:    addi a2, sp, 128
; RV32-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV32-NEXT:    vse64.v v8, (a2)
; RV32-NEXT:    fld fa5, 176(sp)
; RV32-NEXT:    fsd fa5, 248(sp)
; RV32-NEXT:    lw a2, 252(sp)
; RV32-NEXT:    sb a2, 4(a0)
; RV32-NEXT:    lw a3, 248(sp)
; RV32-NEXT:    sb a3, 0(a0)
; RV32-NEXT:    srli a4, a2, 24
; RV32-NEXT:    sb a4, 7(a0)
; RV32-NEXT:    srli a4, a2, 16
; RV32-NEXT:    sb a4, 6(a0)
; RV32-NEXT:    srli a2, a2, 8
; RV32-NEXT:    sb a2, 5(a0)
; RV32-NEXT:    srli a2, a3, 24
; RV32-NEXT:    sb a2, 3(a0)
; RV32-NEXT:    srli a2, a3, 16
; RV32-NEXT:    sb a2, 2(a0)
; RV32-NEXT:    srli a3, a3, 8
; RV32-NEXT:    sb a3, 1(a0)
; RV32-NEXT:    addi a0, a0, 8
; RV32-NEXT:    andi a1, a1, -128
; RV32-NEXT:    bnez a1, .LBB11_8
; RV32-NEXT:    j .LBB11_9
;
; RV64-LABEL: compressstore_v8f64:
; RV64:       # %bb.0:
; RV64-NEXT:    vsetivli zero, 1, e8, m1, ta, ma
; RV64-NEXT:    vmv.x.s a1, v0
; RV64-NEXT:    andi a2, a1, 1
; RV64-NEXT:    bnez a2, .LBB11_11
; RV64-NEXT:  # %bb.1: # %else
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    bnez a2, .LBB11_12
; RV64-NEXT:  .LBB11_2: # %else2
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    bnez a2, .LBB11_13
; RV64-NEXT:  .LBB11_3: # %else5
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    beqz a2, .LBB11_5
; RV64-NEXT:  .LBB11_4: # %cond.store7
; RV64-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v12, v8, 3
; RV64-NEXT:    vfmv.f.s fa5, v12
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:  .LBB11_5: # %else8
; RV64-NEXT:    addi sp, sp, -320
; RV64-NEXT:    .cfi_def_cfa_offset 320
; RV64-NEXT:    sd ra, 312(sp) # 8-byte Folded Spill
; RV64-NEXT:    sd s0, 304(sp) # 8-byte Folded Spill
; RV64-NEXT:    .cfi_offset ra, -8
; RV64-NEXT:    .cfi_offset s0, -16
; RV64-NEXT:    addi s0, sp, 320
; RV64-NEXT:    .cfi_def_cfa s0, 0
; RV64-NEXT:    andi sp, sp, -64
; RV64-NEXT:    andi a2, a1, 16
; RV64-NEXT:    bnez a2, .LBB11_14
; RV64-NEXT:  # %bb.6: # %else11
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    bnez a2, .LBB11_15
; RV64-NEXT:  .LBB11_7: # %else14
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    bnez a2, .LBB11_16
; RV64-NEXT:  .LBB11_8: # %else17
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    beqz a1, .LBB11_10
; RV64-NEXT:  .LBB11_9: # %cond.store19
; RV64-NEXT:    mv a1, sp
; RV64-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV64-NEXT:    vse64.v v8, (a1)
; RV64-NEXT:    ld a1, 56(sp)
; RV64-NEXT:    sb a1, 0(a0)
; RV64-NEXT:    srli a2, a1, 56
; RV64-NEXT:    sb a2, 7(a0)
; RV64-NEXT:    srli a2, a1, 48
; RV64-NEXT:    sb a2, 6(a0)
; RV64-NEXT:    srli a2, a1, 40
; RV64-NEXT:    sb a2, 5(a0)
; RV64-NEXT:    srli a2, a1, 32
; RV64-NEXT:    sb a2, 4(a0)
; RV64-NEXT:    srli a2, a1, 24
; RV64-NEXT:    sb a2, 3(a0)
; RV64-NEXT:    srli a2, a1, 16
; RV64-NEXT:    sb a2, 2(a0)
; RV64-NEXT:    srli a1, a1, 8
; RV64-NEXT:    sb a1, 1(a0)
; RV64-NEXT:  .LBB11_10: # %else20
; RV64-NEXT:    addi sp, s0, -320
; RV64-NEXT:    ld ra, 312(sp) # 8-byte Folded Reload
; RV64-NEXT:    ld s0, 304(sp) # 8-byte Folded Reload
; RV64-NEXT:    addi sp, sp, 320
; RV64-NEXT:    ret
; RV64-NEXT:  .LBB11_11: # %cond.store
; RV64-NEXT:    vsetvli zero, zero, e64, m8, ta, ma
; RV64-NEXT:    vfmv.f.s fa5, v8
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 2
; RV64-NEXT:    beqz a2, .LBB11_2
; RV64-NEXT:  .LBB11_12: # %cond.store1
; RV64-NEXT:    vsetivli zero, 1, e64, m1, ta, ma
; RV64-NEXT:    vslidedown.vi v12, v8, 1
; RV64-NEXT:    vfmv.f.s fa5, v12
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 4
; RV64-NEXT:    beqz a2, .LBB11_3
; RV64-NEXT:  .LBB11_13: # %cond.store4
; RV64-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; RV64-NEXT:    vslidedown.vi v12, v8, 2
; RV64-NEXT:    vfmv.f.s fa5, v12
; RV64-NEXT:    fmv.x.d a2, fa5
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 8
; RV64-NEXT:    bnez a2, .LBB11_4
; RV64-NEXT:    j .LBB11_5
; RV64-NEXT:  .LBB11_14: # %cond.store10
; RV64-NEXT:    addi a2, sp, 192
; RV64-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV64-NEXT:    vse64.v v8, (a2)
; RV64-NEXT:    ld a2, 224(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 32
; RV64-NEXT:    beqz a2, .LBB11_7
; RV64-NEXT:  .LBB11_15: # %cond.store13
; RV64-NEXT:    addi a2, sp, 128
; RV64-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV64-NEXT:    vse64.v v8, (a2)
; RV64-NEXT:    ld a2, 168(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a2, a1, 64
; RV64-NEXT:    beqz a2, .LBB11_8
; RV64-NEXT:  .LBB11_16: # %cond.store16
; RV64-NEXT:    addi a2, sp, 64
; RV64-NEXT:    vsetivli zero, 8, e64, m4, ta, ma
; RV64-NEXT:    vse64.v v8, (a2)
; RV64-NEXT:    ld a2, 112(sp)
; RV64-NEXT:    sb a2, 0(a0)
; RV64-NEXT:    srli a3, a2, 56
; RV64-NEXT:    sb a3, 7(a0)
; RV64-NEXT:    srli a3, a2, 48
; RV64-NEXT:    sb a3, 6(a0)
; RV64-NEXT:    srli a3, a2, 40
; RV64-NEXT:    sb a3, 5(a0)
; RV64-NEXT:    srli a3, a2, 32
; RV64-NEXT:    sb a3, 4(a0)
; RV64-NEXT:    srli a3, a2, 24
; RV64-NEXT:    sb a3, 3(a0)
; RV64-NEXT:    srli a3, a2, 16
; RV64-NEXT:    sb a3, 2(a0)
; RV64-NEXT:    srli a2, a2, 8
; RV64-NEXT:    sb a2, 1(a0)
; RV64-NEXT:    addi a0, a0, 8
; RV64-NEXT:    andi a1, a1, -128
; RV64-NEXT:    bnez a1, .LBB11_9
; RV64-NEXT:    j .LBB11_10
  call void @llvm.masked.compressstore.v8f64(<8 x double> %v, ptr %base, <8 x i1> %mask)
  ret void
}
