INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/bin2bcd32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/div_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/freq_meter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_meter_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/RTL/seg_drive_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_drive_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/freq_meter/freq_meter.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Maxwiny/Desktop/Freq-Meter/Vivado/SIM/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
