Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: OB_UNIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "OB_UNIT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "OB_UNIT"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : OB_UNIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\StackMP.vhd" into library work
Parsing package <StackMP>.
Parsing package body <StackMP>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\OB_UNIT.vhd" into library work
Parsing entity <OB_UNIT>.
Parsing architecture <Behavioral> of entity <ob_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <OB_UNIT> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <OB_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\OB_UNIT.vhd".
    Found 1-bit register for signal <L_FLAG>.
    Found 1-bit register for signal <E_FLAG>.
    Found 8-bit register for signal <RESULT>.
    Found 8-bit adder for signal <inc_res> created at line 66.
    Found 8-bit subtractor for signal <dec_res> created at line 43.
    Found 8-bit comparator greater for signal <l> created at line 54
    Found 8-bit comparator equal for signal <ARG_1[7]_ARG_2[7]_equal_2_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <OB_UNIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 3
 1-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <OB_UNIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block OB_UNIT, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : OB_UNIT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 25
#      INV                         : 1
#      LUT4                        : 3
#      LUT5                        : 8
#      LUT6                        : 12
#      MUXF7                       : 1
# FlipFlops/Latches                : 10
#      FDCE                        : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 22
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                   24  out of  63400     0%  
    Number used as Logic:                24  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     24
   Number with an unused Flip Flop:      24  out of     24   100%  
   Number with an unused LUT:             0  out of     24     0%  
   Number of fully used LUT-FF pairs:     0  out of     24     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    210    15%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 3.600ns
   Maximum output required time after clock: 0.737ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 264 / 30
-------------------------------------------------------------------------
Offset:              3.600ns (Levels of Logic = 6)
  Source:            ARG_1<2> (PAD)
  Destination:       e_res (FF)
  Destination Clock: CLK rising

  Data Path: ARG_1<2> to e_res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.810  ARG_1_2_IBUF (ARG_1_2_IBUF)
     LUT6:I0->O            2   0.105   0.798  l2 (l1)
     LUT6:I0->O            1   0.105   0.000  l1_F (N6)
     MUXF7:I0->O           1   0.306   0.451  l1 (l2)
     LUT5:I3->O            2   0.105   0.798  l21 (l)
     LUT6:I0->O            1   0.105   0.000  Mmux_GND_6_o_e_MUX_20_o14 (GND_6_o_e_MUX_20_o)
     FDCE:D                    0.015          e_res
    ----------------------------------------
    Total                      3.600ns (0.742ns logic, 2.858ns route)
                                       (20.6% logic, 79.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            reg_res_7 (FF)
  Destination:       RESULT<7> (PAD)
  Source Clock:      CLK rising

  Data Path: reg_res_7 to RESULT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.398   0.339  reg_res_7 (reg_res_7)
     OBUF:I->O                 0.000          RESULT_7_OBUF (RESULT<7>)
    ----------------------------------------
    Total                      0.737ns (0.398ns logic, 0.339ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.23 secs
 
--> 

Total memory usage is 4697544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

