$date
	Fri Jun 13 16:24:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_claa $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( s [3:0] $end
$var wire 4 ) p [3:0] $end
$var wire 4 * g [3:0] $end
$var wire 1 " cout $end
$var wire 4 + c [3:0] $end
$scope module CLAL $end
$var wire 1 % c_in $end
$var wire 4 , gin [3:0] $end
$var wire 1 - i $end
$var wire 1 . j $end
$var wire 1 / k $end
$var wire 1 0 l $end
$var wire 4 1 pin [3:0] $end
$var wire 4 2 c_out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 2
b110 1
00
1/
1.
0-
b1 ,
b111 +
b1 *
b110 )
b1000 (
b101 '
b11 &
0%
b101 $
b11 #
0"
b1000 !
$end
#10000
0/
0.
0"
b0 +
b0 2
b1111 !
b1111 (
00
b0 *
b0 ,
b1111 )
b1111 1
b1000 $
b1000 '
b111 #
b111 &
#20000
b1 +
b1 2
b1101 )
b1101 1
b1110 !
b1110 (
1-
1%
b100 $
b100 '
b1001 #
b1001 &
#30000
1"
10
1/
1.
b1111 +
b1111 2
b1 *
b1 ,
b1110 )
b1110 1
b0 !
b0 (
0-
0%
b1 $
b1 '
b1111 #
b1111 &
#40000
0"
b0 +
b0 2
0.
0/
00
b0 *
b0 ,
b0 )
b0 1
b1 !
b1 (
1%
b0 $
b0 '
b0 #
b0 &
#50000
1"
10
1/
b1110 +
b1110 2
b10 *
b10 ,
b1101 )
b1101 1
b1 !
b1 (
0%
b110 $
b110 '
b1011 #
b1011 &
#60000
