C:/Users/ove-a/Desktop/Verin/PWM/testbench_Comp.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/ove-a/Desktop/Verin/PWM/testbench_Comp.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity testbench_Comp
-- Compiling architecture testbench of testbench_Comp

} {} {}} C:/Users/ove-a/Desktop/Verin/PWM/Comparator_sup_8bits.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/ove-a/Desktop/Verin/PWM/Comparator_sup_8bits.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package MATH_REAL
-- Compiling entity Comparator_sup_8bits
-- Compiling architecture Behavioral of Comparator_sup_8bits

} {} {}}
