============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May  9 17:22:29 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(82)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'seg_sel', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(872)
HDL-1007 : undeclared symbol 'seg_led', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(873)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
RUN-1001 : Project manager successfully analyzed 14 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.024415s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (99.1%)

RUN-1004 : used memory is 201 MB, reserved memory is 175 MB, peak memory is 204 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7304 instances
RUN-0007 : 5413 luts, 1671 seqs, 115 mslices, 59 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7834 nets
RUN-1001 : 4162 nets have 2 pins
RUN-1001 : 2714 nets have [3 - 5] pins
RUN-1001 : 538 nets have [6 - 10] pins
RUN-1001 : 225 nets have [11 - 20] pins
RUN-1001 : 190 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     208     
RUN-1001 :   No   |  No   |  Yes  |     534     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     158     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  39   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 45
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7302 instances, 5413 luts, 1671 seqs, 174 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-0007 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33891, tnet num: 7832, tinst num: 7302, tnode num: 38918, tedge num: 54688.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7832 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.727201s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.88682e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7302.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.68661e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.4848e+06, overlap = 42.75
PHY-3002 : Step(3): len = 1.41597e+06, overlap = 43.125
PHY-3002 : Step(4): len = 1.34632e+06, overlap = 39.0625
PHY-3002 : Step(5): len = 1.31145e+06, overlap = 43.2188
PHY-3002 : Step(6): len = 1.30072e+06, overlap = 42.0938
PHY-3002 : Step(7): len = 1.16072e+06, overlap = 53.5312
PHY-3002 : Step(8): len = 1.04314e+06, overlap = 62.4062
PHY-3002 : Step(9): len = 974750, overlap = 68.5
PHY-3002 : Step(10): len = 955074, overlap = 76.6562
PHY-3002 : Step(11): len = 915704, overlap = 91.375
PHY-3002 : Step(12): len = 896818, overlap = 93.5312
PHY-3002 : Step(13): len = 886327, overlap = 93.0625
PHY-3002 : Step(14): len = 866474, overlap = 102.719
PHY-3002 : Step(15): len = 856305, overlap = 104.719
PHY-3002 : Step(16): len = 849599, overlap = 106.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.77503e-05
PHY-3002 : Step(17): len = 856576, overlap = 102.312
PHY-3002 : Step(18): len = 867175, overlap = 99.0625
PHY-3002 : Step(19): len = 859389, overlap = 95.625
PHY-3002 : Step(20): len = 856581, overlap = 91.25
PHY-3002 : Step(21): len = 850748, overlap = 88.5625
PHY-3002 : Step(22): len = 848194, overlap = 89.5625
PHY-3002 : Step(23): len = 841727, overlap = 76.8125
PHY-3002 : Step(24): len = 836083, overlap = 71.1875
PHY-3002 : Step(25): len = 832891, overlap = 72.1875
PHY-3002 : Step(26): len = 824152, overlap = 63.7812
PHY-3002 : Step(27): len = 817376, overlap = 67.625
PHY-3002 : Step(28): len = 816345, overlap = 66.1875
PHY-3002 : Step(29): len = 813781, overlap = 62.5625
PHY-3002 : Step(30): len = 805509, overlap = 61.0625
PHY-3002 : Step(31): len = 801464, overlap = 52.5
PHY-3002 : Step(32): len = 797848, overlap = 61.0625
PHY-3002 : Step(33): len = 795104, overlap = 60.875
PHY-3002 : Step(34): len = 758217, overlap = 46
PHY-3002 : Step(35): len = 754338, overlap = 45.9688
PHY-3002 : Step(36): len = 745067, overlap = 43.9688
PHY-3002 : Step(37): len = 739461, overlap = 35.0938
PHY-3002 : Step(38): len = 733169, overlap = 43.6875
PHY-3002 : Step(39): len = 729523, overlap = 50.375
PHY-3002 : Step(40): len = 724665, overlap = 37.125
PHY-3002 : Step(41): len = 717975, overlap = 39.6875
PHY-3002 : Step(42): len = 713105, overlap = 46.7812
PHY-3002 : Step(43): len = 708114, overlap = 42.1875
PHY-3002 : Step(44): len = 706253, overlap = 42.7812
PHY-3002 : Step(45): len = 700763, overlap = 34
PHY-3002 : Step(46): len = 687510, overlap = 51.9062
PHY-3002 : Step(47): len = 679474, overlap = 45.625
PHY-3002 : Step(48): len = 676859, overlap = 47.9688
PHY-3002 : Step(49): len = 674042, overlap = 43.8438
PHY-3002 : Step(50): len = 667080, overlap = 44.4688
PHY-3002 : Step(51): len = 658159, overlap = 38.5
PHY-3002 : Step(52): len = 653230, overlap = 46.0938
PHY-3002 : Step(53): len = 650443, overlap = 46.4375
PHY-3002 : Step(54): len = 646207, overlap = 51.25
PHY-3002 : Step(55): len = 638842, overlap = 47.3125
PHY-3002 : Step(56): len = 630763, overlap = 47.375
PHY-3002 : Step(57): len = 627487, overlap = 47.6875
PHY-3002 : Step(58): len = 623942, overlap = 52.3125
PHY-3002 : Step(59): len = 622152, overlap = 47.625
PHY-3002 : Step(60): len = 618913, overlap = 52
PHY-3002 : Step(61): len = 613226, overlap = 52.9375
PHY-3002 : Step(62): len = 602038, overlap = 58.375
PHY-3002 : Step(63): len = 598798, overlap = 58
PHY-3002 : Step(64): len = 597127, overlap = 53.375
PHY-3002 : Step(65): len = 595256, overlap = 49.25
PHY-3002 : Step(66): len = 593222, overlap = 53.9062
PHY-3002 : Step(67): len = 586018, overlap = 52.875
PHY-3002 : Step(68): len = 578815, overlap = 49.4062
PHY-3002 : Step(69): len = 576460, overlap = 51.2188
PHY-3002 : Step(70): len = 574591, overlap = 46.625
PHY-3002 : Step(71): len = 572936, overlap = 46.75
PHY-3002 : Step(72): len = 569045, overlap = 51.0938
PHY-3002 : Step(73): len = 563310, overlap = 50.3438
PHY-3002 : Step(74): len = 561598, overlap = 50.2812
PHY-3002 : Step(75): len = 559442, overlap = 45.5625
PHY-3002 : Step(76): len = 555842, overlap = 44.9062
PHY-3002 : Step(77): len = 552920, overlap = 45.25
PHY-3002 : Step(78): len = 550559, overlap = 45.1875
PHY-3002 : Step(79): len = 545356, overlap = 45.4062
PHY-3002 : Step(80): len = 538112, overlap = 44.3125
PHY-3002 : Step(81): len = 535092, overlap = 44.25
PHY-3002 : Step(82): len = 532232, overlap = 44.6875
PHY-3002 : Step(83): len = 531020, overlap = 40.5
PHY-3002 : Step(84): len = 529888, overlap = 40.5312
PHY-3002 : Step(85): len = 527318, overlap = 39.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000155501
PHY-3002 : Step(86): len = 529234, overlap = 38.5625
PHY-3002 : Step(87): len = 531937, overlap = 37.0312
PHY-3002 : Step(88): len = 533862, overlap = 44.75
PHY-3002 : Step(89): len = 537248, overlap = 31.625
PHY-3002 : Step(90): len = 538388, overlap = 32
PHY-3002 : Step(91): len = 539233, overlap = 36.3125
PHY-3002 : Step(92): len = 541457, overlap = 31.1875
PHY-3002 : Step(93): len = 544170, overlap = 30.1875
PHY-3002 : Step(94): len = 544596, overlap = 34.75
PHY-3002 : Step(95): len = 546063, overlap = 30.25
PHY-3002 : Step(96): len = 547526, overlap = 34.625
PHY-3002 : Step(97): len = 550073, overlap = 29.9375
PHY-3002 : Step(98): len = 551137, overlap = 30
PHY-3002 : Step(99): len = 550747, overlap = 29.875
PHY-3002 : Step(100): len = 552393, overlap = 29.8125
PHY-3002 : Step(101): len = 554631, overlap = 34.1875
PHY-3002 : Step(102): len = 552869, overlap = 34
PHY-3002 : Step(103): len = 552859, overlap = 34.125
PHY-3002 : Step(104): len = 553369, overlap = 29.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000311001
PHY-3002 : Step(105): len = 553929, overlap = 29.625
PHY-3002 : Step(106): len = 557484, overlap = 22.75
PHY-3002 : Step(107): len = 566183, overlap = 33.75
PHY-3002 : Step(108): len = 568525, overlap = 33.75
PHY-3002 : Step(109): len = 568197, overlap = 29.25
PHY-3002 : Step(110): len = 569310, overlap = 24.75
PHY-3002 : Step(111): len = 569831, overlap = 29.25
PHY-3002 : Step(112): len = 574795, overlap = 29.25
PHY-3002 : Step(113): len = 576672, overlap = 24.75
PHY-3002 : Step(114): len = 576134, overlap = 29.25
PHY-3002 : Step(115): len = 576613, overlap = 29.25
PHY-3002 : Step(116): len = 578420, overlap = 29.25
PHY-3002 : Step(117): len = 578847, overlap = 29.25
PHY-3002 : Step(118): len = 579404, overlap = 29.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000513756
PHY-3002 : Step(119): len = 579808, overlap = 20.25
PHY-3002 : Step(120): len = 583198, overlap = 29.25
PHY-3002 : Step(121): len = 588275, overlap = 29.25
PHY-3002 : Step(122): len = 591719, overlap = 24.75
PHY-3002 : Step(123): len = 591635, overlap = 20.25
PHY-3002 : Step(124): len = 591800, overlap = 29.25
PHY-3002 : Step(125): len = 593148, overlap = 29.25
PHY-3002 : Step(126): len = 593752, overlap = 24.75
PHY-3002 : Step(127): len = 599487, overlap = 29.25
PHY-3002 : Step(128): len = 601613, overlap = 15.75
PHY-3002 : Step(129): len = 601452, overlap = 20.25
PHY-3002 : Step(130): len = 601934, overlap = 24.75
PHY-3002 : Step(131): len = 602354, overlap = 20.25
PHY-3002 : Step(132): len = 602855, overlap = 24.75
PHY-3002 : Step(133): len = 605469, overlap = 33.75
PHY-3002 : Step(134): len = 607868, overlap = 24.75
PHY-3002 : Step(135): len = 607527, overlap = 24.75
PHY-3002 : Step(136): len = 607627, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015888s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (295.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7834.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 746136, over cnt = 1763(5%), over = 5769, worst = 24
PHY-1001 : End global iterations;  0.865341s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (128.2%)

PHY-1001 : Congestion index: top1 = 75.62, top5 = 62.01, top10 = 55.84, top15 = 51.60.
PHY-3001 : End congestion estimation;  1.033035s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (124.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7832 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.340216s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.74252e-05
PHY-3002 : Step(137): len = 589352, overlap = 4.75
PHY-3002 : Step(138): len = 565057, overlap = 12.375
PHY-3002 : Step(139): len = 543213, overlap = 18.5
PHY-3002 : Step(140): len = 523552, overlap = 27.375
PHY-3002 : Step(141): len = 507798, overlap = 32.2188
PHY-3002 : Step(142): len = 492318, overlap = 38.4688
PHY-3002 : Step(143): len = 479161, overlap = 47.1562
PHY-3002 : Step(144): len = 466801, overlap = 55.7188
PHY-3002 : Step(145): len = 452709, overlap = 64.3125
PHY-3002 : Step(146): len = 441573, overlap = 72.9062
PHY-3002 : Step(147): len = 432380, overlap = 80.875
PHY-3002 : Step(148): len = 423830, overlap = 88.125
PHY-3002 : Step(149): len = 417277, overlap = 91.5
PHY-3002 : Step(150): len = 411692, overlap = 92.9688
PHY-3002 : Step(151): len = 407506, overlap = 94.4375
PHY-3002 : Step(152): len = 404097, overlap = 95.3125
PHY-3002 : Step(153): len = 401137, overlap = 95.9688
PHY-3002 : Step(154): len = 398704, overlap = 97.625
PHY-3002 : Step(155): len = 397616, overlap = 96.9375
PHY-3002 : Step(156): len = 395989, overlap = 96.0938
PHY-3002 : Step(157): len = 395432, overlap = 97
PHY-3002 : Step(158): len = 393658, overlap = 96.4375
PHY-3002 : Step(159): len = 393092, overlap = 97.0312
PHY-3002 : Step(160): len = 392578, overlap = 95.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.48505e-05
PHY-3002 : Step(161): len = 397675, overlap = 90.5
PHY-3002 : Step(162): len = 409281, overlap = 75.5625
PHY-3002 : Step(163): len = 415647, overlap = 69.9688
PHY-3002 : Step(164): len = 421798, overlap = 64.875
PHY-3002 : Step(165): len = 426702, overlap = 58.4688
PHY-3002 : Step(166): len = 432708, overlap = 52.8125
PHY-3002 : Step(167): len = 437622, overlap = 46.5938
PHY-3002 : Step(168): len = 440056, overlap = 41.9062
PHY-3002 : Step(169): len = 442237, overlap = 35.4375
PHY-3002 : Step(170): len = 444818, overlap = 29.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149701
PHY-3002 : Step(171): len = 450847, overlap = 21.0938
PHY-3002 : Step(172): len = 465506, overlap = 8.65625
PHY-3002 : Step(173): len = 467882, overlap = 6.53125
PHY-3002 : Step(174): len = 472923, overlap = 3.75
PHY-3002 : Step(175): len = 480361, overlap = 2.75
PHY-3002 : Step(176): len = 491240, overlap = 2.1875
PHY-3002 : Step(177): len = 490378, overlap = 2.5
PHY-3002 : Step(178): len = 491114, overlap = 3.03125
PHY-3002 : Step(179): len = 490935, overlap = 4.40625
PHY-3002 : Step(180): len = 491600, overlap = 4.78125
PHY-3002 : Step(181): len = 490904, overlap = 7.03125
PHY-3002 : Step(182): len = 490825, overlap = 9.1875
PHY-3002 : Step(183): len = 489678, overlap = 8.9375
PHY-3002 : Step(184): len = 489549, overlap = 9.71875
PHY-3002 : Step(185): len = 490024, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000299402
PHY-3002 : Step(186): len = 499205, overlap = 5.875
PHY-3002 : Step(187): len = 517546, overlap = 2.1875
PHY-3002 : Step(188): len = 521686, overlap = 1.15625
PHY-3002 : Step(189): len = 529797, overlap = 0.6875
PHY-3002 : Step(190): len = 532942, overlap = 1
PHY-3002 : Step(191): len = 537228, overlap = 1.78125
PHY-3002 : Step(192): len = 542903, overlap = 2.5625
PHY-3002 : Step(193): len = 542392, overlap = 1.65625
PHY-3002 : Step(194): len = 541762, overlap = 2.5625
PHY-3002 : Step(195): len = 539837, overlap = 3.28125
PHY-3002 : Step(196): len = 538364, overlap = 3.5625
PHY-3002 : Step(197): len = 537189, overlap = 4.21875
PHY-3002 : Step(198): len = 536393, overlap = 4.28125
PHY-3002 : Step(199): len = 535682, overlap = 4.03125
PHY-3002 : Step(200): len = 535435, overlap = 3.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000598804
PHY-3002 : Step(201): len = 544489, overlap = 1.625
PHY-3002 : Step(202): len = 553955, overlap = 0.6875
PHY-3002 : Step(203): len = 563659, overlap = 0
PHY-3002 : Step(204): len = 570004, overlap = 0
PHY-3002 : Step(205): len = 574334, overlap = 0.0625
PHY-3002 : Step(206): len = 578544, overlap = 0.3125
PHY-3002 : Step(207): len = 577858, overlap = 0.4375
PHY-3002 : Step(208): len = 576291, overlap = 0.625
PHY-3002 : Step(209): len = 574161, overlap = 1.125
PHY-3002 : Step(210): len = 571559, overlap = 1.0625
PHY-3002 : Step(211): len = 568855, overlap = 1.125
PHY-3002 : Step(212): len = 566495, overlap = 1.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/7834.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670408, over cnt = 1376(3%), over = 4621, worst = 40
PHY-1001 : End global iterations;  0.692732s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 64.05, top5 = 51.05, top10 = 44.83, top15 = 41.04.
PHY-3001 : End congestion estimation;  0.843656s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (144.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7832 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.361514s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000445541
PHY-3002 : Step(213): len = 566226, overlap = 13.9375
PHY-3002 : Step(214): len = 560186, overlap = 10.375
PHY-3002 : Step(215): len = 552136, overlap = 8.8125
PHY-3002 : Step(216): len = 542752, overlap = 11.75
PHY-3002 : Step(217): len = 535261, overlap = 12.9062
PHY-3002 : Step(218): len = 525625, overlap = 12.25
PHY-3002 : Step(219): len = 517841, overlap = 12.3438
PHY-3002 : Step(220): len = 513355, overlap = 12.625
PHY-3002 : Step(221): len = 508556, overlap = 13.375
PHY-3002 : Step(222): len = 504897, overlap = 14.4688
PHY-3002 : Step(223): len = 501468, overlap = 15.5
PHY-3002 : Step(224): len = 497856, overlap = 13.9375
PHY-3002 : Step(225): len = 495497, overlap = 13.1562
PHY-3002 : Step(226): len = 493332, overlap = 13.2812
PHY-3002 : Step(227): len = 491161, overlap = 14.3125
PHY-3002 : Step(228): len = 489513, overlap = 12.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000891083
PHY-3002 : Step(229): len = 497782, overlap = 9.625
PHY-3002 : Step(230): len = 504266, overlap = 8.21875
PHY-3002 : Step(231): len = 508836, overlap = 8.9375
PHY-3002 : Step(232): len = 512479, overlap = 9.1875
PHY-3002 : Step(233): len = 514446, overlap = 9.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00178217
PHY-3002 : Step(234): len = 520599, overlap = 6.375
PHY-3002 : Step(235): len = 524349, overlap = 5.46875
PHY-3002 : Step(236): len = 534803, overlap = 4.53125
PHY-3002 : Step(237): len = 544149, overlap = 4.53125
PHY-3002 : Step(238): len = 545961, overlap = 4.53125
PHY-3002 : Step(239): len = 546720, overlap = 4.375
PHY-3002 : Step(240): len = 546895, overlap = 4.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00339054
PHY-3002 : Step(241): len = 550292, overlap = 4.1875
PHY-3002 : Step(242): len = 552470, overlap = 3.9375
PHY-3002 : Step(243): len = 554334, overlap = 4.15625
PHY-3002 : Step(244): len = 556686, overlap = 3.71875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33891, tnet num: 7832, tinst num: 7302, tnode num: 38918, tedge num: 54688.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 86.00 peak overflow 1.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 134/7834.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 668088, over cnt = 1359(3%), over = 3643, worst = 18
PHY-1001 : End global iterations;  0.736612s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (142.1%)

PHY-1001 : Congestion index: top1 = 61.12, top5 = 48.21, top10 = 42.78, top15 = 39.48.
PHY-1001 : End incremental global routing;  0.889381s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (133.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7832 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.366648s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.0%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 28 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7261 has valid locations, 40 needs to be replaced
PHY-3001 : design contains 7334 instances, 5416 luts, 1700 seqs, 174 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 560928
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7201/7866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 671328, over cnt = 1374(3%), over = 3660, worst = 18
PHY-1001 : End global iterations;  0.100604s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (108.7%)

PHY-1001 : Congestion index: top1 = 61.06, top5 = 48.49, top10 = 42.94, top15 = 39.62.
PHY-3001 : End congestion estimation;  0.273902s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 34025, tnet num: 7864, tinst num: 7334, tnode num: 39139, tedge num: 54892.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.904936s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 560638, overlap = 0
PHY-3002 : Step(246): len = 560541, overlap = 0
PHY-3002 : Step(247): len = 560575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7214/7866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 671104, over cnt = 1370(3%), over = 3657, worst = 18
PHY-1001 : End global iterations;  0.093105s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 61.06, top5 = 48.32, top10 = 42.89, top15 = 39.59.
PHY-3001 : End congestion estimation;  0.242570s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.333019s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0107371
PHY-3002 : Step(248): len = 560540, overlap = 3.71875
PHY-3002 : Step(249): len = 560548, overlap = 3.71875
PHY-3001 : Final: Len = 560548, Over = 3.71875
PHY-3001 : End incremental placement;  2.088354s wall, 2.218750s user + 0.078125s system = 2.296875s CPU (110.0%)

OPT-1001 : Total overflow 86.22 peak overflow 1.28
OPT-1001 : End high-fanout net optimization;  3.602757s wall, 4.015625s user + 0.093750s system = 4.109375s CPU (114.1%)

OPT-1001 : Current memory(MB): used = 382, reserve = 365, peak = 388.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7230/7866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 670960, over cnt = 1368(3%), over = 3622, worst = 18
PHY-1002 : len = 683992, over cnt = 729(2%), over = 1494, worst = 17
PHY-1002 : len = 690496, over cnt = 326(0%), over = 679, worst = 12
PHY-1002 : len = 693496, over cnt = 133(0%), over = 291, worst = 9
PHY-1002 : len = 695752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.661169s wall, 0.906250s user + 0.031250s system = 0.937500s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 51.79, top5 = 43.82, top10 = 39.92, top15 = 37.45.
OPT-1001 : End congestion update;  0.809161s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (135.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7864 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.253496s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.6%)

OPT-0007 : Start: WNS 18510 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.063393s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (126.4%)

OPT-1001 : Current memory(MB): used = 370, reserve = 352, peak = 388.
OPT-1001 : End physical optimization;  5.396596s wall, 6.203125s user + 0.156250s system = 6.359375s CPU (117.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5416 LUT to BLE ...
SYN-4008 : Packed 5416 LUT and 847 SEQ to BLE.
SYN-4003 : Packing 853 remaining SEQ's ...
SYN-4005 : Packed 826 SEQ with LUT/SLICE
SYN-4006 : 3748 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5443/5665 primitive instances ...
PHY-3001 : End packing;  0.523817s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3294 instances
RUN-1001 : 1624 mslices, 1624 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7183 nets
RUN-1001 : 3179 nets have 2 pins
RUN-1001 : 2896 nets have [3 - 5] pins
RUN-1001 : 633 nets have [6 - 10] pins
RUN-1001 : 253 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3292 instances, 3248 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 578677, Over = 24
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3759/7183.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 702792, over cnt = 774(2%), over = 1132, worst = 6
PHY-1002 : len = 705072, over cnt = 450(1%), over = 599, worst = 5
PHY-1002 : len = 708296, over cnt = 171(0%), over = 223, worst = 3
PHY-1002 : len = 709976, over cnt = 33(0%), over = 39, worst = 2
PHY-1002 : len = 710256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.896290s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (149.9%)

PHY-1001 : Congestion index: top1 = 52.80, top5 = 44.84, top10 = 40.92, top15 = 38.15.
PHY-3001 : End congestion estimation;  1.096923s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (139.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33300, tnet num: 7181, tinst num: 3292, tnode num: 37727, tedge num: 55700.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.117781s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000136408
PHY-3002 : Step(250): len = 560601, overlap = 30.75
PHY-3002 : Step(251): len = 550512, overlap = 31.25
PHY-3002 : Step(252): len = 543111, overlap = 40
PHY-3002 : Step(253): len = 536799, overlap = 43.5
PHY-3002 : Step(254): len = 532157, overlap = 46.75
PHY-3002 : Step(255): len = 527797, overlap = 45.5
PHY-3002 : Step(256): len = 524030, overlap = 47.5
PHY-3002 : Step(257): len = 520070, overlap = 44.75
PHY-3002 : Step(258): len = 516562, overlap = 46.75
PHY-3002 : Step(259): len = 514532, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000272816
PHY-3002 : Step(260): len = 528253, overlap = 37.75
PHY-3002 : Step(261): len = 534414, overlap = 32
PHY-3002 : Step(262): len = 538724, overlap = 27.5
PHY-3002 : Step(263): len = 542264, overlap = 28.75
PHY-3002 : Step(264): len = 545146, overlap = 29.25
PHY-3002 : Step(265): len = 548709, overlap = 29.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000545632
PHY-3002 : Step(266): len = 562029, overlap = 23
PHY-3002 : Step(267): len = 567237, overlap = 20
PHY-3002 : Step(268): len = 575034, overlap = 18.25
PHY-3002 : Step(269): len = 583085, overlap = 17
PHY-3002 : Step(270): len = 587265, overlap = 15.25
PHY-3002 : Step(271): len = 588534, overlap = 13.25
PHY-3002 : Step(272): len = 590948, overlap = 14.75
PHY-3002 : Step(273): len = 593731, overlap = 13.75
PHY-3002 : Step(274): len = 594793, overlap = 12.25
PHY-3002 : Step(275): len = 595810, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00107411
PHY-3002 : Step(276): len = 603423, overlap = 11.5
PHY-3002 : Step(277): len = 606384, overlap = 9.75
PHY-3002 : Step(278): len = 609501, overlap = 11
PHY-3002 : Step(279): len = 613925, overlap = 13.75
PHY-3002 : Step(280): len = 616003, overlap = 12
PHY-3002 : Step(281): len = 618108, overlap = 11.25
PHY-3002 : Step(282): len = 619960, overlap = 10.25
PHY-3002 : Step(283): len = 620518, overlap = 10.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00208458
PHY-3002 : Step(284): len = 624002, overlap = 9.5
PHY-3002 : Step(285): len = 626055, overlap = 9.25
PHY-3002 : Step(286): len = 628163, overlap = 6
PHY-3002 : Step(287): len = 631149, overlap = 7
PHY-3002 : Step(288): len = 633078, overlap = 6
PHY-3002 : Step(289): len = 633722, overlap = 6
PHY-3002 : Step(290): len = 634039, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0039256
PHY-3002 : Step(291): len = 635795, overlap = 6.25
PHY-3002 : Step(292): len = 637173, overlap = 6.5
PHY-3002 : Step(293): len = 638239, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.533524s wall, 1.781250s user + 2.671875s system = 4.453125s CPU (290.4%)

PHY-3001 : Trial Legalized: Len = 648360
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 77/7183.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 765128, over cnt = 853(2%), over = 1332, worst = 6
PHY-1002 : len = 768376, over cnt = 471(1%), over = 689, worst = 5
PHY-1002 : len = 771856, over cnt = 209(0%), over = 292, worst = 4
PHY-1002 : len = 773352, over cnt = 96(0%), over = 129, worst = 4
PHY-1002 : len = 774392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.136482s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (145.7%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 47.99, top10 = 44.12, top15 = 41.10.
PHY-3001 : End congestion estimation;  1.342109s wall, 1.812500s user + 0.046875s system = 1.859375s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.336895s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000355812
PHY-3002 : Step(294): len = 630900, overlap = 2
PHY-3002 : Step(295): len = 620136, overlap = 4.75
PHY-3002 : Step(296): len = 609778, overlap = 8.75
PHY-3002 : Step(297): len = 601636, overlap = 11
PHY-3002 : Step(298): len = 596755, overlap = 12.25
PHY-3002 : Step(299): len = 591120, overlap = 14.5
PHY-3002 : Step(300): len = 589395, overlap = 14.75
PHY-3002 : Step(301): len = 587025, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016597s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.1%)

PHY-3001 : Legalized: Len = 592478, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020879s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.7%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 592490, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33300, tnet num: 7181, tinst num: 3292, tnode num: 37727, tedge num: 55700.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 465/7183.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 704880, over cnt = 845(2%), over = 1303, worst = 7
PHY-1002 : len = 709200, over cnt = 456(1%), over = 633, worst = 6
PHY-1002 : len = 714352, over cnt = 128(0%), over = 158, worst = 4
PHY-1002 : len = 715448, over cnt = 20(0%), over = 23, worst = 2
PHY-1002 : len = 715768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.155786s wall, 1.671875s user + 0.015625s system = 1.687500s CPU (146.0%)

PHY-1001 : Congestion index: top1 = 55.97, top5 = 46.79, top10 = 42.34, top15 = 39.35.
PHY-1001 : End incremental global routing;  1.330138s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (139.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7181 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.372320s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (96.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 28 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3258 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 3296 instances, 3252 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 593113
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6825/7187.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716672, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 716720, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 716736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.218521s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.1%)

PHY-1001 : Congestion index: top1 = 55.97, top5 = 46.83, top10 = 42.38, top15 = 39.41.
PHY-3001 : End congestion estimation;  0.394823s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33340, tnet num: 7185, tinst num: 3296, tnode num: 37779, tedge num: 55760.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.265635s wall, 1.218750s user + 0.031250s system = 1.250000s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(302): len = 592972, overlap = 0
PHY-3002 : Step(303): len = 592917, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 6823/7187.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716128, over cnt = 9(0%), over = 14, worst = 4
PHY-1002 : len = 716200, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 716224, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 716232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294888s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.7%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 46.90, top10 = 42.40, top15 = 39.41.
PHY-3001 : End congestion estimation;  0.461682s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (101.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.331441s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.6985e-05
PHY-3002 : Step(304): len = 592932, overlap = 0
PHY-3002 : Step(305): len = 592924, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006372s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 592944, Over = 0
PHY-3001 : End spreading;  0.018079s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.4%)

PHY-3001 : Final: Len = 592944, Over = 0
PHY-3001 : End incremental placement;  2.693555s wall, 2.718750s user + 0.140625s system = 2.859375s CPU (106.2%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.625123s wall, 5.156250s user + 0.156250s system = 5.312500s CPU (114.9%)

OPT-1001 : Current memory(MB): used = 415, reserve = 399, peak = 416.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6823/7187.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716400, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 716440, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 716456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.206459s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 46.81, top10 = 42.39, top15 = 39.43.
OPT-1001 : End congestion update;  0.377384s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (99.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.256300s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.5%)

OPT-0007 : Start: WNS 18350 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.634425s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.5%)

OPT-1001 : Current memory(MB): used = 415, reserve = 399, peak = 416.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.251237s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (105.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6829/7187.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066895s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.8%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 46.81, top10 = 42.39, top15 = 39.43.
PHY-1001 : End incremental global routing;  0.247382s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (94.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.338393s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6829/7187.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067197s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.0%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 46.81, top10 = 42.39, top15 = 39.43.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.252669s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 18350 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 18350ps with logic level 33 
RUN-1001 :       #2 path slack 18355ps with logic level 33 
RUN-1001 :       #3 path slack 18400ps with logic level 33 
RUN-1001 :       #4 path slack 18405ps with logic level 33 
RUN-1001 :       #5 path slack 18450ps with logic level 33 
OPT-1001 : End physical optimization;  7.542855s wall, 8.046875s user + 0.156250s system = 8.203125s CPU (108.8%)

RUN-1003 : finish command "place" in  33.443080s wall, 67.359375s user + 11.421875s system = 78.781250s CPU (235.6%)

RUN-1004 : used memory is 360 MB, reserved memory is 342 MB, peak memory is 416 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3298 instances
RUN-1001 : 1628 mslices, 1624 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7187 nets
RUN-1001 : 3178 nets have 2 pins
RUN-1001 : 2897 nets have [3 - 5] pins
RUN-1001 : 634 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33340, tnet num: 7185, tinst num: 3296, tnode num: 37779, tedge num: 55760.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1628 mslices, 1624 lslices, 28 pads, 8 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 701952, over cnt = 851(2%), over = 1333, worst = 7
PHY-1002 : len = 706384, over cnt = 496(1%), over = 709, worst = 6
PHY-1002 : len = 711992, over cnt = 116(0%), over = 163, worst = 4
PHY-1002 : len = 713496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.122847s wall, 1.609375s user + 0.046875s system = 1.656250s CPU (147.5%)

PHY-1001 : Congestion index: top1 = 55.86, top5 = 46.94, top10 = 42.44, top15 = 39.39.
PHY-1001 : End global routing;  1.312162s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (140.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 408, reserve = 394, peak = 416.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 664, reserve = 651, peak = 664.
PHY-1001 : End build detailed router design. 4.580391s wall, 4.500000s user + 0.093750s system = 4.593750s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 85688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.127421s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 698, reserve = 686, peak = 698.
PHY-1001 : End phase 1; 1.134063s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Patch 3595 net; 35.616530s wall, 35.593750s user + 0.000000s system = 35.593750s CPU (99.9%)

PHY-1022 : len = 1.38892e+06, over cnt = 656(0%), over = 660, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 706, reserve = 694, peak = 706.
PHY-1001 : End initial routed; 55.136450s wall, 67.234375s user + 0.109375s system = 67.343750s CPU (122.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7002(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   5.029   |   0.000   |   0   
RUN-1001 :   Hold   |   0.154   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.479660s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 711, reserve = 699, peak = 711.
PHY-1001 : End phase 2; 56.616189s wall, 68.718750s user + 0.109375s system = 68.828125s CPU (121.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.38892e+06, over cnt = 656(0%), over = 660, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.080914s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.37634e+06, over cnt = 166(0%), over = 166, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.071848s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (137.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.3753e+06, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.310229s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (105.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.156000s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.098140s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (111.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.134526s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.197138s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.314021s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.094319s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.082242s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (114.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.119187s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.8%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.154999s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (100.8%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.233726s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.3%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.3751e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.090047s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.1%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.37512e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.080436s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (97.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/7002(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   5.176   |   0.000   |   0   
RUN-1001 :   Hold   |   0.154   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.391212s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 214 feed throughs used by 153 nets
PHY-1001 : End commit to database; 1.394703s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 764, reserve = 754, peak = 764.
PHY-1001 : End phase 3; 6.289390s wall, 6.703125s user + 0.000000s system = 6.703125s CPU (106.6%)

PHY-1003 : Routed, final wirelength = 1.37512e+06
PHY-1001 : Current memory(MB): used = 766, reserve = 757, peak = 766.
PHY-1001 : End export database. 0.029957s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.3%)

PHY-1001 : End detail routing;  68.955954s wall, 81.343750s user + 0.218750s system = 81.562500s CPU (118.3%)

RUN-1003 : finish command "route" in  71.537911s wall, 84.406250s user + 0.281250s system = 84.687500s CPU (118.4%)

RUN-1004 : used memory is 726 MB, reserved memory is 715 MB, peak memory is 766 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        28
  #input                   15
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6145   out of  19600   31.35%
#reg                     1704   out of  19600    8.69%
#le                      6172
  #lut only              4468   out of   6172   72.39%
  #reg only                27   out of   6172    0.44%
  #lut&reg               1677   out of   6172   27.17%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       28   out of    188   14.89%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        u_logic/SCLK               GCLK               pll                PLL_inst/pll_inst.clkc1                 1275
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di                          84
#3        LED_Interface/light_clk    GCLK               mslice             LED_Interface/light_clk_reg_syn_9.q1    19
#4        System_clk_dup_1           GeneralRouting     io                 System_clk_syn_2.di                     1
#5        PLL_inst/clk0_buf          GCLK               pll                PLL_inst/pll_inst.clkc0                 0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
     RSTn         INPUT         J4        LVCMOS25          N/A          PULLUP      NONE    
    SWCLK         INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    key[7]        INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
    key[6]        INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
    key[5]        INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    key[4]        INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    key[3]        INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    key[2]        INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
    key[1]        INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
    key[0]        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS25           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS25           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS25           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS25           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS25           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS25           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS25           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS25           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS25           8            NONE       NONE    
    Row[2]       OUTPUT         F9        LVCMOS25           8            NONE       NONE    
    Row[1]       OUTPUT        C10        LVCMOS25           8            NONE       NONE    
    Row[0]       OUTPUT        E10        LVCMOS25           8            NONE       NONE    
    SWDIO         INOUT         R2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |6172   |5971    |174     |1704    |8       |3       |
|  Interconncet         |AHBlite_Interconnect |18     |18      |0       |16      |0       |0       |
|    Decoder            |AHBlite_Decoder      |2      |2       |0       |0       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |16     |16      |0       |16      |0       |0       |
|  LED_Interface        |AHBlite_LED          |104    |88      |9       |59      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |9      |9       |0       |7       |0       |0       |
|  PLL_inst             |PLL                  |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |14     |14      |0       |14      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |41     |41      |0       |14      |0       |0       |
|  RAM_CODE             |Block_RAM            |4      |4       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |4      |4       |0       |0       |4       |0       |
|  SEG_Interface        |AHBlite_SEG          |6      |6       |0       |4       |0       |0       |
|  Timer_Interface      |AHBlite_Timer        |81     |63      |18      |43      |0       |0       |
|  kb                   |Keyboard             |367    |279     |88      |143     |0       |0       |
|  u_logic              |cortexm0ds_logic     |5504   |5427    |59      |1399    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3148  
    #2          2       2009  
    #3          3       457   
    #4          4       431   
    #5        5-10      672   
    #6        11-50     421   
    #7       51-100      13   
    #8       101-500     1    
  Average     3.46            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.155560s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (158.2%)

RUN-1004 : used memory is 726 MB, reserved memory is 716 MB, peak memory is 779 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33340, tnet num: 7185, tinst num: 3296, tnode num: 37779, tedge num: 55760.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 2 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 2. Number of clock nets = 5 (3 unconstrainted).
TMR-5009 WARNING: No clock constraint on 3 clock net(s): 
		LED_Interface/light_clk_syn_4
		PLL_inst/clk0_out
		SWCLK_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3296
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7187, pip num: 89905
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 214
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 2911 valid insts, and 240206 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101110000000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  9.134321s wall, 92.734375s user + 0.265625s system = 93.000000s CPU (1018.1%)

RUN-1004 : used memory is 769 MB, reserved memory is 766 MB, peak memory is 925 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240509_172229.log"
