set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {LZ77_Decoder.vo LZ77_Decoder_v.sdo}}
	{{"Fast Model"} {LZ77_Decoder_fast.vo LZ77_Decoder_v_fast.sdo}}
}
