{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762040334091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  1 18:38:53 2025 " "Processing started: Sat Nov  1 18:38:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762040334094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040334094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040334094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762040334752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762040334752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Total-structural " "Found design unit 1: ALU_Total-structural" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Total " "Found entity 1: ALU_Total" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_overflow-structural " "Found design unit 1: AddSub_overflow-structural" {  } { { "../../proj/src/ALU/AddSub_overflow.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346832 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_overflow " "Found entity 1: AddSub_overflow" {  } { { "../../proj/src/ALU/AddSub_overflow.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch-structural " "Found design unit 1: Branch-structural" {  } { { "../../proj/src/ALU/Branch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346834 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../../proj/src/ALU/Branch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/Branch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_adder_N_over-structural " "Found design unit 1: carry_adder_N_over-structural" {  } { { "../../proj/src/ALU/carry_adder_N_over.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346838 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_adder_N_over " "Found entity 1: carry_adder_N_over" {  } { { "../../proj/src/ALU/carry_adder_N_over.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/carry_adder_N_over.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16t1-Behavioral " "Found design unit 1: mux_16t1-Behavioral" {  } { { "../../proj/src/ALU/mux_16t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346842 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16t1 " "Found entity 1: mux_16t1" {  } { { "../../proj/src/ALU/mux_16t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/mux_16t1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_Nt32-GenerateBased " "Found design unit 1: extender_Nt32-GenerateBased" {  } { { "../../proj/src/Lab2_components/Extenders/extender_Nt32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346844 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_Nt32 " "Found entity 1: extender_Nt32" {  } { { "../../proj/src/Lab2_components/Extenders/extender_Nt32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Extenders/extender_Nt32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_N-structural " "Found design unit 1: add_sub_N-structural" {  } { { "../../proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346847 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_N " "Found entity 1: add_sub_N" {  } { { "../../proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/AddSub/Add_Subtract_N.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavior " "Found design unit 1: Adder-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Adder.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../../proj/src/Lab2_components/Lab1/Adder.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carry_adder_N-structural " "Found design unit 1: carry_adder_N-structural" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346854 ""} { "Info" "ISGN_ENTITY_NAME" "1 carry_adder_N " "Found entity 1: carry_adder_N" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavior " "Found design unit 1: full_adder-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346857 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavior " "Found design unit 1: Multiplier-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Multiplier.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346860 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../../proj/src/Lab2_components/Lab1/Multiplier.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Multiplier.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1-behavior " "Found design unit 1: mux2t1-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346864 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1 " "Found entity 1: mux2t1" {  } { { "../../proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_dataflow-behavior " "Found design unit 1: mux2t1_dataflow-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346867 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_dataflow " "Found entity 1: mux2t1_dataflow" {  } { { "../../proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1_dataflow.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_comp_N-structural " "Found design unit 1: ones_comp_N-structural" {  } { { "../../proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346870 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_comp_N " "Found entity 1: ones_comp_N" {  } { { "../../proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/N-bit_ones_comp_structural.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ones_comp_N-mixed " "Found design unit 1: tb_ones_comp_N-mixed" {  } { { "../../proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346873 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ones_comp_N " "Found entity 1: tb_ones_comp_N" {  } { { "../../proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/OnesComp/tb_N-bit_ones_comp_structural.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavior " "Found design unit 1: Reg-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/Reg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "../../proj/src/Lab2_components/Lab1/Reg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Reg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegLd-behavior " "Found design unit 1: RegLd-behavior" {  } { { "../../proj/src/Lab2_components/Lab1/RegLd.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346878 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegLd " "Found entity 1: RegLd" {  } { { "../../proj/src/Lab2_components/Lab1/RegLd.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/RegLd.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TPU_MV_Element-structure " "Found design unit 1: TPU_MV_Element-structure" {  } { { "../../proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346882 ""} { "Info" "ISGN_ENTITY_NAME" "1 TPU_MV_Element " "Found entity 1: TPU_MV_Element" {  } { { "../../proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/TPU_MV_Element.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../proj/src/Lab2_components/Lab1/andg2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346885 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../proj/src/Lab2_components/Lab1/andg2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../proj/src/Lab2_components/Lab1/invg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346888 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../proj/src/Lab2_components/Lab1/invg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../proj/src/Lab2_components/Lab1/mux2t1_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346891 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../proj/src/Lab2_components/Lab1/mux2t1_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../proj/src/Lab2_components/Lab1/org2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346894 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../proj/src/Lab2_components/Lab1/org2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_TPU_MV_Element-mixed " "Found design unit 1: tb_TPU_MV_Element-mixed" {  } { { "../../proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346897 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_TPU_MV_Element " "Found entity 1: tb_TPU_MV_Element" {  } { { "../../proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_TPU_MV_Element.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mux2t1_N-mixed " "Found design unit 1: tb_mux2t1_N-mixed" {  } { { "../../proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346900 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mux2t1_N " "Found entity 1: tb_mux2t1_N" {  } { { "../../proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/tb_mux2t1_N.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../proj/src/Lab2_components/Lab1/xorg2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346903 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../proj/src/Lab2_components/Lab1/xorg2.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32_regFile-structural " "Found design unit 1: RV32_regFile-structural" {  } { { "../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346908 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV32_regFile " "Found entity 1: RV32_regFile" {  } { { "../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5t32-dataflow " "Found design unit 1: decoder_5t32-dataflow" {  } { { "../../proj/src/Lab2_components/RegFile/decoder_5t32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346911 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5t32 " "Found entity 1: decoder_5t32" {  } { { "../../proj/src/Lab2_components/RegFile/decoder_5t32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/decoder_5t32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N-behavioral " "Found design unit 1: dffg_N-behavioral" {  } { { "../../proj/src/Lab2_components/RegFile/dffg_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346913 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N " "Found entity 1: dffg_N" {  } { { "../../proj/src/Lab2_components/RegFile/dffg_N.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/dffg_N.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32t1-dataflow " "Found design unit 1: mux_32t1-dataflow" {  } { { "../../proj/src/Lab2_components/RegFile/mux_32t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346917 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32t1 " "Found entity 1: mux_32t1" {  } { { "../../proj/src/Lab2_components/RegFile/mux_32t1.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/mux_32t1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../proj/src/Lab2_components/dffg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346920 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../proj/src/Lab2_components/dffg.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_types " "Found design unit 1: RISCV_types" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RISCV_types-body " "Found design unit 2: RISCV_types-body" {  } { { "../../proj/src/RISCV_types.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/RISCV_types.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV_Processor-structure " "Found design unit 1: RISCV_Processor-structure" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346926 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../proj/src/TopLevel/mem.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-structural " "Found design unit 1: barrel_shifter-structural" {  } { { "../../proj/src/barrel_shifter/barrel_shifter.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346933 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../../proj/src/barrel_shifter/barrel_shifter.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/barrel_shifter/barrel_shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-dataflow " "Found design unit 1: control-dataflow" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346936 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butter_extender_Nt32-GenerateBased " "Found design unit 1: butter_extender_Nt32-GenerateBased" {  } { { "../../proj/src/extender/butter_extender_Nt32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346939 ""} { "Info" "ISGN_ENTITY_NAME" "1 butter_extender_Nt32 " "Found entity 1: butter_extender_Nt32" {  } { { "../../proj/src/extender/butter_extender_Nt32.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/extender/butter_extender_Nt32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Left_Shifter-structural " "Found design unit 1: Left_Shifter-structural" {  } { { "../../proj/src/fetch/Left_Shifter.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346942 ""} { "Info" "ISGN_ENTITY_NAME" "1 Left_Shifter " "Found entity 1: Left_Shifter" {  } { { "../../proj/src/fetch/Left_Shifter.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/Left_Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-structural " "Found design unit 1: PC-structural" {  } { { "../../proj/src/fetch/PC.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346945 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../proj/src/fetch/PC.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg_N_reset-behavioral " "Found design unit 1: dffg_N_reset-behavioral" {  } { { "../../proj/src/fetch/dffg_N_reset.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346948 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg_N_reset " "Found entity 1: dffg_N_reset" {  } { { "../../proj/src/fetch/dffg_N_reset.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-structural " "Found design unit 1: fetch-structural" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346951 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346951 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd " "File \"/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd\" is a duplicate of already analyzed file \"/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1762040346955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/mux2t1_N.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_handler-behavioral " "Found design unit 1: load_handler-behavioral" {  } { { "../../proj/src/loadHandler/load_handler.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346958 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_handler " "Found entity 1: load_handler" {  } { { "../../proj/src/loadHandler/load_handler.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/loadHandler/load_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762040346958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040346958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Processor " "Elaborating entity \"RISCV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762040347188 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt RISCV_Processor.vhd(54) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(54): object \"s_Halt\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762040347190 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl RISCV_Processor.vhd(57) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(57): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762040347190 "|RISCV_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ResultSrc RISCV_Processor.vhd(82) " "Verilog HDL or VHDL warning at RISCV_Processor.vhd(82): object \"s_ResultSrc\" assigned a value but never read" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762040347190 "|RISCV_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "IMem" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:mind_control " "Elaborating entity \"control\" for hierarchy \"control:mind_control\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "mind_control" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347264 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_load\[0\] control.vhd(132) " "Inferred latch for \"o_load\[0\]\" at control.vhd(132)" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040347266 "|RISCV_Processor|control:mind_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_load\[1\] control.vhd(132) " "Inferred latch for \"o_load\[1\]\" at control.vhd(132)" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040347266 "|RISCV_Processor|control:mind_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_load\[2\] control.vhd(132) " "Inferred latch for \"o_load\[2\]\" at control.vhd(132)" {  } { { "../../proj/src/control/control.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/control/control.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040347266 "|RISCV_Processor|control:mind_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32_regFile RV32_regFile:Register_File " "Elaborating entity \"RV32_regFile\" for hierarchy \"RV32_regFile:Register_File\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "Register_File" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5t32 RV32_regFile:Register_File\|decoder_5t32:Rd_dec " "Elaborating entity \"decoder_5t32\" for hierarchy \"RV32_regFile:Register_File\|decoder_5t32:Rd_dec\"" {  } { { "../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd" "Rd_dec" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N RV32_regFile:Register_File\|dffg_N:\\gen_regs:1:normal_reg:dffg_32I " "Elaborating entity \"dffg_N\" for hierarchy \"RV32_regFile:Register_File\|dffg_N:\\gen_regs:1:normal_reg:dffg_32I\"" {  } { { "../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd" "\\gen_regs:1:normal_reg:dffg_32I" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32t1 RV32_regFile:Register_File\|mux_32t1:Mux_RS1 " "Elaborating entity \"mux_32t1\" for hierarchy \"RV32_regFile:Register_File\|mux_32t1:Mux_RS1\"" {  } { { "../../proj/src/Lab2_components/RegFile/RV32_regFile.vhd" "Mux_RS1" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/RegFile/RV32_regFile.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:Fetch_of_ultamite_power " "Elaborating entity \"fetch\" for hierarchy \"fetch:Fetch_of_ultamite_power\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "Fetch_of_ultamite_power" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "plus4_cOut_s fetch.vhd(30) " "Verilog HDL or VHDL warning at fetch.vhd(30): object \"plus4_cOut_s\" assigned a value but never read" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762040347393 "|RISCV_Processor|fetch:Fetch_of_ultamite_power"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PC_off_cOut_s fetch.vhd(31) " "Verilog HDL or VHDL warning at fetch.vhd(31): object \"PC_off_cOut_s\" assigned a value but never read" {  } { { "../../proj/src/fetch/fetch.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762040347393 "|RISCV_Processor|fetch:Fetch_of_ultamite_power"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC fetch:Fetch_of_ultamite_power\|PC:pc_reg " "Elaborating entity \"PC\" for hierarchy \"fetch:Fetch_of_ultamite_power\|PC:pc_reg\"" {  } { { "../../proj/src/fetch/fetch.vhd" "pc_reg" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg_N_reset fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg " "Elaborating entity \"dffg_N_reset\" for hierarchy \"fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\"" {  } { { "../../proj/src/fetch/PC.vhd" "pc_reg" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/PC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_adder_N fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power " "Elaborating entity \"carry_adder_N\" for hierarchy \"fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\"" {  } { { "../../proj/src/fetch/fetch.vhd" "plus4_of_ultamite_power" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI " "Elaborating entity \"full_adder\" for hierarchy \"fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\"" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" "\\G_NBit_Carry_Adder:0:full_adderI" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/carry_adder_N.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|xorg2:xor_gate1 " "Elaborating entity \"xorg2\" for hierarchy \"fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|xorg2:xor_gate1\"" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" "xor_gate1" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|andg2:and_gate1 " "Elaborating entity \"andg2\" for hierarchy \"fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|andg2:and_gate1\"" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" "and_gate1" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|org2:or_gate1 " "Elaborating entity \"org2\" for hierarchy \"fetch:Fetch_of_ultamite_power\|carry_adder_N:plus4_of_ultamite_power\|full_adder:\\G_NBit_Carry_Adder:0:full_adderI\|org2:or_gate1\"" {  } { { "../../proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" "or_gate1" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Adder/full_adder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left_Shifter fetch:Fetch_of_ultamite_power\|Left_Shifter:shift_off " "Elaborating entity \"Left_Shifter\" for hierarchy \"fetch:Fetch_of_ultamite_power\|Left_Shifter:shift_off\"" {  } { { "../../proj/src/fetch/fetch.vhd" "shift_off" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump " "Elaborating entity \"mux2t1_N\" for hierarchy \"fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump\"" {  } { { "../../proj/src/fetch/fetch.vhd" "mux_jump" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/fetch.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1 fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump\|mux2t1:\\G_NBit_MUX:0:MUXI " "Elaborating entity \"mux2t1\" for hierarchy \"fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump\|mux2t1:\\G_NBit_MUX:0:MUXI\"" {  } { { "../../proj/src/Lab2_components/Lab1/mux2t1_N.vhd" "\\G_NBit_MUX:0:MUXI" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_gate1 " "Elaborating entity \"invg\" for hierarchy \"fetch:Fetch_of_ultamite_power\|mux2t1_N:mux_jump\|mux2t1:\\G_NBit_MUX:0:MUXI\|invg:not_gate1\"" {  } { { "../../proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" "not_gate1" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/Lab2_components/Lab1/Mux/mux2t1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butter_extender_Nt32 butter_extender_Nt32:Sign_Extend " "Elaborating entity \"butter_extender_Nt32\" for hierarchy \"butter_extender_Nt32:Sign_Extend\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "Sign_Extend" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Total ALU_Total:ALU " "Elaborating entity \"ALU_Total\" for hierarchy \"ALU_Total:ALU\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "ALU" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_overflow ALU_Total:ALU\|AddSub_overflow:adder " "Elaborating entity \"AddSub_overflow\" for hierarchy \"ALU_Total:ALU\|AddSub_overflow:adder\"" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "adder" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_comp_N ALU_Total:ALU\|AddSub_overflow:adder\|ones_comp_N:INV_B " "Elaborating entity \"ones_comp_N\" for hierarchy \"ALU_Total:ALU\|AddSub_overflow:adder\|ones_comp_N:INV_B\"" {  } { { "../../proj/src/ALU/AddSub_overflow.vhd" "INV_B" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_adder_N_over ALU_Total:ALU\|AddSub_overflow:adder\|carry_adder_N_over:ADDER " "Elaborating entity \"carry_adder_N_over\" for hierarchy \"ALU_Total:ALU\|AddSub_overflow:adder\|carry_adder_N_over:ADDER\"" {  } { { "../../proj/src/ALU/AddSub_overflow.vhd" "ADDER" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/AddSub_overflow.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040347930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter ALU_Total:ALU\|barrel_shifter:shifty_time " "Elaborating entity \"barrel_shifter\" for hierarchy \"ALU_Total:ALU\|barrel_shifter:shifty_time\"" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "shifty_time" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040348017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch ALU_Total:ALU\|Branch:branch_time " "Elaborating entity \"Branch\" for hierarchy \"ALU_Total:ALU\|Branch:branch_time\"" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "branch_time" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040348239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16t1 ALU_Total:ALU\|mux_16t1:big_mux " "Elaborating entity \"mux_16t1\" for hierarchy \"ALU_Total:ALU\|mux_16t1:big_mux\"" {  } { { "../../proj/src/ALU/ALU_Total.vhd" "big_mux" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/ALU/ALU_Total.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040348251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_handler load_handler:DMEM_fixer " "Elaborating entity \"load_handler\" for hierarchy \"load_handler:DMEM_fixer\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "DMEM_fixer" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040348269 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1762040349579 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../../proj/src/TopLevel/mem.vhd" "ram" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1762040349579 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1762040349579 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1762040350576 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../proj/src/fetch/dffg_N_reset.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/fetch/dffg_N_reset.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762040449385 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1762040449386 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762040536343 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762040605977 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762040605977 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../proj/src/TopLevel/RISCV_Processor.vhd" "" { Text "/home/shanen/CPRE 3810 Project 1/Proj_part_1/proj/src/TopLevel/RISCV_Processor.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762040611401 "|RISCV_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762040611401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114740 " "Implemented 114740 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762040611405 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762040611405 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114641 " "Implemented 114641 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762040611405 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762040611405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1150 " "Peak virtual memory: 1150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762040611518 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  1 18:43:31 2025 " "Processing ended: Sat Nov  1 18:43:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762040611518 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:38 " "Elapsed time: 00:04:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762040611518 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:34 " "Total CPU time (on all processors): 00:04:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762040611518 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762040611518 ""}
