verilator --lint-only --Wall --Wno-DECLFILENAME --Wno-EOFNEWLINE --top-module heichips25_template /home/philippos/Documents/Git/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_17-49-01/01-verilator-lint/_deps.vlt /home/philippos/Documents/Git/heiChips2025_project/sap_2_v2/heichips25-template/librelane/runs/RUN_2025-08-07_17-49-01/tmp/1643c0b82ef641f49db06c3ed4ed431d.bb.v /home/philippos/Documents/Git/heiChips2025_project/sap_2_v2/heichips25-template/src/heichips25_template.sv --Wno-fatal --relative-includes --Werror-LATCH +define+PDK_ihp-sg13g2 +define+SCL_sg13g2_stdcell +define+__librelane__ +define+__pnr__ +define+USE_POWER_PINS
