

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Mon May 20 14:16:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        7|        7|         5|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|     330|    180|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     799|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    6|    1129|    467|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_32ns_48_2_1_U6  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_48_2_1_U8  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mux_42_32_1_1_U1        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U2        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U3        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U7        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   6|  330| 180|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_1_fu_308_p2  |         +|   0|  0|  55|          48|          48|
    |add_ln1347_2_fu_330_p2  |         +|   0|  0|  55|          48|          48|
    |add_ln1347_fu_285_p2    |         +|   0|  0|  55|          48|          48|
    |add_ln20_fu_166_p2      |         +|   0|  0|  11|           3|           1|
    |icmp_ln20_fu_160_p2     |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 187|         151|         151|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    3|          6|
    |i_fu_64                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_64                           |   3|   0|    3|          0|
    |icmp_ln20_reg_432                 |   1|   0|    1|          0|
    |mul_ln1273_1_reg_476              |  48|   0|   48|          0|
    |mul_ln1273_2_reg_486              |  48|   0|   48|          0|
    |mul_ln1273_3_reg_496              |  48|   0|   48|          0|
    |sext_ln1273_1_cast_reg_422        |  48|   0|   48|          0|
    |sext_ln1273_2_cast_reg_417        |  48|   0|   48|          0|
    |sext_ln1273_cast_reg_427          |  48|   0|   48|          0|
    |sext_ln20_cast_reg_412            |  48|   0|   48|          0|
    |tmp_10_reg_481                    |  32|   0|   32|          0|
    |tmp_11_reg_501                    |  32|   0|   32|          0|
    |tmp_1_reg_446                     |  32|   0|   32|          0|
    |tmp_2_reg_451                     |  32|   0|   32|          0|
    |tmp_3_reg_471                     |  32|   0|   32|          0|
    |tmp_reg_441                       |  32|   0|   32|          0|
    |trunc_ln21_reg_436                |   2|   0|    2|          0|
    |x_prior_V_1_1_fu_72               |  32|   0|   32|          0|
    |x_prior_V_1_2_fu_76               |  32|   0|   32|          0|
    |x_prior_V_1_3_fu_80               |  32|   0|   32|          0|
    |x_prior_V_1_fu_68                 |  32|   0|   32|          0|
    |icmp_ln20_reg_432                 |  64|  32|    1|          0|
    |trunc_ln21_reg_436                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 799|  64|  674|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_363_p_din0            |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_363_p_din1            |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_363_p_dout0           |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_363_p_ce              |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_377_p_din0            |  out|   32|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_377_p_din1            |  out|   33|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_377_p_dout0           |   in|   48|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|grp_fu_377_p_ce              |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_20_1|  return value|
|sext_ln1273                  |   in|   32|     ap_none|                                 sext_ln1273|        scalar|
|sext_ln1273_1                |   in|   32|     ap_none|                               sext_ln1273_1|        scalar|
|sext_ln1273_2                |   in|   32|     ap_none|                               sext_ln1273_2|        scalar|
|sext_ln20                    |   in|   32|     ap_none|                                   sext_ln20|        scalar|
|x_prior_V_3_0255_out         |  out|   32|      ap_vld|                        x_prior_V_3_0255_out|       pointer|
|x_prior_V_3_0255_out_ap_vld  |  out|    1|      ap_vld|                        x_prior_V_3_0255_out|       pointer|
|x_prior_V_2_0254_out         |  out|   32|      ap_vld|                        x_prior_V_2_0254_out|       pointer|
|x_prior_V_2_0254_out_ap_vld  |  out|    1|      ap_vld|                        x_prior_V_2_0254_out|       pointer|
|x_prior_V_1_0253_out         |  out|   32|      ap_vld|                        x_prior_V_1_0253_out|       pointer|
|x_prior_V_1_0253_out_ap_vld  |  out|    1|      ap_vld|                        x_prior_V_1_0253_out|       pointer|
|x_prior_V_0_0252_out         |  out|   32|      ap_vld|                        x_prior_V_0_0252_out|       pointer|
|x_prior_V_0_0252_out_ap_vld  |  out|    1|      ap_vld|                        x_prior_V_0_0252_out|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------------+--------------+

