

================================================================
== Vitis HLS Report for 'compute_near_Pipeline_VITIS_LOOP_53_5'
================================================================
* Date:           Thu May 15 15:29:22 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        compute_near
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.976 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1045|     1045|  5.225 us|  5.225 us|  1045|  1045|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_5  |     1043|     1043|        22|          2|          1|   512|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 2, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 25 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %distStream, void @empty_7, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %searchStream, void @empty_7, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %queryStream, void @empty_7, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_55_6"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 31 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.60ns)   --->   "%icmp_ln53 = icmp_eq  i10 %i_2, i10 512" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 33 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.72ns)   --->   "%i_3 = add i10 %i_2, i10 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 35 'add' 'i_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %VITIS_LOOP_55_6.split, void %for.inc43.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 36 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln53 = store i10 %i_3, i10 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 37 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 38 [1/1] (1.19ns)   --->   "%searchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %searchStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 38 'read' 'searchStream_read' <Predicate = (!icmp_ln53)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_2 : Operation 39 [1/1] (1.19ns)   --->   "%queryStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %queryStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 39 'read' 'queryStream_read' <Predicate = (!icmp_ln53)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %searchStream_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 40 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %queryStream_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 41 'bitcast' 'bitcast_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [5/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln56, i32 %bitcast_ln56_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 42 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.19ns)   --->   "%searchStream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %searchStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 43 'read' 'searchStream_read_1' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 44 [1/1] (1.19ns)   --->   "%queryStream_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %queryStream" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 44 'read' 'queryStream_read_1' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 45 [4/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln56, i32 %bitcast_ln56_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 45 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln56_2 = bitcast i32 %searchStream_read_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 46 'bitcast' 'bitcast_ln56_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln56_3 = bitcast i32 %queryStream_read_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 47 'bitcast' 'bitcast_ln56_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [5/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln56_2, i32 %bitcast_ln56_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 48 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.97>
ST_5 : Operation 49 [3/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln56, i32 %bitcast_ln56_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 49 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [4/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln56_2, i32 %bitcast_ln56_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 50 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 51 [2/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln56, i32 %bitcast_ln56_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 51 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [3/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln56_2, i32 %bitcast_ln56_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 52 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.97>
ST_7 : Operation 53 [1/5] (2.97ns)   --->   "%feature_delta = fsub i32 %bitcast_ln56, i32 %bitcast_ln56_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 53 'fsub' 'feature_delta' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [2/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln56_2, i32 %bitcast_ln56_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 54 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 55 [4/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 55 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/5] (2.97ns)   --->   "%feature_delta_1 = fsub i32 %bitcast_ln56_2, i32 %bitcast_ln56_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56]   --->   Operation 56 'fsub' 'feature_delta_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 57 [3/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 57 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 58 [4/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 58 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 59 [2/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 59 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [3/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 60 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 61 [1/4] (2.32ns)   --->   "%mul = fmul i32 %feature_delta, i32 %feature_delta" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 61 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [2/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 62 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.97>
ST_12 : Operation 63 [5/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 63 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 64 [1/4] (2.32ns)   --->   "%mul_1 = fmul i32 %feature_delta_1, i32 %feature_delta_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 64 'fmul' 'mul_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 65 [4/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 65 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 66 [3/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 66 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 67 [2/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 67 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 68 [1/5] (2.97ns)   --->   "%sum_1 = fadd i32 %mul, i32 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 68 'fadd' 'sum_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.97>
ST_17 : Operation 69 [5/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 69 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 70 [4/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 70 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 71 [3/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 71 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 72 [2/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 72 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 73 [1/5] (2.97ns)   --->   "%sum_1_1 = fadd i32 %sum_1, i32 %mul_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57]   --->   Operation 73 'fadd' 'sum_1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.19>
ST_22 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:42]   --->   Operation 74 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %sum_1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59]   --->   Operation 75 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 76 [1/1] (1.19ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %distStream, i32 %bitcast_ln59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59]   --->   Operation 76 'write' 'write_ln59' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_22 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln53 = br void %VITIS_LOOP_55_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53]   --->   Operation 77 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.11ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) on local variable 'i' [11]  (0 ns)
	'add' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) [15]  (0.725 ns)
	'store' operation ('store_ln53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53) of variable 'i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:53 on local variable 'i' [35]  (0.387 ns)

 <State 2>: 1.19ns
The critical path consists of the following:
	fifo read operation ('searchStream_read', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) on port 'searchStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [19]  (1.19 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [23]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [23]  (2.98 ns)

 <State 5>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [23]  (2.98 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [23]  (2.98 ns)

 <State 7>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [23]  (2.98 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fsub' operation ('feature_delta_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:56) [30]  (2.98 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [24]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [24]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [24]  (2.32 ns)

 <State 12>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [25]  (2.98 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [25]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [25]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [25]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [25]  (2.98 ns)

 <State 17>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [32]  (2.98 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [32]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [32]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [32]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:57) [32]  (2.98 ns)

 <State 22>: 1.19ns
The critical path consists of the following:
	fifo write operation ('write_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59) on port 'distStream' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/compute_near/compute_near_fast.cpp:59) [34]  (1.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
