Fitter Status : Successful - Thu Mar 03 17:35:23 2011
Quartus II 64-Bit Version : 9.1 Build 350 03/24/2010 SP 2 SJ Full Version
Revision Name : DE3_dsp_design_top
Top-level Entity Name : DE3_dsp_design_top
Family : Stratix IV
Device : EP4SGX230KF40C2
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 677 / 182,400 ( < 1 % )
    Memory ALUTs : 0 / 91,200 ( 0 % )
    Dedicated logic registers : 1,613 / 182,400 ( < 1 % )
Total registers : 1627
Total pins : 40 / 888 ( 5 % )
Total virtual pins : 0
Total block memory bits : 139,264 / 14,625,792 ( < 1 % )
DSP block 18-bit elements : 0 / 1,288 ( 0 % )
Total GXB Receiver Channel PCS : 0 / 24 ( 0 % )
Total GXB Receiver Channel PMA : 0 / 36 ( 0 % )
Total GXB Transmitter Channel PCS : 0 / 24 ( 0 % )
Total GXB Transmitter Channel PMA : 0 / 36 ( 0 % )
Total PLLs : 1 / 8 ( 13 % )
Total DLLs : 0 / 4 ( 0 % )
