Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR72075 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Sep 12 12:03:32 2020
| Host         : alvin running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file sys_bd_wrapper_control_sets_placed.rpt
| Design       : sys_bd_wrapper
| Device       : xczu9eg
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   590 |
| Unused register locations in slices containing registers |   728 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           44 |
|      2 |           90 |
|      3 |           64 |
|      4 |           40 |
|      5 |           20 |
|      6 |           31 |
|      7 |           13 |
|      8 |           40 |
|      9 |           11 |
|     10 |           12 |
|     11 |            2 |
|     12 |           22 |
|     13 |            1 |
|     14 |            2 |
|     15 |            8 |
|    16+ |          190 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1039 |          315 |
| No           | No                    | Yes                    |              72 |           16 |
| No           | Yes                   | No                     |             919 |          409 |
| Yes          | No                    | No                     |            3310 |          459 |
| Yes          | No                    | Yes                    |              81 |           26 |
| Yes          | Yes                   | No                     |            4883 |          964 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                        Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                  |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                     |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                  |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                  |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                    | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              1 |
| ~sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                     | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                            |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                  |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                      |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[2]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/FSM_sequential_sig_ftch_sm_state_reg[1]_0                                                                                                                                                        |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                              | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                  |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                  | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                     | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                        |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
| ~sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                     | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                  |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                     |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                  |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                  |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                               |                1 |              1 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_1[0]                                                                                                        |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                           | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                          | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                       |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_1[0]                                                                                                                                                                           | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                  | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                 |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                              |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                      | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1__0_n_0                                                                                              |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                            |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/wb_exception_i_reg                                                                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                           | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                         | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                             | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
| ~sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6][0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                          | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                         | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                             | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_fetch_update_full_reg_0[0]                                                                                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sts_queue_wren                                                                                                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_fetch_update_reg                                                                                                                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_fetch_update_full0                                                                                                                                                                           |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                 | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                        | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                                        | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/gen_arbiter.m_valid_i_reg[0]                                                                                                                                                        |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                    |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                               | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                                        | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[resp][1]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                               |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                               | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                             |                2 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                             |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                                        | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                                                   | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                   |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                                                |                1 |              2 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_cntl2s2mm_sts_tready                                                                                                                                                                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_1[0]                                                                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                   | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                           | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg_1[0]                                                                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                               | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                |                                                                                                                                                                                                                                                               |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                     |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                   | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                    | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                   |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/p_1_out                                                                                                                                                                                        |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                                                                    | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                                                                   |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                               |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                          | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                                                                                                               |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                    | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/p_0_out                                                                                                                                                                                        |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                      |                3 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                          | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                2 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/p_2_in                                                                                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg_1[0]                                                                                                                                     |                1 |              3 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                       |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                       |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                               | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sts_queue_wren                                                                                                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                   |                1 |              4 |
| ~sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           |                                                                                                                                                                                                                                                                                     | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                          |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                                                               |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                                           |                4 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                 |                3 |              4 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                               | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                          |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                    | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                  |                                                                                                                                                                                                                                                               |                3 |              4 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/p_4_out                                                                                                                                                                                                                                               | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/SEL                                                                                                                                                                                                                          |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                     |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                                                          | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                    |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                              |                3 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_limit_cntr[3]_i_1_n_0                                                                                                                                                                                         | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                                    |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              4 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                2 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                            | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              4 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                      | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                1 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ld_dm_status_reg                                                                                                                                                                                                   | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_dm_status_reg1                                                                                                                                                                               |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_ftch_updt_cntr[4]_i_1_n_0                                                                                                                                                                                          | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                                    |                1 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                    | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                        |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                      | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                3 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1092]_0[0]                                                                                                                                                                                             | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                1 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1091]_1[0]                                                                                                                                                                                             | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                1 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                2 |              5 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | sys_bd_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                         |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                            |                2 |              6 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              6 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                                               |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | sys_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                         |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                               |                3 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                4 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                      |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[2]                  | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0                                                                    |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                       | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                       | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                               |                4 |              6 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                3 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                3 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                3 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_sts_sm_pop_s2mm_sts_reg_0[0]                                                                                                                                                                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                                                             |                2 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                1 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/E[0]                                                                                                                                                                                                                   | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_CNTLR/sig_mm2s_status_reg0                                                                                                                                                                             |                3 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                               |                1 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                          |                1 |              7 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                               | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/rst_ps8_0_99M/U0/bus_struct_reset[0]                                                                                                                                                                                                                 |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[0]                                                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg_2[0]                                                                                                                                         |                5 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                               | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                           | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                         |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                            |                                                                                                                                                                                                                                                               |                7 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_0[0]                                                                                                                               | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                                                           | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_0                                                                                                                     |                2 |              8 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                            |                                                                                                                                                                                                                                                               |                7 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              8 |
|  sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[3]_i_1_n_0                                                                                                                  |                2 |              8 |
| ~sys_bd_i/mdm_1/U0/Ext_JTAG_UPDATE                           | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                               | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                2 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                3 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                               | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                1 |              8 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                               |                4 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                                              | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                               |                1 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                     | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                3 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                5 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                    |                6 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[3]_i_1_n_0                                                                                                               |                3 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0                                                                                            |                3 |              9 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                               | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                        |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/p_4_out                                                                                                                                                                |                2 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                2 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                               |                5 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |             10 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                               |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                3 |             10 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             11 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_sm_state0                                                                                                                                                                                  |                3 |             11 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                2 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                 |                2 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                               |                3 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                               |                1 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                               |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                                              | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                3 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                              | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                5 |             13 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                               |                2 |             14 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                         |                2 |             14 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                               |                2 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                      | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                4 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[0]                                                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                        |                9 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                               |                3 |             15 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                        | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_2[0]                                                                                                                            | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               10 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |                1 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/Using_FPGA.Native_2[0]                                                                                                                            | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               12 |             16 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                        |                8 |             17 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                               |               10 |             18 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                               |                8 |             18 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                                            | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                2 |             18 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                             | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_vector_i_reg[1058][0]                                                                                                                        |                4 |             18 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |               13 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                               |                7 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                               |                5 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                               |                7 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                               |                5 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                               |                3 |             19 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                9 |             20 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                               |                2 |             20 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_i_1__0_n_0                                                                         | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                4 |             20 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                               |                2 |             20 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                9 |             20 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                     | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]_0                                                                                                                                                                                             |                3 |             23 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sgcntlr_reset                                                                                                                                                                    |                9 |             23 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                6 |             23 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                7 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                               |                9 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                          |                5 |             24 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                    | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                5 |             25 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                4 |             25 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                                                                                                           |                                                                                                                                                                                                                                                               |               10 |             25 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                8 |             25 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/E[0]                                                                                                                                                                       | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                9 |             26 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[4]_0[0]                                                                                                                                                             | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/SR[0]                                                                                                                                                                                          |               14 |             26 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/sig_axi2ip_wrce[2]                                                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                        |               12 |             26 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                7 |             26 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/ch1_use_crntdesc                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |                7 |             26 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_REGISTER_BLOCK/curdesc_lsb_i                                                                                                                                                                                | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/SR[0]                                                                                                                                                                                          |               12 |             27 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                               |                8 |             28 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                               |                3 |             28 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_sg_reset_n                                                                                                                                                                       |               11 |             29 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                               |                3 |             29 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                               |                9 |             29 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                               |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |                6 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                8 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                       |               26 |             32 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                |                                                                                                                                                                                                                                                               |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | sys_bd_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                        |                6 |             32 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                |                                                                                                                                                                                                                                                               |               12 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                9 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                           |               13 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               10 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                               |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               12 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                                                                                           | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               12 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                7 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                       |               20 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                6 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                    |               13 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                               |               10 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                        |               13 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                       |               23 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                       |               22 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                             | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                   |               13 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                    | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |               10 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                        |               18 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                    |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                5 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                               |                9 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/wb_exception_kind_i_reg[28][0]                                                                                                                                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                7 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rvalid[0]                                                                                                                                                                | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |                9 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                             | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                        |               16 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                           | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               11 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_HYBRID_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                               | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                        |               17 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                               |                6 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                           |               13 |             32 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                               |                6 |             33 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                               |                5 |             33 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                               |               16 |             34 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                               |               10 |             34 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                                               |               17 |             34 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                               |               10 |             34 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |               12 |             35 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |               12 |             35 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                6 |             35 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                6 |             35 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                               |               15 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                               |                9 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                9 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                               |               10 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                               |               16 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3                                                                                                                                                                    |                                                                                                                                                                                                                                                               |                7 |             36 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                7 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |               10 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                7 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                8 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                6 |             37 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |                7 |             38 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                6 |             38 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                               |                3 |             39 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                               |                3 |             39 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                6 |             40 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             40 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                7 |             40 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                               |                7 |             40 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                               |                6 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                9 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                               |                9 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                               |               10 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                               |                9 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                               |                8 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                               |                8 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             41 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[25]_i_1_n_0                                                                                                                             | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                9 |             42 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_mmap_reset_reg_reg_0                                                                                                           |                7 |             42 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                            | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__2_n_0                                                                                                                     |                4 |             42 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__1_n_0                                                                                                                     |                5 |             42 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                7 |             44 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                               |                3 |             48 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                               |                3 |             48 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |               12 |             54 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                9 |             54 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                               |                8 |             54 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |             54 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                7 |             54 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               19 |             58 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               19 |             58 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |               16 |             64 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |               15 |             64 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                8 |             69 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/axi_cdma_0/U0/GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                       |               26 |             70 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             75 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                                                                                                 |                                                                                                                                                                                                                                                               |                6 |             75 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                8 |             76 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                               |               39 |             79 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                5 |             80 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                5 |             80 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                7 |             88 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                9 |             88 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               32 |             90 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                                                                   | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               35 |             92 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK | sys_bd_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                               |               18 |             94 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             96 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             96 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             96 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                               |                6 |             96 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |            128 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[34]                                                                                                                                                             |                                                                                                                                                                                                                                                               |                8 |            128 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            |                                                                                                                                                                                                                                                               |               17 |            129 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_mem_intercon_1/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                 |                                                                                                                                                                                                                                                               |               17 |            129 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |               17 |            131 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |               17 |            131 |
|  sys_bd_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                               |               44 |            134 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               11 |            141 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               13 |            143 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            143 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               55 |            144 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               60 |            144 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                               |               22 |            145 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                               |               22 |            145 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            151 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |            155 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |            159 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               10 |            160 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               11 |            176 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               11 |            176 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               11 |            176 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               11 |            176 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                               |               12 |            192 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  | sys_bd_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               67 |            218 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                                                                                  | sys_bd_i/microblaze_1/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                         |               70 |            218 |
|  sys_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0                     |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                               |              274 |            933 |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


