{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742981180004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742981180005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 26 17:26:19 2025 " "Processing started: Wed Mar 26 17:26:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742981180005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742981180005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742981180005 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742981180561 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "issp 16 " "Ignored 16 assignments for entity \"issp\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1742981180694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742981180759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742981180759 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981180811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981180811 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742981181167 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742981181167 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742981181167 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1742981181167 ""}
{ "Info" "ISTA_SDC_FOUND" "top.out.sdc " "Reading SDC File: 'top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742981181185 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742981181194 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.out.sdc 75 clock clock " "Ignored filter at top.out.sdc(75): clock could not be matched with a clock" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181196 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 75 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{csn\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181199 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 76 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[0\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181199 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 77 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[1\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181199 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 78 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[2\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181199 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181199 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 79 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[3\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181200 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 80 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[4\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181200 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 81 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[5\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181200 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 82 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[6\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181200 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay top.out.sdc 83 Argument -clock is an empty collection " "Ignored set_output_delay at top.out.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\] " "set_output_delay -add_delay -rise -max -clock \[get_clocks \{clock\}\]  1.000 \[get_ports \{dq\[7\]\}\]" {  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1742981181200 ""}  } { { "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" "" { Text "C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/sim_test/qii/top.out.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1742981181200 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981181253 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742981181253 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742981181276 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Timing Analyzer" 0 0 1742981181305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.022 " "Worst-case setup slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 pll_clk90  " "    0.022               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.574               0.000 pll_clk  " "    0.574               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.174               0.000 rwds  " "    3.174               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.494               0.000 altera_reserved_tck  " "   43.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981181359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 pll_clk  " "    0.290               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 altera_reserved_tck  " "    0.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 rwds  " "    4.226               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.053               0.000 pll_clk90  " "    7.053               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981181369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.361 " "Worst-case recovery slack is 95.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.361               0.000 altera_reserved_tck  " "   95.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981181377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.238 " "Worst-case removal slack is 1.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.238               0.000 altera_reserved_tck  " "    1.238               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981181385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.527 " "Worst-case minimum pulse width slack is 3.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.527               0.000 rwds  " "    3.527               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.671               0.000 pll_clk  " "    3.671               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 pll_clk90  " "    3.813               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 refclk  " "    9.784               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981181400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981181400 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.257 ns " "Worst Case Available Settling Time: 34.257 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981181517 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742981181517 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742981181528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742981181555 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742981182044 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182261 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742981182261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.283 " "Worst-case setup slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 pll_clk90  " "    0.283               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 pll_clk  " "    1.224               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.404               0.000 rwds  " "    3.404               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.192               0.000 altera_reserved_tck  " "   44.192               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 pll_clk  " "    0.286               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 altera_reserved_tck  " "    0.344               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.039               0.000 rwds  " "    4.039               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.958               0.000 pll_clk90  " "    6.958               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.964 " "Worst-case recovery slack is 95.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.964               0.000 altera_reserved_tck  " "   95.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.095 " "Worst-case removal slack is 1.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.095               0.000 altera_reserved_tck  " "    1.095               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.394 " "Worst-case minimum pulse width slack is 3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.394               0.000 rwds  " "    3.394               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.647               0.000 pll_clk  " "    3.647               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.810               0.000 pll_clk90  " "    3.810               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785               0.000 refclk  " "    9.785               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.410               0.000 altera_reserved_tck  " "   49.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.979 ns " "Worst Case Available Settling Time: 34.979 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182489 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742981182489 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Timing Analyzer" 0 0 1742981182500 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) rwds (Rise) setup and hold " "From rwds (Fall) to rwds (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Rise) pll_clk (Rise) setup and hold " "From rwds (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rwds (Fall) pll_clk (Rise) setup and hold " "From rwds (Fall) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk (Rise) setup and hold " "From pll_clk (Rise) to pll_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "pll_clk (Rise) pll_clk90 (Rise) setup and hold " "From pll_clk (Rise) to pll_clk90 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742981182678 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742981182678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.064 " "Worst-case setup slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 pll_clk90  " "    1.064               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.021               0.000 pll_clk  " "    2.021               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.497               0.000 rwds  " "    3.497               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.960               0.000 altera_reserved_tck  " "   46.960               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.099 " "Worst-case hold slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 pll_clk  " "    0.099               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 altera_reserved_tck  " "    0.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.249               0.000 rwds  " "    4.249               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.472               0.000 pll_clk90  " "    6.472               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.784 " "Worst-case recovery slack is 97.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.784               0.000 altera_reserved_tck  " "   97.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 altera_reserved_tck  " "    0.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.679 " "Worst-case minimum pulse width slack is 3.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.679               0.000 rwds  " "    3.679               0.000 rwds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.716               0.000 pll_clk  " "    3.716               0.000 pll_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.813               0.000 pll_clk90  " "    3.813               0.000 pll_clk90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.424               0.000 refclk  " "    9.424               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742981182769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742981182769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 39 synchronizer chains. " "Report Metastability: Found 39 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 39 " "Number of Synchronizer Chains Found: 39" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.360 ns " "Worst Case Available Settling Time: 37.360 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742981182906 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742981182906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742981183277 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742981183277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742981183427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 26 17:26:23 2025 " "Processing ended: Wed Mar 26 17:26:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742981183427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742981183427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742981183427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742981183427 ""}
