// Seed: 2804255128
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd94,
    parameter id_8 = 32'd17
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7[id_8 :-1],
    _id_8
);
  output wire _id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  wire [id_5 : -1] id_9, id_10, id_11, id_12;
  assign id_2[id_5 : 1'd0] = id_10;
  module_0 modCall_1 ();
  assign id_6 = id_12;
endmodule
