Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
David H. Bartley, Optimizing stack frame accesses for processors with restricted addressing modes, Softwareâ€”Practice & Experience, v.22 n.2, p.101-110, Feb. 1992[doi>10.1002/spe.4380220202]
A. Basu , R. Leupers , P. Marwedel, Array Index Allocation under Register Constraints in DSP Programs, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.330, January 10-13, 1999
Ron Cytron , Jeanne Ferrante , Barry K. Rosen , Mark N. Wegman , F. Kenneth Zadeck, Efficiently computing static single assignment form and the control dependence graph, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.4, p.451-490, Oct. 1991[doi>10.1145/115372.115320]
Catherine Gebotys, DSP address optimization using a minimum cost circulation technique, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.100-103, November 09-13, 1997, San Jose, California, USA
Rainer Leupers , Peter Marwedel, Algorithms for address assignment in DSP code generation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.109-112, November 10-14, 1996, San Jose, California, USA
Stan Liao , Srinivas Devadas , Kurt Keutzer , Steven Tjiang , Albert Wang, Storage assignment to decrease code size, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.3, p.235-253, May 1996[doi>10.1145/229542.229543]
Carl McConnell , Ralph E. Johnson, Using static single assignment form in a code optimizer, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.2, p.152-160, June 1992[doi>10.1145/151333.151368]
Miguel A. Miranda , Francky V. M. Catthoor , Martin Janssen , Hugo J. De Man, High-level address optimization and synthesis techniques for data-transfer-intensive applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.677-686, Dec. 1998[doi>10.1109/92.736141]
Ottoni, G., Rigo, S., Araujo, G., Rajagopalan, S., and Malik, S. 2001. Optimal live range merge for address register allocation in embedded programs. In Proceedings of the 10th International Conference on Compiler Construction. Springer, Genoa, Italy, 274--288.
Ashok Sudarsanam , Stan Liao , Srinivas Devadas, Analysis and evaluation of address arithmetic capabilities in custom DSP architectures, Proceedings of the 34th annual Design Automation Conference, p.287-292, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266103]
Texas Instruments. 1999. TMS320C4x User's Guide. Texas Instruments.
Michael Joseph Wolfe , Carter Shanklin , Leda Ortega, High Performance Compilers for Parallel Computing, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Zivojnovici, V., Velarde, J. M., and Schlager, C. 1994. Dspstone : A DSP-oriented benchmarking methodology. In Proceedings of the International Conference on Signal Processing and Technology.
