d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1   -part GW2AR_18  -package eLQFP144  -grade -8    -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synlog\report\divider_premap.xml -merge_inferred_clocks 0  -implementation  rev_1  -ovm  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.vm  -conchk_prepass  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider_cck.rpt   -autoconstraint  -freq 150.000   C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_prem.srd  -qsap  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.sap  -devicelib  d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v  -ologparam  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\syntmp\divider.plg  -osyn  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_prem.srd  -prjdir  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\  -prjname  Divider  -log  C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synlog\divider_premap.srr  -sn  2019.03  -jobname  "premap" 
relcom:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rev_1 -part GW2AR_18 -package eLQFP144 -grade -8 -maxfan 10000 -RWCheckOnRam 1 -block -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -csa_carry_chain_maxlen 0 -infer_seqShift -enable_gcc_in_premap -preserve_slash_names -summaryfile ..\synlog\report\divider_premap.xml -merge_inferred_clocks 0 -implementation rev_1 -ovm ..\divider.vm -conchk_prepass ..\divider_cck.rpt -autoconstraint -freq 150.000 ..\synwork\divider_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\divider_prem.srd -qsap ..\divider.sap -devicelib d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v -ologparam divider.plg -osyn ..\synwork\divider_prem.srd -prjdir ..\..\ -prjname Divider -log ..\synlog\divider_premap.srr -sn 2019.03 -jobname "premap"
rc:1 success:1 runtime:5
file:..\divider.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\divider_cck.rpt|io:o|time:1574345470|size:3078|exec:0|csum:
file:..\synwork\divider_mult.srs|io:i|time:1574345465|size:2117|exec:0|csum:520602A2A384A030D2392B91DE31C3D2
file:..\synwork\divider_prem.srd|io:o|time:1574345469|size:85225|exec:0|csum:
file:..\divider.sap|io:o|time:1574345470|size:171|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\lib\generic\gw2a.v|io:i|time:1564767964|size:120730|exec:0|csum:E2B897C94FCEA96C10FD3386E2E04249
file:divider.plg|io:o|time:1574345466|size:0|exec:0|csum:
file:..\synwork\divider_prem.srd|io:o|time:1574345469|size:85225|exec:0|csum:
file:..\synlog\divider_premap.srr|io:o|time:1574345470|size:6225|exec:0|csum:
file:d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\m_generic.exe|io:i|time:1566997978|size:39921152|exec:1|csum:0AEF8A2DA98D066C6220B9163A1DDE13
