================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Feb 23 15:03:17 EST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir1
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynquplusRFSOC
    * Target device:   xczu48dr-ffvg1517-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              4949
FF:               4785
DSP:              0
BRAM:             21
URAM:             0
SRL:              1087


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 3.037       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                  | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                  | 4949 | 4785 |     | 21   |      |     |        |      |         |          |        |
|   (inst)                                              | 1    | 9    |     |      |      |     |        |      |         |          |        |
|   N_c1_channel_U                                      | 28   | 70   |     |      |      |     |        |      |         |          |        |
|   N_c_channel_U                                       | 39   | 70   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                     | 200  | 215  |     |      |      |     |        |      |         |          |        |
|   fir_U0                                              | 1237 | 536  |     |      |      |     |        |      |         |          |        |
|     (fir_U0)                                          | 201  | 534  |     |      |      |     |        |      |         |          |        |
|     mul_17s_12ns_29_1_1_U14                           | 101  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_13ns_30_1_1_U18                           | 79   |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_13s_30_1_1_U19                            | 114  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_14ns_31_1_1_U17                           | 137  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_14s_31_1_1_U13                            | 114  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_15ns_32_1_1_U12                           | 104  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_15ns_32_1_1_U15                           | 104  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_15s_32_1_1_U11                            | 107  |      |     |      |      |     |        |      |         |          |        |
|     mul_17s_15s_32_1_1_U16                            | 117  |      |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                        | 2297 | 2559 |     | 16   |      |     |        |      |         |          |        |
|   input_r_U                                           | 8    | 6    |     | 2    |      |     |        |      |         |          |        |
|   out_r_c_U                                           | 69   | 7    |     |      |      |     |        |      |         |          |        |
|   output_r_U                                          | 66   | 6    |     | 3    |      |     |        |      |         |          |        |
|   read_task_U0                                        | 787  | 799  |     |      |      |     |        |      |         |          |        |
|     (read_task_U0)                                    | 582  | 700  |     |      |      |     |        |      |         |          |        |
|     fpext_32ns_64_2_no_dsp_1_U3                       | 142  | 97   |     |      |      |     |        |      |         |          |        |
|   write_task_U0                                       | 218  | 508  |     |      |      |     |        |      |         |          |        |
|     (write_task_U0)                                   | 63   | 193  |     |      |      |     |        |      |         |          |        |
|     grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79     | 155  | 315  |     |      |      |     |        |      |         |          |        |
|       (grp_write_task_Pipeline_VITIS_LOOP_54_1_fu_79) | 78   | 313  |     |      |      |     |        |      |         |          |        |
|       flow_control_loop_pipe_sequential_init_U        | 77   | 2    |     |      |      |     |        |      |         |          |        |
+-------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.16%  | OK     |
| FD                                                        | 50%       | 0.56%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.51%  | OK     |
| CARRY8                                                    | 25%       | 0.52%  | OK     |
| MUXF7                                                     | 15%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.97%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.97%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 7974      | 111    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.84   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN               | ENDPOINT PIN                   | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                              |                                |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.963 | fir_U0/reg_6_fu_116_reg[6]/C | fir_U0/tmp_1_reg_787_reg[18]/D |           12 |         18 |          3.020 |          1.177 |        1.843 |
| Path2 | 2.062 | fir_U0/reg_6_fu_116_reg[6]/C | fir_U0/tmp_1_reg_787_reg[16]/D |           13 |         18 |          2.921 |          1.258 |        1.663 |
| Path3 | 2.070 | fir_U0/reg_6_fu_116_reg[6]/C | fir_U0/tmp_1_reg_787_reg[17]/D |           13 |         18 |          2.913 |          1.249 |        1.664 |
| Path4 | 2.082 | fir_U0/reg_6_fu_116_reg[6]/C | fir_U0/tmp_1_reg_787_reg[15]/D |           13 |         18 |          2.901 |          1.238 |        1.663 |
| Path5 | 2.129 | fir_U0/reg_6_fu_116_reg[6]/C | fir_U0/tmp_1_reg_787_reg[14]/D |           12 |         18 |          2.854 |          1.192 |        1.662 |
+-------+-------+------------------------------+--------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------+-------------------+
    | Path1 Cells                                               | Primitive Type    |
    +-----------------------------------------------------------+-------------------+
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2      | CLB.LUT.LUT1      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[18]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[16]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[17]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[15]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_7      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[14]                              | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------+-------------------+

    +-----------------------------------------------------------+-------------------+
    | Path2 Cells                                               | Primitive Type    |
    +-----------------------------------------------------------+-------------------+
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2      | CLB.LUT.LUT1      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[18]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[16]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[17]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[15]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_7      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[14]                              | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------+-------------------+

    +-----------------------------------------------------------+-------------------+
    | Path3 Cells                                               | Primitive Type    |
    +-----------------------------------------------------------+-------------------+
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2      | CLB.LUT.LUT1      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[18]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[16]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[17]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[15]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_7      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[14]                              | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------+-------------------+

    +-----------------------------------------------------------+-------------------+
    | Path4 Cells                                               | Primitive Type    |
    +-----------------------------------------------------------+-------------------+
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2      | CLB.LUT.LUT1      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[18]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[16]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[17]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[15]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_7      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[14]                              | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------+-------------------+

    +-----------------------------------------------------------+-------------------+
    | Path5 Cells                                               | Primitive Type    |
    +-----------------------------------------------------------+-------------------+
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_2      | CLB.LUT.LUT1      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[18]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[16]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[17]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_5      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[15]                              | REGISTER.SDR.FDRE |
    | fir_U0/reg_6_fu_116_reg[6]                                | REGISTER.SDR.FDRE |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_103     | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_77  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[6]_i_76      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[6]_i_45  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_49 | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_58     | CLB.LUT.LUT3      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_30     | CLB.LUT.LUT5      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[18]_i_38     | CLB.LUT.LUT6      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_9  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[18]_i_3  | CLB.CARRY.CARRY8  |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787[14]_i_7      | CLB.LUT.LUT2      |
    | fir_U0/mul_17s_14ns_31_1_1_U17/tmp_1_reg_787_reg[14]_i_1  | CLB.CARRY.CARRY8  |
    | fir_U0/tmp_1_reg_787_reg[14]                              | REGISTER.SDR.FDRE |
    +-----------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


