//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	nullSpace1dBatchKernel

.visible .entry nullSpace1dBatchKernel(
	.param .u64 nullSpace1dBatchKernel_param_0,
	.param .u32 nullSpace1dBatchKernel_param_1,
	.param .u64 nullSpace1dBatchKernel_param_2,
	.param .u32 nullSpace1dBatchKernel_param_3,
	.param .u32 nullSpace1dBatchKernel_param_4,
	.param .u32 nullSpace1dBatchKernel_param_5,
	.param .f64 nullSpace1dBatchKernel_param_6,
	.param .u64 nullSpace1dBatchKernel_param_7
)
{
	.reg .pred 	%p<59>;
	.reg .b32 	%r<169>;
	.reg .f64 	%fd<100>;
	.reg .b64 	%rd<222>;


	ld.param.u64 	%rd38, [nullSpace1dBatchKernel_param_0];
	ld.param.u32 	%r86, [nullSpace1dBatchKernel_param_1];
	ld.param.u64 	%rd40, [nullSpace1dBatchKernel_param_2];
	ld.param.u32 	%r87, [nullSpace1dBatchKernel_param_3];
	ld.param.u32 	%r89, [nullSpace1dBatchKernel_param_4];
	ld.param.u32 	%r166, [nullSpace1dBatchKernel_param_5];
	ld.param.f64 	%fd10, [nullSpace1dBatchKernel_param_6];
	ld.param.u64 	%rd39, [nullSpace1dBatchKernel_param_7];
	cvta.to.global.u64 	%rd1, %rd40;
	mov.u32 	%r90, %ntid.x;
	mov.u32 	%r91, %ctaid.x;
	mov.u32 	%r92, %tid.x;
	mad.lo.s32 	%r1, %r91, %r90, %r92;
	setp.ge.s32 	%p2, %r1, %r89;
	@%p2 bra 	$L__BB0_68;

	cvta.to.global.u64 	%rd2, %rd39;
	cvta.to.global.u64 	%rd3, %rd38;
	mul.lo.s32 	%r95, %r1, %r86;
	mul.lo.s32 	%r96, %r95, %r166;
	cvt.s64.s32 	%rd4, %r96;
	mul.lo.s32 	%r97, %r1, %r166;
	cvt.s64.s32 	%rd5, %r97;
	mul.lo.s32 	%r98, %r1, %r87;
	cvt.s64.s32 	%rd6, %r98;
	setp.lt.s32 	%p3, %r166, 1;
	mov.u32 	%r149, 0;
	mov.u32 	%r150, %r149;
	@%p3 bra 	$L__BB0_26;

	add.s32 	%r2, %r166, -1;
	and.b32  	%r3, %r166, 3;
	sub.s32 	%r4, %r166, %r3;
	mul.wide.s32 	%rd7, %r86, 8;
	mov.u32 	%r138, %r149;

$L__BB0_3:
	cvt.s64.s32 	%rd8, %r150;
	add.s64 	%rd9, %rd8, %rd4;
	mul.lo.s32 	%r8, %r138, %r86;
	mov.u32 	%r141, %r150;

$L__BB0_4:
	mov.u32 	%r9, %r141;
	add.s32 	%r102, %r9, %r8;
	cvt.s64.s32 	%rd41, %r102;
	add.s64 	%rd42, %rd41, %rd4;
	shl.b64 	%rd43, %rd42, 3;
	add.s64 	%rd44, %rd3, %rd43;
	ld.global.f64 	%fd11, [%rd44];
	abs.f64 	%fd12, %fd11;
	setp.le.f64 	%p4, %fd12, %fd10;
	setp.lt.s32 	%p5, %r9, %r166;
	and.pred  	%p6, %p5, %p4;
	add.s32 	%r141, %r9, 1;
	@%p6 bra 	$L__BB0_4;

	setp.eq.s32 	%p7, %r9, %r150;
	setp.eq.s32 	%p8, %r9, %r166;
	or.pred  	%p9, %p7, %p8;
	add.s64 	%rd45, %rd8, %rd5;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd10, %rd2, %rd46;
	@%p9 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_6;

$L__BB0_14:
	st.global.u32 	[%rd10], %r150;
	mov.pred 	%p58, 0;
	@%p8 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_15;

$L__BB0_6:
	setp.lt.u32 	%p10, %r2, 3;
	cvt.s64.s32 	%rd47, %r9;
	add.s64 	%rd11, %rd47, %rd4;
	mov.u32 	%r144, 0;
	@%p10 bra 	$L__BB0_9;

	mov.u32 	%r143, %r4;

$L__BB0_8:
	mul.lo.s32 	%r105, %r144, %r86;
	cvt.s64.s32 	%rd48, %r105;
	add.s64 	%rd49, %rd9, %rd48;
	shl.b64 	%rd50, %rd49, 3;
	add.s64 	%rd51, %rd3, %rd50;
	add.s64 	%rd52, %rd11, %rd48;
	shl.b64 	%rd53, %rd52, 3;
	add.s64 	%rd54, %rd3, %rd53;
	ld.global.f64 	%fd13, [%rd51];
	ld.global.f64 	%fd14, [%rd54];
	st.global.f64 	[%rd51], %fd14;
	st.global.f64 	[%rd54], %fd13;
	add.s64 	%rd55, %rd51, %rd7;
	ld.global.f64 	%fd15, [%rd55];
	add.s64 	%rd56, %rd54, %rd7;
	ld.global.f64 	%fd16, [%rd56];
	st.global.f64 	[%rd55], %fd16;
	st.global.f64 	[%rd56], %fd15;
	add.s64 	%rd57, %rd55, %rd7;
	ld.global.f64 	%fd17, [%rd57];
	add.s64 	%rd58, %rd56, %rd7;
	ld.global.f64 	%fd18, [%rd58];
	st.global.f64 	[%rd57], %fd18;
	st.global.f64 	[%rd58], %fd17;
	add.s64 	%rd59, %rd57, %rd7;
	ld.global.f64 	%fd19, [%rd59];
	add.s64 	%rd60, %rd58, %rd7;
	ld.global.f64 	%fd20, [%rd60];
	st.global.f64 	[%rd59], %fd20;
	st.global.f64 	[%rd60], %fd19;
	add.s32 	%r144, %r144, 4;
	add.s32 	%r143, %r143, -4;
	setp.ne.s32 	%p11, %r143, 0;
	@%p11 bra 	$L__BB0_8;

$L__BB0_9:
	setp.eq.s32 	%p12, %r3, 0;
	@%p12 bra 	$L__BB0_13;

	setp.eq.s32 	%p13, %r3, 1;
	mul.lo.s32 	%r16, %r144, %r86;
	cvt.s64.s32 	%rd61, %r16;
	add.s64 	%rd62, %rd9, %rd61;
	shl.b64 	%rd63, %rd62, 3;
	add.s64 	%rd64, %rd3, %rd63;
	add.s64 	%rd65, %rd11, %rd61;
	shl.b64 	%rd66, %rd65, 3;
	add.s64 	%rd67, %rd3, %rd66;
	ld.global.f64 	%fd21, [%rd64];
	ld.global.f64 	%fd22, [%rd67];
	st.global.f64 	[%rd64], %fd22;
	st.global.f64 	[%rd67], %fd21;
	@%p13 bra 	$L__BB0_13;

	setp.eq.s32 	%p14, %r3, 2;
	add.s32 	%r17, %r16, %r86;
	cvt.s64.s32 	%rd68, %r17;
	add.s64 	%rd69, %rd9, %rd68;
	shl.b64 	%rd70, %rd69, 3;
	add.s64 	%rd71, %rd3, %rd70;
	add.s64 	%rd72, %rd11, %rd68;
	shl.b64 	%rd73, %rd72, 3;
	add.s64 	%rd74, %rd3, %rd73;
	ld.global.f64 	%fd23, [%rd71];
	ld.global.f64 	%fd24, [%rd74];
	st.global.f64 	[%rd71], %fd24;
	st.global.f64 	[%rd74], %fd23;
	@%p14 bra 	$L__BB0_13;

	add.s32 	%r106, %r17, %r86;
	cvt.s64.s32 	%rd75, %r106;
	add.s64 	%rd76, %rd9, %rd75;
	shl.b64 	%rd77, %rd76, 3;
	add.s64 	%rd78, %rd3, %rd77;
	add.s64 	%rd79, %rd11, %rd75;
	shl.b64 	%rd80, %rd79, 3;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.f64 	%fd25, [%rd78];
	ld.global.f64 	%fd26, [%rd81];
	st.global.f64 	[%rd78], %fd26;
	st.global.f64 	[%rd81], %fd25;

$L__BB0_13:
	st.global.u32 	[%rd10], %r9;

$L__BB0_15:
	add.s32 	%r107, %r8, %r150;
	cvt.s64.s32 	%rd82, %r107;
	add.s64 	%rd83, %rd82, %rd4;
	shl.b64 	%rd84, %rd83, 3;
	add.s64 	%rd12, %rd3, %rd84;
	add.s32 	%r145, %r150, 1;
	setp.ge.s32 	%p18, %r145, %r166;
	mov.pred 	%p58, -1;
	@%p18 bra 	$L__BB0_25;

	ld.global.f64 	%fd1, [%rd12];

$L__BB0_17:
	add.s32 	%r109, %r145, %r8;
	cvt.s64.s32 	%rd85, %r109;
	add.s64 	%rd86, %rd85, %rd4;
	shl.b64 	%rd87, %rd86, 3;
	add.s64 	%rd88, %rd3, %rd87;
	ld.global.f64 	%fd27, [%rd88];
	div.rn.f64 	%fd2, %fd27, %fd1;
	cvt.s64.s32 	%rd89, %r145;
	add.s64 	%rd13, %rd89, %rd4;
	setp.lt.u32 	%p19, %r2, 3;
	mov.u32 	%r148, 0;
	@%p19 bra 	$L__BB0_20;

	mov.u32 	%r147, %r4;

$L__BB0_19:
	mul.lo.s32 	%r111, %r148, %r86;
	cvt.s64.s32 	%rd90, %r111;
	add.s64 	%rd91, %rd9, %rd90;
	shl.b64 	%rd92, %rd91, 3;
	add.s64 	%rd93, %rd3, %rd92;
	ld.global.f64 	%fd28, [%rd93];
	mul.f64 	%fd29, %fd2, %fd28;
	add.s64 	%rd94, %rd13, %rd90;
	shl.b64 	%rd95, %rd94, 3;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.f64 	%fd30, [%rd96];
	sub.f64 	%fd31, %fd30, %fd29;
	st.global.f64 	[%rd96], %fd31;
	add.s64 	%rd97, %rd93, %rd7;
	ld.global.f64 	%fd32, [%rd97];
	mul.f64 	%fd33, %fd2, %fd32;
	add.s64 	%rd98, %rd96, %rd7;
	ld.global.f64 	%fd34, [%rd98];
	sub.f64 	%fd35, %fd34, %fd33;
	st.global.f64 	[%rd98], %fd35;
	add.s64 	%rd99, %rd97, %rd7;
	ld.global.f64 	%fd36, [%rd99];
	mul.f64 	%fd37, %fd2, %fd36;
	add.s64 	%rd100, %rd98, %rd7;
	ld.global.f64 	%fd38, [%rd100];
	sub.f64 	%fd39, %fd38, %fd37;
	st.global.f64 	[%rd100], %fd39;
	add.s64 	%rd101, %rd99, %rd7;
	ld.global.f64 	%fd40, [%rd101];
	mul.f64 	%fd41, %fd2, %fd40;
	add.s64 	%rd102, %rd100, %rd7;
	ld.global.f64 	%fd42, [%rd102];
	sub.f64 	%fd43, %fd42, %fd41;
	st.global.f64 	[%rd102], %fd43;
	add.s32 	%r148, %r148, 4;
	add.s32 	%r147, %r147, -4;
	setp.ne.s32 	%p20, %r147, 0;
	@%p20 bra 	$L__BB0_19;

$L__BB0_20:
	setp.eq.s32 	%p21, %r3, 0;
	@%p21 bra 	$L__BB0_24;

	setp.eq.s32 	%p22, %r3, 1;
	mul.lo.s32 	%r25, %r148, %r86;
	cvt.s64.s32 	%rd103, %r25;
	add.s64 	%rd104, %rd9, %rd103;
	shl.b64 	%rd105, %rd104, 3;
	add.s64 	%rd106, %rd3, %rd105;
	ld.global.f64 	%fd44, [%rd106];
	mul.f64 	%fd45, %fd2, %fd44;
	add.s64 	%rd107, %rd13, %rd103;
	shl.b64 	%rd108, %rd107, 3;
	add.s64 	%rd109, %rd3, %rd108;
	ld.global.f64 	%fd46, [%rd109];
	sub.f64 	%fd47, %fd46, %fd45;
	st.global.f64 	[%rd109], %fd47;
	@%p22 bra 	$L__BB0_24;

	setp.eq.s32 	%p23, %r3, 2;
	add.s32 	%r26, %r25, %r86;
	cvt.s64.s32 	%rd110, %r26;
	add.s64 	%rd111, %rd9, %rd110;
	shl.b64 	%rd112, %rd111, 3;
	add.s64 	%rd113, %rd3, %rd112;
	ld.global.f64 	%fd48, [%rd113];
	mul.f64 	%fd49, %fd2, %fd48;
	add.s64 	%rd114, %rd13, %rd110;
	shl.b64 	%rd115, %rd114, 3;
	add.s64 	%rd116, %rd3, %rd115;
	ld.global.f64 	%fd50, [%rd116];
	sub.f64 	%fd51, %fd50, %fd49;
	st.global.f64 	[%rd116], %fd51;
	@%p23 bra 	$L__BB0_24;

	add.s32 	%r112, %r26, %r86;
	cvt.s64.s32 	%rd117, %r112;
	add.s64 	%rd118, %rd9, %rd117;
	shl.b64 	%rd119, %rd118, 3;
	add.s64 	%rd120, %rd3, %rd119;
	ld.global.f64 	%fd52, [%rd120];
	mul.f64 	%fd53, %fd2, %fd52;
	add.s64 	%rd121, %rd13, %rd117;
	shl.b64 	%rd122, %rd121, 3;
	add.s64 	%rd123, %rd3, %rd122;
	ld.global.f64 	%fd54, [%rd123];
	sub.f64 	%fd55, %fd54, %fd53;
	st.global.f64 	[%rd123], %fd55;

$L__BB0_24:
	add.s32 	%r145, %r145, 1;
	setp.lt.s32 	%p25, %r145, %r166;
	@%p25 bra 	$L__BB0_17;

$L__BB0_25:
	not.pred 	%p26, %p58;
	selp.u32 	%r113, 1, 0, %p26;
	add.s32 	%r149, %r149, %r113;
	selp.u32 	%r114, 1, 0, %p58;
	add.s32 	%r150, %r150, %r114;
	add.s32 	%r138, %r138, 1;
	setp.lt.s32 	%p27, %r138, %r166;
	@%p27 bra 	$L__BB0_3;

$L__BB0_26:
	setp.ge.s32 	%p28, %r150, %r166;
	@%p28 bra 	$L__BB0_32;

	sub.s32 	%r115, %r166, %r150;
	and.b32  	%r152, %r115, 3;
	setp.eq.s32 	%p29, %r152, 0;
	mov.u32 	%r153, %r150;
	@%p29 bra 	$L__BB0_30;

	mov.u32 	%r153, %r150;

$L__BB0_29:
	.pragma "nounroll";
	cvt.s64.s32 	%rd124, %r153;
	add.s64 	%rd125, %rd124, %rd5;
	shl.b64 	%rd126, %rd125, 2;
	add.s64 	%rd127, %rd2, %rd126;
	st.global.u32 	[%rd127], %r153;
	add.s32 	%r153, %r153, 1;
	add.s32 	%r152, %r152, -1;
	setp.ne.s32 	%p30, %r152, 0;
	@%p30 bra 	$L__BB0_29;

$L__BB0_30:
	not.b32 	%r116, %r150;
	add.s32 	%r117, %r116, %r166;
	setp.lt.u32 	%p31, %r117, 3;
	@%p31 bra 	$L__BB0_32;

$L__BB0_31:
	cvt.s64.s32 	%rd128, %r153;
	add.s64 	%rd129, %rd128, %rd5;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd131, %rd2, %rd130;
	st.global.u32 	[%rd131], %r153;
	add.s32 	%r118, %r153, 1;
	st.global.u32 	[%rd131+4], %r118;
	add.s32 	%r119, %r153, 2;
	st.global.u32 	[%rd131+8], %r119;
	add.s32 	%r120, %r153, 3;
	st.global.u32 	[%rd131+12], %r120;
	add.s32 	%r153, %r153, 4;
	setp.lt.s32 	%p32, %r153, %r166;
	@%p32 bra 	$L__BB0_31;

$L__BB0_32:
	add.s32 	%r157, %r166, -1;
	sub.s32 	%r42, %r166, %r149;
	setp.le.s32 	%p33, %r157, %r42;
	@%p33 bra 	$L__BB0_37;

	add.s32 	%r121, %r149, -1;
	and.b32  	%r156, %r121, 3;
	setp.eq.s32 	%p34, %r156, 0;
	@%p34 bra 	$L__BB0_35;

$L__BB0_34:
	.pragma "nounroll";
	cvt.s64.s32 	%rd132, %r157;
	add.s64 	%rd133, %rd132, %rd6;
	shl.b64 	%rd134, %rd133, 3;
	add.s64 	%rd135, %rd1, %rd134;
	mov.u64 	%rd136, 0;
	st.global.u64 	[%rd135], %rd136;
	add.s32 	%r157, %r157, -1;
	add.s32 	%r156, %r156, -1;
	setp.ne.s32 	%p35, %r156, 0;
	@%p35 bra 	$L__BB0_34;

$L__BB0_35:
	add.s32 	%r122, %r149, -2;
	setp.lt.u32 	%p36, %r122, 3;
	@%p36 bra 	$L__BB0_37;

$L__BB0_36:
	cvt.s64.s32 	%rd137, %r157;
	add.s64 	%rd138, %rd137, %rd6;
	shl.b64 	%rd139, %rd138, 3;
	add.s64 	%rd140, %rd1, %rd139;
	mov.u64 	%rd141, 0;
	st.global.u64 	[%rd140], %rd141;
	st.global.u64 	[%rd140+-8], %rd141;
	st.global.u64 	[%rd140+-16], %rd141;
	st.global.u64 	[%rd140+-24], %rd141;
	add.s32 	%r157, %r157, -4;
	setp.gt.s32 	%p37, %r157, %r42;
	@%p37 bra 	$L__BB0_36;

$L__BB0_37:
	cvt.s64.s32 	%rd142, %r42;
	add.s64 	%rd143, %rd142, %rd6;
	shl.b64 	%rd144, %rd143, 3;
	add.s64 	%rd145, %rd1, %rd144;
	mov.u64 	%rd146, 4607182418800017408;
	st.global.u64 	[%rd145], %rd146;
	not.b32 	%r123, %r149;
	add.s32 	%r160, %r123, %r166;
	setp.lt.s32 	%p38, %r160, 0;
	@%p38 bra 	$L__BB0_51;

	add.s32 	%r52, %r42, 1;
	shl.b64 	%rd147, %rd4, 3;
	add.s64 	%rd14, %rd3, %rd147;
	shl.b64 	%rd148, %rd6, 3;
	add.s64 	%rd149, %rd1, %rd148;
	add.s64 	%rd15, %rd149, 16;
	mul.wide.s32 	%rd16, %r86, 8;
	mov.u32 	%r159, %r166;

$L__BB0_39:
	mov.u32 	%r54, %r160;
	cvt.s64.s32 	%rd150, %r54;
	add.s64 	%rd151, %rd150, %rd6;
	shl.b64 	%rd152, %rd151, 3;
	add.s64 	%rd17, %rd1, %rd152;
	mov.u64 	%rd153, 0;
	st.global.u64 	[%rd17], %rd153;

$L__BB0_40:
	mov.u32 	%r55, %r159;
	add.s32 	%r159, %r55, -1;
	setp.lt.s32 	%p39, %r55, 2;
	@%p39 bra 	$L__BB0_42;

	add.s32 	%r124, %r55, -2;
	mad.lo.s32 	%r125, %r124, %r86, %r54;
	cvt.s64.s32 	%rd154, %r125;
	add.s64 	%rd155, %rd154, %rd4;
	shl.b64 	%rd156, %rd155, 3;
	add.s64 	%rd157, %rd3, %rd156;
	ld.global.f64 	%fd56, [%rd157];
	abs.f64 	%fd57, %fd56;
	setp.gt.f64 	%p40, %fd57, %fd10;
	@%p40 bra 	$L__BB0_40;

$L__BB0_42:
	setp.lt.s32 	%p41, %r42, %r55;
	mov.f64 	%fd99, 0d0000000000000000;
	@%p41 bra 	$L__BB0_50;

	sub.s32 	%r126, %r52, %r55;
	and.b32  	%r57, %r126, 3;
	setp.eq.s32 	%p42, %r57, 0;
	mov.f64 	%fd99, 0d0000000000000000;
	mov.u32 	%r162, %r55;
	@%p42 bra 	$L__BB0_47;

	cvt.s64.s32 	%rd158, %r55;
	add.s64 	%rd159, %rd158, %rd6;
	shl.b64 	%rd160, %rd159, 3;
	add.s64 	%rd18, %rd1, %rd160;
	mad.lo.s32 	%r58, %r55, %r86, %r54;
	cvt.s64.s32 	%rd161, %r58;
	add.s64 	%rd162, %rd161, %rd4;
	shl.b64 	%rd163, %rd162, 3;
	add.s64 	%rd164, %rd3, %rd163;
	ld.global.f64 	%fd60, [%rd164];
	ld.global.f64 	%fd61, [%rd18];
	mul.f64 	%fd62, %fd61, %fd60;
	mov.f64 	%fd63, 0d0000000000000000;
	sub.f64 	%fd99, %fd63, %fd62;
	st.global.f64 	[%rd17], %fd99;
	add.s32 	%r162, %r55, 1;
	setp.eq.s32 	%p43, %r57, 1;
	@%p43 bra 	$L__BB0_47;

	add.s32 	%r60, %r58, %r86;
	cvt.s64.s32 	%rd165, %r60;
	add.s64 	%rd166, %rd165, %rd4;
	shl.b64 	%rd167, %rd166, 3;
	add.s64 	%rd168, %rd3, %rd167;
	ld.global.f64 	%fd64, [%rd168];
	ld.global.f64 	%fd65, [%rd18+8];
	mul.f64 	%fd66, %fd65, %fd64;
	sub.f64 	%fd99, %fd99, %fd66;
	st.global.f64 	[%rd17], %fd99;
	add.s32 	%r162, %r55, 2;
	setp.eq.s32 	%p44, %r57, 2;
	@%p44 bra 	$L__BB0_47;

	add.s32 	%r127, %r60, %r86;
	cvt.s64.s32 	%rd169, %r127;
	add.s64 	%rd170, %rd169, %rd4;
	shl.b64 	%rd171, %rd170, 3;
	add.s64 	%rd172, %rd3, %rd171;
	ld.global.f64 	%fd67, [%rd172];
	ld.global.f64 	%fd68, [%rd18+16];
	mul.f64 	%fd69, %fd68, %fd67;
	sub.f64 	%fd99, %fd99, %fd69;
	st.global.f64 	[%rd17], %fd99;
	add.s32 	%r162, %r55, 3;

$L__BB0_47:
	sub.s32 	%r128, %r42, %r55;
	setp.lt.u32 	%p45, %r128, 3;
	@%p45 bra 	$L__BB0_50;

	add.s32 	%r163, %r162, -1;
	mad.lo.s32 	%r129, %r86, %r162, %r54;
	mul.wide.s32 	%rd173, %r129, 8;
	add.s64 	%rd217, %rd14, %rd173;
	mul.wide.s32 	%rd174, %r162, 8;
	add.s64 	%rd216, %rd15, %rd174;

$L__BB0_49:
	ld.global.f64 	%fd70, [%rd217];
	ld.global.f64 	%fd71, [%rd216+-16];
	mul.f64 	%fd72, %fd71, %fd70;
	sub.f64 	%fd73, %fd99, %fd72;
	st.global.f64 	[%rd17], %fd73;
	add.s64 	%rd175, %rd217, %rd16;
	ld.global.f64 	%fd74, [%rd175];
	ld.global.f64 	%fd75, [%rd216+-8];
	mul.f64 	%fd76, %fd75, %fd74;
	sub.f64 	%fd77, %fd73, %fd76;
	st.global.f64 	[%rd17], %fd77;
	add.s64 	%rd176, %rd175, %rd16;
	ld.global.f64 	%fd78, [%rd176];
	ld.global.f64 	%fd79, [%rd216];
	mul.f64 	%fd80, %fd79, %fd78;
	sub.f64 	%fd81, %fd77, %fd80;
	st.global.f64 	[%rd17], %fd81;
	add.s64 	%rd177, %rd176, %rd16;
	add.s64 	%rd217, %rd177, %rd16;
	ld.global.f64 	%fd82, [%rd177];
	ld.global.f64 	%fd83, [%rd216+8];
	mul.f64 	%fd84, %fd83, %fd82;
	sub.f64 	%fd99, %fd81, %fd84;
	st.global.f64 	[%rd17], %fd99;
	add.s64 	%rd216, %rd216, 32;
	add.s32 	%r163, %r163, 4;
	setp.lt.s32 	%p46, %r163, %r42;
	@%p46 bra 	$L__BB0_49;

$L__BB0_50:
	mad.lo.s32 	%r130, %r159, %r86, %r54;
	cvt.s64.s32 	%rd178, %r130;
	add.s64 	%rd179, %rd178, %rd4;
	shl.b64 	%rd180, %rd179, 3;
	add.s64 	%rd181, %rd3, %rd180;
	ld.global.f64 	%fd85, [%rd181];
	div.rn.f64 	%fd86, %fd99, %fd85;
	st.global.f64 	[%rd17], %fd86;
	add.s32 	%r160, %r54, -1;
	setp.gt.s32 	%p47, %r54, 0;
	@%p47 bra 	$L__BB0_39;

$L__BB0_51:
	@%p3 bra 	$L__BB0_68;

	not.b32 	%r131, %r166;
	max.s32 	%r132, %r131, -2;
	add.s32 	%r68, %r132, %r166;
	add.s32 	%r133, %r68, 2;
	and.b32  	%r165, %r133, 3;
	setp.eq.s32 	%p49, %r165, 0;
	@%p49 bra 	$L__BB0_57;

	cvt.s64.s32 	%rd182, %r166;
	add.s64 	%rd183, %rd182, %rd6;
	shl.b64 	%rd184, %rd183, 3;
	add.s64 	%rd185, %rd1, %rd184;
	add.s64 	%rd219, %rd185, -8;
	add.s64 	%rd186, %rd182, %rd5;
	shl.b64 	%rd187, %rd186, 2;
	add.s64 	%rd188, %rd2, %rd187;
	add.s64 	%rd218, %rd188, -4;

$L__BB0_54:
	.pragma "nounroll";
	ld.global.u32 	%r72, [%rd218];
	add.s32 	%r166, %r166, -1;
	setp.eq.s32 	%p50, %r166, %r72;
	@%p50 bra 	$L__BB0_56;

	cvt.s64.s32 	%rd189, %r72;
	add.s64 	%rd190, %rd189, %rd6;
	shl.b64 	%rd191, %rd190, 3;
	add.s64 	%rd192, %rd1, %rd191;
	ld.global.f64 	%fd87, [%rd219];
	ld.global.f64 	%fd88, [%rd192];
	st.global.f64 	[%rd219], %fd88;
	st.global.f64 	[%rd192], %fd87;

$L__BB0_56:
	add.s32 	%r165, %r165, -1;
	add.s64 	%rd219, %rd219, -8;
	add.s64 	%rd218, %rd218, -4;
	setp.ne.s32 	%p51, %r165, 0;
	@%p51 bra 	$L__BB0_54;

$L__BB0_57:
	add.s32 	%r134, %r68, 1;
	setp.lt.u32 	%p52, %r134, 3;
	@%p52 bra 	$L__BB0_68;

	add.s32 	%r168, %r166, 4;
	add.s32 	%r167, %r166, -1;
	cvt.s64.s32 	%rd193, %r166;
	add.s64 	%rd194, %rd193, %rd6;
	shl.b64 	%rd195, %rd194, 3;
	add.s64 	%rd196, %rd1, %rd195;
	add.s64 	%rd220, %rd196, -16;
	add.s64 	%rd197, %rd193, %rd5;
	shl.b64 	%rd198, %rd197, 2;
	add.s64 	%rd199, %rd2, %rd198;
	add.s64 	%rd221, %rd199, -4;

$L__BB0_59:
	ld.global.u32 	%r80, [%rd221];
	setp.eq.s32 	%p53, %r167, %r80;
	add.s64 	%rd35, %rd220, -16;
	@%p53 bra 	$L__BB0_61;

	cvt.s64.s32 	%rd200, %r80;
	add.s64 	%rd201, %rd200, %rd6;
	shl.b64 	%rd202, %rd201, 3;
	add.s64 	%rd203, %rd1, %rd202;
	ld.global.f64 	%fd89, [%rd35+24];
	ld.global.f64 	%fd90, [%rd203];
	st.global.f64 	[%rd35+24], %fd90;
	st.global.f64 	[%rd203], %fd89;

$L__BB0_61:
	add.s32 	%r135, %r168, -6;
	ld.global.u32 	%r81, [%rd221+-4];
	setp.eq.s32 	%p54, %r135, %r81;
	@%p54 bra 	$L__BB0_63;

	cvt.s64.s32 	%rd204, %r81;
	add.s64 	%rd205, %rd204, %rd6;
	shl.b64 	%rd206, %rd205, 3;
	add.s64 	%rd207, %rd1, %rd206;
	ld.global.f64 	%fd91, [%rd35+16];
	ld.global.f64 	%fd92, [%rd207];
	st.global.f64 	[%rd35+16], %fd92;
	st.global.f64 	[%rd207], %fd91;

$L__BB0_63:
	add.s32 	%r136, %r168, -7;
	ld.global.u32 	%r82, [%rd221+-8];
	setp.eq.s32 	%p55, %r136, %r82;
	@%p55 bra 	$L__BB0_65;

	cvt.s64.s32 	%rd208, %r82;
	add.s64 	%rd209, %rd208, %rd6;
	shl.b64 	%rd210, %rd209, 3;
	add.s64 	%rd211, %rd1, %rd210;
	ld.global.f64 	%fd93, [%rd35+8];
	ld.global.f64 	%fd94, [%rd211];
	st.global.f64 	[%rd35+8], %fd94;
	st.global.f64 	[%rd211], %fd93;

$L__BB0_65:
	add.s32 	%r137, %r168, -8;
	ld.global.u32 	%r83, [%rd221+-12];
	setp.eq.s32 	%p56, %r137, %r83;
	@%p56 bra 	$L__BB0_67;

	cvt.s64.s32 	%rd212, %r83;
	add.s64 	%rd213, %rd212, %rd6;
	shl.b64 	%rd214, %rd213, 3;
	add.s64 	%rd215, %rd1, %rd214;
	ld.global.f64 	%fd95, [%rd35];
	ld.global.f64 	%fd96, [%rd215];
	st.global.f64 	[%rd35], %fd96;
	st.global.f64 	[%rd215], %fd95;

$L__BB0_67:
	add.s32 	%r168, %r168, -4;
	add.s32 	%r167, %r167, -4;
	add.s64 	%rd220, %rd220, -32;
	setp.gt.s32 	%p57, %r168, 4;
	add.s64 	%rd221, %rd221, -16;
	@%p57 bra 	$L__BB0_59;

$L__BB0_68:
	ret;

}

