	component systema is
		port (
			button_mode_export : in std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_clk            : in std_logic                    := 'X';             -- clk
			reset_reset_n      : in std_logic                    := 'X'              -- reset_n
		);
	end component systema;

