[
    {
        "page_idx": 0,
        "text": "# \n# \nCommercial/Express \n8031AH/8051AH/8051AHP 8032AH/8052AH 8751H/8751H-8 8751BH/8752BH \nHigh Performance HMos Process InternalTimers/EventCounters 2-Level Interrupt Priority Structure 32 1/O Lines (Four 8-Bit Ports) 64K External Program Memory Space Security Feature Protects E PROM Parts Against Software Piracy \nBoolean Processor Bit-AddressableRAM Programmable Full DuplexSerial Channel 111 Instructions (64 Single-Cycle) 64K External Data Memory Space Extended Temperature Range  $\\mathbf{-}\\mathbf{\\sharp}\\mathbf{0}^{\\circ}\\mathbf{c}$  to  $\\mathbf{\\sigma}+\\pmb{\\delta}\\pmb{5}^{\\circ}\\mathbf{C})$  \nThe  ${\\pmb M}{\\bf C}{\\pmb S}^{\\pmb\\mathfrak{O}}$  51 controllers are optimized for control applications.Byte-processing and numerical operations on small data structures are facilitated by a variety of fast addressing modes for accessing the internal RAM.The instruction set provides a convenient menu of 8-bit arithmetic instructions,including multiply and divide in st ruc tions.Extensiveon-chip support is provided for one-bit variables as a separate data type,allowing direct bit manipulation and testing in control and logic systems that require Boolean processing. \nThe 8751 His a nE PROM version of the 8051 AH.It has 4 K bytes of electrically programmable ROM which can be erased with ultraviolet light.It is fully compatible with the 8051 AH but incorporates one additional feature:a Program Memory Security bit that can be used to protect th eEPROM against unauthorized readout.The 8751H-8 is identical to the 8751 H but only operates up to 8 MHz. \nThe 8051 A HP is identical to the 8051 AH with the exception of the Protection Feature.To incorporate this Protection Feature, program verification has been disabled and external memory accesses have been limited to4K. \nThe 8052 A His an enhanced version of the 8051 AH.It is backwards compatible with the 8051 A Hand is fabricated with H MOS Il technology.The 8052 AH enhancements are listed in the table below.Alsorefertothis tablefortheROM,ROM less and E PROM versions of each product. \n\\begin{tabular}{|l|l|c|c|c|}\n\\hline \n\\hline \n\\multicolumn{1}{|c|}{\\multirow{2}{*}{\\textbf{Device}}} & \\multicolumn{2}{|c|}{\\textbf{Internal Memory}} & \\multirow{1}{*}{\\textbf{Timers/}} & \\multirow{1}{*}{\\textbf{Interrupts}} \\\\\n\\cline{2-3}\n\\multicolumn{1}{|c|}{} & \\multicolumn{1}{|c|}{\\textbf{Program}} & \\multicolumn{1}{|c|}{\\textbf{Data}} & \\multicolumn{1}{|c|}{\\textbf{Event Counters}} & \\\\\n\\hline \n8031AH & none & 128 x 8 RAM & 2 x 16-Bit & 5 \\\\\n8051AH & 4K x 8 ROM & 128 x 8 RAM & 2 x 16-Bit & \\textbf{5} \\\\\n8051HAP & 4K x 8 ROM & 128 x 8 RAM &  2 x 16-Bit & 5 \\\\\n8751H & 4K x 8 EROM & 128 x 8 RAM & 2 x 16-Bit &\\textbf{5} \\\\\n8751H-8 & 4K x 8 EROM & 128 x 8 RAM & \\textbf{2 x 16-Bit} & 5 \\\\\n8751BH & 4K x 8 EROM & 128 x 8 RAM &\\textbf{2 x 16-Bit} & 5 \\\\\n8032AH & none & 256 x 8 RAM & 3 x 16-Bit & 6 \\\\\n8052AH & 8K x 8 ROM & 256 x 8 RAM & 3 x 16-Bit & \\textbf{6} \\\\\n8752BH & 8K x 8 EROM & 256 x 8 RAM & 3 x 16-Bit &\\textbf{6} \\\\\n\\hline \n\\end{tabular}"
    },
    {
        "page_idx": 1,
        "text": "Figure 1. MCS? 51 Controller Block Diagram \n# \nThe8031AH/8051AHand8032AH/8052AHdevic esaremanufacturedonP414.1，anHMOsIlpro- cess.The8751H/8751H-8devicesaremanufac turedonP421.X,anHMOS-Eprocess.The8751BH and 8752 BH devices are manufactured on P 422. Additional process and reliability information is avail ableinIntel's Components Quality and Reliability Handbook,OrderNo.210997."
    },
    {
        "page_idx": 2,
        "text": "PACKAGES \n\\begin{tabular}{|c|c|l<{}|c|c|}\n\\hline \n\\textbf{Part} & \\textbf{Prefix} & \\textbf{Package Type} & \\textbf{$\\theta_{\\text{ja}}$} & \\textbf{$\\theta_{\\text{jc}}$} \\\\\n\\hline \n8051AH & P & 40-Pin Plastic DIP & 45$^{\\circ}$/C/W & 16$^{\\circ}$/C/W \\\\\n8031AH & D & 40-Pin CERDIP & 45$^{\\circ}$/C/W & 15$^{\\circ}$/C/W \\\\\n8052AH & N & 44-Pin PLCC & 46$^{\\circ}$/C/W & 16$^{\\circ}$/C/W \\\\\n\\hline \n8752BH$^{\\ast}$ & & & & \\\\\n\\hline \n8751H & D & 40-Pin CERDIP & 45$^{\\圈}$C/W & 15$^{\\circ}$/C/W \\\\\n8751H-8 & & & & \\\\\n\\hline \n8051AHP & P & 40-Pin Plastic DIP & 45$^{\\circ}$C/W & 16$^{\\circ}$/C/W \\\\\n & D & 40-Pin CERDIP & 45$^{\\rm圈}$C/W & 15$^{\\circ}$/C/W \\\\\n\\hline \n8751BH & P & 40-Pin Plastic DIP & 36$^{\\circ}$/C/W & 12$^{\\circ}$/C/W \\\\\n & N & 44-Pin PLCC & 47$^{\\circ}$/C/W & 16$^{\\circ}$/C/W \\\\\n \\hline \n\\end{tabular}\nNOTE: \\*8752BHis  $36^{\\circ}/10^{\\circ}$  for D,and  $\\scriptstyle{38^{\\circ}/22^{\\circ}}$  for N \nAll thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operating conditions and application.See the Intel Packaging Handbook(OrderNumber 24080o) for a description of Intel's thermal impedance test methodology. \nFigure 2. MCs? 51 Controller Connections"
    },
    {
        "page_idx": 3,
        "text": "# \nVcc: Supply voltage \nVss: Circuit ground \nPort0:Port0isan8-bit open drain bidirectional 1/O port.As an output port each pin can sink 8 LS TTL inputs. \nPort 0 pins that have 1's written to them float,and in that state can be used as high-impedanceinputs \nPortOisalsothemultiplexedlow-orderaddressand data bus during accesses to external Program and DataMemory.Inthisapplicationitusesstronginter- nalpullupswhenemitting1'sandcansourceand sink8LSTTLinputs \nPortO also receives the code bytes during program ming of th eEPROM parts,and outputs the code bytes during program verification of theROM and EPROMparts.External pull ups are required during program verification. \nPort1:Port1isan8-bit bidirectional I/Oportwith internalpullups.ThePort1outputbufferscansink/ source 4 LS TTL inputs.Port 1 pins that have 1's written to them are pulled high by the internal pull- ups,and in that state can be used as inputs.As inputs,Port 1 pins that are externally pulled low will sourcecurrent  $(\\mathfrak{h}_{\\sf l C}$  onthedatasheet)becauseofthe internalpullups. \nPort 1 also receives the low-order address bytes during programming of th eEPROM parts and during program verification of the ROMandE PROM parts. \nInthe 8032AH，8052AHand 8752BH,Port 1pins P1.0andP1.1alsoservetheT2andT2EXfunc tions,respectively. \n\\begin{tabular}{|c|c|c|c|}\n\\hline \n\\textbf{Port} & \\textbf{} & \\textbf{Alternative Function} \\\\ \n\\textbf{Pin} & \\textbf{} & \\textbf{} \\\\ \\hline \nP1.0 & T2 (Timer/Counter 2 External Input) &  \\\\\nP1.1 & T2EX (Timer/Counter 2 &  \\\\\n  & Capture/Reload Trigger)  & \\\\ \\hline \n\\end{tabular}\n\nPort2:Port2isan8-bit bidirectional 1/Oportwith internalpullups.ThePort2outputbufferscansink/ source 4 LS TTL inputs.Port 2 pins that have 1's written to them are pulled high by the internal pull- ups,and in that state can be used as inputs.As inputs,Port 2 pins that are externally pulled low will sourcecurrent  $\\mathfrak{h}_{\\sf L}$  onthedatasheet)becauseofthe internalpullups. \nPort 2 emits the high-order address byte during fetches from external Program Memory and during accesses to external Data Memory that use 16-bit addresses(Movx  $\\circledcirc$  DPTR).Inthisapplicationit usesstronginternalpullupswhenemitting1's.Dur- ing accesses to external Data Memory that use 8-bit addresses(Movx  $\\operatorname{\\textregistered}\\mathsf{R i j}$  ,Port 2 emits the contents of the P 2 Special Function Register \nPort 2 also receives the high-order address bits dur ing programming of th eEPROM parts and during program verification of the ROMandE PROM parts \nThe protection feature of the 8051 A HP causes bits P2.4throughP2.7tobeforcedto0,effectively limit- ing external Data and Code space to 4 Keach during external accesses. \nPort3:Port3isan8-bit bidirectional 1/Oportwith internalpullups.ThePort3outputbufferscansink/ source 4 LS TTL inputs.Port 3 pins that have 1's written to them are pulled high by the internal pull- ups,and in that state can be used as inputs.As inputs,Port 3 pins that are externally pulled low will sourcecurrent  $(\\mathfrak{h}_{\\mathfrak{L}}$  onthedatasheet)becauseofthe pullups. \nPort 3 also serves the functions of various special features of the MCS 51 Family，aslistedbelow \n\\begin{tabular}{|l|l|l|l|}\n\\hline \n\\textbf{Port} & \\textbf{} & \\textbf{Alternative Function} \\\\ \n\\textbf{Pin} & \\textbf{} & \\textbf{} \\\\ \\hline \nP3.0 & RXD (serial input port) &  \\\\\nP3.1 & TXD (serial output port) &  \\\\\nP3.2 & INT0 (external interrupt0) &  \\\\\nP3.3 & INT1 (external interrupt 1) &  \\\\\nP3.4 & TO (Timer 0 external input) &  \\\\\nP3.5 & T1 (Timer 1 external input) &  \\\\\nP3.6 & WR (external data memory write strobe) &  \\\\\nP3.7 & RD (external data memory read strobe) &  \\\\ \\hline \n\\end{tabular}\nRST:Resetinput.A high on this pin for two machine cycles while the oscillator is running resets the de vice. \nALE/PROG:AddressLatchEnableoutputpulsefon latching the low byte of the address during accesses to external memory. This pin is also the program pulse input  $({\\overline{{\\mathsf{P R O G}}}})$  during programming of the EPROMparts. \nIn normal operationAL E is emitted at a constant rateof  $\\%$  the oscillator frequency.andmaybeused forexternal timing or clocking purposes.Note,how ever,that one ALE pulse is skipped during each ac ces s to external Data Memory."
    },
    {
        "page_idx": 4,
        "text": "PSEN:ProgramStoreEnableisthereadstrobeto external Program Memory. \nWhen the device is executing code from external ProgramMemory,P SEN is activated twice each ma- chinecycle,except that two P SEN activation s are skipped during each access to external Data Memo- ry. \n $\\overline{{\\pmb{\\upvarepsilon}\\pmb{\\Delta}}}\\prime\\mathbf{v}_{\\pmb{\\uprho}\\pmb{\\rho}}\\colon$  ExternalAccess enable EA must be strappedto  $\\mathsf{v s s}$  inordertoenableanyMCS51de- vice to fetch code from external Program memory locationsstartingatooooHuptoFFFFH.EAmust bestrapped to  $\\mathsf{v}_{\\mathsf{C C}}$  for internal program execution. \nNote,however,that if the Security Bit in th eEPROM devicesisprogrammed,thedevicewillnotfetch code from any location in external Program Memory \nThis pin also receives the programming supply volt age(VPP)during programming of th eEPROM parts \nFigure 3. Oscillator Connections \nXTAL1: Input to the inverting oscillator amplifier \nXTAL2:Outputfrom the inverting oscillator a mpl if i er. \n# \nXTAL1andXTAL2aretheinputandoutput,respec tively，of an inverting amplifier which can be config u red for use as an on-chiposcillator,asshownin Figure3.Either a quartz crystal or ceramic resonator maybeused.More detailed information concerning theuseoftheon-chiposcillatorisavailableinAppli cationNoteAP-155,“Oscillators for Micro control- lers,”OrderNo.230659. \nTodrivethedevicefromanexternalclocksource, XTAL1 should be grounded, while XTAL2 is driven, as shown in Figure 4.There are no requirements on the duty cycle of the external clock signal,sincethe input to the internal clocking circuitry is through a divide-by-twoflip-flop，butminimumandmaximum high and low times specified on the data sheet must beobserved. \nFigure 4. External Drive Configuration \n# \nTheIntelEXPRESSsystemoffersenhancementsto the operational specifications of the MCS 51 family of microcontrollers.These EXPRESS products are designed to meet the needs of those applications whose operating requirements exceed commercial standards. \nThe EXPRESS program includes the commercial standardtemperaturerangewithburn-in,andanex tendedtemperaturerangewithorwithoutburn-in \nWith the commercial standard temperature range operational characteristics are guaranteed over the temperature range of  $\\mathtt{O^{\\circ}C}$  to  $\\div{\\bf\\nabla}\\,\\circ\\,\\circ\\,$  .Withtheex- tended temperature range option,operationalchar- act eris tics are guaranteed over a range of-  $\\mathtt{40^{\\circ}C}$  to  $+\\,85^{\\circ}\\mathrm{C}$  \nTheoptionalburn-inisdynamic，foraminimumtime of160hoursat  $125^{\\circ}\\mathrm{C}$  with  $\\mathsf{V_{C C}}~=~5.5\\mathsf{V}~\\pm0.25\\mathsf{V}$  following guidelines in MIL-STD-883,Method1015. \nPackage types and EXPRESS versions are identified byaone-ortwo-letter prefix to the part number.The prefixesarelistedinTable1. \nFortheextendedtemperaturerangeoption,this data sheet specifies the parameters which deviate from their commercial temperature range limits"
    },
    {
        "page_idx": 5,
        "text": "Table1.EXPRESS Prefix l dent if i cation \n\\begin{tabular}{|c|c|c|c|}\n\\hline \n\\textbf{Prefix} & \\textbf{Package Type} & \\textbf{Temperature Range} & \\textbf{Burn-In} \\\\\n\\hline \nP & Plastic & Commercial & No \\\\\n\\hline \nD & Cardip & Commercial & No \\\\\n\\hline \nN & PLCC & Commercial & No \\\\\n\\hline \nTD & Cardip & Extended & No \\\\\n\\hline \nTP & Plastic & Extended & No \\\\\n\\hline \nTN & PLCC & Extended & No \\\\\n\\hline \nLD & Cardip & Extended & Yes \\\\\n\\hline \nLP & Plastic & Extended & Yes \\\\\n\\hline \n\\end{tabular}\nNOTE: Contact distributor or local sales office to match ExPRESS prefix with proper device \n# \n·Ifan8751BHor8752BHisreplacingan8751Hin afuturedesign,the user should carefully com p are both data sheets forD CorA C Character is tic differences.Note that the  $\\vee_{\\Vdash}$  and  $\\upharpoonright$  specifi- cationsforthe  $\\overline{{\\mathsf{E A}}}$  pin differ significantly between thedevices.\n\n ·ExposuretolightwhentheEPROMdeviceisin operation may cause logic errors.Forthisreason, it is suggested that an opaque label be placed over the window when the die is exposed to am- bientlight \n·The 8051 A HP cannot access external Program or Data memory above 4 K.This means that the following instructions that use the Data Pointer onlyread/write data at address locations below OFFFH: \nMOVX A,@DPTR MOVX @DPTR，A \nWhentheDataPointercontainsanaddressabovethe4Klimit,thoselocationswillnotbeac- cessed. \nTo access Data Memory above 4 K，the MOVX  $\\circledcirc$  Ri,AorMOvXA,@Ri instructions must beused."
    },
    {
        "page_idx": 6,
        "text": "# \nAmbientTemperatureUnderBias.  $\\boldsymbol{-40^{\\circ}\\mathbb{C}}$  to  $\\mathtt{+85^{\\circ}C}$  Storage Temperature.....  $-65^{\\circ}\\mathrm{C}$  to  $+\\,150^{\\circ}\\mathrm{C}$  Voltage on  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\mathsf{P}}}$  Pin to  $\\mathsf{v s s}$  \n8751H.  $-0.5\\mathsf{v}$  to  $+\\,\\pmb{21.5V}$  8751BH/8752BH.. $-0.5\\mathsf{v}$ to $+\\,13.0\\lor$ Voltage on Any Other Pin to  $\\mathsf{v_{S S}}\\cdot\\cdot\\cdot\\cdot-0.5\\mathsf{V}$  to  $+\\,\\mathsf{7v}$  Power Dissipation... ..1.5W NOTICE:Thisisaproductiondatasheet.Itisvalidfor the devices indicated in the revision history.The \n\nspecifications are subject to change without notice. \\*WARNiNG:Stressing the device beyond the\"Absolute MaximumRatings'may cause permanent damage. These are stress ratings only.Operation beyond the Operating Conditions\"is not recommended and ex- tended exposure beyond the\"Operating Conditions\" may affect device reliability. \n# \nDC CHARACTERISTICS(Over Operating Conditions) All parameter values apply to all devices'unlessotherwise indicated \n\\begin{tabular}{|c|l|c|c|c|}\n\\hline \n\\textbf{Symbol} & \\multicolumn{1}{c|}{\\textbf{Description}} & \\textbf{Min} & \\textbf{Max} & \\multicolumn{1}{c|}{\\textbf{Units}} \\\\ \\hline \n$\\text{T}_\\text{A}$ & \\multicolumn{1}{l|}{Ambient Temperature Under Bias} & \\multicolumn{1}{l|}{0} & \\multicolumn{1}{l|}{+ 70} & \\multicolumn{1}{l|}{\\text{$\\circ$}C} \\\\ \n & \\multicolumn{1}{l|}{Commercial} & \\multicolumn{1}{l|}{$-40$} & \\multicolumn{1}{l|}{+ 85} & \\multicolumn{1}{l|}{\\text{$\\circ$}CB} \\\\ \\hline \n$\\text{V}_\\text{CC}$ & \\multicolumn{1}{l|}{Supply Voltage} & \\multicolumn{1}{l|}{4.5} & \\multicolumn{1}{l|}{5.5} & \\multicolumn{1}{l|}{V} \\\\ \\hline \n$\\text{FOSC}$ & \\multicolumn{1}{l|}{Oscillator Frequency} & \\multicolumn{1}{l|}{3.5} & \\multicolumn{1}{l|}{12} & \\multicolumn{1}{l|}{\\text{MHz}} \\\\ \\hline \n\\end{tabular}\n\n\\begin{tabular}{|l|l|c|c|c|c|}\n\\hline \n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Units} & \\textbf{Test Conditions} \\\\\n\\hline \n$\\tilde{\\text{V}}_{\\text{IL}}$ & Input Low Voltage (Exception EA Pin of 8751H and 8751H-8) & $-0.5$ & $0.8$ & V & \\\\\n\\hline \n$\\tilde{\\text{V}}_{\\text{IL}1}$ & Input Low Voltage to EA Pin of 8751H and 8751H-8 & 0 & 0.7 & V & \\\\\n\\hline \n$\\tilde{\\text{V}}_{\\text{{H}}}$ & Input High Voltage (Exception XTAL2, RST) & 2.0 & $\\text{V}_{\\text{CC}}$ + 0.5 & V & \\\\\n\\hline \n$\\tilde{\\text{V}}_{\\text{iH}1}$ & Input High Voltage to XTAL2, RST & 2.5 & $\\text{V}_{\\text{CC}}$ + 0.5 & VXTEL1 = $\\text{V}_{\\text{SS}}$ & \\\\\n\\hline \n$\\tilde{\\text{V}}_{\\text{iH2}}$ & Input High Voltage to EA pin of 8751BH and 8752BH & 4.5 & 5.5V & & \\\\\n\\hline \n$\\text{V}_{\\text{OL}}$ & Output Low Voltage (Ports 1, 2, 3)* & 0.45 & V & $\\text{IOL} = 1.6$ mA & \\\\\n\\hline \n$\\text{V}_{\\text{OL}1}$ & Output Low Voltage (Port 0, ALE, PSEN)* & 0.60 & V & $\\text{IOL} = 3.2$ mA & \\\\\n& 8751H, 8751H-8 & 0.45 & V & $\\text{IOL} = 2.4$ mA & \\\\\n& All Others & 0.45 & V & $\\text{IOL} = 3.2$ mA & \\\\\n\\hline \n$\\text{V}_{\\text{OH}}$ & Output High Voltage (Ports 1, 2, 3, ALE, PSEN) & 2.4 &  & V & $\\text{IOL} = -80$ $\\mu$A \\\\\n\\hline \n$\\text{V}_{\\text{OH}1}$ & Output High Voltage (Port 0 in External Bus Mode) & 2.4 &  & V & $\\text{IOL} = -400$ $\\mu$A \\\\\n\\hline \n$\\text{IIL}$ & Logical 0 Input Current (Ports 1, 2, 3, and RST) & $-500$ & $\\mu$A & $\\text{V}_{\\text{IN}} = 0.45$V & \\\\\n\\hline \n$\\text{IIL}1$ & Logical 0 Input Current (EA) & $-15$ & mA & $\\text{V}_{\\text{IN}} = 0.45$V  & \\\\\n& 8751BH & $-10$ & mA & $\\text{V}_{\\text{IN}} = \\text{V}_{\\text{SS}}$ & \\\\\n& 8752BH & $-10$ & mA & $\\text{V}_{\\text{IN} } = \\text{V}_{\\text{SS}}$ & \\\\\n\\hline \n\\end{tabular}"
    },
    {
        "page_idx": 7,
        "text": "# \nAll parameter values apply to all devices unless otherwise indicated(Continued) \n\\begin{tabular}{|l|l|c|c|c|l|}\n\\hline \n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Units} & \\textbf{Test Conditions} \\\\\n\\hline \nI$_{\\mathrc2}$ & Logical 0 Input Current (XTAL2) & & & $-$3.2 & V$_{\\mathrc}$ = 0.45V \\\\\n\\hline \nI$_{\\mathrc1}$ & Input Leakage Current (Port 0) & & & & \\\\\n & 8751H and 8751H-8 & $\\pm$ 100 & $\\mu$A & 0.45 $\\leq$ V$_{\\mathrc}$ $\\leq$ V$_{\\mathrc}$ & \\\\\n & All Others & $\\pm$ 10 & $\\mu$A & 0.45 $\\leq$ V$_{\\mbox{IN}}$ $\\leq$ V$_{\\mbox{CC}}$ & \\\\\n\\hline \nI$_{\\mathrc}$ & Logical 1 Input Current (EA) & & & & \\\\\n & 8751H and 8751HB-8 & 500 & $\\mu$A & V$_{\\mbox{IN}}$ = 2.4V & \\\\\n & 8751BH/8752BH & 1 & mA & 4.5V < V$_{\\mbox{IN}}$ < 5.5V & \\\\\n\\hline \nI$_{\\mathrc1}$ & Input Current to RST to Activate Reset & 500 & $\\mu$A & V$_{\\mbox{IN}}<$ (V$_{\\mbox{CC}}$ - 1.5V) & \\\\\n\\hline \nI$_{\\mathrc}$ & Power Supply Current: & & & & \\\\\n & 8031AH/8051AH/8051AHP & 125 & mA & All Outputs & \\\\\n & 8032AH/8052AH/8751BH/8752BH & 175 & mA & Disconnected; & \\\\\n & 8751H/8751H-8 & 250 & mA & EA = V$_{\\mbox{CC}}$ & \\\\\n\\hline \nC$_{\\mathrc0}$ & Pin Capacitance & 10 & pF & Test freq = 1 MHz & \\\\\n\\hline \n\\end{tabular}\n# \n1.Capacitive loading on Ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $\\mathsf{v}_{\\mathsf{O u s}}$  OfALE/PROG andPorts1and3.ThenoiseisduetoexternalbuscapacitancedischargingintothePort0andPort2pinswhenthesepins make1-to-O transitions during bus operations.Intheworstcases(capacitive loading  $>\\;100\\;{\\mathsf{p F}}\\}$  ，thenoisepulseonthe ALE/PRO Gp in may exceed  $0.8\\lor$  In such cases it maybe desirable to qualify ALE with a Schmitt Trigger,oruseanaddress latch with a Schmitt TriggerS TROBE input. \nMaximum loL per port pin: 10 mA Maximum loL per 8-bit port - Port 0: 26mA Ports 1,2,and 3: 15mA Aovimiim tatal  $\\mathsf{I o u}$  farallautnutnine 71mA \nIf  $\\mathsf{l o u}$  exceeds the test condition,  $\\mathsf{v o u}$  may exceed the related specification.Pins are not guaranteed to sink current greater than the listed test conditions."
    },
    {
        "page_idx": 8,
        "text": "# \nEach timing symbol has 5 characters.Thefirstchar- acterisalwaysa'T'(standsfortime).Theother characters,depending on their positions，standfor the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for. \nA:Address C:Clock D:InputData H: Logic level HIGH I: Instruction (program memory contents) \nL: Logic level LOw, or ALE P:PSEN Q:Outputdata R:RD signal T:Time V:Valid W:WR signal X: No longer a valid logic level Z:Float \nForexample, TAVLL  $=$  Time from Address Valid to ALE Low TLLPL  $=$  Time from ALE Low toP SEN Low. \nAC CHARACTERISTICS(Under Operating Conditions; Load Capacitance for Port O, ALE/PROG,and  $\\overline{{\\mathsf{P S E N}}}\\,=\\,100\\$  pF; Load Capacitance for All Other Outputs  $=80$  pF) \nEXTERNALPROGRAMMEMORYCHARACTERISTICS \n\\begin{tabular}{|l|l|c|c|c|c|c|}\n\\hline \n& & \\multicolumn{2}{c|}{12 MHz Oscillator} & \\multicolumn{2}{c|}{Variable Oscillator} & \\multirow{2}{*}{Units} \\\\ \\cline{3-6}\n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Min} & \\textbf{Max} & \\\\ \\hline \n1/TCLCL & Oscillator Frequency & & & 3.5 & 12.0 & MHz \\\\ \\hline \nTLHLL & ALE Pulse Width & 127 & & 2TCLCL$-40$ & & ns \\\\ \\hline \nTAVLL & Address Valid to ALE Low & 43 & & TCLCL$-40$ & & ns \\\\ \\hline \nTLLAX & Address Hold after ALE Low & 48 & & TCLCL$-35$ & & ns \\\\ \\hline \nTLLIV & ALE Low to Valid Instr In 8751H & & & & & \\\\ \\hline \n& All Others & 183 & & 4TCLCL$-150$ & ns & 4TCLCL$-100$ \\\\ \\hline \nTLLP & ALE Low to PSEN Low & 58 & & TCLCL$-25$ & & ns \\\\ \\hline \nTPLPH & PSEN Pulse Width & & & & & \\\\ & 8751H & 190 & & 3TCLCL$-60$ & & ns \\\\ & All Others & 215 & & 3TCLCL$-35$ & & ns \\\\ \\hline \nTPLIV & PSEN Low to Valid Instr In 8751H & & & & & \\\\ & All Others & & 100 & & 3TCLCL$-150$ & ns \\\\ \\hline \nTPXIX & Input Instr Hold after PSEN & 0 & & 0 & & 3TCLCL$-125$ & ns \\\\ \\hline \nTPXIZ & Input Instr Float after PSEN & & 63 & & & & ns \\\\ \\hline \nTPXAV & PSEN to Address Valid & 75 & & TCLCL$-8$ & & ns \\\\ \\hline \nTAVIV & Address to Valid Instr In & & & & & \\\\ & 8751H & & 267 & & 5TCLCL$-150$ & ns \\\\ & All Others & & 302 & & 5TCLCL$-115$ & ns \\\\ \\hline \nTPLAZ & PSEN Low to Address Float & & 20 & & & 20 & ns \\\\ \\hline \nTRLRH & $\\overline{\\mathcal{R}}$ Pulse Width & 400 & & 6TCLCL$-100$ & & & ns \\\\ \\hline \nTWLWH & WR Pulse Width & 400 & & 6TCLCL$-100 $ & & & ns \\\\ \\hline \nTRLDV & $\\overline{\\mathcal{R}}$ Low to Valid Data In & & 252 & & 5TCLCL$-165$ & ns & \\\\ \\hline \nTRHDX & Data Hold after $\\overline{\\mathcal{R}}$ & 0 & & 0 & & & ns \\\\ \\hline \nTRHZ & Data Float after $\\overline{\\mathcal{R}}$ & & 97 & & 2TCLCL$-70$ & ns & \\\\ \\hline \nTLLDV & ALE Low to Valid Data In & & 517 & & 8TCLCL$-150$ & ns & \\\\ \\hline \nTAVDV & Address to Valid Data In & & 585 & & 9TCLCL$-165$ & ns & \\\\ \\hline \n\\end{tabular}"
    },
    {
        "page_idx": 9,
        "text": "EXTERNAL PROGRAM MEMORY CHARACTERISTICS(Continued) \n\\begin{tabular}{|c|c|c|c|c|c|}\n\\hline \n\\multirow{2}{*}{\\textbf{Symbol}} & \\multirow{2}{*}{\\textbf{Parameter}} & \\multicolumn{2}{c|}{\\textbf{12 MHz Oscillator}} & \\multicolumn{2}{c|}{\\textbf{Variable Oscillator}} & \\multirow{2}{*}{\\textbf{Units}} \\\\ \\cline{3-6}\n &  & \\textbf{Min} & \\textbf{Max} & \\textbf{Min} & \\textbf{Max} &  \\\\ \\hline \nTLLWL & ALE Low to $\\overline{\\rc}$ or $\\overline{\\rc}$ Low & 200 & 300 & 3TCLCL$-$50 & 3TCLCL$+$50 & ns \\\\ \\hline \nTAVWL & Address to $\\overline{\\rc}$ or $\\overline{\\rc}$ Low & 203 & & 4TCLCL$-$130 & & ns \\\\ \\hline \nTQVWX & Data Valid to $\\overline{\\rc}$ Transition & & & & & \\\\ \n & 8751H & 13 & & TCLCL$-$70 & & ns \\\\ \n & All Others & 23 & & TCLCL$-$60 & & ns \\\\ \\hline \nTQVWH & Data Valid to $\\overline{\\rc}$ High & 433 & & 7TCLCL$-$150 & & ns \\\\ \\hline \nTWHQX & Data Hold after $\\overline{\\rc}$ & 33 & & TCLCL$-$50 & & ns \\\\ \\hline \nTRLAZ & $\\overline{\\rc}$ Low to Address Float & & 20 & & 20 & ns \\\\ \\hline \nTWHLH & $\\overline{\\rc}$ or $\\overline{\\rc}$ High to ALE High & & & & & \\\\ \n & 8751H & 33 & 133 & TCLCL$-$50 & TCLCL$+$50 & ns \\\\ \n & All Others & 43 & 123 & TCLCL$-$40 & TCLCL$+$40 & ns \\\\ \\hline \n\\end{tabular}\n\nNOTE: \\*The8751H-8 is identical to the 8751 H but only operates up to  $\\pmb{\\mathscr{\\textbf{8}}}\\pmb{\\mathsf{M}}\\pmb{\\mathsf{H}}\\pmb{\\mathscr{z}}$  When calculating the AC Characteristics for the 8751H-8,use the 8751 H formula for variable oscillators."
    },
    {
        "page_idx": 10,
        "text": "EXTERNAL PROGRAM MEMORY READ CYCLE \nEXTERNAL DATA MEMORY READ CYCLE \n#"
    },
    {
        "page_idx": 11,
        "text": "# \nTest Conditions: Over Operating Conditions; Load Capacitance  $=~80$  pF \n\\begin{tabular}{|c|c|c|c|c|c|}\n\\hline \n\\multirow{2}{*}{\\textbf{Symbol}} & \\multirow{2}{*}{\\textbf{Parameter}} & \\multicolumn{2}{c|}{\\textbf{12 MHz Oscillator}} & \\multicolumn{2}{c|}{\\textbf{Variable Oscillator}} \\\\ \\cline{3-6} \n &  & \\textbf{Min} & \\textbf{Max} & \\textbf{Min} & \\textbf{Max} \\\\ \\hline \nTXXLXL & Serial Port Clock Cycle Time & 1.0 &  & 12TCLCL &  \\\\ \\hline \nTQVXH & Output Data Setup to Clock Rising Edge & 700 &  & 10TCLCL$-133$ &  \\\\ \\hline \nTXHQX & Output Data Hold after Clock Rising Edge & 50 &  & 2TCLCL$-117$ &  \\\\ \\hline \nTXHDX & Input Data Hold after Clock Rising Edge & 0 &  & 0 &  \\\\ \\hline \nTXHDV & Clock Rising Edge to Input Data Valid &  & 700 &  & 10TCLCL$-133$\\tabularnewline\n\\hline \n\\end{tabular}\n\nSHIFT REGISTER MODE TIMING WAVEFORMS"
    },
    {
        "page_idx": 12,
        "text": "EXTERNAL CLOCK DRIVE \n\\begin{tabular}{|c|c|c|c|c|}\n\\hline \n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Units} \\\\\n\\hline \n1/TCLCL & Oscillator Frequency (except 8751H-8) & 3.5 & 12 & MHz \\\\\n &  & 3.5 & 8 & MHz \\\\\n\\hline \nTCHCX & High Time & 20 & & ns \\\\\n\\hline \nTCLCX & Low Time & 20 & & ns \\\\\n\\hline \nTCLCH & Rise Time & & 20 & ns \\\\\n\\hline \nTCHCL & Fall Time & & 20 & ns \\\\\n\\hline \n\\end{tabular}\n# \n\n#"
    },
    {
        "page_idx": 13,
        "text": "# \nTable 3.EPROM Programming Modes \n\\begin{tabular}{|c|c|c|c|c|c|c|c|c|}\n\\hline \n\\textbf{Mode} & \\textbf{RST} & \\textbf{PSEN} & \\textbf{ALE} & \\textbf{EA} & \\textbf{P2.7} & \\textbf{P2.6} & \\textbf{P2.5} & \\textbf{P2.4} \\\\\n\\hline \nProgram & 1 & 0 & 0* & VPP & 1 & 0 & X & X \\\\\n\\hline \nVerify & 1 & 0 & 1 & 1 & 0 & 0 & X & X \\\\\n\\hline \nSecurity Set & 1 & 0 & 0* & VPP & 1 & 1 & X & X \\\\\n\\hline \n\\end{tabular}\n\nNOTE: “1”  $=$  logic high for that pin  $\"0\"=$  logic low for that pin  $\"\\times\"=$  \"don'tcare\" \n# \nTobeprogrammed,the part must be running with a 4to6MHzoscillator.（Thereasontheoscillator needs to be running is that the internal bus is being used to transfer address and program data to ap pro- priateinternalregisters.)TheaddressofanEPROM location to be programmed is applied to Port 1 and pinsP2.0-P2.3ofPort2,while the code byte to be programmed into that location is applied to Port 0. The other Port 2 pins, and RST, PSEN, and  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P P}}$  shouldbeheldatthe\"Program'levelsindicatedin Table3.ALE/PROG is pulsed low for 50 ms to pro- gram the code byte into the addressed E PROM lo- cation.The setup is shown in Figure 5. \nNormally  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\mathsf{P}}}$  is held at a logic high until just beforeALE/PROG is to be pulsed.Then  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\dot{P}}}$  is raisedto  $+\\,{\\pmb e}1\\,\\lor$  ALE/PROGispulsed,andthen  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\mathsf{P}}}$  is returned to a logic high.Waveformsand detailed timing specifications are shown in later sec tionsofthisdatasheet. \nFigure 5.Programming Configuration \nNotethattheEA/v PPp in must not be allowed togo above the maximum specified VP P level of 21.5Vfor anyamountoftime.Even a narrow glitch above that voltage level can cause permanent damage to the device.The VP P source should be well regulated and free of glitches. \n# \nIf the Security Bit has not been programmed,theon- chip Program Memory can be readout for ver if ica- tionpurposes,ifdesired，eitherduringorafterthe programmingoperation.TheaddressoftheProgramMemory location to be read is applied to Port 1 and pinsP2.0-P2.3.Theotherpinsshouldbeheldatthe \"Verify'levelsindicated inTable3.Thecontentsof the addressed location will come out on PortO.Ex tern al pull ups are required on PortO for this opera tion. \nThesetup,which is shown in Figure 6,isthesame as for programming th eEPROM except that pin P 2.7 is held at a logic low,or maybe used as an active lowreadstrobe. \nFigure 6. Program Verification"
    },
    {
        "page_idx": 14,
        "text": "# \nThe security feature consists of a “locking\" bit which when programmed denies electrical access by any external means to the on-chip Program Memory. The bit is programmed as shown in Figure 7.The setup and procedure are the same as for normal EPROM programming, except that P2.6 is held at a logichigh.Port0,Port1andpinsP2.0-P2.3maybe inanystate.Theotherpinsshouldbeheldatthe \"'Security' levels indicated in Table 3. \nOncetheSecurityBithasbeenprogrammed,itcan be cleared only by full erasure of the ProgramMe m ory.While it is programmed，the internal Program Memory cannot be readout,the device cannot be further programmed,and it cannot execute out of external program memory.ErasingtheEPROM, thus clearing the Security Bit,restores the device's full functionality.It can then be reprogrammed. \n# \nErasure of th eEPROM begins to occur when the device is exposed to light with wavelengths shorter than approximately 4,0o0 Angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an ex- tendedtime(about 1 week in sunlight,or3yearsin room-level fluorescent lighting)could cause in ad ver- tenterasure.If an application subjects the device to this type of exposure,it is suggested that an opaque label be placed over the window. \nFigure 7. Programming the Security Bit \nThe recommended erasure procedure is exposure to ultraviolet light(at2537Angstroms)toanintegrat- ed dose of atleast 15 W-sec/cm2.Exposingthe EPROMtoanultravioletlampof  $12{,}000\\ \\mu W/{\\sf c m}^{2}$  rating for 20 to 30 minutes,at a distance of about 1inch,shouldbesufficient. \nErasure leaves the array in an all 1'sstate \n# \n\\begin{tabular}{|c|c|c|c|c|}\n\\hline \n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Units} \\\\\n\\hline \nVPP & Programming Supply Voltage & 20.5 & 21.5 & V \\\\\n\\hline \nIPP & Programming Supply Current & & 30 & mA \\\\\n\\hline \n1/TCLCL & Oscillator Frequency & 4 & 6 & MHz \\\\\n\\hline \nTAVGL & Address Setup to PROG Low & 48TCLCL & & \\\\\n\\hline \nTGAX & Address Hold after PROG & 48TCLCL & & \\\\\n\\hline \nTDVGL & Data Setup to PROG Low & 48TCLCL & & \\\\\n\\hline \nTGHX & Data Hold after PROG & 48TCLCL & & \\\\\n\\hline \nTEHSH & P2.7 (ENABLE) High to VPP & 48TCLCL & & \\\\\n\\hline \nTSHGL & VPP Setup to PROG Low & 10 & & $\\mu$s \\\\\n\\hline \nTGHSL & VPP Hold after PROG & 10 & & $\\mu$s \\\\\n\\hline \nTGLGH & PROG Width & 45 & 55 & ms \\\\\n\\hline \nTAVQV & Address to Data Valid & & 48TCLCL & \\\\\n\\hline \nTELQV & ENABLE Low to Data Valid & & 48TCLCL & \\\\\n\\hline \nTEHQZ & Data Float after ENABLE & 0 & 48TCLCL & \\\\\n\\hline \n\\end{tabular}"
    },
    {
        "page_idx": 15,
        "text": "E PROM PROGRAMMING AND VERIFICATION WAVEFORMS"
    },
    {
        "page_idx": 16,
        "text": "# \nTo be programmed, the 875XBH must be running with a 4 to 6 MHz oscillator.(The reason the os cilla- tor needs to be running is that the internal bus is being used to transfer address and program data to appropriateinternalregisters.)Theaddressofan E PROM location to be programmed is applied to Port1andpinsP2.0-P2.4ofPort2,whilethecodebyte to be programmed into that location is applied toPort0.TheotherPort 2and3pins,andRST, PSEN,and  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P}\\mathsf{P}}$  shouldbeheld at the\"Program' levelsindicatedinTable1.ALE/PROGispulsedlow to program the code byte into the addressed EPROMlocation.The setup is shown in Figure 8. \nNormally EA/Vpp is held at a logic high_until just before ALE/PROG is to be pulsed. Then  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\dot{P}}}$  is raisedtoVpp,ALE/PROGispulsedlow，andthen EA/Vppis returned to a valid high voltage.Thevolt- ageonthe  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\mathsf{P}}}$  pin must beat the valid  $\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P P}}$  high level before a verify is attempted.Waveforms and detailed timing specifications are shown in later sections of this data sheet \nNotethatthe  $\\scriptstyle\\overline{{\\mathsf{E A}}}/\\mathsf{v}_{\\mathsf{P\\mathsf{P}}}$  pin must notbe allowed togo above the maximum specified Vp p level for any amountoftime.Even a narrow glitch above that volt- agelevelcancausepermanentdamagetothede vice.TheVppsourceshouldbewellregulatedand freeofglitches. \nFigure 8. Programming the EPROM \nTable4.E PROM Programming Modes for 875 X BH \n\\begin{tabular}{|l|c|c|c|c|c|c|c|c|}\n\\hline \n\\multicolumn{1}{|c|}{\\textbf{MODE}} & \\textbf{RST} & \\textbf{\\underline{PSEN}} & \\textbf{\\underline{ALE/}} & \\textbf{EA/} & \\textbf{P2.7} & \\textbf{P2.6} & \\textbf{P3.6} & \\textbf{P3.7} \\\\\n\\hline \nProgram Code Data & 1 & 0 & 0* & Vpp & 1 & 0 & 1 & 1 \\\\\n\\hline \nVerify Code Data & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\\\\n\\hline \nProgram Encryption Table & 1 & 0 & 0* & Vpp & 1 & 0  & 0 & 1 \\\\\nUse Addresses 0-1FH & & & & & & & & \\\\\n\\hline \nProgram Lock & x=1 & 1 & 0* & Vpp & 1 & 1 & 1 & 1 \\\\\nBits (LxB) & x=2 & 1 & 0* & Vpp & 1 & 1 & 0 & 0 \\\\\n\\hline \nRead Signature & & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\\\\n\\hline \n\\end{tabular}\n\nNOTES: \"1”  $=$  Valid high for that pin  $\"0\"=$  Valid low for that pin  $\"\\mathsf{V_{P P}}\"~=~+~12.75\\mathsf{V}~\\pm0.25\\mathsf{V}$  \\*ALE/PROGispulsedlowfor  $100\\;{\\mathfrak{u s}}$  forprogramming.(Quick-Pulse Programming)"
    },
    {
        "page_idx": 17,
        "text": "# \nThe 875 x BH can be programmed using the Quick Pulse Programming Algorithm for microcontrollers. Thefeaturesof the new programming method area lowerVpp（12.75 volts as compared to 21 volts)and ashorterprogrammingpulse.Forexample,itispos- sible to program the entire 8 Kbytes of 875XBH E PROM memory in less than 25 seconds with this algorithm! \nTo program the part using the new algorithm,Vpp mustbe  $12.75~\\pm0.25$  Volts.ALE/PROGispulsed lowfor1o0μseconds,25timesasshownin Figure9.Then,the byte just programmed maybe verified.After programming,the entire array should beverified.The Program Lock features are pro- g rammed using the same method,butwiththesetup asshowninTable4.The only difference in program ming Lock features is that the Lock features cannot be directly verified. Instead, verification of program- ming is by observing that their features are enabled. \n# \nIf the Lock Bits have not been programmed,theon- chip Program Memory can be readout for ver if ica tionpurposes,if desired，eitherduring or after the programmingoperation.TheaddressoftheProgramMemory location to be read is applied to Port 1 and pins  ${\\sf P2.0}\\cdot{\\sf P2.4}$  .Theotherpinsshouldbeheldat the“Verify”levels indicated in Table 1.Thecon- tents of the addressed location will come out on Port 0.Externalpullups are required on Port Ofor this operation.(lf the Encryption Array in th eEPROM has been programmed,the data present at Port 0 willbeCodeDataXNOREncryptionData.Theuser must know the Encryption Array contents to manual- ly\"unencrypt”the data during verify.) \nThesetup,which is shown in Figure 10,isthesame as for programming th eEPROM except that pin P 2.7 is held at a logic low,or maybe used as an active lowreadstrobe. \nFigure 9. PROG Waveforms \n\nFigure10.Verifying theEPROM"
    },
    {
        "page_idx": 18,
        "text": "# \nThetwo-level Program Lock system consists of 2 Lockbitsanda32-byte Encryption Array which are used to protect the program memory against soft- warepiracy. \n# \nWithintheEPROMarrayare32bytesofEncryption Array that are initially un programmed(all1s).Every time that a byte is addressed during a verify,5ad- dress lines are used to select a byte of the Encryp- tionArray.Thisbyteisthenexclusive-NORed (XNOR)withthecodebyte,creating an Encrypted Verifybyte.Thealgorithm,with the array in the un- programmedstate（all1s),will return the code in its original,unmodifiedform. \nIt is recommended that whenever the Encryption Ar- ray is used, at least one of the Lock Bits be pro- grammedaswell. \n# \nAlsoincludedintheEPROMProgramLockscheme are two Lock Bits which function as shown in Table 5. \nErasing th eEPROM also erases the Encryption Ar ray and the Lock Bits,returning the part to full un locked functionality. \nTable5.Lock Bits and their Features \n\\begin{tabular}{cc|cc}\n\\cline{2-3}\n\\multicolumn{2}{c|}{\\textbf{Lock Bits}} & \\multicolumn{2}{c}{\\textbf{}} \\\\ \\cline{3-4}\n\\cline{3-4}\n\\textbf{LB1} & \\textbf{LB2} & \\multicolumn{2}{c}{\\textbf{Logic Enabled}} \\\\ \\cline{3-4}\n &  & \\textbf{Minimum Program Lock features enabled.} (Code Verify will still be) \\textbf{encrypted} by the Encryption \\textbf{Array}) &  \\\\ \\cline{3-4}\n &  & \\textbf{P} & \\textbf{U} \\\\ \\cline{3-4}\n &  & \\textbf{P} & \\parbox{2.2cm}{Minimum Program Lock features executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the EPROM is disabled} \\\\ \\cline{3-4}\n & \\textbf{P} & \\textbf{P} & \\textbf{P} \\\\ \\cline{3-4}\n & \\textbf{P} & \\textit{Same as above, but Verify is also disabled} \\\\ \\cline{3-4}\n & \\textbf{U} & \\textit{Reserved for Future Definition} \\\\ \\cline{3-4}\n & \\textit{P} & \\textit{P} & \\textit{P} \\\\ \\cline{3-4}\n\\end{tabular}\n\n $\\mathsf{P}\\,=$  Programmed  $\\boldsymbol{\\mathsf{U}}=$  Unprogrammed \n# \nThe signature bytes are read by the same procedure as a normal verification of locations 030 Hand 031 H exceptthatP3.6andP3.7 need to be pulled to a logiclow.The values returned are: \n $(030\\mathsf{H})\\,=\\,89\\mathsf{H}$  indicates manufactured by Intel  $(\\!031\\,{\\sf H}\\!)\\,=\\,{\\sf51}\\,{\\sf H}$  indicates8751BH 52 H indicates 8752 BH \nTo ensure proper functionality of the chip,theinter n ally latched value of the  $\\overrightarrow{\\mathsf{E A}}$  pin must agree with its externalstate."
    },
    {
        "page_idx": 19,
        "text": "# \nErasure of th eEPROM begins to occur when the 8752 B His exposed to light with wavelengths shorter than approximately 4,oooAngstroms.Sincesunlight and fluorescent lighting have wavelengths in this range,exposuretotheselightsourcesoveranex- tendedtime(about 1 week in sunlight,or3yearsin room-level fluorescent lighting)could cause in ad ver- tenterasure.If an application subjects the device to this type of exposure,it is suggested that an opaque label be placed over the window. \n\nThe recommended erasure procedure is exposure to ultraviolet light(at2537Angstroms)toanintegrat- ed dose of at lease 15 W-sec/cm.Exposingthe EPROMtoanultravioletlampof  $12{,}000~\\mu\\mathsf{W}/\\mathsf{c}$  cmrat- ingfor30minutes,at a distance of about 1 inch, shouldbesufficient. \nErasure leaves the array in an all 1 s state \n# \n $(\\mathsf{T}_{\\mathsf{A}}\\,=\\,\\mathsf{Z1}^{\\circ}{\\mathsf{C}}$  to  $\\scriptstyle{\\mathcal{Z}}^{\\circ}\\subset$   $\\mathsf{V_{C C}}={\\bf5.0}\\mathsf{V}\\pm10\\%$   $\\mathsf{v}_{\\mathsf{S S}}=0\\mathsf{V})$  \n\\begin{tabular}{|l|c|c|c|c|}\n\\hline \n\\textbf{Symbol} & \\textbf{Parameter} & \\textbf{Min} & \\textbf{Max} & \\textbf{Units} \\\\\n\\hline \nVpp & Programming Supply Voltage & 12.5 & 13.0 & V \\\\\n\\hline \nIpp & Programming Supply Current & & 50 & mA \\\\\n\\hline \n1/TCLCL & Oscillator Frequency & 4 & 6 & MHz \\\\\n\\hline \nTAVGL & Address Setup to PROG Low & 48TCLCL & & \\\\\n\\hline \nTGHAX & Address Hold After PROG & 48TCLCL & & \\\\\n\\hline \nTDVGL & Data Setup to PROG Low & 48TCLCL & & \\\\\n\\hline \nTGHDX & Data Hold After PROG & 48TCLCL & & \\\\\n\\hline \nTEHSH & P2.7 (ENABLE) High to Vpp & 48TCLCL & & \\\\\n\\hline \nTSHGL & Vpp Setup to PROG Low & 10 & & $\\mu$s \\\\\n\\hline \nTGHSL & Vpp Hold After PROG & 10 & & $\\mu$s \\\\\n\\hline \nTGLGH & PROG Width & 90 & 110 & $\\mu$s \\\\\n\\hline \nTAVQV & Address to Data Valid & & 48TCLCL & \\\\\n\\hline \nTELVQ & ENABLE Low to Data Valid & & 48TCLCL & \\\\\n\\hline \nTEHQZ & Data Float After ENABLE & 0 & 48TCLCL & \\\\\n\\hline \nTGHGL & PROG High to PROG Low & 10 & & $\\mu$s \\\\\n\\hline \n\\end{tabular}\n\n#"
    },
    {
        "page_idx": 20,
        "text": "# \nDatasheets are changed as new device information becomes available. Verify with your local Intel sales office that you have the latest version before finalizing a design or ordering devices. \nThe following differences exist between this data sheet(272318-002)and the previous version(272318-001): 1.RemovedQPandQD(commercial with extended burn-in)fromTable1.EXPRESS Prefix Identification. \nThis datasheet (272318-001) replaces the following datasheets: MCS?51Controllers(270048-007) 8051AHP(270279-004) 8751BH(270248-005) 8751BHEXPRESS(270708-001) 8752BH(270429-004) 8752BHEXPRESS(270650-002)"
    }
]