; ModuleID = '../../third_party/pdfium/xfa/fgas/layout/fx_linebreak.cpp'
source_filename = "../../third_party/pdfium/xfa/fgas/layout/fx_linebreak.cpp"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

@_ZN12_GLOBAL__N_125gs_FX_LineBreak_PairTableE = internal unnamed_addr constant <{ <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, [38 x i8], <{ [26 x i8], [12 x i8] }> }> <{ <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"^^^^^^^^^^^^^^^^^^^M^^^^^^", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^++^^^^++\1A\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"^^+++^^^++++++++++^<^+++++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^++++++++++^<^+++++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A\1A\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A\1A\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A+\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A++\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^\1A\1A+++\1A++\1A\1A^<^+++++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^\1A\1A++\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^++++\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^\1A\1A++\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+\1A+^^^\1A\1A+\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+\1A+^^^\1A\1A\1A\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^++++++++++^<^+++++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A\1A\1A\1A\1A++\1A^^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A\1A^\1A\1A\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A\1A++\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"+^+++^^^++++++++++^<^+++++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A+", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^++++\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A++", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A+", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+++^^^\1A+\1A\1A\1A+++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }>, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^\1A^^^\1A^\1A+\1A\1A\1A^^+\1A\1A^<^\1A\1A\1A^\1A", [12 x i8] zeroinitializer }>, [38 x i8] zeroinitializer, <{ [26 x i8], [12 x i8] }> <{ [26 x i8] c"\1A^+\1A+^^^\1A\1A\1A\1A\1A\1A++\1A\1A^<^\1A\1A\1A\1A\1A", [12 x i8] zeroinitializer }> }>, align 16

; Function Attrs: norecurse nounwind readnone ssp uwtable
define hidden zeroext i8 @_Z24GetLineBreakTypeFromPair16FX_BREAKPROPERTYS_(i8 zeroext, i8 zeroext) local_unnamed_addr #0 {
  %3 = zext i8 %0 to i64
  %4 = zext i8 %1 to i64
  %5 = getelementptr inbounds [38 x [38 x i8]], [38 x [38 x i8]]* bitcast (<{ <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, <{ [26 x i8], [12 x i8] }>, [38 x i8], <{ [26 x i8], [12 x i8] }> }>* @_ZN12_GLOBAL__N_125gs_FX_LineBreak_PairTableE to [38 x [38 x i8]]*), i64 0, i64 %3, i64 %4
  %6 = load i8, i8* %5, align 1
  ret i8 %6
}

attributes #0 = { norecurse nounwind readnone ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
