set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {DES_ALGORITHM_128BIT.vo DES_ALGORITHM_128BIT_v.sdo}}
	{{"Fast Model"} {DES_ALGORITHM_128BIT_fast.vo DES_ALGORITHM_128BIT_v_fast.sdo}}
}
