$date
	Sun Oct 23 06:45:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#766834
b101 &
b101 %
1$
b101 !
1"
#766835
0"
#766838
b10000 &
b10000 %
#766842
b1000 &
b1000 %
#766846
b100 &
b100 %
#766850
b10 &
b10 %
#766854
b1 &
1#
b1 %
#766858
b0 &
b0 %
0#
0$
#1724978
b1 &
b1 %
1$
b1 !
1"
#1724979
0"
#1724982
1#
#1724986
b0 &
b0 %
0#
0$
#2765918
b1110 &
b1110 %
1$
b1110 !
1"
#2765919
0"
#2765922
b111 &
b111 %
#2765926
b10110 &
b10110 %
#2765930
b1011 &
b1011 %
#2765934
b100010 &
b100010 %
#2765938
b10001 &
b10001 %
#2765942
b110100 &
b110100 %
#2765946
b11010 &
b11010 %
#2765950
b1101 &
b1101 %
#2765954
b101000 &
b101000 %
#2765958
b10100 &
b10100 %
#2765962
b1010 &
b1010 %
#2765966
b101 &
b101 %
#2765970
b10000 &
b10000 %
#2765974
b1000 &
b1000 %
#2765978
b100 &
b100 %
#2765982
b10 &
b10 %
#2765986
b1 &
b1 %
1#
#2765990
b0 &
0#
b0 %
0$
#4500012
