// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _solveStage3_HH_
#define _solveStage3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "stage3Prepare.h"
#include "solveStage3a.h"
#include "findEdge.h"

namespace ap_rtl {

struct solveStage3 : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<3> > fC_V;
    sc_in< sc_lv<3> > sC_V;
    sc_in< sc_lv<8> > moveCounter_V_i;
    sc_out< sc_lv<8> > moveCounter_V_o;
    sc_out< sc_logic > moveCounter_V_o_ap_vld;
    sc_out< sc_lv<8> > moves_V_address0;
    sc_out< sc_logic > moves_V_ce0;
    sc_out< sc_logic > moves_V_we0;
    sc_out< sc_lv<4> > moves_V_d0;
    sc_out< sc_lv<6> > cubieColor_V_address0;
    sc_out< sc_logic > cubieColor_V_ce0;
    sc_out< sc_logic > cubieColor_V_we0;
    sc_out< sc_lv<3> > cubieColor_V_d0;
    sc_in< sc_lv<3> > cubieColor_V_q0;
    sc_out< sc_lv<6> > cubieColor_V_address1;
    sc_out< sc_logic > cubieColor_V_ce1;
    sc_out< sc_logic > cubieColor_V_we1;
    sc_out< sc_lv<3> > cubieColor_V_d1;
    sc_in< sc_lv<3> > cubieColor_V_q1;


    // Module declarations
    solveStage3(sc_module_name name);
    SC_HAS_PROCESS(solveStage3);

    ~solveStage3();

    sc_trace_file* mVcdFile;

    stage3Prepare* grp_stage3Prepare_fu_32;
    solveStage3a* grp_solveStage3a_fu_44;
    findEdge* grp_findEdge_fu_54;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_ap_start;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_ap_done;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_ap_idle;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_ap_ready;
    sc_signal< sc_lv<6> > grp_stage3Prepare_fu_32_cubieColor_V_address0;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_cubieColor_V_ce0;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_cubieColor_V_we0;
    sc_signal< sc_lv<3> > grp_stage3Prepare_fu_32_cubieColor_V_d0;
    sc_signal< sc_lv<6> > grp_stage3Prepare_fu_32_cubieColor_V_address1;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_cubieColor_V_ce1;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_cubieColor_V_we1;
    sc_signal< sc_lv<3> > grp_stage3Prepare_fu_32_cubieColor_V_d1;
    sc_signal< sc_lv<8> > grp_stage3Prepare_fu_32_moveCounter_V_o;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_moveCounter_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_stage3Prepare_fu_32_moves_V_address0;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_moves_V_ce0;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_moves_V_we0;
    sc_signal< sc_lv<4> > grp_stage3Prepare_fu_32_moves_V_d0;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_ap_start;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_ap_done;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_ap_idle;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_ap_ready;
    sc_signal< sc_lv<8> > grp_solveStage3a_fu_44_moveCounter_V_o;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_moveCounter_V_o_ap_vld;
    sc_signal< sc_lv<8> > grp_solveStage3a_fu_44_moves_V_address0;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_moves_V_ce0;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_moves_V_we0;
    sc_signal< sc_lv<4> > grp_solveStage3a_fu_44_moves_V_d0;
    sc_signal< sc_lv<6> > grp_solveStage3a_fu_44_cubieColor_V_address0;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_cubieColor_V_ce0;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_cubieColor_V_we0;
    sc_signal< sc_lv<3> > grp_solveStage3a_fu_44_cubieColor_V_d0;
    sc_signal< sc_lv<6> > grp_solveStage3a_fu_44_cubieColor_V_address1;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_cubieColor_V_ce1;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_cubieColor_V_we1;
    sc_signal< sc_lv<3> > grp_solveStage3a_fu_44_cubieColor_V_d1;
    sc_signal< sc_logic > grp_findEdge_fu_54_ap_start;
    sc_signal< sc_logic > grp_findEdge_fu_54_ap_done;
    sc_signal< sc_logic > grp_findEdge_fu_54_ap_idle;
    sc_signal< sc_logic > grp_findEdge_fu_54_ap_ready;
    sc_signal< sc_lv<6> > grp_findEdge_fu_54_cubieColor_V_address0;
    sc_signal< sc_logic > grp_findEdge_fu_54_cubieColor_V_ce0;
    sc_signal< sc_lv<6> > grp_findEdge_fu_54_cubieColor_V_address1;
    sc_signal< sc_logic > grp_findEdge_fu_54_cubieColor_V_ce1;
    sc_signal< sc_lv<4> > grp_findEdge_fu_54_ap_return;
    sc_signal< sc_logic > grp_stage3Prepare_fu_32_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_solveStage3a_fu_44_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_findEdge_fu_54_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > tmp_fu_64_p2;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_state3;
    static const sc_lv<8> ap_ST_fsm_state4;
    static const sc_lv<8> ap_ST_fsm_state5;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_cubieColor_V_address0();
    void thread_cubieColor_V_address1();
    void thread_cubieColor_V_ce0();
    void thread_cubieColor_V_ce1();
    void thread_cubieColor_V_d0();
    void thread_cubieColor_V_d1();
    void thread_cubieColor_V_we0();
    void thread_cubieColor_V_we1();
    void thread_grp_findEdge_fu_54_ap_start();
    void thread_grp_solveStage3a_fu_44_ap_start();
    void thread_grp_stage3Prepare_fu_32_ap_start();
    void thread_moveCounter_V_o();
    void thread_moveCounter_V_o_ap_vld();
    void thread_moves_V_address0();
    void thread_moves_V_ce0();
    void thread_moves_V_d0();
    void thread_moves_V_we0();
    void thread_tmp_fu_64_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
