
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      digital_pll
die area:    ( 0 0 ) ( 114895 125615 )
trackPts:    12
defvias:     4
#components: 1604
#terminals:  55
#snets:      2
#nets:       436

reading guide ...

#guides:     2647
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 142

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 15468
mcon shape region query size = 17345
met1 shape region query size = 3890
via shape region query size = 392
met2 shape region query size = 223
via2 shape region query size = 392
met3 shape region query size = 214
via3 shape region query size = 392
met4 shape region query size = 121
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 458 pins
  complete 100 unique inst patterns
  complete 136 unique inst patterns
  complete 421 groups
Expt1 runtime (pin-level access point gen): 1.52572
Expt2 runtime (design-level access pattern gen): 0.24801
#scanned instances     = 1604
#unique  instances     = 142
#stdCellGenAp          = 3000
#stdCellValidPlanarAp  = 100
#stdCellValidViaAp     = 1992
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1278
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:06, elapsed time = 00:00:01, memory = 16.64 (MB), peak = 16.75 (MB)

post process guides ...
GCELLGRID X 0 DO 18 STEP 6900 ;
GCELLGRID Y 0 DO 16 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1022
mcon guide region query size = 0
met1 guide region query size = 776
via guide region query size = 0
met2 guide region query size = 395
via2 guide region query size = 0
met3 guide region query size = 18
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 1417 vertical wires in 1 frboxes and 794 horizontal wires in 1 frboxes.
Done with 131 vertical wires in 1 frboxes and 195 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21.92 (MB), peak = 26.32 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 21.93 (MB), peak = 26.32 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 35.58 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 37.70 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 44.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 40.73 (MB)
    completing 50% with 5 violations
    elapsed time = 00:00:00, memory = 55.30 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:01, memory = 54.55 (MB)
    completing 70% with 26 violations
    elapsed time = 00:00:01, memory = 53.97 (MB)
    completing 80% with 26 violations
    elapsed time = 00:00:01, memory = 54.93 (MB)
    completing 90% with 30 violations
    elapsed time = 00:00:03, memory = 64.29 (MB)
    completing 100% with 53 violations
    elapsed time = 00:00:03, memory = 38.90 (MB)
  number of violations = 150
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 397.25 (MB), peak = 397.37 (MB)
total wire length = 8920 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 4396 um
total wire length on LAYER met2 = 4417 um
total wire length on LAYER met3 = 106 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2522
up-via summary (total 2522):

-----------------------
 FR_MASTERSLICE       0
            li1    1249
           met1    1255
           met2      18
           met3       0
           met4       0
-----------------------
                   2522


start 1st optimization iteration ...
    completing 10% with 150 violations
    elapsed time = 00:00:00, memory = 411.02 (MB)
    completing 20% with 150 violations
    elapsed time = 00:00:00, memory = 411.02 (MB)
    completing 30% with 150 violations
    elapsed time = 00:00:00, memory = 413.34 (MB)
    completing 40% with 150 violations
    elapsed time = 00:00:00, memory = 413.80 (MB)
    completing 50% with 119 violations
    elapsed time = 00:00:00, memory = 419.19 (MB)
    completing 60% with 119 violations
    elapsed time = 00:00:00, memory = 419.53 (MB)
    completing 70% with 98 violations
    elapsed time = 00:00:00, memory = 423.44 (MB)
    completing 80% with 98 violations
    elapsed time = 00:00:01, memory = 425.84 (MB)
    completing 90% with 74 violations
    elapsed time = 00:00:02, memory = 423.84 (MB)
    completing 100% with 21 violations
    elapsed time = 00:00:02, memory = 396.97 (MB)
  number of violations = 21
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 396.97 (MB), peak = 425.98 (MB)
total wire length = 8844 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 4428 um
total wire length on LAYER met2 = 4312 um
total wire length on LAYER met3 = 102 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2494
up-via summary (total 2494):

-----------------------
 FR_MASTERSLICE       0
            li1    1247
           met1    1229
           met2      18
           met3       0
           met4       0
-----------------------
                   2494


start 2nd optimization iteration ...
    completing 10% with 21 violations
    elapsed time = 00:00:00, memory = 398.25 (MB)
    completing 20% with 21 violations
    elapsed time = 00:00:00, memory = 399.11 (MB)
    completing 30% with 21 violations
    elapsed time = 00:00:01, memory = 413.89 (MB)
    completing 40% with 17 violations
    elapsed time = 00:00:01, memory = 388.20 (MB)
    completing 50% with 17 violations
    elapsed time = 00:00:01, memory = 392.32 (MB)
    completing 60% with 17 violations
    elapsed time = 00:00:01, memory = 399.49 (MB)
    completing 70% with 17 violations
    elapsed time = 00:00:01, memory = 402.20 (MB)
    completing 80% with 17 violations
    elapsed time = 00:00:02, memory = 419.45 (MB)
    completing 90% with 18 violations
    elapsed time = 00:00:02, memory = 404.67 (MB)
    completing 100% with 13 violations
    elapsed time = 00:00:02, memory = 397.05 (MB)
  number of violations = 13
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 397.05 (MB), peak = 425.98 (MB)
total wire length = 8798 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4383 um
total wire length on LAYER met2 = 4308 um
total wire length on LAYER met3 = 102 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2492
up-via summary (total 2492):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1221
           met2      18
           met3       0
           met4       0
-----------------------
                   2492


start 3rd optimization iteration ...
    completing 10% with 13 violations
    elapsed time = 00:00:00, memory = 399.37 (MB)
    completing 20% with 13 violations
    elapsed time = 00:00:00, memory = 399.62 (MB)
    completing 30% with 13 violations
    elapsed time = 00:00:00, memory = 403.48 (MB)
    completing 40% with 13 violations
    elapsed time = 00:00:00, memory = 404.52 (MB)
    completing 50% with 12 violations
    elapsed time = 00:00:00, memory = 411.77 (MB)
    completing 60% with 12 violations
    elapsed time = 00:00:00, memory = 425.44 (MB)
    completing 70% with 9 violations
    elapsed time = 00:00:00, memory = 410.82 (MB)
    completing 80% with 9 violations
    elapsed time = 00:00:00, memory = 412.43 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:02, memory = 423.82 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:02, memory = 391.86 (MB)
  number of violations = 0
cpu time = 00:00:03, elapsed time = 00:00:02, memory = 391.86 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 394.43 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 395.48 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 395.70 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 395.70 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 395.83 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 395.83 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 395.83 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 398.66 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 401.43 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 401.50 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 401.50 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 402.52 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 406.64 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 406.79 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 408.85 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.66 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.87 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.87 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.87 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.87 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 410.87 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 410.87 (MB), peak = 430.58 (MB)
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507


complete detail routing
total wire length = 8807 um
total wire length on LAYER li1 = 3 um
total wire length on LAYER met1 = 4345 um
total wire length on LAYER met2 = 4288 um
total wire length on LAYER met3 = 170 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 2507
up-via summary (total 2507):

-----------------------
 FR_MASTERSLICE       0
            li1    1253
           met1    1225
           met2      29
           met3       0
           met4       0
-----------------------
                   2507

cpu time = 00:00:20, elapsed time = 00:00:13, memory = 410.87 (MB), peak = 430.58 (MB)

post processing ...

Runtime taken (hrt): 17.2955
