<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_hal_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_HAL_RCC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_HAL_RCC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;   </div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Include RCC HAL Extended module */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* (include on top of file since RCC structures are defined in extended file) */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a>&quot;</span>   </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html">   70</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;{</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">   72</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">OscillatorType</a>;       </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">   75</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">HSEState</a>;             </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">   78</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">LSEState</a>;             </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">   81</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">HSIState</a>;             </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">   84</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">HSICalibrationValue</a>;   </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">   87</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">LSIState</a>;             </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">   90</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a> <a class="code" href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">PLL</a>;        </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html">   97</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">   99</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">ClockType</a>;             </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">  102</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">SYSCLKSource</a>;          </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">  105</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">AHBCLKDivider</a>;         </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">  108</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">APB1CLKDivider</a>;        </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">  111</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">APB2CLKDivider</a>;        </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  128</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">  129</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  130</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">  131</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  132</a></span>&#160;<span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">  140</a></span>&#160;<span class="preprocessor">#define RCC_HSE_OFF                      ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">  141</a></span>&#160;<span class="preprocessor">#define RCC_HSE_ON                       RCC_CR_HSEON</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">  142</a></span>&#160;<span class="preprocessor">#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  150</a></span>&#160;<span class="preprocessor">#define RCC_LSE_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">  151</a></span>&#160;<span class="preprocessor">#define RCC_LSE_ON                     RCC_BDCR_LSEON</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">  152</a></span>&#160;<span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  160</a></span>&#160;<span class="preprocessor">#define RCC_HSI_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  161</a></span>&#160;<span class="preprocessor">#define RCC_HSI_ON                     RCC_CR_HSION</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  163</a></span>&#160;<span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT     ((uint32_t)0x10U)         </span><span class="comment">/* Default HSI calibration trimming value */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">  171</a></span>&#160;<span class="preprocessor">#define RCC_LSI_OFF                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">  172</a></span>&#160;<span class="preprocessor">#define RCC_LSI_ON                     RCC_CSR_LSION</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">  180</a></span>&#160;<span class="preprocessor">#define RCC_PLL_NONE                   ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  181</a></span>&#160;<span class="preprocessor">#define RCC_PLL_OFF                    ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">  182</a></span>&#160;<span class="preprocessor">#define RCC_PLL_ON                     ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l_p___clock___divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">  190</a></span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV2                  ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l_p___clock___divider.html#ga91b2c03c1f205addc5f52a1e740f801a">  191</a></span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV4                  ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l_p___clock___divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">  192</a></span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV6                  ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l_p___clock___divider.html#gaab7662734bfff248c5dad97ea5f6736e">  193</a></span>&#160;<span class="preprocessor">#define RCC_PLLP_DIV8                  ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">  201</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  202</a></span>&#160;<span class="preprocessor">#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">  210</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK             ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">  211</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_HCLK               ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">  212</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1              ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  213</a></span>&#160;<span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2              ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  221</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  222</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  223</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  232</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI      RCC_CFGR_SWS_HSI   </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">  233</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE      RCC_CFGR_SWS_HSE   </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">  234</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK   RCC_CFGR_SWS_PLL   </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">  242</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">  243</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">  244</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">  245</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">  246</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">  247</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">  248</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">  249</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  250</a></span>&#160;<span class="preprocessor">#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  258</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  259</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  260</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  261</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">  262</a></span>&#160;<span class="preprocessor">#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">  270</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE             ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  271</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI             ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">  272</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV2        ((uint32_t)0x00020300U)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga242119dd2fc5e6ec6d7c2aa239dbcb9f">  273</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV3        ((uint32_t)0x00030300U)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">  274</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV4        ((uint32_t)0x00040300U)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga229473454f04d994e1ed1751d6b19e48">  275</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV5        ((uint32_t)0x00050300U)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gae541538e57fdf779b8f16202416c799a">  276</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV6        ((uint32_t)0x00060300U)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga352febcf0ae6b14407f0e6aae66ffe11">  277</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV7        ((uint32_t)0x00070300U)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">  278</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV8        ((uint32_t)0x00080300U)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gafabded7bf1f0108152a9c2301fdbe251">  279</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV9        ((uint32_t)0x00090300U)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab53e5fbbd7510563393fde77cfdde411">  280</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV10       ((uint32_t)0x000A0300U)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gae0ca4ffa1a26f99e377c56183ea68ec1">  281</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV11       ((uint32_t)0x000B0300U)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga06837111cb6294d55f681347514a233d">  282</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV12       ((uint32_t)0x000C0300U)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga2c447a815f2e116f88b604eeaa7aab0b">  283</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV13       ((uint32_t)0x000D0300U)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5dceac607cd03d87002cdb78b3234941">  284</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV14       ((uint32_t)0x000E0300U)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga9594f8553a259c18fb354e903c01b041">  285</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV15       ((uint32_t)0x000F0300U)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">  286</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV16       ((uint32_t)0x00100300U)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga62707003a86f4c4747ae89af2e561e0c">  287</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV17       ((uint32_t)0x00110300U)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga264428cbc7bc54bfcd794a4027ac1f5e">  288</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV18       ((uint32_t)0x00120300U)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gaf2d8f6e3e5887bb5c853944fd35b677a">  289</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV19       ((uint32_t)0x00130300U)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gab72789d4d0c5de2a7e771d538567b92e">  290</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV20       ((uint32_t)0x00140300U)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga70a0ee7e610273af753eca611e959dfc">  291</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV21       ((uint32_t)0x00150300U)</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga02eac6a5a2eec79514d1637c747d69aa">  292</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV22       ((uint32_t)0x00160300U)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gac707188b45213d39ad11e2440f77e235">  293</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV23       ((uint32_t)0x00170300U)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gabc9c05156ca310200f3716af4209594a">  294</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV24       ((uint32_t)0x00180300U)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gaef79b940c2bcfee57380e23c4e893767">  295</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV25       ((uint32_t)0x00190300U)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gaa3d9b9568edda64d88361e76a3a50ed0">  296</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV26       ((uint32_t)0x001A0300U)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga65afd29f069e2e9b607212876d7860e5">  297</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV27       ((uint32_t)0x001B0300U)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga28e7a9291c903b820991c3a3e80c9ae1">  298</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV28       ((uint32_t)0x001C0300U)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#gac22536498ea83e12ecd83f04d5e98858">  299</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV29       ((uint32_t)0x001D0300U)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga5849760bab0f4057bd254cd022dc1a7a">  300</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV30       ((uint32_t)0x001E0300U)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___r_c_c___r_t_c___clock___source.html#ga074ac97804136221e39f50eb4cf13e3a">  301</a></span>&#160;<span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV31       ((uint32_t)0x001F0300U)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">  311</a></span>&#160;<span class="preprocessor">#define RCC_MCO1                         ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">  312</a></span>&#160;<span class="preprocessor">#define RCC_MCO2                         ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">  320</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSI               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  321</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  322</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">  323</a></span>&#160;<span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o2___clock___source.html#ga54de4030872bb1307c7d7c8a3bd33131">  331</a></span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o2___clock___source.html#ga02b34da36ca51681c7d5fb62d8f9b04b">  332</a></span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o2___clock___source.html#gade7c384e5e76c52d76b589297a8a6934">  333</a></span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_o2___clock___source.html#ga706e33338111d8ef82b00a54eba0215c">  334</a></span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  342</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_1                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">  343</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#gab9dac03733c3c5bd8877ef43bff3d5f4">  344</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  345</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga67292dd05ceb8189ec439d4ac4d58b88">  346</a></span>&#160;<span class="preprocessor">#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  354</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSIRDY                    ((uint8_t)0x01U)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">  355</a></span>&#160;<span class="preprocessor">#define RCC_IT_LSERDY                    ((uint8_t)0x02U)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  356</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSIRDY                    ((uint8_t)0x04U)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">  357</a></span>&#160;<span class="preprocessor">#define RCC_IT_HSERDY                    ((uint8_t)0x08U)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  358</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLRDY                    ((uint8_t)0x10U)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">  359</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20U)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga4f9e4c71ae81585c30cf0a87bc1d8cca">  360</a></span>&#160;<span class="preprocessor">#define RCC_IT_PLLSAIRDY                 ((uint8_t)0x40U)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">  361</a></span>&#160;<span class="preprocessor">#define RCC_IT_CSS                       ((uint8_t)0x80U)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* Flags in the CR register */</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">  376</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21U)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  377</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_HSERDY                  ((uint8_t)0x31U)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  378</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39U)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga31e67a9f19cf673acf196d19f443f3d5">  379</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3BU)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga950937b7612d558939956056d9632b96">  380</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PLLSAIRDY               ((uint8_t)0x3CU)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* Flags in the BDCR register */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">  383</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSERDY                  ((uint8_t)0x41U)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* Flags in the CSR register */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">  386</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61U)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4">  387</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_BORRST                  ((uint8_t)0x79U)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  388</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PINRST                  ((uint8_t)0x7AU)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">  389</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_PORRST                  ((uint8_t)0x7BU)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  390</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_SFTRST                  ((uint8_t)0x7CU)</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  391</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7DU)</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  392</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7EU)</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">  393</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7FU)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e_drive___configuration.html#gab5fa5b50304710db2d7f6d583a225da3">  401</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_LOW                 ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e_drive___configuration.html#ga1151beb7f9869e91fe7617936ad0efff">  402</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMLOW           RCC_BDCR_LSEDRV_1</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e_drive___configuration.html#ga295eed1e1368d526fa0f6356ceecbc48">  403</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMHIGH          RCC_BDCR_LSEDRV_0</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e_drive___configuration.html#ga90b0854f3813d7ab2781519bfa58fd95">  404</a></span>&#160;<span class="preprocessor">#define RCC_LSEDRIVE_HIGH                RCC_BDCR_LSEDRV</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">  425</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                                      </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">  433</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN);\</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">  441</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">  442</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA1EN))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">  455</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_WWDGEN);\</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                      </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">  463</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_PWREN);\</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">                                      } while(0)                                      </span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">  471</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_WWDGEN))</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">  472</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_PWREN)) </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">  484</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN);\</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                                      </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">  492</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SYSCFGEN))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">  505</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()         ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) != RESET)  </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">  506</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA1EN)) != RESET)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">  508</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_DISABLED()        ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_CRCEN)) == RESET)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">  509</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_DISABLED()       ((RCC-&gt;AHB1ENR &amp; (RCC_AHB1ENR_DMA1EN)) == RESET)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">  521</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) != RESET)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">  522</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_ENABLED()         ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) != RESET)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">  524</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_DISABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_WWDGEN)) == RESET)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">  525</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_DISABLED()        ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_PWREN)) == RESET)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">  537</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) != RESET)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">  538</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED()     ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_SYSCFGEN)) == RESET)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga87d828d91e67aaa931853a60779826c2">  547</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFFU)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gaf12ffda90699081f29cf76dab39b1944">  548</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga9135dece327ecc27f333f86dcf3ba8ee">  549</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga23b6a1e77c4f045c29cc36a4b1e910b0">  551</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00U)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#gab7426b24c0b9d6aaec3c17f98735a178">  552</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___force___release.html#ga8f7eef8316c35175df11d77f5106d334">  553</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA1RST))</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">  562</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">  563</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">  564</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">  566</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00U) </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">  567</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_WWDGRST))</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">  568</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_PWRRST))</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">  577</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFFU)  </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">  578</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">  580</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00U)</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">  581</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SYSCFGRST))</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda">  594</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">  595</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">  597</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245">  598</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA1LPEN))</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">  606</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">  607</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">  609</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_WWDGLPEN))</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">  610</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_PWRLPEN))</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">  618</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43">  619</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SYSCFGLPEN))</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e">  633</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()     ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_CRCLPEN)) != RESET)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#ga2840d82c5565e7690a69a6848fa50fea">  634</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN)) != RESET)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gacb97eeee02557f4c5a3afd480227dd1c">  636</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED()    ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_CRCLPEN)) == RESET)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html#gac5b14fe76c4661619636fcdf08e2a874">  637</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;AHB1LPENR &amp; (RCC_AHB1LPENR_DMA1LPEN)) == RESET)</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga60b229aff9ca29a44a5470f52a48bb2f">  650</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) != RESET)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga898edde3fc183744da208db023828303">  651</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED()       ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) != RESET)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8">  653</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED()     ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_WWDGLPEN)) == RESET)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga13a44a1aacea32084e5bcdba69e4a636">  654</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED()      ((RCC-&gt;APB1LPENR &amp; (RCC_APB1LPENR_PWRLPEN)) == RESET)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0e518b9a088d789d700d121db458403a">  667</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED()    ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga564fe78887dba5a7da7da1b9f2ffb372">  668</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED()   ((RCC-&gt;APB2LPENR &amp; (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">  691</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_ENABLE() (RCC-&gt;CR |= (RCC_CR_HSION))</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">  692</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_HSION))</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_i___configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">  700</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) (MODIFY_REG(RCC-&gt;CR,\</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">        RCC_CR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) &lt;&lt; POSITION_VAL(RCC_CR_HSITRIM)))</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">  718</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()  (RCC-&gt;CSR |= (RCC_CSR_LSION))</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">  719</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSI_DISABLE() (RCC-&gt;CSR &amp;= ~(RCC_CSR_LSION))</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">  749</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                    do {                                        \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">                      if ((__STATE__) == RCC_HSE_ON)            \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_OFF)      \</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                      else if ((__STATE__) == RCC_HSE_BYPASS)   \</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);        \</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;CR, RCC_CR_HSEON);         \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">                      else                                      \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                      {                                         \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEON);       \</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;CR, RCC_CR_HSEBYP);      \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                      }                                         \</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">  797</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__) \</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                    do {                                       \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                      if((__STATE__) == RCC_LSE_ON)            \</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                      else if((__STATE__) == RCC_LSE_OFF)      \</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                      else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP);   \</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">                        SET_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);    \</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                      else                                     \</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">                      {                                        \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEON);  \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                        CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_LSEBYP); \</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                      }                                        \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">  830</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()  (RCC-&gt;BDCR |= (RCC_BDCR_RTCEN))</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">  831</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_DISABLE() (RCC-&gt;BDCR &amp;= ~(RCC_BDCR_RTCEN))</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">  854</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) &amp; RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">                                                 MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) &amp; 0xFFFFCFF)) : CLEAR_BIT(RCC-&gt;CFGR, RCC_CFGR_RTCPRE)</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                                   </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga2b1e5349631886f29040d7a31c002718">  857</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">                                                    RCC-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFF);  \</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">                                                   } while (0)</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">  866</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   (RCC-&gt;BDCR |= (RCC_BDCR_BDRST))</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">  867</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() (RCC-&gt;BDCR &amp;= ~(RCC_BDCR_BDRST))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">  883</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">  884</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC-&gt;CR, RCC_CR_PLLON)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;                            </div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gaf9a8466f991888332ec978dc92c62d7d">  894</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___configuration.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">  905</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___i2_s___configuration.html#ga3927ddd738bac3fe4d99a277e1d5830f">  922</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) do {RCC-&gt;CFGR &amp;= ~(RCC_CFGR_I2SSRC); \</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">                                             RCC-&gt;CFGR |= (__SOURCE__);       \</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">                                            }while(0)</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___i2_s___configuration.html#ga397893a952906f8caa8579a56c3a17a6">  929</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE() (RCC-&gt;CR |= (RCC_CR_PLLI2SON))</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___r_c_c___p_l_l___i2_s___configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">  930</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE() (RCC-&gt;CR &amp;= ~(RCC_CR_PLLI2SON))</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">  946</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">  955</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE() ((uint32_t)(RCC-&gt;CFGR &amp; RCC_CFGR_SWS))</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga9e21c193560567cfc3f908d733d9b19b">  971</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) \</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">                  (MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">  980</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC-&gt;PLLCFGR &amp; RCC_PLLCFGR_PLLSRC))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 1005</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">        MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                </div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___m_c_ox___clock___config.html#gabb7360422910dd65312786fc49722d25"> 1024</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">        MODIFY_REG(RCC-&gt;CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) &lt;&lt; 3)));</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 1046</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 1059</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139"> 1073</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d"> 1087</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 1092</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC-&gt;CSR |= RCC_CSR_RMVF)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#ga80017c6bf8a5c6f53a1a21bb8db93a82"> 1112</a></span>&#160;<span class="preprocessor">#define RCC_FLAG_MASK  ((uint8_t)0x1F)</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 1113</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) &gt;&gt; 5) == 1)? RCC-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? RCC-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? RCC-&gt;CSR :RCC-&gt;CIR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))!= 0)? 1 : 0)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment">/* Include RCC HAL Extension module */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a>&quot;</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">/* Initialization and de-initialization functions  ******************************/</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___exported___functions___group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/* Peripheral Control functions  ************************************************/</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="keywordtype">void</span>     <a class="code" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="keywordtype">void</span>     <a class="code" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="keywordtype">void</span>     <a class="code" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;uint32_t <a class="code" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;uint32_t <a class="code" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;uint32_t <a class="code" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;uint32_t <a class="code" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="keywordtype">void</span>     <a class="code" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="keywordtype">void</span>     <a class="code" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* CSS NMI IRQ handler */</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span> </div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gac0cd4ed24fa948844e1a40b12c450f32"> 1175</a></span>&#160;<span class="preprocessor">#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad9e56670dcbbe9dbc3a8971b36bbec58"> 1176</a></span>&#160;<span class="preprocessor">#define HSI_TIMEOUT_VALUE          ((uint32_t)2)  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad52c7f624c88b0c82ab41b9dbd2b347f"> 1177</a></span>&#160;<span class="preprocessor">#define LSI_TIMEOUT_VALUE          ((uint32_t)2)  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gad54d8ad9b3511329efee38b3ad0665de"> 1178</a></span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          ((uint32_t)2)  </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___r_c_c___private___constants.html#gab3caadc0f23d394d1033aba55d31fcdc"> 1179</a></span>&#160;<span class="preprocessor">#define CLOCKSWITCH_TIMEOUT_VALUE  ((uint32_t)5000) </span><span class="comment">/* 5 s    */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/* CIR register byte 2 (Bits[15:8]) base address */</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias.html#ga97f80d22ba3506a43accbeb9ceb31f51"> 1186</a></span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE1_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">/* CIR register byte 3 (Bits[23:16]) base address */</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias.html#ga1387fb2dfadb830eb83ab2772c8d2294"> 1189</a></span>&#160;<span class="preprocessor">#define RCC_CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias.html#gae578b5efd6bd38193ab426ce65cb77b1"> 1191</a></span>&#160;<span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE      ((uint32_t)100)</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___r_c_c___bit_address___alias.html#gafe8ed1c0ca0e1c17ea69e09391498cc7"> 1192</a></span>&#160;<span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga3da0bb3923503cb8e84e5bd75912fbb8"> 1208</a></span>&#160;<span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) &lt;= 15)</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga287bbcafd73d07ec915c2f793301908a"> 1210</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">                         ((HSE) == RCC_HSE_BYPASS))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga95d2678bf8f46e932e7cba75619a4d2c"> 1213</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">                         ((LSE) == RCC_LSE_BYPASS))</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga9d2bad5b4ad9ba8fb224ddbd949c27d6"> 1216</a></span>&#160;<span class="preprocessor">#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gaaa7381dd9821c69346ce64453863b786"> 1218</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga373b85039eb8036373fe80948c153ee0"> 1220</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gae1aef66aae2c0374be3c7c62d389282f"> 1222</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">                                  ((SOURCE) == RCC_PLLSOURCE_HSE))</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga0797bfc445903525324cbd06a6cebbd2"> 1225</a></span>&#160;<span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga8db327c085e20aeb673a9784f8508597"> 1228</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLM_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 63))</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga12835741fbedd278ad1e91abebe00837"> 1230</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLN_VALUE(VALUE) ((50 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gad808f83505f4e802e5bafab7831f0235"> 1232</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == RCC_PLLP_DIV2) || ((VALUE) == RCC_PLLP_DIV4) || \</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">                                  ((VALUE) == RCC_PLLP_DIV6) || ((VALUE) == RCC_PLLP_DIV8))</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gad66dbe75bf8ab2b64b200e796281a851"> 1234</a></span>&#160;<span class="preprocessor">#define IS_RCC_PLLQ_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga6e9f1c193a2f41bcb3c2f7fa8459b5b3"> 1236</a></span>&#160;<span class="preprocessor">#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">                           ((HCLK) == RCC_SYSCLK_DIV512))</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gaedf7abbab300ed340b88d5f665910707"> 1242</a></span>&#160;<span class="preprocessor">#define IS_RCC_CLOCKTYPE(CLK) ((1 &lt;= (CLK)) &amp;&amp; ((CLK) &lt;= 15))</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gab70f1257ea47c1da4def8e351af4d9f2"> 1244</a></span>&#160;<span class="preprocessor">#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">                           ((PCLK) == RCC_HCLK_DIV16))</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga008588e892390391710b57f25ef242bd"> 1248</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO(MCOX) (((MCOX) == RCC_MCO1) || ((MCOX) == RCC_MCO2))</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga073031d9c90c555f7874912b7e4905f6"> 1251</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f"> 1254</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#ga152403e1f22fd14bb9a5d86406fe593f"> 1257</a></span>&#160;<span class="preprocessor">#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">                             ((DIV) == RCC_MCODIV_5)) </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gafda50a08dc048f7c272bf04ec9c2c2b7"> 1260</a></span>&#160;<span class="preprocessor">#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) &lt;= 0x1F)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gad15919da708f31ad296809804307df1d"> 1262</a></span>&#160;<span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || \</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || \</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || \</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || \</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || \</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || \</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || \</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || \</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || \</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || \</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || \</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || \</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || \</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || \</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || \</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">                                     ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31))</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___r_c_c___i_s___r_c_c___definitions.html#gaf7352dd8ce16d551cf93ffcf6d3b78f1"> 1280</a></span>&#160;<span class="preprocessor">#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDRIVE_LOW)        || \</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_MEDIUMLOW)  || \</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_MEDIUMHIGH) || \</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">                                 ((DRIVE) == RCC_LSEDRIVE_HIGH))</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;}</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:90</div></div>
<div class="ttc" id="stm32f7xx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32f7xx__hal__rcc__ex_8h.html">stm32f7xx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extension module. </div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:97</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:78</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:105</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:99</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:65</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:72</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_ga6b82cafd84a33caa126523b3d288f14b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a></div><div class="ttdeci">void HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:111</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:102</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:84</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:87</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:70</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a></div><div class="ttdeci">void HAL_RCC_DisableCSS(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:81</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gaa05b9157de5a48617bd06eb6aafa68aa"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a></div><div class="ttdeci">void HAL_RCC_CSSCallback(void)</div></div>
<div class="ttc" id="struct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:108</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:57</div></div>
<div class="ttc" id="struct_r_c_c___osc_init_type_def_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:75</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="group___r_c_c___exported___functions___group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__rcc_8h.html">stm32f7xx_hal_rcc.h</a></li>
    <li class="footer">Generated on Tue Jun 9 2020 01:26:00 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
