--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17353 paths analyzed, 1728 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.212ns.
--------------------------------------------------------------------------------
Slack:                  12.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_100 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_100 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.BQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_100
    SLICE_X3Y21.B5       net (fanout=3)        0.821   L_reg/M_trigger_type_q_100
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.867ns logic, 5.250ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_100 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.117ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_100 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.BQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_100
    SLICE_X3Y21.B5       net (fanout=3)        0.821   L_reg/M_trigger_type_q_100
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.117ns (1.867ns logic, 5.250ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_102 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_102 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_102
    SLICE_X3Y21.B3       net (fanout=3)        0.802   L_reg/M_trigger_type_q_102
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (1.867ns logic, 5.231ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_102 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_102 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_102
    SLICE_X3Y21.B3       net (fanout=3)        0.802   L_reg/M_trigger_type_q_102
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (1.867ns logic, 5.231ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_100 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_100 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.BQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_100
    SLICE_X3Y21.B5       net (fanout=3)        0.821   L_reg/M_trigger_type_q_100
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (1.867ns logic, 5.221ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_100 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.088ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_100 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.BQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_100
    SLICE_X3Y21.B5       net (fanout=3)        0.821   L_reg/M_trigger_type_q_100
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.088ns (1.867ns logic, 5.221ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_101 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_101 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_101
    SLICE_X3Y21.B4       net (fanout=3)        0.787   L_reg/M_trigger_type_q_101
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (1.867ns logic, 5.216ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_101 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.083ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_101 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_101
    SLICE_X3Y21.B4       net (fanout=3)        0.787   L_reg/M_trigger_type_q_101
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (1.867ns logic, 5.216ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_102 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_102 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_102
    SLICE_X3Y21.B3       net (fanout=3)        0.802   L_reg/M_trigger_type_q_102
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.867ns logic, 5.202ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_102 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_102 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_102
    SLICE_X3Y21.B3       net (fanout=3)        0.802   L_reg/M_trigger_type_q_102
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.867ns logic, 5.202ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_103 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.594 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_103 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.AQ       Tcko                  0.525   L_reg/M_trigger_type_q_106
                                                       L_reg/wave_capture/M_trigger_type_q_103
    SLICE_X3Y21.B2       net (fanout=3)        0.764   L_reg/M_trigger_type_q_103
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (1.867ns logic, 5.193ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_103 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.594 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_103 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.AQ       Tcko                  0.525   L_reg/M_trigger_type_q_106
                                                       L_reg/wave_capture/M_trigger_type_q_103
    SLICE_X3Y21.B2       net (fanout=3)        0.764   L_reg/M_trigger_type_q_103
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.060ns (1.867ns logic, 5.193ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_101 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_101 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_101
    SLICE_X3Y21.B4       net (fanout=3)        0.787   L_reg/M_trigger_type_q_101
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.867ns logic, 5.187ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_101 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.054ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.594 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_101 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y21.CQ       Tcko                  0.525   L_reg/M_trigger_type_q_102
                                                       L_reg/wave_capture/M_trigger_type_q_101
    SLICE_X3Y21.B4       net (fanout=3)        0.787   L_reg/M_trigger_type_q_101
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.054ns (1.867ns logic, 5.187ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_103 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.594 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_103 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.AQ       Tcko                  0.525   L_reg/M_trigger_type_q_106
                                                       L_reg/wave_capture/M_trigger_type_q_103
    SLICE_X3Y21.B2       net (fanout=3)        0.764   L_reg/M_trigger_type_q_103
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (1.867ns logic, 5.164ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_103 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 4)
  Clock Path Skew:      -0.068ns (0.594 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_103 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y21.AQ       Tcko                  0.525   L_reg/M_trigger_type_q_106
                                                       L_reg/wave_capture/M_trigger_type_q_103
    SLICE_X3Y21.B2       net (fanout=3)        0.764   L_reg/M_trigger_type_q_103
    SLICE_X3Y21.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
                                                       L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o1
    SLICE_X2Y23.B1       net (fanout=2)        1.103   L_reg/wave_capture/M_trigger_type_q[100]_M_trigger_type_q[103]_OR_170_o
    SLICE_X2Y23.B        Tilo                  0.235   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D1       net (fanout=18)       1.955   L_reg/wave_capture/M_state_q_FSM_FFd2-In316
    SLICE_X9Y18.D        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en1_G
    SLICE_X9Y18.C6       net (fanout=1)        0.143   L_reg/wave_capture/N137
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (1.867ns logic, 5.164ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_16 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.913ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_16 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_16
    SLICE_X5Y13.C3       net (fanout=3)        0.793   L_reg/M_trigger_type_q_16
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (1.772ns logic, 5.141ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  12.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_16 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.913ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_16 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_16
    SLICE_X5Y13.C3       net (fanout=3)        0.793   L_reg/M_trigger_type_q_16
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.913ns (1.772ns logic, 5.141ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  12.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_16 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_16 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_16
    SLICE_X5Y13.C3       net (fanout=3)        0.793   L_reg/M_trigger_type_q_16
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.772ns logic, 5.112ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  12.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_16 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.884ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_16 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.AQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_16
    SLICE_X5Y13.C3       net (fanout=3)        0.793   L_reg/M_trigger_type_q_16
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.884ns (1.772ns logic, 5.112ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  12.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_17 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_17 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.BQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_17
    SLICE_X5Y13.C4       net (fanout=3)        0.755   L_reg/M_trigger_type_q_17
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.772ns logic, 5.103ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_17 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_17 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.BQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_17
    SLICE_X5Y13.C4       net (fanout=3)        0.755   L_reg/M_trigger_type_q_17
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.772ns logic, 5.103ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_35 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_35 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_35
                                                       L_reg/wave_capture/M_trigger_type_q_35
    SLICE_X5Y13.D3       net (fanout=3)        1.157   L_reg/M_trigger_type_q_35
    SLICE_X5Y13.D        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o1
    SLICE_X3Y18.B3       net (fanout=2)        1.117   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
    SLICE_X3Y18.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[48]_M_trigger_type_q[51]_OR_118_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A4       net (fanout=1)        0.929   L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.891ns logic, 4.969ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_35 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_35 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_35
                                                       L_reg/wave_capture/M_trigger_type_q_35
    SLICE_X5Y13.D3       net (fanout=3)        1.157   L_reg/M_trigger_type_q_35
    SLICE_X5Y13.D        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o1
    SLICE_X3Y18.B3       net (fanout=2)        1.117   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
    SLICE_X3Y18.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[48]_M_trigger_type_q[51]_OR_118_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A4       net (fanout=1)        0.929   L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.891ns logic, 4.969ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  12.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_17 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_17 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.BQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_17
    SLICE_X5Y13.C4       net (fanout=3)        0.755   L_reg/M_trigger_type_q_17
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.772ns logic, 5.074ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  12.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_17 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_17 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.BQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_17
    SLICE_X5Y13.C4       net (fanout=3)        0.755   L_reg/M_trigger_type_q_17
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.772ns logic, 5.074ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  13.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_35 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_35 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_35
                                                       L_reg/wave_capture/M_trigger_type_q_35
    SLICE_X5Y13.D3       net (fanout=3)        1.157   L_reg/M_trigger_type_q_35
    SLICE_X5Y13.D        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o1
    SLICE_X3Y18.B3       net (fanout=2)        1.117   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
    SLICE_X3Y18.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[48]_M_trigger_type_q[51]_OR_118_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A4       net (fanout=1)        0.929   L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU0  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.891ns logic, 4.940ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_35 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.831ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.594 - 0.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_35 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y14.DQ       Tcko                  0.525   L_reg/M_trigger_type_q_35
                                                       L_reg/wave_capture/M_trigger_type_q_35
    SLICE_X5Y13.D3       net (fanout=3)        1.157   L_reg/M_trigger_type_q_35
    SLICE_X5Y13.D        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o1
    SLICE_X3Y18.B3       net (fanout=2)        1.117   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
    SLICE_X3Y18.B        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[48]_M_trigger_type_q[51]_OR_118_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A4       net (fanout=1)        0.929   L_reg/wave_capture/M_state_q_FSM_FFd2-In312
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEBWEU1  net (fanout=4)        1.199   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEB             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.891ns logic, 4.940ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_18 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_18 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.CQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_18
    SLICE_X5Y13.C5       net (fanout=3)        0.636   L_reg/M_trigger_type_q_18
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL0  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.772ns logic, 4.984ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  13.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               L_reg/wave_capture/M_trigger_type_q_18 (FF)
  Destination:          L_reg/wave_capture/ram/Mram_mem (RAM)
  Requirement:          20.000ns
  Data Path Delay:      6.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (0.594 - 0.730)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: L_reg/wave_capture/M_trigger_type_q_18 to L_reg/wave_capture/ram/Mram_mem
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y13.CQ       Tcko                  0.430   L_reg/M_trigger_type_q_19
                                                       L_reg/wave_capture/M_trigger_type_q_18
    SLICE_X5Y13.C5       net (fanout=3)        0.636   L_reg/M_trigger_type_q_18
    SLICE_X5Y13.C        Tilo                  0.259   L_reg/wave_capture/M_trigger_type_q[32]_M_trigger_type_q[35]_OR_102_o
                                                       L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o1
    SLICE_X2Y13.A2       net (fanout=2)        1.069   L_reg/wave_capture/M_trigger_type_q[16]_M_trigger_type_q[19]_OR_86_o
    SLICE_X2Y13.A        Tilo                  0.235   L_reg/wave_capture/M_trigger_type_q[24]_M_trigger_type_q[27]_OR_94_o
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A2       net (fanout=1)        1.513   L_reg/wave_capture/M_state_q_FSM_FFd2-In311
    SLICE_X9Y18.A        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C2       net (fanout=10)       0.538   L_reg/wave_capture/M_state_q_FSM_FFd2-In314
    SLICE_X9Y18.C        Tilo                  0.259   L_reg/wave_capture/N137
                                                       L_reg/wave_capture/M_state_q_M_ram_write_en11
    RAMB8_X1Y10.WEAWEL1  net (fanout=4)        1.228   L_reg/wave_capture/M_ram_write_en
    RAMB8_X1Y10.CLKAWRCLKTrcck_WEA             0.330   L_reg/wave_capture/ram/Mram_mem
                                                       L_reg/wave_capture/ram/Mram_mem
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.772ns logic, 4.984ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: L_reg/wave_capture/ram/Mram_mem/CLKAWRCLK
  Logical resource: L_reg/wave_capture/ram/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: L_reg/wave_capture/ram/Mram_mem/CLKBRDCLK
  Logical resource: L_reg/wave_capture/ram/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y10.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_sck_reg_q[0]/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/uart_rx/M_rxd_q/CLK0
  Logical resource: avr/uart_rx/M_rxd_q/CLK0
  Location pin: ILOGIC_X7Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: avr/M_block_q[3]/CLK
  Logical resource: avr/Mshreg_M_block_q_2/CLK
  Location pin: SLICE_X8Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_7/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_4/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_7/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_5/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_7/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_6/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_7/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_7/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/wave_capture/BUS_0003_Decoder_245_OUT[43]/CLK
  Logical resource: L_reg/wave_capture/M_trigger_index_q_0/CK
  Location pin: SLICE_X0Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_39/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_36/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_39/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_37/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_39/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_38/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_39/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_39/CK
  Location pin: SLICE_X0Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_58/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_55/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_58/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_56/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_58/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_57/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_58/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_58/CK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_106/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_103/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_106/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_104/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_106/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_105/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_106/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_106/CK
  Location pin: SLICE_X0Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_127/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_127/CK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_sck_reg_q_1/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_miso_reg_q/CLK
  Logical resource: avr/spi_slave/M_miso_reg_q/CK
  Location pin: SLICE_X4Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_11/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_8/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: L_reg/M_trigger_type_q_11/CLK
  Logical resource: L_reg/wave_capture/M_trigger_type_q_9/CK
  Location pin: SLICE_X4Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.212|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17353 paths, 0 nets, and 2746 connections

Design statistics:
   Minimum period:   7.212ns{1}   (Maximum frequency: 138.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 16 21:24:54 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



