==============================================================
Guild: wafer.space Community
Channel: ğŸ—ï¸ - Designing / project-template
After: 11/27/2025 19:50
==============================================================

[11/27/2025 20:26] _luke_w_
You can? FPGAs normally already handle this with their own PoR, before your bitstream ever loads

{Reactions}
ğŸ‘ğŸ»

[11/27/2025 20:30] logic_anarchy
Yes, that's what I thought, which is why I wanted to ask you again.


==============================================================
Exported 2 message(s)
==============================================================
