// Seed: 2791756306
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  module_0 modCall_1 ();
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_2 #(
    parameter id_13 = 32'd79,
    parameter id_15 = 32'd7,
    parameter id_4  = 32'd72
) (
    id_1[id_15 :-1'b0],
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7[-1 : id_4],
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    id_16
);
  input wire id_16;
  output wire _id_15;
  output wire id_14;
  inout wire _id_13;
  output wire id_12;
  inout wire id_11;
  module_0 modCall_1 ();
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire id_17, id_18;
  logic [7:0] id_19;
  logic id_20;
  wire id_21;
  assign id_19[~id_13 :-1] = -1'h0 - -1 + id_11;
endmodule
