<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="Master_clock_div_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_clock_div_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_clock_div_1_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_clock_div_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_tx_mod_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_tx_mod_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_rx_mod_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_rx_mod_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_shift_register_gener_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_shift_register_gener_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_NOT_gate_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_NOT_gate_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_latch_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_latch_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_prescaler_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_prescaler_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="Master_Chip_Select_0_0_synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/Master_Chip_Select_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="Master_clock_div_0_0_synth_1"/>
		<Parent Id="Master_clock_div_1_0_synth_1"/>
		<Parent Id="Master_tx_mod_0_0_synth_1"/>
		<Parent Id="Master_rx_mod_0_0_synth_1"/>
		<Parent Id="Master_shift_register_gener_0_0_synth_1"/>
		<Parent Id="Master_NOT_gate_0_0_synth_1"/>
		<Parent Id="Master_latch_0_0_synth_1"/>
		<Parent Id="Master_prescaler_0_0_synth_1"/>
		<Parent Id="Master_Chip_Select_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Corne/Documents/MEGA/4. Semester/Digital/FPGA_1_MASTER/FPGA_1_MASTER.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="Master_clock_div_0_0_synth_1"/>
		<Parent Id="Master_clock_div_1_0_synth_1"/>
		<Parent Id="Master_tx_mod_0_0_synth_1"/>
		<Parent Id="Master_rx_mod_0_0_synth_1"/>
		<Parent Id="Master_shift_register_gener_0_0_synth_1"/>
		<Parent Id="Master_NOT_gate_0_0_synth_1"/>
		<Parent Id="Master_latch_0_0_synth_1"/>
		<Parent Id="Master_prescaler_0_0_synth_1"/>
		<Parent Id="Master_Chip_Select_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

