$date
	Thu Nov 14 22:16:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module rom_tb $end
$var wire 16 ! data [15:0] $end
$var reg 8 " address [7:0] $end
$scope module uut $end
$var wire 8 # address [7:0] $end
$var wire 16 $ data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000001111 $
b0 #
b0 "
b1000000000001111 !
$end
#100
b10000001000000 !
b10000001000000 $
b1 "
b1 #
#200
b10011100000000 !
b10011100000000 $
b10 "
b10 #
#300
b1000000000000000 !
b1000000000000000 $
b11 "
b11 #
#400
bx !
bx $
b100 "
b100 #
#500
b101 "
b101 #
#600
b110 "
b110 #
#700
b111 "
b111 #
#800
b1000 "
b1000 #
#900
b1001 "
b1001 #
#1000
b1010 "
b1010 #
