#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 17 18:50:40 2022
# Process ID: 6576
# Current directory: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/ban_interface/xsim_script.tcl}
# Log file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/sim/verilog/xsim.log
# Journal file: /home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/sim/verilog/xsim.jou
# Running On: lorenzo-System-Product-Name, OS: Linux, CPU Frequency: 4413.288 MHz, CPU Physical cores: 8, Host memory: 33511 MB
#-----------------------------------------------------------
source xsim.dir/ban_interface/xsim_script.tcl
# xsim {ban_interface} -autoloadwcfg -tclbatch {ban_interface.tcl}
Time resolution is 1 ps
source ban_interface.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2076 [0.00%] @ "125000"
// RTL Simulation : 1 / 2076 [100.00%] @ "165000"
// RTL Simulation : 2 / 2076 [100.00%] @ "205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 475 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 2076 [100.00%] @ "535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 2076 [100.00%] @ "695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 2076 [100.00%] @ "855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 2076 [100.00%] @ "985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 2076 [100.00%] @ "1465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1475 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 8 / 2076 [100.00%] @ "1525000"
// RTL Simulation : 9 / 2076 [100.00%] @ "1585000"
// RTL Simulation : 10 / 2076 [100.00%] @ "1635000"
// RTL Simulation : 11 / 2076 [100.00%] @ "1685000"
// RTL Simulation : 12 / 2076 [100.00%] @ "1725000"
// RTL Simulation : 13 / 2076 [100.00%] @ "1765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 14 / 2076 [100.00%] @ "1925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 15 / 2076 [100.00%] @ "2075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 16 / 2076 [100.00%] @ "2205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 17 / 2076 [100.00%] @ "2685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 18 / 2076 [100.00%] @ "2715000"
// RTL Simulation : 19 / 2076 [100.00%] @ "2745000"
// RTL Simulation : 20 / 2076 [100.00%] @ "2795000"
// RTL Simulation : 21 / 2076 [100.00%] @ "2845000"
// RTL Simulation : 22 / 2076 [100.00%] @ "2885000"
// RTL Simulation : 23 / 2076 [100.00%] @ "2925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 24 / 2076 [100.00%] @ "3085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 25 / 2076 [100.00%] @ "3235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 26 / 2076 [100.00%] @ "3365000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 27 / 2076 [100.00%] @ "3845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 28 / 2076 [100.00%] @ "3875000"
// RTL Simulation : 29 / 2076 [100.00%] @ "3905000"
// RTL Simulation : 30 / 2076 [100.00%] @ "3955000"
// RTL Simulation : 31 / 2076 [100.00%] @ "4005000"
// RTL Simulation : 32 / 2076 [100.00%] @ "4045000"
// RTL Simulation : 33 / 2076 [100.00%] @ "4085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 34 / 2076 [100.00%] @ "4245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 35 / 2076 [100.00%] @ "4395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 36 / 2076 [100.00%] @ "4525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 37 / 2076 [100.00%] @ "5005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 38 / 2076 [100.00%] @ "5035000"
// RTL Simulation : 39 / 2076 [100.00%] @ "5065000"
// RTL Simulation : 40 / 2076 [100.00%] @ "5115000"
// RTL Simulation : 41 / 2076 [100.00%] @ "5165000"
// RTL Simulation : 42 / 2076 [100.00%] @ "5205000"
// RTL Simulation : 43 / 2076 [100.00%] @ "5245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 44 / 2076 [100.00%] @ "5405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 45 / 2076 [100.00%] @ "5555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 46 / 2076 [100.00%] @ "5685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 47 / 2076 [100.00%] @ "6165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 48 / 2076 [100.00%] @ "6195000"
// RTL Simulation : 49 / 2076 [100.00%] @ "6225000"
// RTL Simulation : 50 / 2076 [100.00%] @ "6275000"
// RTL Simulation : 51 / 2076 [100.00%] @ "6325000"
// RTL Simulation : 52 / 2076 [100.00%] @ "6365000"
// RTL Simulation : 53 / 2076 [100.00%] @ "6405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 54 / 2076 [100.00%] @ "6565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 55 / 2076 [100.00%] @ "6715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 56 / 2076 [100.00%] @ "6845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 57 / 2076 [100.00%] @ "7325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 58 / 2076 [100.00%] @ "7355000"
// RTL Simulation : 59 / 2076 [100.00%] @ "7385000"
// RTL Simulation : 60 / 2076 [100.00%] @ "7435000"
// RTL Simulation : 61 / 2076 [100.00%] @ "7485000"
// RTL Simulation : 62 / 2076 [100.00%] @ "7525000"
// RTL Simulation : 63 / 2076 [100.00%] @ "7565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7665 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7685 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7685 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 64 / 2076 [100.00%] @ "7715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7805 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7845 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 65 / 2076 [100.00%] @ "7875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7875 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7945 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7985 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 66 / 2076 [100.00%] @ "8005000"
// RTL Simulation : 67 / 2076 [100.00%] @ "8485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 68 / 2076 [100.00%] @ "8505000"
// RTL Simulation : 69 / 2076 [100.00%] @ "8525000"
// RTL Simulation : 70 / 2076 [100.00%] @ "8565000"
// RTL Simulation : 71 / 2076 [100.00%] @ "8605000"
// RTL Simulation : 72 / 2076 [100.00%] @ "8645000"
// RTL Simulation : 73 / 2076 [100.00%] @ "8685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 74 / 2076 [100.00%] @ "8835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 75 / 2076 [100.00%] @ "8995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 76 / 2076 [100.00%] @ "9125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 77 / 2076 [100.00%] @ "9605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 78 / 2076 [100.00%] @ "9625000"
// RTL Simulation : 79 / 2076 [100.00%] @ "9645000"
// RTL Simulation : 80 / 2076 [100.00%] @ "9685000"
// RTL Simulation : 81 / 2076 [100.00%] @ "9725000"
// RTL Simulation : 82 / 2076 [100.00%] @ "9765000"
// RTL Simulation : 83 / 2076 [100.00%] @ "9805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 84 / 2076 [100.00%] @ "9955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 85 / 2076 [100.00%] @ "10085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 86 / 2076 [100.00%] @ "10215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 87 / 2076 [100.00%] @ "10695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 88 / 2076 [100.00%] @ "10715000"
// RTL Simulation : 89 / 2076 [100.00%] @ "10735000"
// RTL Simulation : 90 / 2076 [100.00%] @ "10775000"
// RTL Simulation : 91 / 2076 [100.00%] @ "10815000"
// RTL Simulation : 92 / 2076 [100.00%] @ "10855000"
// RTL Simulation : 93 / 2076 [100.00%] @ "10895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 94 / 2076 [100.00%] @ "11045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 95 / 2076 [100.00%] @ "11185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 96 / 2076 [100.00%] @ "11315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 97 / 2076 [100.00%] @ "11795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 98 / 2076 [100.00%] @ "11815000"
// RTL Simulation : 99 / 2076 [100.00%] @ "11835000"
// RTL Simulation : 100 / 2076 [100.00%] @ "11875000"
// RTL Simulation : 101 / 2076 [100.00%] @ "11915000"
// RTL Simulation : 102 / 2076 [100.00%] @ "11955000"
// RTL Simulation : 103 / 2076 [100.00%] @ "11995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 104 / 2076 [100.00%] @ "12155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 105 / 2076 [100.00%] @ "12305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 106 / 2076 [100.00%] @ "12435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 107 / 2076 [100.00%] @ "12915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 108 / 2076 [100.00%] @ "12945000"
// RTL Simulation : 109 / 2076 [100.00%] @ "12975000"
// RTL Simulation : 110 / 2076 [100.00%] @ "13025000"
// RTL Simulation : 111 / 2076 [100.00%] @ "13075000"
// RTL Simulation : 112 / 2076 [100.00%] @ "13115000"
// RTL Simulation : 113 / 2076 [100.00%] @ "13155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 114 / 2076 [100.00%] @ "13315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13315 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 115 / 2076 [100.00%] @ "13465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13535 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13575 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 116 / 2076 [100.00%] @ "13595000"
// RTL Simulation : 117 / 2076 [100.00%] @ "14075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14085 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14085 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 118 / 2076 [100.00%] @ "14105000"
// RTL Simulation : 119 / 2076 [100.00%] @ "14135000"
// RTL Simulation : 120 / 2076 [100.00%] @ "14185000"
// RTL Simulation : 121 / 2076 [100.00%] @ "14235000"
// RTL Simulation : 122 / 2076 [100.00%] @ "14275000"
// RTL Simulation : 123 / 2076 [100.00%] @ "14315000"
// RTL Simulation : 124 / 2076 [100.00%] @ "14405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 125 / 2076 [100.00%] @ "14505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 126 / 2076 [100.00%] @ "14575000"
// RTL Simulation : 127 / 2076 [100.00%] @ "14705000"
// RTL Simulation : 128 / 2076 [100.00%] @ "14735000"
// RTL Simulation : 129 / 2076 [100.00%] @ "14765000"
// RTL Simulation : 130 / 2076 [100.00%] @ "14825000"
// RTL Simulation : 131 / 2076 [100.00%] @ "14865000"
// RTL Simulation : 132 / 2076 [100.00%] @ "14935000"
// RTL Simulation : 133 / 2076 [100.00%] @ "14975000"
// RTL Simulation : 134 / 2076 [100.00%] @ "15065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 135 / 2076 [100.00%] @ "15165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 136 / 2076 [100.00%] @ "15235000"
// RTL Simulation : 137 / 2076 [100.00%] @ "15365000"
// RTL Simulation : 138 / 2076 [100.00%] @ "15395000"
// RTL Simulation : 139 / 2076 [100.00%] @ "15425000"
// RTL Simulation : 140 / 2076 [100.00%] @ "15485000"
// RTL Simulation : 141 / 2076 [100.00%] @ "15525000"
// RTL Simulation : 142 / 2076 [100.00%] @ "15595000"
// RTL Simulation : 143 / 2076 [100.00%] @ "15635000"
// RTL Simulation : 144 / 2076 [100.00%] @ "15725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 145 / 2076 [100.00%] @ "15825000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 146 / 2076 [100.00%] @ "15895000"
// RTL Simulation : 147 / 2076 [100.00%] @ "16025000"
// RTL Simulation : 148 / 2076 [100.00%] @ "16055000"
// RTL Simulation : 149 / 2076 [100.00%] @ "16085000"
// RTL Simulation : 150 / 2076 [100.00%] @ "16145000"
// RTL Simulation : 151 / 2076 [100.00%] @ "16185000"
// RTL Simulation : 152 / 2076 [100.00%] @ "16255000"
// RTL Simulation : 153 / 2076 [100.00%] @ "16295000"
// RTL Simulation : 154 / 2076 [100.00%] @ "16385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 155 / 2076 [100.00%] @ "16485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 156 / 2076 [100.00%] @ "16555000"
// RTL Simulation : 157 / 2076 [100.00%] @ "16685000"
// RTL Simulation : 158 / 2076 [100.00%] @ "16715000"
// RTL Simulation : 159 / 2076 [100.00%] @ "16745000"
// RTL Simulation : 160 / 2076 [100.00%] @ "16805000"
// RTL Simulation : 161 / 2076 [100.00%] @ "16845000"
// RTL Simulation : 162 / 2076 [100.00%] @ "16915000"
// RTL Simulation : 163 / 2076 [100.00%] @ "16955000"
// RTL Simulation : 164 / 2076 [100.00%] @ "17045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 165 / 2076 [100.00%] @ "17145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 166 / 2076 [100.00%] @ "17215000"
// RTL Simulation : 167 / 2076 [100.00%] @ "17345000"
// RTL Simulation : 168 / 2076 [100.00%] @ "17375000"
// RTL Simulation : 169 / 2076 [100.00%] @ "17405000"
// RTL Simulation : 170 / 2076 [100.00%] @ "17465000"
// RTL Simulation : 171 / 2076 [100.00%] @ "17505000"
// RTL Simulation : 172 / 2076 [100.00%] @ "17575000"
// RTL Simulation : 173 / 2076 [100.00%] @ "17615000"
// RTL Simulation : 174 / 2076 [100.00%] @ "17645000"
// RTL Simulation : 175 / 2076 [100.00%] @ "17685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17845 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17885 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17885 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 17955 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 176 / 2076 [100.00%] @ "18015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 177 / 2076 [100.00%] @ "18175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 178 / 2076 [100.00%] @ "18325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 179 / 2076 [100.00%] @ "18455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 180 / 2076 [100.00%] @ "18935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 181 / 2076 [100.00%] @ "18965000"
// RTL Simulation : 182 / 2076 [100.00%] @ "18995000"
// RTL Simulation : 183 / 2076 [100.00%] @ "19045000"
// RTL Simulation : 184 / 2076 [100.00%] @ "19095000"
// RTL Simulation : 185 / 2076 [100.00%] @ "19135000"
// RTL Simulation : 186 / 2076 [100.00%] @ "19175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 187 / 2076 [100.00%] @ "19335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 188 / 2076 [100.00%] @ "19495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 189 / 2076 [100.00%] @ "19625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 19815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 190 / 2076 [100.00%] @ "20105000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20115 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 191 / 2076 [100.00%] @ "20165000"
// RTL Simulation : 192 / 2076 [100.00%] @ "20225000"
// RTL Simulation : 193 / 2076 [100.00%] @ "20275000"
// RTL Simulation : 194 / 2076 [100.00%] @ "20325000"
// RTL Simulation : 195 / 2076 [100.00%] @ "20365000"
// RTL Simulation : 196 / 2076 [100.00%] @ "20405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 197 / 2076 [100.00%] @ "20565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 198 / 2076 [100.00%] @ "20715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 199 / 2076 [100.00%] @ "20845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 200 / 2076 [100.00%] @ "21325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 201 / 2076 [100.00%] @ "21355000"
// RTL Simulation : 202 / 2076 [100.00%] @ "21385000"
// RTL Simulation : 203 / 2076 [100.00%] @ "21435000"
// RTL Simulation : 204 / 2076 [100.00%] @ "21485000"
// RTL Simulation : 205 / 2076 [100.00%] @ "21525000"
// RTL Simulation : 206 / 2076 [100.00%] @ "21565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 207 / 2076 [100.00%] @ "21725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 208 / 2076 [100.00%] @ "21875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21985 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 209 / 2076 [100.00%] @ "22005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 210 / 2076 [100.00%] @ "22485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 211 / 2076 [100.00%] @ "22515000"
// RTL Simulation : 212 / 2076 [100.00%] @ "22545000"
// RTL Simulation : 213 / 2076 [100.00%] @ "22595000"
// RTL Simulation : 214 / 2076 [100.00%] @ "22645000"
// RTL Simulation : 215 / 2076 [100.00%] @ "22685000"
// RTL Simulation : 216 / 2076 [100.00%] @ "22725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 217 / 2076 [100.00%] @ "22885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22885 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 22995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 218 / 2076 [100.00%] @ "23035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23145 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 219 / 2076 [100.00%] @ "23165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 220 / 2076 [100.00%] @ "23645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 221 / 2076 [100.00%] @ "23675000"
// RTL Simulation : 222 / 2076 [100.00%] @ "23705000"
// RTL Simulation : 223 / 2076 [100.00%] @ "23755000"
// RTL Simulation : 224 / 2076 [100.00%] @ "23805000"
// RTL Simulation : 225 / 2076 [100.00%] @ "23845000"
// RTL Simulation : 226 / 2076 [100.00%] @ "23885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 23995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 227 / 2076 [100.00%] @ "24045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 228 / 2076 [100.00%] @ "24195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 229 / 2076 [100.00%] @ "24325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 230 / 2076 [100.00%] @ "24805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 24815 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 231 / 2076 [100.00%] @ "24835000"
// RTL Simulation : 232 / 2076 [100.00%] @ "24865000"
// RTL Simulation : 233 / 2076 [100.00%] @ "24915000"
// RTL Simulation : 234 / 2076 [100.00%] @ "24965000"
// RTL Simulation : 235 / 2076 [100.00%] @ "25005000"
// RTL Simulation : 236 / 2076 [100.00%] @ "25045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25145 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25145 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25165 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25165 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 237 / 2076 [100.00%] @ "25195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25195 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25325 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 238 / 2076 [100.00%] @ "25355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25355 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25425 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25465 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 239 / 2076 [100.00%] @ "25485000"
// RTL Simulation : 240 / 2076 [100.00%] @ "25965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25975 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 25975 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 241 / 2076 [100.00%] @ "25985000"
// RTL Simulation : 242 / 2076 [100.00%] @ "26005000"
// RTL Simulation : 243 / 2076 [100.00%] @ "26045000"
// RTL Simulation : 244 / 2076 [100.00%] @ "26085000"
// RTL Simulation : 245 / 2076 [100.00%] @ "26125000"
// RTL Simulation : 246 / 2076 [100.00%] @ "26165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 247 / 2076 [100.00%] @ "26315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 248 / 2076 [100.00%] @ "26475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 249 / 2076 [100.00%] @ "26605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 26955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 250 / 2076 [100.00%] @ "27085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 251 / 2076 [100.00%] @ "27105000"
// RTL Simulation : 252 / 2076 [100.00%] @ "27125000"
// RTL Simulation : 253 / 2076 [100.00%] @ "27165000"
// RTL Simulation : 254 / 2076 [100.00%] @ "27205000"
// RTL Simulation : 255 / 2076 [100.00%] @ "27245000"
// RTL Simulation : 256 / 2076 [100.00%] @ "27285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 257 / 2076 [100.00%] @ "27435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 258 / 2076 [100.00%] @ "27565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 259 / 2076 [100.00%] @ "27695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 27885 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 260 / 2076 [100.00%] @ "28175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28185 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 261 / 2076 [100.00%] @ "28195000"
// RTL Simulation : 262 / 2076 [100.00%] @ "28215000"
// RTL Simulation : 263 / 2076 [100.00%] @ "28255000"
// RTL Simulation : 264 / 2076 [100.00%] @ "28295000"
// RTL Simulation : 265 / 2076 [100.00%] @ "28335000"
// RTL Simulation : 266 / 2076 [100.00%] @ "28375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 267 / 2076 [100.00%] @ "28525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 268 / 2076 [100.00%] @ "28665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 269 / 2076 [100.00%] @ "28795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 28985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 270 / 2076 [100.00%] @ "29275000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 271 / 2076 [100.00%] @ "29295000"
// RTL Simulation : 272 / 2076 [100.00%] @ "29315000"
// RTL Simulation : 273 / 2076 [100.00%] @ "29355000"
// RTL Simulation : 274 / 2076 [100.00%] @ "29395000"
// RTL Simulation : 275 / 2076 [100.00%] @ "29435000"
// RTL Simulation : 276 / 2076 [100.00%] @ "29475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 277 / 2076 [100.00%] @ "29635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 278 / 2076 [100.00%] @ "29785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 29895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 279 / 2076 [100.00%] @ "29915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 280 / 2076 [100.00%] @ "30395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 281 / 2076 [100.00%] @ "30425000"
// RTL Simulation : 282 / 2076 [100.00%] @ "30455000"
// RTL Simulation : 283 / 2076 [100.00%] @ "30505000"
// RTL Simulation : 284 / 2076 [100.00%] @ "30555000"
// RTL Simulation : 285 / 2076 [100.00%] @ "30595000"
// RTL Simulation : 286 / 2076 [100.00%] @ "30635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 287 / 2076 [100.00%] @ "30795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30795 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30905 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 288 / 2076 [100.00%] @ "30945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 30945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31015 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 289 / 2076 [100.00%] @ "31075000"
// RTL Simulation : 290 / 2076 [100.00%] @ "31555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 291 / 2076 [100.00%] @ "31585000"
// RTL Simulation : 292 / 2076 [100.00%] @ "31615000"
// RTL Simulation : 293 / 2076 [100.00%] @ "31665000"
// RTL Simulation : 294 / 2076 [100.00%] @ "31715000"
// RTL Simulation : 295 / 2076 [100.00%] @ "31755000"
// RTL Simulation : 296 / 2076 [100.00%] @ "31795000"
// RTL Simulation : 297 / 2076 [100.00%] @ "31885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 298 / 2076 [100.00%] @ "31985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 299 / 2076 [100.00%] @ "32055000"
// RTL Simulation : 300 / 2076 [100.00%] @ "32185000"
// RTL Simulation : 301 / 2076 [100.00%] @ "32215000"
// RTL Simulation : 302 / 2076 [100.00%] @ "32245000"
// RTL Simulation : 303 / 2076 [100.00%] @ "32305000"
// RTL Simulation : 304 / 2076 [100.00%] @ "32345000"
// RTL Simulation : 305 / 2076 [100.00%] @ "32415000"
// RTL Simulation : 306 / 2076 [100.00%] @ "32455000"
// RTL Simulation : 307 / 2076 [100.00%] @ "32545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 308 / 2076 [100.00%] @ "32645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 32655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 309 / 2076 [100.00%] @ "32715000"
// RTL Simulation : 310 / 2076 [100.00%] @ "32845000"
// RTL Simulation : 311 / 2076 [100.00%] @ "32875000"
// RTL Simulation : 312 / 2076 [100.00%] @ "32905000"
// RTL Simulation : 313 / 2076 [100.00%] @ "32965000"
// RTL Simulation : 314 / 2076 [100.00%] @ "33005000"
// RTL Simulation : 315 / 2076 [100.00%] @ "33075000"
// RTL Simulation : 316 / 2076 [100.00%] @ "33115000"
// RTL Simulation : 317 / 2076 [100.00%] @ "33205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 318 / 2076 [100.00%] @ "33305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 319 / 2076 [100.00%] @ "33375000"
// RTL Simulation : 320 / 2076 [100.00%] @ "33505000"
// RTL Simulation : 321 / 2076 [100.00%] @ "33535000"
// RTL Simulation : 322 / 2076 [100.00%] @ "33565000"
// RTL Simulation : 323 / 2076 [100.00%] @ "33615000"
// RTL Simulation : 324 / 2076 [100.00%] @ "33655000"
// RTL Simulation : 325 / 2076 [100.00%] @ "33725000"
// RTL Simulation : 326 / 2076 [100.00%] @ "33765000"
// RTL Simulation : 327 / 2076 [100.00%] @ "33855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 328 / 2076 [100.00%] @ "33955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 33965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 329 / 2076 [100.00%] @ "34025000"
// RTL Simulation : 330 / 2076 [100.00%] @ "34155000"
// RTL Simulation : 331 / 2076 [100.00%] @ "34185000"
// RTL Simulation : 332 / 2076 [100.00%] @ "34215000"
// RTL Simulation : 333 / 2076 [100.00%] @ "34265000"
// RTL Simulation : 334 / 2076 [100.00%] @ "34305000"
// RTL Simulation : 335 / 2076 [100.00%] @ "34375000"
// RTL Simulation : 336 / 2076 [100.00%] @ "34415000"
// RTL Simulation : 337 / 2076 [100.00%] @ "34505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 338 / 2076 [100.00%] @ "34605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 339 / 2076 [100.00%] @ "34675000"
// RTL Simulation : 340 / 2076 [100.00%] @ "34805000"
// RTL Simulation : 341 / 2076 [100.00%] @ "34835000"
// RTL Simulation : 342 / 2076 [100.00%] @ "34865000"
// RTL Simulation : 343 / 2076 [100.00%] @ "34925000"
// RTL Simulation : 344 / 2076 [100.00%] @ "34965000"
// RTL Simulation : 345 / 2076 [100.00%] @ "35035000"
// RTL Simulation : 346 / 2076 [100.00%] @ "35075000"
// RTL Simulation : 347 / 2076 [100.00%] @ "35105000"
// RTL Simulation : 348 / 2076 [100.00%] @ "35145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35345 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35345 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 349 / 2076 [100.00%] @ "35475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 350 / 2076 [100.00%] @ "35635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 351 / 2076 [100.00%] @ "35785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 35895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 352 / 2076 [100.00%] @ "35915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 353 / 2076 [100.00%] @ "36395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 354 / 2076 [100.00%] @ "36425000"
// RTL Simulation : 355 / 2076 [100.00%] @ "36455000"
// RTL Simulation : 356 / 2076 [100.00%] @ "36505000"
// RTL Simulation : 357 / 2076 [100.00%] @ "36555000"
// RTL Simulation : 358 / 2076 [100.00%] @ "36595000"
// RTL Simulation : 359 / 2076 [100.00%] @ "36635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 360 / 2076 [100.00%] @ "36795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 361 / 2076 [100.00%] @ "36945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 36945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 362 / 2076 [100.00%] @ "37075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 363 / 2076 [100.00%] @ "37555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 364 / 2076 [100.00%] @ "37585000"
// RTL Simulation : 365 / 2076 [100.00%] @ "37615000"
// RTL Simulation : 366 / 2076 [100.00%] @ "37665000"
// RTL Simulation : 367 / 2076 [100.00%] @ "37715000"
// RTL Simulation : 368 / 2076 [100.00%] @ "37755000"
// RTL Simulation : 369 / 2076 [100.00%] @ "37795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 370 / 2076 [100.00%] @ "37955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 37955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 371 / 2076 [100.00%] @ "38115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 372 / 2076 [100.00%] @ "38245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 373 / 2076 [100.00%] @ "38725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 374 / 2076 [100.00%] @ "38785000"
// RTL Simulation : 375 / 2076 [100.00%] @ "38845000"
// RTL Simulation : 376 / 2076 [100.00%] @ "38895000"
// RTL Simulation : 377 / 2076 [100.00%] @ "38945000"
// RTL Simulation : 378 / 2076 [100.00%] @ "38985000"
// RTL Simulation : 379 / 2076 [100.00%] @ "39025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 380 / 2076 [100.00%] @ "39185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 381 / 2076 [100.00%] @ "39335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 382 / 2076 [100.00%] @ "39465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 383 / 2076 [100.00%] @ "39945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 384 / 2076 [100.00%] @ "39975000"
// RTL Simulation : 385 / 2076 [100.00%] @ "40005000"
// RTL Simulation : 386 / 2076 [100.00%] @ "40055000"
// RTL Simulation : 387 / 2076 [100.00%] @ "40105000"
// RTL Simulation : 388 / 2076 [100.00%] @ "40145000"
// RTL Simulation : 389 / 2076 [100.00%] @ "40185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 390 / 2076 [100.00%] @ "40345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 391 / 2076 [100.00%] @ "40495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 392 / 2076 [100.00%] @ "40625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 393 / 2076 [100.00%] @ "41105000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 394 / 2076 [100.00%] @ "41135000"
// RTL Simulation : 395 / 2076 [100.00%] @ "41165000"
// RTL Simulation : 396 / 2076 [100.00%] @ "41215000"
// RTL Simulation : 397 / 2076 [100.00%] @ "41265000"
// RTL Simulation : 398 / 2076 [100.00%] @ "41305000"
// RTL Simulation : 399 / 2076 [100.00%] @ "41345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 400 / 2076 [100.00%] @ "41505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 401 / 2076 [100.00%] @ "41655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 402 / 2076 [100.00%] @ "41785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 41975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 403 / 2076 [100.00%] @ "42265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 404 / 2076 [100.00%] @ "42295000"
// RTL Simulation : 405 / 2076 [100.00%] @ "42325000"
// RTL Simulation : 406 / 2076 [100.00%] @ "42375000"
// RTL Simulation : 407 / 2076 [100.00%] @ "42425000"
// RTL Simulation : 408 / 2076 [100.00%] @ "42465000"
// RTL Simulation : 409 / 2076 [100.00%] @ "42505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42605 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42605 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 410 / 2076 [100.00%] @ "42655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 411 / 2076 [100.00%] @ "42815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42815 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42885 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42925 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 412 / 2076 [100.00%] @ "42945000"
// RTL Simulation : 413 / 2076 [100.00%] @ "43425000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43435 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43435 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 414 / 2076 [100.00%] @ "43445000"
// RTL Simulation : 415 / 2076 [100.00%] @ "43465000"
// RTL Simulation : 416 / 2076 [100.00%] @ "43505000"
// RTL Simulation : 417 / 2076 [100.00%] @ "43545000"
// RTL Simulation : 418 / 2076 [100.00%] @ "43585000"
// RTL Simulation : 419 / 2076 [100.00%] @ "43625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 420 / 2076 [100.00%] @ "43775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 421 / 2076 [100.00%] @ "43935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 43935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 422 / 2076 [100.00%] @ "44065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 423 / 2076 [100.00%] @ "44545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44555 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 424 / 2076 [100.00%] @ "44565000"
// RTL Simulation : 425 / 2076 [100.00%] @ "44585000"
// RTL Simulation : 426 / 2076 [100.00%] @ "44625000"
// RTL Simulation : 427 / 2076 [100.00%] @ "44665000"
// RTL Simulation : 428 / 2076 [100.00%] @ "44705000"
// RTL Simulation : 429 / 2076 [100.00%] @ "44745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 430 / 2076 [100.00%] @ "44895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 44995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 431 / 2076 [100.00%] @ "45025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 432 / 2076 [100.00%] @ "45155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 433 / 2076 [100.00%] @ "45635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 434 / 2076 [100.00%] @ "45655000"
// RTL Simulation : 435 / 2076 [100.00%] @ "45675000"
// RTL Simulation : 436 / 2076 [100.00%] @ "45715000"
// RTL Simulation : 437 / 2076 [100.00%] @ "45755000"
// RTL Simulation : 438 / 2076 [100.00%] @ "45795000"
// RTL Simulation : 439 / 2076 [100.00%] @ "45835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 440 / 2076 [100.00%] @ "45985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 45985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 441 / 2076 [100.00%] @ "46125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 442 / 2076 [100.00%] @ "46255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 443 / 2076 [100.00%] @ "46735000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 46745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 444 / 2076 [100.00%] @ "46755000"
// RTL Simulation : 445 / 2076 [100.00%] @ "46775000"
// RTL Simulation : 446 / 2076 [100.00%] @ "46815000"
// RTL Simulation : 447 / 2076 [100.00%] @ "46855000"
// RTL Simulation : 448 / 2076 [100.00%] @ "46895000"
// RTL Simulation : 449 / 2076 [100.00%] @ "46935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 450 / 2076 [100.00%] @ "47095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 451 / 2076 [100.00%] @ "47245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 452 / 2076 [100.00%] @ "47375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 453 / 2076 [100.00%] @ "47855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 454 / 2076 [100.00%] @ "47885000"
// RTL Simulation : 455 / 2076 [100.00%] @ "47915000"
// RTL Simulation : 456 / 2076 [100.00%] @ "47965000"
// RTL Simulation : 457 / 2076 [100.00%] @ "48015000"
// RTL Simulation : 458 / 2076 [100.00%] @ "48055000"
// RTL Simulation : 459 / 2076 [100.00%] @ "48095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48225 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 460 / 2076 [100.00%] @ "48255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48365 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 461 / 2076 [100.00%] @ "48405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48405 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48475 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 48515 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 462 / 2076 [100.00%] @ "48535000"
// RTL Simulation : 463 / 2076 [100.00%] @ "49015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49025 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49025 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 464 / 2076 [100.00%] @ "49045000"
// RTL Simulation : 465 / 2076 [100.00%] @ "49075000"
// RTL Simulation : 466 / 2076 [100.00%] @ "49125000"
// RTL Simulation : 467 / 2076 [100.00%] @ "49175000"
// RTL Simulation : 468 / 2076 [100.00%] @ "49215000"
// RTL Simulation : 469 / 2076 [100.00%] @ "49255000"
// RTL Simulation : 470 / 2076 [100.00%] @ "49345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 471 / 2076 [100.00%] @ "49445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 49455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 472 / 2076 [100.00%] @ "49515000"
// RTL Simulation : 473 / 2076 [100.00%] @ "49645000"
// RTL Simulation : 474 / 2076 [100.00%] @ "49675000"
// RTL Simulation : 475 / 2076 [100.00%] @ "49705000"
// RTL Simulation : 476 / 2076 [100.00%] @ "49755000"
// RTL Simulation : 477 / 2076 [100.00%] @ "49795000"
// RTL Simulation : 478 / 2076 [100.00%] @ "49865000"
// RTL Simulation : 479 / 2076 [100.00%] @ "49905000"
// RTL Simulation : 480 / 2076 [100.00%] @ "49995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 481 / 2076 [100.00%] @ "50095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 482 / 2076 [100.00%] @ "50165000"
// RTL Simulation : 483 / 2076 [100.00%] @ "50295000"
// RTL Simulation : 484 / 2076 [100.00%] @ "50325000"
// RTL Simulation : 485 / 2076 [100.00%] @ "50355000"
// RTL Simulation : 486 / 2076 [100.00%] @ "50405000"
// RTL Simulation : 487 / 2076 [100.00%] @ "50445000"
// RTL Simulation : 488 / 2076 [100.00%] @ "50515000"
// RTL Simulation : 489 / 2076 [100.00%] @ "50555000"
// RTL Simulation : 490 / 2076 [100.00%] @ "50645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 491 / 2076 [100.00%] @ "50745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 50755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 492 / 2076 [100.00%] @ "50815000"
// RTL Simulation : 493 / 2076 [100.00%] @ "50945000"
// RTL Simulation : 494 / 2076 [100.00%] @ "50975000"
// RTL Simulation : 495 / 2076 [100.00%] @ "51005000"
// RTL Simulation : 496 / 2076 [100.00%] @ "51055000"
// RTL Simulation : 497 / 2076 [100.00%] @ "51095000"
// RTL Simulation : 498 / 2076 [100.00%] @ "51165000"
// RTL Simulation : 499 / 2076 [100.00%] @ "51205000"
// RTL Simulation : 500 / 2076 [100.00%] @ "51295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 501 / 2076 [100.00%] @ "51395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 502 / 2076 [100.00%] @ "51465000"
// RTL Simulation : 503 / 2076 [100.00%] @ "51595000"
// RTL Simulation : 504 / 2076 [100.00%] @ "51625000"
// RTL Simulation : 505 / 2076 [100.00%] @ "51655000"
// RTL Simulation : 506 / 2076 [100.00%] @ "51705000"
// RTL Simulation : 507 / 2076 [100.00%] @ "51745000"
// RTL Simulation : 508 / 2076 [100.00%] @ "51815000"
// RTL Simulation : 509 / 2076 [100.00%] @ "51855000"
// RTL Simulation : 510 / 2076 [100.00%] @ "51945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 51955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 511 / 2076 [100.00%] @ "52045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 512 / 2076 [100.00%] @ "52115000"
// RTL Simulation : 513 / 2076 [100.00%] @ "52245000"
// RTL Simulation : 514 / 2076 [100.00%] @ "52275000"
// RTL Simulation : 515 / 2076 [100.00%] @ "52305000"
// RTL Simulation : 516 / 2076 [100.00%] @ "52365000"
// RTL Simulation : 517 / 2076 [100.00%] @ "52405000"
// RTL Simulation : 518 / 2076 [100.00%] @ "52475000"
// RTL Simulation : 519 / 2076 [100.00%] @ "52515000"
// RTL Simulation : 520 / 2076 [100.00%] @ "52545000"
// RTL Simulation : 521 / 2076 [100.00%] @ "52585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52595 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52595 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 52855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 522 / 2076 [100.00%] @ "52915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 523 / 2076 [100.00%] @ "53075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 524 / 2076 [100.00%] @ "53225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 525 / 2076 [100.00%] @ "53355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 526 / 2076 [100.00%] @ "53835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 53845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 527 / 2076 [100.00%] @ "53865000"
// RTL Simulation : 528 / 2076 [100.00%] @ "53895000"
// RTL Simulation : 529 / 2076 [100.00%] @ "53945000"
// RTL Simulation : 530 / 2076 [100.00%] @ "53995000"
// RTL Simulation : 531 / 2076 [100.00%] @ "54035000"
// RTL Simulation : 532 / 2076 [100.00%] @ "54075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 533 / 2076 [100.00%] @ "54235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 534 / 2076 [100.00%] @ "54385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 535 / 2076 [100.00%] @ "54515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 54865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 536 / 2076 [100.00%] @ "54995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 537 / 2076 [100.00%] @ "55025000"
// RTL Simulation : 538 / 2076 [100.00%] @ "55055000"
// RTL Simulation : 539 / 2076 [100.00%] @ "55105000"
// RTL Simulation : 540 / 2076 [100.00%] @ "55155000"
// RTL Simulation : 541 / 2076 [100.00%] @ "55195000"
// RTL Simulation : 542 / 2076 [100.00%] @ "55235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 543 / 2076 [100.00%] @ "55395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 544 / 2076 [100.00%] @ "55545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 545 / 2076 [100.00%] @ "55675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 55865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 546 / 2076 [100.00%] @ "56155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 547 / 2076 [100.00%] @ "56185000"
// RTL Simulation : 548 / 2076 [100.00%] @ "56215000"
// RTL Simulation : 549 / 2076 [100.00%] @ "56265000"
// RTL Simulation : 550 / 2076 [100.00%] @ "56315000"
// RTL Simulation : 551 / 2076 [100.00%] @ "56355000"
// RTL Simulation : 552 / 2076 [100.00%] @ "56395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 553 / 2076 [100.00%] @ "56555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 554 / 2076 [100.00%] @ "56715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 56825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 555 / 2076 [100.00%] @ "56845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 556 / 2076 [100.00%] @ "57325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57335 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 557 / 2076 [100.00%] @ "57385000"
// RTL Simulation : 558 / 2076 [100.00%] @ "57445000"
// RTL Simulation : 559 / 2076 [100.00%] @ "57495000"
// RTL Simulation : 560 / 2076 [100.00%] @ "57545000"
// RTL Simulation : 561 / 2076 [100.00%] @ "57585000"
// RTL Simulation : 562 / 2076 [100.00%] @ "57625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 563 / 2076 [100.00%] @ "57785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 564 / 2076 [100.00%] @ "57945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 57945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 565 / 2076 [100.00%] @ "58075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 566 / 2076 [100.00%] @ "58555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 567 / 2076 [100.00%] @ "58595000"
// RTL Simulation : 568 / 2076 [100.00%] @ "58635000"
// RTL Simulation : 569 / 2076 [100.00%] @ "58685000"
// RTL Simulation : 570 / 2076 [100.00%] @ "58735000"
// RTL Simulation : 571 / 2076 [100.00%] @ "58775000"
// RTL Simulation : 572 / 2076 [100.00%] @ "58815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 573 / 2076 [100.00%] @ "58975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 574 / 2076 [100.00%] @ "59135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 575 / 2076 [100.00%] @ "59265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 576 / 2076 [100.00%] @ "59745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 577 / 2076 [100.00%] @ "59785000"
// RTL Simulation : 578 / 2076 [100.00%] @ "59825000"
// RTL Simulation : 579 / 2076 [100.00%] @ "59875000"
// RTL Simulation : 580 / 2076 [100.00%] @ "59925000"
// RTL Simulation : 581 / 2076 [100.00%] @ "59965000"
// RTL Simulation : 582 / 2076 [100.00%] @ "60005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60105 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 583 / 2076 [100.00%] @ "60155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 584 / 2076 [100.00%] @ "60315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60315 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60385 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60425 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 585 / 2076 [100.00%] @ "60445000"
// RTL Simulation : 586 / 2076 [100.00%] @ "60925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60935 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60935 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 587 / 2076 [100.00%] @ "60945000"
// RTL Simulation : 588 / 2076 [100.00%] @ "60965000"
// RTL Simulation : 589 / 2076 [100.00%] @ "61005000"
// RTL Simulation : 590 / 2076 [100.00%] @ "61045000"
// RTL Simulation : 591 / 2076 [100.00%] @ "61085000"
// RTL Simulation : 592 / 2076 [100.00%] @ "61125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 593 / 2076 [100.00%] @ "61275000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 594 / 2076 [100.00%] @ "61435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 595 / 2076 [100.00%] @ "61565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 596 / 2076 [100.00%] @ "62045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 597 / 2076 [100.00%] @ "62065000"
// RTL Simulation : 598 / 2076 [100.00%] @ "62085000"
// RTL Simulation : 599 / 2076 [100.00%] @ "62125000"
// RTL Simulation : 600 / 2076 [100.00%] @ "62165000"
// RTL Simulation : 601 / 2076 [100.00%] @ "62205000"
// RTL Simulation : 602 / 2076 [100.00%] @ "62245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 603 / 2076 [100.00%] @ "62395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 604 / 2076 [100.00%] @ "62525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62635 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 605 / 2076 [100.00%] @ "62655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 606 / 2076 [100.00%] @ "63135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 607 / 2076 [100.00%] @ "63155000"
// RTL Simulation : 608 / 2076 [100.00%] @ "63175000"
// RTL Simulation : 609 / 2076 [100.00%] @ "63215000"
// RTL Simulation : 610 / 2076 [100.00%] @ "63255000"
// RTL Simulation : 611 / 2076 [100.00%] @ "63295000"
// RTL Simulation : 612 / 2076 [100.00%] @ "63335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 613 / 2076 [100.00%] @ "63485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 614 / 2076 [100.00%] @ "63625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 615 / 2076 [100.00%] @ "63755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 616 / 2076 [100.00%] @ "64235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 617 / 2076 [100.00%] @ "64255000"
// RTL Simulation : 618 / 2076 [100.00%] @ "64275000"
// RTL Simulation : 619 / 2076 [100.00%] @ "64315000"
// RTL Simulation : 620 / 2076 [100.00%] @ "64355000"
// RTL Simulation : 621 / 2076 [100.00%] @ "64395000"
// RTL Simulation : 622 / 2076 [100.00%] @ "64435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 623 / 2076 [100.00%] @ "64595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 624 / 2076 [100.00%] @ "64745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 625 / 2076 [100.00%] @ "64875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 626 / 2076 [100.00%] @ "65355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 627 / 2076 [100.00%] @ "65385000"
// RTL Simulation : 628 / 2076 [100.00%] @ "65415000"
// RTL Simulation : 629 / 2076 [100.00%] @ "65465000"
// RTL Simulation : 630 / 2076 [100.00%] @ "65515000"
// RTL Simulation : 631 / 2076 [100.00%] @ "65555000"
// RTL Simulation : 632 / 2076 [100.00%] @ "65595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65725 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 633 / 2076 [100.00%] @ "65755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65755 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65865 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 634 / 2076 [100.00%] @ "65905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65905 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65975 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66015 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 635 / 2076 [100.00%] @ "66035000"
// RTL Simulation : 636 / 2076 [100.00%] @ "66515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 637 / 2076 [100.00%] @ "66545000"
// RTL Simulation : 638 / 2076 [100.00%] @ "66575000"
// RTL Simulation : 639 / 2076 [100.00%] @ "66625000"
// RTL Simulation : 640 / 2076 [100.00%] @ "66675000"
// RTL Simulation : 641 / 2076 [100.00%] @ "66715000"
// RTL Simulation : 642 / 2076 [100.00%] @ "66755000"
// RTL Simulation : 643 / 2076 [100.00%] @ "66845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 644 / 2076 [100.00%] @ "66945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 645 / 2076 [100.00%] @ "67015000"
// RTL Simulation : 646 / 2076 [100.00%] @ "67145000"
// RTL Simulation : 647 / 2076 [100.00%] @ "67175000"
// RTL Simulation : 648 / 2076 [100.00%] @ "67205000"
// RTL Simulation : 649 / 2076 [100.00%] @ "67265000"
// RTL Simulation : 650 / 2076 [100.00%] @ "67305000"
// RTL Simulation : 651 / 2076 [100.00%] @ "67375000"
// RTL Simulation : 652 / 2076 [100.00%] @ "67415000"
// RTL Simulation : 653 / 2076 [100.00%] @ "67505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 654 / 2076 [100.00%] @ "67605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 655 / 2076 [100.00%] @ "67675000"
// RTL Simulation : 656 / 2076 [100.00%] @ "67805000"
// RTL Simulation : 657 / 2076 [100.00%] @ "67835000"
// RTL Simulation : 658 / 2076 [100.00%] @ "67865000"
// RTL Simulation : 659 / 2076 [100.00%] @ "67915000"
// RTL Simulation : 660 / 2076 [100.00%] @ "67955000"
// RTL Simulation : 661 / 2076 [100.00%] @ "68025000"
// RTL Simulation : 662 / 2076 [100.00%] @ "68065000"
// RTL Simulation : 663 / 2076 [100.00%] @ "68155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 664 / 2076 [100.00%] @ "68255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 665 / 2076 [100.00%] @ "68325000"
// RTL Simulation : 666 / 2076 [100.00%] @ "68455000"
// RTL Simulation : 667 / 2076 [100.00%] @ "68485000"
// RTL Simulation : 668 / 2076 [100.00%] @ "68515000"
// RTL Simulation : 669 / 2076 [100.00%] @ "68565000"
// RTL Simulation : 670 / 2076 [100.00%] @ "68605000"
// RTL Simulation : 671 / 2076 [100.00%] @ "68675000"
// RTL Simulation : 672 / 2076 [100.00%] @ "68715000"
// RTL Simulation : 673 / 2076 [100.00%] @ "68805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 674 / 2076 [100.00%] @ "68905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 675 / 2076 [100.00%] @ "68975000"
// RTL Simulation : 676 / 2076 [100.00%] @ "69105000"
// RTL Simulation : 677 / 2076 [100.00%] @ "69135000"
// RTL Simulation : 678 / 2076 [100.00%] @ "69165000"
// RTL Simulation : 679 / 2076 [100.00%] @ "69215000"
// RTL Simulation : 680 / 2076 [100.00%] @ "69255000"
// RTL Simulation : 681 / 2076 [100.00%] @ "69325000"
// RTL Simulation : 682 / 2076 [100.00%] @ "69365000"
// RTL Simulation : 683 / 2076 [100.00%] @ "69455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 684 / 2076 [100.00%] @ "69555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 685 / 2076 [100.00%] @ "69625000"
// RTL Simulation : 686 / 2076 [100.00%] @ "69755000"
// RTL Simulation : 687 / 2076 [100.00%] @ "69785000"
// RTL Simulation : 688 / 2076 [100.00%] @ "69815000"
// RTL Simulation : 689 / 2076 [100.00%] @ "69875000"
// RTL Simulation : 690 / 2076 [100.00%] @ "69915000"
// RTL Simulation : 691 / 2076 [100.00%] @ "69985000"
// RTL Simulation : 692 / 2076 [100.00%] @ "70025000"
// RTL Simulation : 693 / 2076 [100.00%] @ "70055000"
// RTL Simulation : 694 / 2076 [100.00%] @ "70095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70295 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70295 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70365 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 695 / 2076 [100.00%] @ "70425000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 696 / 2076 [100.00%] @ "70585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 697 / 2076 [100.00%] @ "70735000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 698 / 2076 [100.00%] @ "70865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 699 / 2076 [100.00%] @ "71345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 700 / 2076 [100.00%] @ "71375000"
// RTL Simulation : 701 / 2076 [100.00%] @ "71405000"
// RTL Simulation : 702 / 2076 [100.00%] @ "71455000"
// RTL Simulation : 703 / 2076 [100.00%] @ "71505000"
// RTL Simulation : 704 / 2076 [100.00%] @ "71545000"
// RTL Simulation : 705 / 2076 [100.00%] @ "71585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 706 / 2076 [100.00%] @ "71745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 707 / 2076 [100.00%] @ "71895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72005 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 708 / 2076 [100.00%] @ "72025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 709 / 2076 [100.00%] @ "72505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72515 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 710 / 2076 [100.00%] @ "72535000"
// RTL Simulation : 711 / 2076 [100.00%] @ "72565000"
// RTL Simulation : 712 / 2076 [100.00%] @ "72615000"
// RTL Simulation : 713 / 2076 [100.00%] @ "72665000"
// RTL Simulation : 714 / 2076 [100.00%] @ "72705000"
// RTL Simulation : 715 / 2076 [100.00%] @ "72745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 716 / 2076 [100.00%] @ "72905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 717 / 2076 [100.00%] @ "73055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 718 / 2076 [100.00%] @ "73185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 719 / 2076 [100.00%] @ "73665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 720 / 2076 [100.00%] @ "73695000"
// RTL Simulation : 721 / 2076 [100.00%] @ "73725000"
// RTL Simulation : 722 / 2076 [100.00%] @ "73775000"
// RTL Simulation : 723 / 2076 [100.00%] @ "73825000"
// RTL Simulation : 724 / 2076 [100.00%] @ "73865000"
// RTL Simulation : 725 / 2076 [100.00%] @ "73905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 726 / 2076 [100.00%] @ "74065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 727 / 2076 [100.00%] @ "74225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 728 / 2076 [100.00%] @ "74355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 729 / 2076 [100.00%] @ "74835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 730 / 2076 [100.00%] @ "74875000"
// RTL Simulation : 731 / 2076 [100.00%] @ "74915000"
// RTL Simulation : 732 / 2076 [100.00%] @ "74965000"
// RTL Simulation : 733 / 2076 [100.00%] @ "75015000"
// RTL Simulation : 734 / 2076 [100.00%] @ "75055000"
// RTL Simulation : 735 / 2076 [100.00%] @ "75095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 736 / 2076 [100.00%] @ "75255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 737 / 2076 [100.00%] @ "75415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 738 / 2076 [100.00%] @ "75545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 739 / 2076 [100.00%] @ "76025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 740 / 2076 [100.00%] @ "76085000"
// RTL Simulation : 741 / 2076 [100.00%] @ "76145000"
// RTL Simulation : 742 / 2076 [100.00%] @ "76195000"
// RTL Simulation : 743 / 2076 [100.00%] @ "76245000"
// RTL Simulation : 744 / 2076 [100.00%] @ "76285000"
// RTL Simulation : 745 / 2076 [100.00%] @ "76325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 746 / 2076 [100.00%] @ "76485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 747 / 2076 [100.00%] @ "76645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76755 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 748 / 2076 [100.00%] @ "76775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 749 / 2076 [100.00%] @ "77255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 750 / 2076 [100.00%] @ "77315000"
// RTL Simulation : 751 / 2076 [100.00%] @ "77375000"
// RTL Simulation : 752 / 2076 [100.00%] @ "77425000"
// RTL Simulation : 753 / 2076 [100.00%] @ "77475000"
// RTL Simulation : 754 / 2076 [100.00%] @ "77515000"
// RTL Simulation : 755 / 2076 [100.00%] @ "77555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77655 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77675 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77675 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 756 / 2076 [100.00%] @ "77705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77795 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77835 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 757 / 2076 [100.00%] @ "77865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77865 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77935 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77975 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 758 / 2076 [100.00%] @ "77995000"
// RTL Simulation : 759 / 2076 [100.00%] @ "78475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78485 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78485 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 760 / 2076 [100.00%] @ "78495000"
// RTL Simulation : 761 / 2076 [100.00%] @ "78515000"
// RTL Simulation : 762 / 2076 [100.00%] @ "78555000"
// RTL Simulation : 763 / 2076 [100.00%] @ "78595000"
// RTL Simulation : 764 / 2076 [100.00%] @ "78635000"
// RTL Simulation : 765 / 2076 [100.00%] @ "78675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 766 / 2076 [100.00%] @ "78825000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 767 / 2076 [100.00%] @ "78985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 768 / 2076 [100.00%] @ "79115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 769 / 2076 [100.00%] @ "79595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 770 / 2076 [100.00%] @ "79615000"
// RTL Simulation : 771 / 2076 [100.00%] @ "79635000"
// RTL Simulation : 772 / 2076 [100.00%] @ "79675000"
// RTL Simulation : 773 / 2076 [100.00%] @ "79715000"
// RTL Simulation : 774 / 2076 [100.00%] @ "79755000"
// RTL Simulation : 775 / 2076 [100.00%] @ "79795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 776 / 2076 [100.00%] @ "79945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 777 / 2076 [100.00%] @ "80075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80185 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 778 / 2076 [100.00%] @ "80205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 779 / 2076 [100.00%] @ "80685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 780 / 2076 [100.00%] @ "80705000"
// RTL Simulation : 781 / 2076 [100.00%] @ "80725000"
// RTL Simulation : 782 / 2076 [100.00%] @ "80765000"
// RTL Simulation : 783 / 2076 [100.00%] @ "80805000"
// RTL Simulation : 784 / 2076 [100.00%] @ "80845000"
// RTL Simulation : 785 / 2076 [100.00%] @ "80885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 786 / 2076 [100.00%] @ "81035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 787 / 2076 [100.00%] @ "81175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 788 / 2076 [100.00%] @ "81305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 789 / 2076 [100.00%] @ "81785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81795 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 790 / 2076 [100.00%] @ "81805000"
// RTL Simulation : 791 / 2076 [100.00%] @ "81825000"
// RTL Simulation : 792 / 2076 [100.00%] @ "81865000"
// RTL Simulation : 793 / 2076 [100.00%] @ "81905000"
// RTL Simulation : 794 / 2076 [100.00%] @ "81945000"
// RTL Simulation : 795 / 2076 [100.00%] @ "81985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 796 / 2076 [100.00%] @ "82145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 797 / 2076 [100.00%] @ "82295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 798 / 2076 [100.00%] @ "82425000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 799 / 2076 [100.00%] @ "82905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 800 / 2076 [100.00%] @ "82935000"
// RTL Simulation : 801 / 2076 [100.00%] @ "82965000"
// RTL Simulation : 802 / 2076 [100.00%] @ "83015000"
// RTL Simulation : 803 / 2076 [100.00%] @ "83065000"
// RTL Simulation : 804 / 2076 [100.00%] @ "83105000"
// RTL Simulation : 805 / 2076 [100.00%] @ "83145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83275 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 806 / 2076 [100.00%] @ "83305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 807 / 2076 [100.00%] @ "83455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83455 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 808 / 2076 [100.00%] @ "83585000"
// RTL Simulation : 809 / 2076 [100.00%] @ "84065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 810 / 2076 [100.00%] @ "84095000"
// RTL Simulation : 811 / 2076 [100.00%] @ "84125000"
// RTL Simulation : 812 / 2076 [100.00%] @ "84175000"
// RTL Simulation : 813 / 2076 [100.00%] @ "84225000"
// RTL Simulation : 814 / 2076 [100.00%] @ "84265000"
// RTL Simulation : 815 / 2076 [100.00%] @ "84305000"
// RTL Simulation : 816 / 2076 [100.00%] @ "84395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 817 / 2076 [100.00%] @ "84495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 818 / 2076 [100.00%] @ "84565000"
// RTL Simulation : 819 / 2076 [100.00%] @ "84695000"
// RTL Simulation : 820 / 2076 [100.00%] @ "84725000"
// RTL Simulation : 821 / 2076 [100.00%] @ "84755000"
// RTL Simulation : 822 / 2076 [100.00%] @ "84815000"
// RTL Simulation : 823 / 2076 [100.00%] @ "84855000"
// RTL Simulation : 824 / 2076 [100.00%] @ "84925000"
// RTL Simulation : 825 / 2076 [100.00%] @ "84965000"
// RTL Simulation : 826 / 2076 [100.00%] @ "85055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 827 / 2076 [100.00%] @ "85155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 828 / 2076 [100.00%] @ "85225000"
// RTL Simulation : 829 / 2076 [100.00%] @ "85355000"
// RTL Simulation : 830 / 2076 [100.00%] @ "85385000"
// RTL Simulation : 831 / 2076 [100.00%] @ "85415000"
// RTL Simulation : 832 / 2076 [100.00%] @ "85465000"
// RTL Simulation : 833 / 2076 [100.00%] @ "85505000"
// RTL Simulation : 834 / 2076 [100.00%] @ "85575000"
// RTL Simulation : 835 / 2076 [100.00%] @ "85615000"
// RTL Simulation : 836 / 2076 [100.00%] @ "85705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 837 / 2076 [100.00%] @ "85805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 838 / 2076 [100.00%] @ "85875000"
// RTL Simulation : 839 / 2076 [100.00%] @ "86005000"
// RTL Simulation : 840 / 2076 [100.00%] @ "86035000"
// RTL Simulation : 841 / 2076 [100.00%] @ "86065000"
// RTL Simulation : 842 / 2076 [100.00%] @ "86115000"
// RTL Simulation : 843 / 2076 [100.00%] @ "86155000"
// RTL Simulation : 844 / 2076 [100.00%] @ "86225000"
// RTL Simulation : 845 / 2076 [100.00%] @ "86265000"
// RTL Simulation : 846 / 2076 [100.00%] @ "86355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 847 / 2076 [100.00%] @ "86455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 848 / 2076 [100.00%] @ "86525000"
// RTL Simulation : 849 / 2076 [100.00%] @ "86655000"
// RTL Simulation : 850 / 2076 [100.00%] @ "86685000"
// RTL Simulation : 851 / 2076 [100.00%] @ "86715000"
// RTL Simulation : 852 / 2076 [100.00%] @ "86765000"
// RTL Simulation : 853 / 2076 [100.00%] @ "86805000"
// RTL Simulation : 854 / 2076 [100.00%] @ "86875000"
// RTL Simulation : 855 / 2076 [100.00%] @ "86915000"
// RTL Simulation : 856 / 2076 [100.00%] @ "87005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 857 / 2076 [100.00%] @ "87105000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 858 / 2076 [100.00%] @ "87175000"
// RTL Simulation : 859 / 2076 [100.00%] @ "87305000"
// RTL Simulation : 860 / 2076 [100.00%] @ "87335000"
// RTL Simulation : 861 / 2076 [100.00%] @ "87365000"
// RTL Simulation : 862 / 2076 [100.00%] @ "87425000"
// RTL Simulation : 863 / 2076 [100.00%] @ "87465000"
// RTL Simulation : 864 / 2076 [100.00%] @ "87535000"
// RTL Simulation : 865 / 2076 [100.00%] @ "87575000"
// RTL Simulation : 866 / 2076 [100.00%] @ "87605000"
// RTL Simulation : 867 / 2076 [100.00%] @ "87645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87805 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87845 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87845 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 868 / 2076 [100.00%] @ "87975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 869 / 2076 [100.00%] @ "88135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 870 / 2076 [100.00%] @ "88285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 871 / 2076 [100.00%] @ "88415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 872 / 2076 [100.00%] @ "88895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 873 / 2076 [100.00%] @ "88925000"
// RTL Simulation : 874 / 2076 [100.00%] @ "88955000"
// RTL Simulation : 875 / 2076 [100.00%] @ "89005000"
// RTL Simulation : 876 / 2076 [100.00%] @ "89055000"
// RTL Simulation : 877 / 2076 [100.00%] @ "89095000"
// RTL Simulation : 878 / 2076 [100.00%] @ "89135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 879 / 2076 [100.00%] @ "89295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 880 / 2076 [100.00%] @ "89445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 881 / 2076 [100.00%] @ "89575000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 882 / 2076 [100.00%] @ "90055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90065 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 883 / 2076 [100.00%] @ "90085000"
// RTL Simulation : 884 / 2076 [100.00%] @ "90115000"
// RTL Simulation : 885 / 2076 [100.00%] @ "90165000"
// RTL Simulation : 886 / 2076 [100.00%] @ "90215000"
// RTL Simulation : 887 / 2076 [100.00%] @ "90255000"
// RTL Simulation : 888 / 2076 [100.00%] @ "90295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 889 / 2076 [100.00%] @ "90455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 890 / 2076 [100.00%] @ "90605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 891 / 2076 [100.00%] @ "90735000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 892 / 2076 [100.00%] @ "91215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 893 / 2076 [100.00%] @ "91245000"
// RTL Simulation : 894 / 2076 [100.00%] @ "91275000"
// RTL Simulation : 895 / 2076 [100.00%] @ "91325000"
// RTL Simulation : 896 / 2076 [100.00%] @ "91375000"
// RTL Simulation : 897 / 2076 [100.00%] @ "91415000"
// RTL Simulation : 898 / 2076 [100.00%] @ "91455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 899 / 2076 [100.00%] @ "91615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 900 / 2076 [100.00%] @ "91775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91885 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 901 / 2076 [100.00%] @ "91905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 902 / 2076 [100.00%] @ "92385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 903 / 2076 [100.00%] @ "92425000"
// RTL Simulation : 904 / 2076 [100.00%] @ "92465000"
// RTL Simulation : 905 / 2076 [100.00%] @ "92515000"
// RTL Simulation : 906 / 2076 [100.00%] @ "92565000"
// RTL Simulation : 907 / 2076 [100.00%] @ "92605000"
// RTL Simulation : 908 / 2076 [100.00%] @ "92645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 909 / 2076 [100.00%] @ "92805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 910 / 2076 [100.00%] @ "92965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 911 / 2076 [100.00%] @ "93095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 912 / 2076 [100.00%] @ "93575000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93585 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 913 / 2076 [100.00%] @ "93635000"
// RTL Simulation : 914 / 2076 [100.00%] @ "93695000"
// RTL Simulation : 915 / 2076 [100.00%] @ "93745000"
// RTL Simulation : 916 / 2076 [100.00%] @ "93795000"
// RTL Simulation : 917 / 2076 [100.00%] @ "93835000"
// RTL Simulation : 918 / 2076 [100.00%] @ "93875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 919 / 2076 [100.00%] @ "94035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 920 / 2076 [100.00%] @ "94195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 921 / 2076 [100.00%] @ "94325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 922 / 2076 [100.00%] @ "94805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94815 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 923 / 2076 [100.00%] @ "94865000"
// RTL Simulation : 924 / 2076 [100.00%] @ "94925000"
// RTL Simulation : 925 / 2076 [100.00%] @ "94975000"
// RTL Simulation : 926 / 2076 [100.00%] @ "95025000"
// RTL Simulation : 927 / 2076 [100.00%] @ "95065000"
// RTL Simulation : 928 / 2076 [100.00%] @ "95105000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95205 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95225 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95225 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 929 / 2076 [100.00%] @ "95255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95345 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95385 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 930 / 2076 [100.00%] @ "95415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95485 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95525 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 931 / 2076 [100.00%] @ "95545000"
// RTL Simulation : 932 / 2076 [100.00%] @ "96025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 933 / 2076 [100.00%] @ "96045000"
// RTL Simulation : 934 / 2076 [100.00%] @ "96065000"
// RTL Simulation : 935 / 2076 [100.00%] @ "96105000"
// RTL Simulation : 936 / 2076 [100.00%] @ "96145000"
// RTL Simulation : 937 / 2076 [100.00%] @ "96185000"
// RTL Simulation : 938 / 2076 [100.00%] @ "96225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 939 / 2076 [100.00%] @ "96375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 940 / 2076 [100.00%] @ "96535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 941 / 2076 [100.00%] @ "96665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 942 / 2076 [100.00%] @ "97145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 943 / 2076 [100.00%] @ "97165000"
// RTL Simulation : 944 / 2076 [100.00%] @ "97185000"
// RTL Simulation : 945 / 2076 [100.00%] @ "97225000"
// RTL Simulation : 946 / 2076 [100.00%] @ "97265000"
// RTL Simulation : 947 / 2076 [100.00%] @ "97305000"
// RTL Simulation : 948 / 2076 [100.00%] @ "97345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 949 / 2076 [100.00%] @ "97495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 950 / 2076 [100.00%] @ "97625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 951 / 2076 [100.00%] @ "97755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 952 / 2076 [100.00%] @ "98235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 953 / 2076 [100.00%] @ "98255000"
// RTL Simulation : 954 / 2076 [100.00%] @ "98275000"
// RTL Simulation : 955 / 2076 [100.00%] @ "98315000"
// RTL Simulation : 956 / 2076 [100.00%] @ "98355000"
// RTL Simulation : 957 / 2076 [100.00%] @ "98395000"
// RTL Simulation : 958 / 2076 [100.00%] @ "98435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 959 / 2076 [100.00%] @ "98585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 960 / 2076 [100.00%] @ "98725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 961 / 2076 [100.00%] @ "98855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 962 / 2076 [100.00%] @ "99335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99345 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 963 / 2076 [100.00%] @ "99355000"
// RTL Simulation : 964 / 2076 [100.00%] @ "99375000"
// RTL Simulation : 965 / 2076 [100.00%] @ "99415000"
// RTL Simulation : 966 / 2076 [100.00%] @ "99455000"
// RTL Simulation : 967 / 2076 [100.00%] @ "99495000"
// RTL Simulation : 968 / 2076 [100.00%] @ "99535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 969 / 2076 [100.00%] @ "99695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 970 / 2076 [100.00%] @ "99845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 971 / 2076 [100.00%] @ "99975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 972 / 2076 [100.00%] @ "100455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 973 / 2076 [100.00%] @ "100485000"
// RTL Simulation : 974 / 2076 [100.00%] @ "100515000"
// RTL Simulation : 975 / 2076 [100.00%] @ "100565000"
// RTL Simulation : 976 / 2076 [100.00%] @ "100615000"
// RTL Simulation : 977 / 2076 [100.00%] @ "100655000"
// RTL Simulation : 978 / 2076 [100.00%] @ "100695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100805 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100825 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 979 / 2076 [100.00%] @ "100855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100965 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 980 / 2076 [100.00%] @ "101005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101005 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101115 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 981 / 2076 [100.00%] @ "101135000"
// RTL Simulation : 982 / 2076 [100.00%] @ "101615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 983 / 2076 [100.00%] @ "101645000"
// RTL Simulation : 984 / 2076 [100.00%] @ "101675000"
// RTL Simulation : 985 / 2076 [100.00%] @ "101725000"
// RTL Simulation : 986 / 2076 [100.00%] @ "101775000"
// RTL Simulation : 987 / 2076 [100.00%] @ "101815000"
// RTL Simulation : 988 / 2076 [100.00%] @ "101855000"
// RTL Simulation : 989 / 2076 [100.00%] @ "101945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 990 / 2076 [100.00%] @ "102045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 991 / 2076 [100.00%] @ "102115000"
// RTL Simulation : 992 / 2076 [100.00%] @ "102245000"
// RTL Simulation : 993 / 2076 [100.00%] @ "102275000"
// RTL Simulation : 994 / 2076 [100.00%] @ "102305000"
// RTL Simulation : 995 / 2076 [100.00%] @ "102365000"
// RTL Simulation : 996 / 2076 [100.00%] @ "102405000"
// RTL Simulation : 997 / 2076 [100.00%] @ "102475000"
// RTL Simulation : 998 / 2076 [100.00%] @ "102515000"
// RTL Simulation : 999 / 2076 [100.00%] @ "102605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1000 / 2076 [100.00%] @ "102705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1001 / 2076 [100.00%] @ "102775000"
// RTL Simulation : 1002 / 2076 [100.00%] @ "102905000"
// RTL Simulation : 1003 / 2076 [100.00%] @ "102935000"
// RTL Simulation : 1004 / 2076 [100.00%] @ "102965000"
// RTL Simulation : 1005 / 2076 [100.00%] @ "103015000"
// RTL Simulation : 1006 / 2076 [100.00%] @ "103055000"
// RTL Simulation : 1007 / 2076 [100.00%] @ "103125000"
// RTL Simulation : 1008 / 2076 [100.00%] @ "103165000"
// RTL Simulation : 1009 / 2076 [100.00%] @ "103255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1010 / 2076 [100.00%] @ "103355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1011 / 2076 [100.00%] @ "103425000"
// RTL Simulation : 1012 / 2076 [100.00%] @ "103555000"
// RTL Simulation : 1013 / 2076 [100.00%] @ "103585000"
// RTL Simulation : 1014 / 2076 [100.00%] @ "103615000"
// RTL Simulation : 1015 / 2076 [100.00%] @ "103665000"
// RTL Simulation : 1016 / 2076 [100.00%] @ "103705000"
// RTL Simulation : 1017 / 2076 [100.00%] @ "103775000"
// RTL Simulation : 1018 / 2076 [100.00%] @ "103815000"
// RTL Simulation : 1019 / 2076 [100.00%] @ "103905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1020 / 2076 [100.00%] @ "104005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1021 / 2076 [100.00%] @ "104075000"
// RTL Simulation : 1022 / 2076 [100.00%] @ "104205000"
// RTL Simulation : 1023 / 2076 [100.00%] @ "104235000"
// RTL Simulation : 1024 / 2076 [100.00%] @ "104265000"
// RTL Simulation : 1025 / 2076 [100.00%] @ "104315000"
// RTL Simulation : 1026 / 2076 [100.00%] @ "104355000"
// RTL Simulation : 1027 / 2076 [100.00%] @ "104425000"
// RTL Simulation : 1028 / 2076 [100.00%] @ "104465000"
// RTL Simulation : 1029 / 2076 [100.00%] @ "104555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1030 / 2076 [100.00%] @ "104655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1031 / 2076 [100.00%] @ "104725000"
// RTL Simulation : 1032 / 2076 [100.00%] @ "104855000"
// RTL Simulation : 1033 / 2076 [100.00%] @ "104885000"
// RTL Simulation : 1034 / 2076 [100.00%] @ "104915000"
// RTL Simulation : 1035 / 2076 [100.00%] @ "104975000"
// RTL Simulation : 1036 / 2076 [100.00%] @ "105015000"
// RTL Simulation : 1037 / 2076 [100.00%] @ "105085000"
// RTL Simulation : 1038 / 2076 [100.00%] @ "105125000"
// RTL Simulation : 1039 / 2076 [100.00%] @ "105155000"
// RTL Simulation : 1040 / 2076 [100.00%] @ "105195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105355 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105395 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105395 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1041 / 2076 [100.00%] @ "105525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105645 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105645 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1042 / 2076 [100.00%] @ "105675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105675 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1043 / 2076 [100.00%] @ "105805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105805 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105875 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105915 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1044 / 2076 [100.00%] @ "105935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1045 / 2076 [100.00%] @ "106415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1046 / 2076 [100.00%] @ "106435000"
// RTL Simulation : 1047 / 2076 [100.00%] @ "106455000"
// RTL Simulation : 1048 / 2076 [100.00%] @ "106495000"
// RTL Simulation : 1049 / 2076 [100.00%] @ "106535000"
// RTL Simulation : 1050 / 2076 [100.00%] @ "106575000"
// RTL Simulation : 1051 / 2076 [100.00%] @ "106615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106715 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1052 / 2076 [100.00%] @ "106765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1053 / 2076 [100.00%] @ "106895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106895 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106965 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107005 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1054 / 2076 [100.00%] @ "107025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107215 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1055 / 2076 [100.00%] @ "107505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107515 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1056 / 2076 [100.00%] @ "107525000"
// RTL Simulation : 1057 / 2076 [100.00%] @ "107545000"
// RTL Simulation : 1058 / 2076 [100.00%] @ "107585000"
// RTL Simulation : 1059 / 2076 [100.00%] @ "107625000"
// RTL Simulation : 1060 / 2076 [100.00%] @ "107665000"
// RTL Simulation : 1061 / 2076 [100.00%] @ "107705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107805 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107805 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107825 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107825 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1062 / 2076 [100.00%] @ "107855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1063 / 2076 [100.00%] @ "107985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107985 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108055 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108095 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1064 / 2076 [100.00%] @ "108115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108305 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1065 / 2076 [100.00%] @ "108595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108605 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1066 / 2076 [100.00%] @ "108615000"
// RTL Simulation : 1067 / 2076 [100.00%] @ "108635000"
// RTL Simulation : 1068 / 2076 [100.00%] @ "108675000"
// RTL Simulation : 1069 / 2076 [100.00%] @ "108715000"
// RTL Simulation : 1070 / 2076 [100.00%] @ "108755000"
// RTL Simulation : 1071 / 2076 [100.00%] @ "108795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108895 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108895 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1072 / 2076 [100.00%] @ "108945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1073 / 2076 [100.00%] @ "109075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109145 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109185 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1074 / 2076 [100.00%] @ "109205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109395 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1075 / 2076 [100.00%] @ "109685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109695 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1076 / 2076 [100.00%] @ "109705000"
// RTL Simulation : 1077 / 2076 [100.00%] @ "109725000"
// RTL Simulation : 1078 / 2076 [100.00%] @ "109765000"
// RTL Simulation : 1079 / 2076 [100.00%] @ "109805000"
// RTL Simulation : 1080 / 2076 [100.00%] @ "109845000"
// RTL Simulation : 1081 / 2076 [100.00%] @ "109885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109985 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109985 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110005 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110005 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1082 / 2076 [100.00%] @ "110035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1083 / 2076 [100.00%] @ "110165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110165 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110235 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110275 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1084 / 2076 [100.00%] @ "110295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110485 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1085 / 2076 [100.00%] @ "110775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110785 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1086 / 2076 [100.00%] @ "110795000"
// RTL Simulation : 1087 / 2076 [100.00%] @ "110815000"
// RTL Simulation : 1088 / 2076 [100.00%] @ "110855000"
// RTL Simulation : 1089 / 2076 [100.00%] @ "110895000"
// RTL Simulation : 1090 / 2076 [100.00%] @ "110935000"
// RTL Simulation : 1091 / 2076 [100.00%] @ "110975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111075 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111095 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111095 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1092 / 2076 [100.00%] @ "111125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111215 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1093 / 2076 [100.00%] @ "111255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111325 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111365 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1094 / 2076 [100.00%] @ "111385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111575 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1095 / 2076 [100.00%] @ "111865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111875 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1096 / 2076 [100.00%] @ "111885000"
// RTL Simulation : 1097 / 2076 [100.00%] @ "111905000"
// RTL Simulation : 1098 / 2076 [100.00%] @ "111945000"
// RTL Simulation : 1099 / 2076 [100.00%] @ "111985000"
// RTL Simulation : 1100 / 2076 [100.00%] @ "112025000"
// RTL Simulation : 1101 / 2076 [100.00%] @ "112065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112175 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1102 / 2076 [100.00%] @ "112205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1103 / 2076 [100.00%] @ "112355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112355 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1104 / 2076 [100.00%] @ "112505000"
// RTL Simulation : 1105 / 2076 [100.00%] @ "112985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112995 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112995 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1106 / 2076 [100.00%] @ "113045000"
// RTL Simulation : 1107 / 2076 [100.00%] @ "113105000"
// RTL Simulation : 1108 / 2076 [100.00%] @ "113155000"
// RTL Simulation : 1109 / 2076 [100.00%] @ "113205000"
// RTL Simulation : 1110 / 2076 [100.00%] @ "113245000"
// RTL Simulation : 1111 / 2076 [100.00%] @ "113285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113375 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113375 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113395 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1112 / 2076 [100.00%] @ "113425000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1113 / 2076 [100.00%] @ "113565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113635 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113675 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1114 / 2076 [100.00%] @ "113695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113885 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1115 / 2076 [100.00%] @ "114175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114185 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1116 / 2076 [100.00%] @ "114205000"
// RTL Simulation : 1117 / 2076 [100.00%] @ "114235000"
// RTL Simulation : 1118 / 2076 [100.00%] @ "114285000"
// RTL Simulation : 1119 / 2076 [100.00%] @ "114335000"
// RTL Simulation : 1120 / 2076 [100.00%] @ "114375000"
// RTL Simulation : 1121 / 2076 [100.00%] @ "114415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114505 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114505 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114525 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1122 / 2076 [100.00%] @ "114555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114555 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114635 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114675 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1123 / 2076 [100.00%] @ "114705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114775 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114815 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1124 / 2076 [100.00%] @ "114835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115025 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1125 / 2076 [100.00%] @ "115315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115325 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1126 / 2076 [100.00%] @ "115335000"
// RTL Simulation : 1127 / 2076 [100.00%] @ "115355000"
// RTL Simulation : 1128 / 2076 [100.00%] @ "115395000"
// RTL Simulation : 1129 / 2076 [100.00%] @ "115435000"
// RTL Simulation : 1130 / 2076 [100.00%] @ "115475000"
// RTL Simulation : 1131 / 2076 [100.00%] @ "115515000"
// RTL Simulation : 1132 / 2076 [100.00%] @ "115595000"
// RTL Simulation : 1133 / 2076 [100.00%] @ "115695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115765 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115805 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1134 / 2076 [100.00%] @ "115825000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116015 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1135 / 2076 [100.00%] @ "116305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116315 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1136 / 2076 [100.00%] @ "116325000"
// RTL Simulation : 1137 / 2076 [100.00%] @ "116345000"
// RTL Simulation : 1138 / 2076 [100.00%] @ "116385000"
// RTL Simulation : 1139 / 2076 [100.00%] @ "116425000"
// RTL Simulation : 1140 / 2076 [100.00%] @ "116465000"
// RTL Simulation : 1141 / 2076 [100.00%] @ "116505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116605 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116605 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1142 / 2076 [100.00%] @ "116655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1143 / 2076 [100.00%] @ "116785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116855 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116895 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1144 / 2076 [100.00%] @ "116915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117105 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1145 / 2076 [100.00%] @ "117395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117405 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1146 / 2076 [100.00%] @ "117415000"
// RTL Simulation : 1147 / 2076 [100.00%] @ "117435000"
// RTL Simulation : 1148 / 2076 [100.00%] @ "117475000"
// RTL Simulation : 1149 / 2076 [100.00%] @ "117515000"
// RTL Simulation : 1150 / 2076 [100.00%] @ "117555000"
// RTL Simulation : 1151 / 2076 [100.00%] @ "117595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117695 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1152 / 2076 [100.00%] @ "117745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117835 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1153 / 2076 [100.00%] @ "117875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117875 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117985 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1154 / 2076 [100.00%] @ "118005000"
// RTL Simulation : 1155 / 2076 [100.00%] @ "118485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1156 / 2076 [100.00%] @ "118505000"
// RTL Simulation : 1157 / 2076 [100.00%] @ "118525000"
// RTL Simulation : 1158 / 2076 [100.00%] @ "118565000"
// RTL Simulation : 1159 / 2076 [100.00%] @ "118605000"
// RTL Simulation : 1160 / 2076 [100.00%] @ "118645000"
// RTL Simulation : 1161 / 2076 [100.00%] @ "118685000"
// RTL Simulation : 1162 / 2076 [100.00%] @ "118775000"
// RTL Simulation : 1163 / 2076 [100.00%] @ "118875000"
// RTL Simulation : 1164 / 2076 [100.00%] @ "118945000"
// RTL Simulation : 1165 / 2076 [100.00%] @ "119075000"
// RTL Simulation : 1166 / 2076 [100.00%] @ "119095000"
// RTL Simulation : 1167 / 2076 [100.00%] @ "119115000"
// RTL Simulation : 1168 / 2076 [100.00%] @ "119155000"
// RTL Simulation : 1169 / 2076 [100.00%] @ "119195000"
// RTL Simulation : 1170 / 2076 [100.00%] @ "119245000"
// RTL Simulation : 1171 / 2076 [100.00%] @ "119285000"
// RTL Simulation : 1172 / 2076 [100.00%] @ "119375000"
// RTL Simulation : 1173 / 2076 [100.00%] @ "119475000"
// RTL Simulation : 1174 / 2076 [100.00%] @ "119545000"
// RTL Simulation : 1175 / 2076 [100.00%] @ "119675000"
// RTL Simulation : 1176 / 2076 [100.00%] @ "119695000"
// RTL Simulation : 1177 / 2076 [100.00%] @ "119715000"
// RTL Simulation : 1178 / 2076 [100.00%] @ "119755000"
// RTL Simulation : 1179 / 2076 [100.00%] @ "119795000"
// RTL Simulation : 1180 / 2076 [100.00%] @ "119845000"
// RTL Simulation : 1181 / 2076 [100.00%] @ "119885000"
// RTL Simulation : 1182 / 2076 [100.00%] @ "119975000"
// RTL Simulation : 1183 / 2076 [100.00%] @ "120075000"
// RTL Simulation : 1184 / 2076 [100.00%] @ "120145000"
// RTL Simulation : 1185 / 2076 [100.00%] @ "120275000"
// RTL Simulation : 1186 / 2076 [100.00%] @ "120295000"
// RTL Simulation : 1187 / 2076 [100.00%] @ "120315000"
// RTL Simulation : 1188 / 2076 [100.00%] @ "120355000"
// RTL Simulation : 1189 / 2076 [100.00%] @ "120395000"
// RTL Simulation : 1190 / 2076 [100.00%] @ "120445000"
// RTL Simulation : 1191 / 2076 [100.00%] @ "120485000"
// RTL Simulation : 1192 / 2076 [100.00%] @ "120575000"
// RTL Simulation : 1193 / 2076 [100.00%] @ "120675000"
// RTL Simulation : 1194 / 2076 [100.00%] @ "120745000"
// RTL Simulation : 1195 / 2076 [100.00%] @ "120875000"
// RTL Simulation : 1196 / 2076 [100.00%] @ "120895000"
// RTL Simulation : 1197 / 2076 [100.00%] @ "120915000"
// RTL Simulation : 1198 / 2076 [100.00%] @ "120955000"
// RTL Simulation : 1199 / 2076 [100.00%] @ "120995000"
// RTL Simulation : 1200 / 2076 [100.00%] @ "121045000"
// RTL Simulation : 1201 / 2076 [100.00%] @ "121085000"
// RTL Simulation : 1202 / 2076 [100.00%] @ "121175000"
// RTL Simulation : 1203 / 2076 [100.00%] @ "121275000"
// RTL Simulation : 1204 / 2076 [100.00%] @ "121345000"
// RTL Simulation : 1205 / 2076 [100.00%] @ "121475000"
// RTL Simulation : 1206 / 2076 [100.00%] @ "121495000"
// RTL Simulation : 1207 / 2076 [100.00%] @ "121515000"
// RTL Simulation : 1208 / 2076 [100.00%] @ "121555000"
// RTL Simulation : 1209 / 2076 [100.00%] @ "121595000"
// RTL Simulation : 1210 / 2076 [100.00%] @ "121645000"
// RTL Simulation : 1211 / 2076 [100.00%] @ "121685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1212 / 2076 [100.00%] @ "121715000"
// RTL Simulation : 1213 / 2076 [100.00%] @ "121755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121955 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121955 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122025 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1214 / 2076 [100.00%] @ "122085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122185 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1215 / 2076 [100.00%] @ "122235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1216 / 2076 [100.00%] @ "122365000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1217 / 2076 [100.00%] @ "122495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1218 / 2076 [100.00%] @ "122975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1219 / 2076 [100.00%] @ "122995000"
// RTL Simulation : 1220 / 2076 [100.00%] @ "123015000"
// RTL Simulation : 1221 / 2076 [100.00%] @ "123055000"
// RTL Simulation : 1222 / 2076 [100.00%] @ "123095000"
// RTL Simulation : 1223 / 2076 [100.00%] @ "123135000"
// RTL Simulation : 1224 / 2076 [100.00%] @ "123175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1225 / 2076 [100.00%] @ "123325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1226 / 2076 [100.00%] @ "123455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1227 / 2076 [100.00%] @ "123585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1228 / 2076 [100.00%] @ "124065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1229 / 2076 [100.00%] @ "124085000"
// RTL Simulation : 1230 / 2076 [100.00%] @ "124105000"
// RTL Simulation : 1231 / 2076 [100.00%] @ "124145000"
// RTL Simulation : 1232 / 2076 [100.00%] @ "124185000"
// RTL Simulation : 1233 / 2076 [100.00%] @ "124225000"
// RTL Simulation : 1234 / 2076 [100.00%] @ "124265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1235 / 2076 [100.00%] @ "124415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1236 / 2076 [100.00%] @ "124545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1237 / 2076 [100.00%] @ "124675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1238 / 2076 [100.00%] @ "125155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125165 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1239 / 2076 [100.00%] @ "125175000"
// RTL Simulation : 1240 / 2076 [100.00%] @ "125195000"
// RTL Simulation : 1241 / 2076 [100.00%] @ "125235000"
// RTL Simulation : 1242 / 2076 [100.00%] @ "125275000"
// RTL Simulation : 1243 / 2076 [100.00%] @ "125315000"
// RTL Simulation : 1244 / 2076 [100.00%] @ "125355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1245 / 2076 [100.00%] @ "125505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1246 / 2076 [100.00%] @ "125635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1247 / 2076 [100.00%] @ "125765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1248 / 2076 [100.00%] @ "126245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1249 / 2076 [100.00%] @ "126265000"
// RTL Simulation : 1250 / 2076 [100.00%] @ "126285000"
// RTL Simulation : 1251 / 2076 [100.00%] @ "126325000"
// RTL Simulation : 1252 / 2076 [100.00%] @ "126365000"
// RTL Simulation : 1253 / 2076 [100.00%] @ "126405000"
// RTL Simulation : 1254 / 2076 [100.00%] @ "126445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126545 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1255 / 2076 [100.00%] @ "126595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1256 / 2076 [100.00%] @ "126725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1257 / 2076 [100.00%] @ "126855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1258 / 2076 [100.00%] @ "127335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1259 / 2076 [100.00%] @ "127355000"
// RTL Simulation : 1260 / 2076 [100.00%] @ "127375000"
// RTL Simulation : 1261 / 2076 [100.00%] @ "127415000"
// RTL Simulation : 1262 / 2076 [100.00%] @ "127455000"
// RTL Simulation : 1263 / 2076 [100.00%] @ "127495000"
// RTL Simulation : 1264 / 2076 [100.00%] @ "127535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1265 / 2076 [100.00%] @ "127685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1266 / 2076 [100.00%] @ "127815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127885 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1267 / 2076 [100.00%] @ "127945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1268 / 2076 [100.00%] @ "128425000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1269 / 2076 [100.00%] @ "128445000"
// RTL Simulation : 1270 / 2076 [100.00%] @ "128465000"
// RTL Simulation : 1271 / 2076 [100.00%] @ "128505000"
// RTL Simulation : 1272 / 2076 [100.00%] @ "128545000"
// RTL Simulation : 1273 / 2076 [100.00%] @ "128585000"
// RTL Simulation : 1274 / 2076 [100.00%] @ "128625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128715 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1275 / 2076 [100.00%] @ "128765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128865 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1276 / 2076 [100.00%] @ "128905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128905 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128975 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129015 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1277 / 2076 [100.00%] @ "129035000"
// RTL Simulation : 1278 / 2076 [100.00%] @ "129515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1279 / 2076 [100.00%] @ "129545000"
// RTL Simulation : 1280 / 2076 [100.00%] @ "129575000"
// RTL Simulation : 1281 / 2076 [100.00%] @ "129625000"
// RTL Simulation : 1282 / 2076 [100.00%] @ "129675000"
// RTL Simulation : 1283 / 2076 [100.00%] @ "129715000"
// RTL Simulation : 1284 / 2076 [100.00%] @ "129755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1285 / 2076 [100.00%] @ "129895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1286 / 2076 [100.00%] @ "130045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1287 / 2076 [100.00%] @ "130175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1288 / 2076 [100.00%] @ "130655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130665 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1289 / 2076 [100.00%] @ "130715000"
// RTL Simulation : 1290 / 2076 [100.00%] @ "130775000"
// RTL Simulation : 1291 / 2076 [100.00%] @ "130825000"
// RTL Simulation : 1292 / 2076 [100.00%] @ "130875000"
// RTL Simulation : 1293 / 2076 [100.00%] @ "130915000"
// RTL Simulation : 1294 / 2076 [100.00%] @ "130955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1295 / 2076 [100.00%] @ "131095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1296 / 2076 [100.00%] @ "131245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1297 / 2076 [100.00%] @ "131375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1298 / 2076 [100.00%] @ "131855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1299 / 2076 [100.00%] @ "131875000"
// RTL Simulation : 1300 / 2076 [100.00%] @ "131895000"
// RTL Simulation : 1301 / 2076 [100.00%] @ "131935000"
// RTL Simulation : 1302 / 2076 [100.00%] @ "131975000"
// RTL Simulation : 1303 / 2076 [100.00%] @ "132015000"
// RTL Simulation : 1304 / 2076 [100.00%] @ "132055000"
// RTL Simulation : 1305 / 2076 [100.00%] @ "132135000"
// RTL Simulation : 1306 / 2076 [100.00%] @ "132235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1307 / 2076 [100.00%] @ "132365000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1308 / 2076 [100.00%] @ "132845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1309 / 2076 [100.00%] @ "132865000"
// RTL Simulation : 1310 / 2076 [100.00%] @ "132885000"
// RTL Simulation : 1311 / 2076 [100.00%] @ "132925000"
// RTL Simulation : 1312 / 2076 [100.00%] @ "132965000"
// RTL Simulation : 1313 / 2076 [100.00%] @ "133005000"
// RTL Simulation : 1314 / 2076 [100.00%] @ "133045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1315 / 2076 [100.00%] @ "133195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1316 / 2076 [100.00%] @ "133325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1317 / 2076 [100.00%] @ "133455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1318 / 2076 [100.00%] @ "133935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1319 / 2076 [100.00%] @ "133955000"
// RTL Simulation : 1320 / 2076 [100.00%] @ "133975000"
// RTL Simulation : 1321 / 2076 [100.00%] @ "134015000"
// RTL Simulation : 1322 / 2076 [100.00%] @ "134055000"
// RTL Simulation : 1323 / 2076 [100.00%] @ "134095000"
// RTL Simulation : 1324 / 2076 [100.00%] @ "134135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134235 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1325 / 2076 [100.00%] @ "134285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1326 / 2076 [100.00%] @ "134415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134485 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1327 / 2076 [100.00%] @ "134545000"
// RTL Simulation : 1328 / 2076 [100.00%] @ "135025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1329 / 2076 [100.00%] @ "135045000"
// RTL Simulation : 1330 / 2076 [100.00%] @ "135065000"
// RTL Simulation : 1331 / 2076 [100.00%] @ "135105000"
// RTL Simulation : 1332 / 2076 [100.00%] @ "135145000"
// RTL Simulation : 1333 / 2076 [100.00%] @ "135185000"
// RTL Simulation : 1334 / 2076 [100.00%] @ "135225000"
// RTL Simulation : 1335 / 2076 [100.00%] @ "135315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1336 / 2076 [100.00%] @ "135415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1337 / 2076 [100.00%] @ "135485000"
// RTL Simulation : 1338 / 2076 [100.00%] @ "135615000"
// RTL Simulation : 1339 / 2076 [100.00%] @ "135635000"
// RTL Simulation : 1340 / 2076 [100.00%] @ "135655000"
// RTL Simulation : 1341 / 2076 [100.00%] @ "135695000"
// RTL Simulation : 1342 / 2076 [100.00%] @ "135735000"
// RTL Simulation : 1343 / 2076 [100.00%] @ "135785000"
// RTL Simulation : 1344 / 2076 [100.00%] @ "135825000"
// RTL Simulation : 1345 / 2076 [100.00%] @ "135915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1346 / 2076 [100.00%] @ "136015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1347 / 2076 [100.00%] @ "136085000"
// RTL Simulation : 1348 / 2076 [100.00%] @ "136215000"
// RTL Simulation : 1349 / 2076 [100.00%] @ "136235000"
// RTL Simulation : 1350 / 2076 [100.00%] @ "136255000"
// RTL Simulation : 1351 / 2076 [100.00%] @ "136295000"
// RTL Simulation : 1352 / 2076 [100.00%] @ "136335000"
// RTL Simulation : 1353 / 2076 [100.00%] @ "136385000"
// RTL Simulation : 1354 / 2076 [100.00%] @ "136425000"
// RTL Simulation : 1355 / 2076 [100.00%] @ "136515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1356 / 2076 [100.00%] @ "136615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1357 / 2076 [100.00%] @ "136685000"
// RTL Simulation : 1358 / 2076 [100.00%] @ "136815000"
// RTL Simulation : 1359 / 2076 [100.00%] @ "136835000"
// RTL Simulation : 1360 / 2076 [100.00%] @ "136855000"
// RTL Simulation : 1361 / 2076 [100.00%] @ "136895000"
// RTL Simulation : 1362 / 2076 [100.00%] @ "136935000"
// RTL Simulation : 1363 / 2076 [100.00%] @ "136985000"
// RTL Simulation : 1364 / 2076 [100.00%] @ "137025000"
// RTL Simulation : 1365 / 2076 [100.00%] @ "137115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1366 / 2076 [100.00%] @ "137215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1367 / 2076 [100.00%] @ "137285000"
// RTL Simulation : 1368 / 2076 [100.00%] @ "137415000"
// RTL Simulation : 1369 / 2076 [100.00%] @ "137435000"
// RTL Simulation : 1370 / 2076 [100.00%] @ "137455000"
// RTL Simulation : 1371 / 2076 [100.00%] @ "137495000"
// RTL Simulation : 1372 / 2076 [100.00%] @ "137535000"
// RTL Simulation : 1373 / 2076 [100.00%] @ "137585000"
// RTL Simulation : 1374 / 2076 [100.00%] @ "137625000"
// RTL Simulation : 1375 / 2076 [100.00%] @ "137715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1376 / 2076 [100.00%] @ "137815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1377 / 2076 [100.00%] @ "137885000"
// RTL Simulation : 1378 / 2076 [100.00%] @ "138015000"
// RTL Simulation : 1379 / 2076 [100.00%] @ "138035000"
// RTL Simulation : 1380 / 2076 [100.00%] @ "138055000"
// RTL Simulation : 1381 / 2076 [100.00%] @ "138095000"
// RTL Simulation : 1382 / 2076 [100.00%] @ "138135000"
// RTL Simulation : 1383 / 2076 [100.00%] @ "138185000"
// RTL Simulation : 1384 / 2076 [100.00%] @ "138225000"
// RTL Simulation : 1385 / 2076 [100.00%] @ "138255000"
// RTL Simulation : 1386 / 2076 [100.00%] @ "138295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138455 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1387 / 2076 [100.00%] @ "138625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1388 / 2076 [100.00%] @ "138775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1389 / 2076 [100.00%] @ "138905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1390 / 2076 [100.00%] @ "139035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1391 / 2076 [100.00%] @ "139515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1392 / 2076 [100.00%] @ "139535000"
// RTL Simulation : 1393 / 2076 [100.00%] @ "139555000"
// RTL Simulation : 1394 / 2076 [100.00%] @ "139595000"
// RTL Simulation : 1395 / 2076 [100.00%] @ "139635000"
// RTL Simulation : 1396 / 2076 [100.00%] @ "139675000"
// RTL Simulation : 1397 / 2076 [100.00%] @ "139715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1398 / 2076 [100.00%] @ "139865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1399 / 2076 [100.00%] @ "139995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1400 / 2076 [100.00%] @ "140125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1401 / 2076 [100.00%] @ "140605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140615 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1402 / 2076 [100.00%] @ "140625000"
// RTL Simulation : 1403 / 2076 [100.00%] @ "140645000"
// RTL Simulation : 1404 / 2076 [100.00%] @ "140685000"
// RTL Simulation : 1405 / 2076 [100.00%] @ "140725000"
// RTL Simulation : 1406 / 2076 [100.00%] @ "140765000"
// RTL Simulation : 1407 / 2076 [100.00%] @ "140805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1408 / 2076 [100.00%] @ "140955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1409 / 2076 [100.00%] @ "141085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1410 / 2076 [100.00%] @ "141215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1411 / 2076 [100.00%] @ "141695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1412 / 2076 [100.00%] @ "141715000"
// RTL Simulation : 1413 / 2076 [100.00%] @ "141735000"
// RTL Simulation : 1414 / 2076 [100.00%] @ "141775000"
// RTL Simulation : 1415 / 2076 [100.00%] @ "141815000"
// RTL Simulation : 1416 / 2076 [100.00%] @ "141855000"
// RTL Simulation : 1417 / 2076 [100.00%] @ "141895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1418 / 2076 [100.00%] @ "142045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1419 / 2076 [100.00%] @ "142175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1420 / 2076 [100.00%] @ "142305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1421 / 2076 [100.00%] @ "142785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1422 / 2076 [100.00%] @ "142805000"
// RTL Simulation : 1423 / 2076 [100.00%] @ "142825000"
// RTL Simulation : 1424 / 2076 [100.00%] @ "142865000"
// RTL Simulation : 1425 / 2076 [100.00%] @ "142905000"
// RTL Simulation : 1426 / 2076 [100.00%] @ "142945000"
// RTL Simulation : 1427 / 2076 [100.00%] @ "142985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1428 / 2076 [100.00%] @ "143135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1429 / 2076 [100.00%] @ "143265000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143375 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1430 / 2076 [100.00%] @ "143395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1431 / 2076 [100.00%] @ "143875000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143885 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143885 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1432 / 2076 [100.00%] @ "143895000"
// RTL Simulation : 1433 / 2076 [100.00%] @ "143915000"
// RTL Simulation : 1434 / 2076 [100.00%] @ "143955000"
// RTL Simulation : 1435 / 2076 [100.00%] @ "143995000"
// RTL Simulation : 1436 / 2076 [100.00%] @ "144035000"
// RTL Simulation : 1437 / 2076 [100.00%] @ "144075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1438 / 2076 [100.00%] @ "144225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1439 / 2076 [100.00%] @ "144355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1440 / 2076 [100.00%] @ "144485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1441 / 2076 [100.00%] @ "144965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144975 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1442 / 2076 [100.00%] @ "144985000"
// RTL Simulation : 1443 / 2076 [100.00%] @ "145005000"
// RTL Simulation : 1444 / 2076 [100.00%] @ "145045000"
// RTL Simulation : 1445 / 2076 [100.00%] @ "145085000"
// RTL Simulation : 1446 / 2076 [100.00%] @ "145125000"
// RTL Simulation : 1447 / 2076 [100.00%] @ "145165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145255 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145275 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145275 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1448 / 2076 [100.00%] @ "145305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145395 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1449 / 2076 [100.00%] @ "145435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145435 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145505 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145545 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1450 / 2076 [100.00%] @ "145565000"
// RTL Simulation : 1451 / 2076 [100.00%] @ "146045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1452 / 2076 [100.00%] @ "146065000"
// RTL Simulation : 1453 / 2076 [100.00%] @ "146085000"
// RTL Simulation : 1454 / 2076 [100.00%] @ "146125000"
// RTL Simulation : 1455 / 2076 [100.00%] @ "146165000"
// RTL Simulation : 1456 / 2076 [100.00%] @ "146205000"
// RTL Simulation : 1457 / 2076 [100.00%] @ "146245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1458 / 2076 [100.00%] @ "146385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1459 / 2076 [100.00%] @ "146515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1460 / 2076 [100.00%] @ "146645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1461 / 2076 [100.00%] @ "147125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1462 / 2076 [100.00%] @ "147145000"
// RTL Simulation : 1463 / 2076 [100.00%] @ "147165000"
// RTL Simulation : 1464 / 2076 [100.00%] @ "147205000"
// RTL Simulation : 1465 / 2076 [100.00%] @ "147245000"
// RTL Simulation : 1466 / 2076 [100.00%] @ "147285000"
// RTL Simulation : 1467 / 2076 [100.00%] @ "147325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1468 / 2076 [100.00%] @ "147465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1469 / 2076 [100.00%] @ "147615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1470 / 2076 [100.00%] @ "147745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1471 / 2076 [100.00%] @ "148225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148235 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1472 / 2076 [100.00%] @ "148285000"
// RTL Simulation : 1473 / 2076 [100.00%] @ "148345000"
// RTL Simulation : 1474 / 2076 [100.00%] @ "148395000"
// RTL Simulation : 1475 / 2076 [100.00%] @ "148445000"
// RTL Simulation : 1476 / 2076 [100.00%] @ "148485000"
// RTL Simulation : 1477 / 2076 [100.00%] @ "148525000"
// RTL Simulation : 1478 / 2076 [100.00%] @ "148605000"
// RTL Simulation : 1479 / 2076 [100.00%] @ "148705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1480 / 2076 [100.00%] @ "148835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1481 / 2076 [100.00%] @ "149315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149325 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1482 / 2076 [100.00%] @ "149335000"
// RTL Simulation : 1483 / 2076 [100.00%] @ "149355000"
// RTL Simulation : 1484 / 2076 [100.00%] @ "149395000"
// RTL Simulation : 1485 / 2076 [100.00%] @ "149435000"
// RTL Simulation : 1486 / 2076 [100.00%] @ "149475000"
// RTL Simulation : 1487 / 2076 [100.00%] @ "149515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1488 / 2076 [100.00%] @ "149665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1489 / 2076 [100.00%] @ "149795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149905 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1490 / 2076 [100.00%] @ "149925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1491 / 2076 [100.00%] @ "150405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1492 / 2076 [100.00%] @ "150425000"
// RTL Simulation : 1493 / 2076 [100.00%] @ "150445000"
// RTL Simulation : 1494 / 2076 [100.00%] @ "150485000"
// RTL Simulation : 1495 / 2076 [100.00%] @ "150525000"
// RTL Simulation : 1496 / 2076 [100.00%] @ "150565000"
// RTL Simulation : 1497 / 2076 [100.00%] @ "150605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150725 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1498 / 2076 [100.00%] @ "150755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150755 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1499 / 2076 [100.00%] @ "150885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150885 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150955 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150995 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1500 / 2076 [100.00%] @ "151015000"
// RTL Simulation : 1501 / 2076 [100.00%] @ "151495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151505 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151505 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1502 / 2076 [100.00%] @ "151515000"
// RTL Simulation : 1503 / 2076 [100.00%] @ "151535000"
// RTL Simulation : 1504 / 2076 [100.00%] @ "151575000"
// RTL Simulation : 1505 / 2076 [100.00%] @ "151615000"
// RTL Simulation : 1506 / 2076 [100.00%] @ "151655000"
// RTL Simulation : 1507 / 2076 [100.00%] @ "151695000"
// RTL Simulation : 1508 / 2076 [100.00%] @ "151785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1509 / 2076 [100.00%] @ "151885000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1510 / 2076 [100.00%] @ "151955000"
// RTL Simulation : 1511 / 2076 [100.00%] @ "152085000"
// RTL Simulation : 1512 / 2076 [100.00%] @ "152105000"
// RTL Simulation : 1513 / 2076 [100.00%] @ "152125000"
// RTL Simulation : 1514 / 2076 [100.00%] @ "152165000"
// RTL Simulation : 1515 / 2076 [100.00%] @ "152205000"
// RTL Simulation : 1516 / 2076 [100.00%] @ "152255000"
// RTL Simulation : 1517 / 2076 [100.00%] @ "152295000"
// RTL Simulation : 1518 / 2076 [100.00%] @ "152385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1519 / 2076 [100.00%] @ "152485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1520 / 2076 [100.00%] @ "152555000"
// RTL Simulation : 1521 / 2076 [100.00%] @ "152685000"
// RTL Simulation : 1522 / 2076 [100.00%] @ "152705000"
// RTL Simulation : 1523 / 2076 [100.00%] @ "152725000"
// RTL Simulation : 1524 / 2076 [100.00%] @ "152765000"
// RTL Simulation : 1525 / 2076 [100.00%] @ "152805000"
// RTL Simulation : 1526 / 2076 [100.00%] @ "152855000"
// RTL Simulation : 1527 / 2076 [100.00%] @ "152895000"
// RTL Simulation : 1528 / 2076 [100.00%] @ "152985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152995 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1529 / 2076 [100.00%] @ "153085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1530 / 2076 [100.00%] @ "153155000"
// RTL Simulation : 1531 / 2076 [100.00%] @ "153285000"
// RTL Simulation : 1532 / 2076 [100.00%] @ "153305000"
// RTL Simulation : 1533 / 2076 [100.00%] @ "153325000"
// RTL Simulation : 1534 / 2076 [100.00%] @ "153365000"
// RTL Simulation : 1535 / 2076 [100.00%] @ "153405000"
// RTL Simulation : 1536 / 2076 [100.00%] @ "153455000"
// RTL Simulation : 1537 / 2076 [100.00%] @ "153495000"
// RTL Simulation : 1538 / 2076 [100.00%] @ "153585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1539 / 2076 [100.00%] @ "153685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1540 / 2076 [100.00%] @ "153755000"
// RTL Simulation : 1541 / 2076 [100.00%] @ "153885000"
// RTL Simulation : 1542 / 2076 [100.00%] @ "153905000"
// RTL Simulation : 1543 / 2076 [100.00%] @ "153925000"
// RTL Simulation : 1544 / 2076 [100.00%] @ "153965000"
// RTL Simulation : 1545 / 2076 [100.00%] @ "154005000"
// RTL Simulation : 1546 / 2076 [100.00%] @ "154055000"
// RTL Simulation : 1547 / 2076 [100.00%] @ "154095000"
// RTL Simulation : 1548 / 2076 [100.00%] @ "154185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1549 / 2076 [100.00%] @ "154285000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1550 / 2076 [100.00%] @ "154355000"
// RTL Simulation : 1551 / 2076 [100.00%] @ "154485000"
// RTL Simulation : 1552 / 2076 [100.00%] @ "154505000"
// RTL Simulation : 1553 / 2076 [100.00%] @ "154525000"
// RTL Simulation : 1554 / 2076 [100.00%] @ "154565000"
// RTL Simulation : 1555 / 2076 [100.00%] @ "154605000"
// RTL Simulation : 1556 / 2076 [100.00%] @ "154655000"
// RTL Simulation : 1557 / 2076 [100.00%] @ "154695000"
// RTL Simulation : 1558 / 2076 [100.00%] @ "154725000"
// RTL Simulation : 1559 / 2076 [100.00%] @ "154765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154775 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154775 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154925 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154965 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154965 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1560 / 2076 [100.00%] @ "155095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1561 / 2076 [100.00%] @ "155245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1562 / 2076 [100.00%] @ "155365000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155365 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1563 / 2076 [100.00%] @ "155495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1564 / 2076 [100.00%] @ "155975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1565 / 2076 [100.00%] @ "155995000"
// RTL Simulation : 1566 / 2076 [100.00%] @ "156015000"
// RTL Simulation : 1567 / 2076 [100.00%] @ "156055000"
// RTL Simulation : 1568 / 2076 [100.00%] @ "156095000"
// RTL Simulation : 1569 / 2076 [100.00%] @ "156135000"
// RTL Simulation : 1570 / 2076 [100.00%] @ "156175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156295 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1571 / 2076 [100.00%] @ "156325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156415 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1572 / 2076 [100.00%] @ "156445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1573 / 2076 [100.00%] @ "156575000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1574 / 2076 [100.00%] @ "157055000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157065 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1575 / 2076 [100.00%] @ "157075000"
// RTL Simulation : 1576 / 2076 [100.00%] @ "157095000"
// RTL Simulation : 1577 / 2076 [100.00%] @ "157135000"
// RTL Simulation : 1578 / 2076 [100.00%] @ "157175000"
// RTL Simulation : 1579 / 2076 [100.00%] @ "157215000"
// RTL Simulation : 1580 / 2076 [100.00%] @ "157255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157375 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1581 / 2076 [100.00%] @ "157405000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1582 / 2076 [100.00%] @ "157525000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157525 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157635 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1583 / 2076 [100.00%] @ "157655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1584 / 2076 [100.00%] @ "158135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1585 / 2076 [100.00%] @ "158155000"
// RTL Simulation : 1586 / 2076 [100.00%] @ "158175000"
// RTL Simulation : 1587 / 2076 [100.00%] @ "158215000"
// RTL Simulation : 1588 / 2076 [100.00%] @ "158255000"
// RTL Simulation : 1589 / 2076 [100.00%] @ "158295000"
// RTL Simulation : 1590 / 2076 [100.00%] @ "158335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1591 / 2076 [100.00%] @ "158485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158575 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1592 / 2076 [100.00%] @ "158605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158715 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1593 / 2076 [100.00%] @ "158735000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1594 / 2076 [100.00%] @ "159215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1595 / 2076 [100.00%] @ "159235000"
// RTL Simulation : 1596 / 2076 [100.00%] @ "159255000"
// RTL Simulation : 1597 / 2076 [100.00%] @ "159295000"
// RTL Simulation : 1598 / 2076 [100.00%] @ "159335000"
// RTL Simulation : 1599 / 2076 [100.00%] @ "159375000"
// RTL Simulation : 1600 / 2076 [100.00%] @ "159415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159515 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1601 / 2076 [100.00%] @ "159565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159565 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1602 / 2076 [100.00%] @ "159685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159795 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1603 / 2076 [100.00%] @ "159815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1604 / 2076 [100.00%] @ "160295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1605 / 2076 [100.00%] @ "160315000"
// RTL Simulation : 1606 / 2076 [100.00%] @ "160335000"
// RTL Simulation : 1607 / 2076 [100.00%] @ "160375000"
// RTL Simulation : 1608 / 2076 [100.00%] @ "160415000"
// RTL Simulation : 1609 / 2076 [100.00%] @ "160455000"
// RTL Simulation : 1610 / 2076 [100.00%] @ "160495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160615 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1611 / 2076 [100.00%] @ "160645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1612 / 2076 [100.00%] @ "160765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1613 / 2076 [100.00%] @ "160895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1614 / 2076 [100.00%] @ "161375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161385 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1615 / 2076 [100.00%] @ "161395000"
// RTL Simulation : 1616 / 2076 [100.00%] @ "161415000"
// RTL Simulation : 1617 / 2076 [100.00%] @ "161455000"
// RTL Simulation : 1618 / 2076 [100.00%] @ "161495000"
// RTL Simulation : 1619 / 2076 [100.00%] @ "161535000"
// RTL Simulation : 1620 / 2076 [100.00%] @ "161575000"
// RTL Simulation : 1621 / 2076 [100.00%] @ "161655000"
// RTL Simulation : 1622 / 2076 [100.00%] @ "161745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161815 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161855 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1623 / 2076 [100.00%] @ "161875000"
// RTL Simulation : 1624 / 2076 [100.00%] @ "162355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162365 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162365 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1625 / 2076 [100.00%] @ "162375000"
// RTL Simulation : 1626 / 2076 [100.00%] @ "162395000"
// RTL Simulation : 1627 / 2076 [100.00%] @ "162435000"
// RTL Simulation : 1628 / 2076 [100.00%] @ "162475000"
// RTL Simulation : 1629 / 2076 [100.00%] @ "162515000"
// RTL Simulation : 1630 / 2076 [100.00%] @ "162555000"
// RTL Simulation : 1631 / 2076 [100.00%] @ "162635000"
// RTL Simulation : 1632 / 2076 [100.00%] @ "162725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1633 / 2076 [100.00%] @ "162855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163045 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1634 / 2076 [100.00%] @ "163335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163345 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1635 / 2076 [100.00%] @ "163355000"
// RTL Simulation : 1636 / 2076 [100.00%] @ "163375000"
// RTL Simulation : 1637 / 2076 [100.00%] @ "163415000"
// RTL Simulation : 1638 / 2076 [100.00%] @ "163455000"
// RTL Simulation : 1639 / 2076 [100.00%] @ "163495000"
// RTL Simulation : 1640 / 2076 [100.00%] @ "163535000"
// RTL Simulation : 1641 / 2076 [100.00%] @ "163615000"
// RTL Simulation : 1642 / 2076 [100.00%] @ "163705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163775 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1643 / 2076 [100.00%] @ "163835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1644 / 2076 [100.00%] @ "164315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164325 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1645 / 2076 [100.00%] @ "164335000"
// RTL Simulation : 1646 / 2076 [100.00%] @ "164355000"
// RTL Simulation : 1647 / 2076 [100.00%] @ "164395000"
// RTL Simulation : 1648 / 2076 [100.00%] @ "164435000"
// RTL Simulation : 1649 / 2076 [100.00%] @ "164475000"
// RTL Simulation : 1650 / 2076 [100.00%] @ "164515000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1651 / 2076 [100.00%] @ "164655000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164655 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1652 / 2076 [100.00%] @ "164805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1653 / 2076 [100.00%] @ "164935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1654 / 2076 [100.00%] @ "165415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1655 / 2076 [100.00%] @ "165475000"
// RTL Simulation : 1656 / 2076 [100.00%] @ "165535000"
// RTL Simulation : 1657 / 2076 [100.00%] @ "165585000"
// RTL Simulation : 1658 / 2076 [100.00%] @ "165635000"
// RTL Simulation : 1659 / 2076 [100.00%] @ "165675000"
// RTL Simulation : 1660 / 2076 [100.00%] @ "165715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1661 / 2076 [100.00%] @ "165865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165865 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1662 / 2076 [100.00%] @ "165985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166055 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166095 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1663 / 2076 [100.00%] @ "166115000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1664 / 2076 [100.00%] @ "166595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1665 / 2076 [100.00%] @ "166615000"
// RTL Simulation : 1666 / 2076 [100.00%] @ "166635000"
// RTL Simulation : 1667 / 2076 [100.00%] @ "166675000"
// RTL Simulation : 1668 / 2076 [100.00%] @ "166715000"
// RTL Simulation : 1669 / 2076 [100.00%] @ "166755000"
// RTL Simulation : 1670 / 2076 [100.00%] @ "166795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166895 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1671 / 2076 [100.00%] @ "166945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1672 / 2076 [100.00%] @ "167065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167065 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167135 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167175 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1673 / 2076 [100.00%] @ "167195000"
// RTL Simulation : 1674 / 2076 [100.00%] @ "167675000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167685 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167685 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1675 / 2076 [100.00%] @ "167695000"
// RTL Simulation : 1676 / 2076 [100.00%] @ "167715000"
// RTL Simulation : 1677 / 2076 [100.00%] @ "167755000"
// RTL Simulation : 1678 / 2076 [100.00%] @ "167795000"
// RTL Simulation : 1679 / 2076 [100.00%] @ "167835000"
// RTL Simulation : 1680 / 2076 [100.00%] @ "167875000"
// RTL Simulation : 1681 / 2076 [100.00%] @ "167965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1682 / 2076 [100.00%] @ "168065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1683 / 2076 [100.00%] @ "168135000"
// RTL Simulation : 1684 / 2076 [100.00%] @ "168265000"
// RTL Simulation : 1685 / 2076 [100.00%] @ "168285000"
// RTL Simulation : 1686 / 2076 [100.00%] @ "168305000"
// RTL Simulation : 1687 / 2076 [100.00%] @ "168355000"
// RTL Simulation : 1688 / 2076 [100.00%] @ "168395000"
// RTL Simulation : 1689 / 2076 [100.00%] @ "168455000"
// RTL Simulation : 1690 / 2076 [100.00%] @ "168495000"
// RTL Simulation : 1691 / 2076 [100.00%] @ "168585000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1692 / 2076 [100.00%] @ "168685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1693 / 2076 [100.00%] @ "168755000"
// RTL Simulation : 1694 / 2076 [100.00%] @ "168885000"
// RTL Simulation : 1695 / 2076 [100.00%] @ "168905000"
// RTL Simulation : 1696 / 2076 [100.00%] @ "168925000"
// RTL Simulation : 1697 / 2076 [100.00%] @ "168975000"
// RTL Simulation : 1698 / 2076 [100.00%] @ "169015000"
// RTL Simulation : 1699 / 2076 [100.00%] @ "169075000"
// RTL Simulation : 1700 / 2076 [100.00%] @ "169115000"
// RTL Simulation : 1701 / 2076 [100.00%] @ "169205000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169215 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1702 / 2076 [100.00%] @ "169305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1703 / 2076 [100.00%] @ "169375000"
// RTL Simulation : 1704 / 2076 [100.00%] @ "169505000"
// RTL Simulation : 1705 / 2076 [100.00%] @ "169525000"
// RTL Simulation : 1706 / 2076 [100.00%] @ "169545000"
// RTL Simulation : 1707 / 2076 [100.00%] @ "169595000"
// RTL Simulation : 1708 / 2076 [100.00%] @ "169635000"
// RTL Simulation : 1709 / 2076 [100.00%] @ "169695000"
// RTL Simulation : 1710 / 2076 [100.00%] @ "169735000"
// RTL Simulation : 1711 / 2076 [100.00%] @ "169825000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1712 / 2076 [100.00%] @ "169925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169935 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1713 / 2076 [100.00%] @ "169995000"
// RTL Simulation : 1714 / 2076 [100.00%] @ "170125000"
// RTL Simulation : 1715 / 2076 [100.00%] @ "170145000"
// RTL Simulation : 1716 / 2076 [100.00%] @ "170165000"
// RTL Simulation : 1717 / 2076 [100.00%] @ "170215000"
// RTL Simulation : 1718 / 2076 [100.00%] @ "170255000"
// RTL Simulation : 1719 / 2076 [100.00%] @ "170315000"
// RTL Simulation : 1720 / 2076 [100.00%] @ "170355000"
// RTL Simulation : 1721 / 2076 [100.00%] @ "170445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1722 / 2076 [100.00%] @ "170545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1723 / 2076 [100.00%] @ "170615000"
// RTL Simulation : 1724 / 2076 [100.00%] @ "170745000"
// RTL Simulation : 1725 / 2076 [100.00%] @ "170765000"
// RTL Simulation : 1726 / 2076 [100.00%] @ "170785000"
// RTL Simulation : 1727 / 2076 [100.00%] @ "170835000"
// RTL Simulation : 1728 / 2076 [100.00%] @ "170875000"
// RTL Simulation : 1729 / 2076 [100.00%] @ "170935000"
// RTL Simulation : 1730 / 2076 [100.00%] @ "170975000"
// RTL Simulation : 1731 / 2076 [100.00%] @ "171005000"
// RTL Simulation : 1732 / 2076 [100.00%] @ "171045000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171205 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171315 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171315 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1733 / 2076 [100.00%] @ "171375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1734 / 2076 [100.00%] @ "171535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171535 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1735 / 2076 [100.00%] @ "171685000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171685 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1736 / 2076 [100.00%] @ "171815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1737 / 2076 [100.00%] @ "172295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1738 / 2076 [100.00%] @ "172325000"
// RTL Simulation : 1739 / 2076 [100.00%] @ "172355000"
// RTL Simulation : 1740 / 2076 [100.00%] @ "172405000"
// RTL Simulation : 1741 / 2076 [100.00%] @ "172455000"
// RTL Simulation : 1742 / 2076 [100.00%] @ "172495000"
// RTL Simulation : 1743 / 2076 [100.00%] @ "172535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172665 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1744 / 2076 [100.00%] @ "172695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1745 / 2076 [100.00%] @ "172845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172845 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1746 / 2076 [100.00%] @ "172975000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1747 / 2076 [100.00%] @ "173455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173465 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1748 / 2076 [100.00%] @ "173485000"
// RTL Simulation : 1749 / 2076 [100.00%] @ "173515000"
// RTL Simulation : 1750 / 2076 [100.00%] @ "173565000"
// RTL Simulation : 1751 / 2076 [100.00%] @ "173615000"
// RTL Simulation : 1752 / 2076 [100.00%] @ "173655000"
// RTL Simulation : 1753 / 2076 [100.00%] @ "173695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1754 / 2076 [100.00%] @ "173855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1755 / 2076 [100.00%] @ "174005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174005 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174075 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174115 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1756 / 2076 [100.00%] @ "174135000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1757 / 2076 [100.00%] @ "174615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1758 / 2076 [100.00%] @ "174645000"
// RTL Simulation : 1759 / 2076 [100.00%] @ "174675000"
// RTL Simulation : 1760 / 2076 [100.00%] @ "174725000"
// RTL Simulation : 1761 / 2076 [100.00%] @ "174775000"
// RTL Simulation : 1762 / 2076 [100.00%] @ "174815000"
// RTL Simulation : 1763 / 2076 [100.00%] @ "174855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174985 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1764 / 2076 [100.00%] @ "175015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1765 / 2076 [100.00%] @ "175165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175165 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175235 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1766 / 2076 [100.00%] @ "175295000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1767 / 2076 [100.00%] @ "175775000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1768 / 2076 [100.00%] @ "175805000"
// RTL Simulation : 1769 / 2076 [100.00%] @ "175835000"
// RTL Simulation : 1770 / 2076 [100.00%] @ "175885000"
// RTL Simulation : 1771 / 2076 [100.00%] @ "175935000"
// RTL Simulation : 1772 / 2076 [100.00%] @ "175975000"
// RTL Simulation : 1773 / 2076 [100.00%] @ "176015000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176125 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176145 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1774 / 2076 [100.00%] @ "176175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1775 / 2076 [100.00%] @ "176325000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176395 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1776 / 2076 [100.00%] @ "176455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176645 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1777 / 2076 [100.00%] @ "176935000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1778 / 2076 [100.00%] @ "176965000"
// RTL Simulation : 1779 / 2076 [100.00%] @ "176995000"
// RTL Simulation : 1780 / 2076 [100.00%] @ "177045000"
// RTL Simulation : 1781 / 2076 [100.00%] @ "177095000"
// RTL Simulation : 1782 / 2076 [100.00%] @ "177135000"
// RTL Simulation : 1783 / 2076 [100.00%] @ "177175000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177305 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1784 / 2076 [100.00%] @ "177335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177445 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1785 / 2076 [100.00%] @ "177485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177485 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177595 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1786 / 2076 [100.00%] @ "177615000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177805 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1787 / 2076 [100.00%] @ "178095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1788 / 2076 [100.00%] @ "178125000"
// RTL Simulation : 1789 / 2076 [100.00%] @ "178155000"
// RTL Simulation : 1790 / 2076 [100.00%] @ "178205000"
// RTL Simulation : 1791 / 2076 [100.00%] @ "178255000"
// RTL Simulation : 1792 / 2076 [100.00%] @ "178295000"
// RTL Simulation : 1793 / 2076 [100.00%] @ "178335000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178435 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178435 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178455 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178455 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1794 / 2076 [100.00%] @ "178485000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178485 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178575 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178615 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1795 / 2076 [100.00%] @ "178645000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178645 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178715 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178755 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1796 / 2076 [100.00%] @ "178775000"
// RTL Simulation : 1797 / 2076 [100.00%] @ "179255000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1798 / 2076 [100.00%] @ "179275000"
// RTL Simulation : 1799 / 2076 [100.00%] @ "179295000"
// RTL Simulation : 1800 / 2076 [100.00%] @ "179335000"
// RTL Simulation : 1801 / 2076 [100.00%] @ "179375000"
// RTL Simulation : 1802 / 2076 [100.00%] @ "179415000"
// RTL Simulation : 1803 / 2076 [100.00%] @ "179455000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179575 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179575 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1804 / 2076 [100.00%] @ "179605000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179605 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179735 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1805 / 2076 [100.00%] @ "179765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179835 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1806 / 2076 [100.00%] @ "179895000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180245 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1807 / 2076 [100.00%] @ "180375000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180385 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1808 / 2076 [100.00%] @ "180395000"
// RTL Simulation : 1809 / 2076 [100.00%] @ "180415000"
// RTL Simulation : 1810 / 2076 [100.00%] @ "180455000"
// RTL Simulation : 1811 / 2076 [100.00%] @ "180495000"
// RTL Simulation : 1812 / 2076 [100.00%] @ "180535000"
// RTL Simulation : 1813 / 2076 [100.00%] @ "180575000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180695 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1814 / 2076 [100.00%] @ "180725000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180725 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180825 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1815 / 2076 [100.00%] @ "180855000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180965 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1816 / 2076 [100.00%] @ "180985000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181175 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1817 / 2076 [100.00%] @ "181465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181475 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1818 / 2076 [100.00%] @ "181485000"
// RTL Simulation : 1819 / 2076 [100.00%] @ "181505000"
// RTL Simulation : 1820 / 2076 [100.00%] @ "181545000"
// RTL Simulation : 1821 / 2076 [100.00%] @ "181585000"
// RTL Simulation : 1822 / 2076 [100.00%] @ "181625000"
// RTL Simulation : 1823 / 2076 [100.00%] @ "181665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181765 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1824 / 2076 [100.00%] @ "181815000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1825 / 2076 [100.00%] @ "181955000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181955 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182025 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182065 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1826 / 2076 [100.00%] @ "182085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182275 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182435 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1827 / 2076 [100.00%] @ "182565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182575 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1828 / 2076 [100.00%] @ "182585000"
// RTL Simulation : 1829 / 2076 [100.00%] @ "182605000"
// RTL Simulation : 1830 / 2076 [100.00%] @ "182645000"
// RTL Simulation : 1831 / 2076 [100.00%] @ "182685000"
// RTL Simulation : 1832 / 2076 [100.00%] @ "182725000"
// RTL Simulation : 1833 / 2076 [100.00%] @ "182765000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1834 / 2076 [100.00%] @ "182925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182925 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1835 / 2076 [100.00%] @ "183085000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183085 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183195 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1836 / 2076 [100.00%] @ "183215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1837 / 2076 [100.00%] @ "183695000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1838 / 2076 [100.00%] @ "183755000"
// RTL Simulation : 1839 / 2076 [100.00%] @ "183815000"
// RTL Simulation : 1840 / 2076 [100.00%] @ "183865000"
// RTL Simulation : 1841 / 2076 [100.00%] @ "183915000"
// RTL Simulation : 1842 / 2076 [100.00%] @ "183955000"
// RTL Simulation : 1843 / 2076 [100.00%] @ "183995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1844 / 2076 [100.00%] @ "184155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1845 / 2076 [100.00%] @ "184305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184375 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1846 / 2076 [100.00%] @ "184435000"
// RTL Simulation : 1847 / 2076 [100.00%] @ "184915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184925 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184925 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1848 / 2076 [100.00%] @ "184945000"
// RTL Simulation : 1849 / 2076 [100.00%] @ "184975000"
// RTL Simulation : 1850 / 2076 [100.00%] @ "185025000"
// RTL Simulation : 1851 / 2076 [100.00%] @ "185075000"
// RTL Simulation : 1852 / 2076 [100.00%] @ "185115000"
// RTL Simulation : 1853 / 2076 [100.00%] @ "185155000"
// RTL Simulation : 1854 / 2076 [100.00%] @ "185245000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185255 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1855 / 2076 [100.00%] @ "185345000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185355 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1856 / 2076 [100.00%] @ "185415000"
// RTL Simulation : 1857 / 2076 [100.00%] @ "185545000"
// RTL Simulation : 1858 / 2076 [100.00%] @ "185575000"
// RTL Simulation : 1859 / 2076 [100.00%] @ "185605000"
// RTL Simulation : 1860 / 2076 [100.00%] @ "185665000"
// RTL Simulation : 1861 / 2076 [100.00%] @ "185705000"
// RTL Simulation : 1862 / 2076 [100.00%] @ "185775000"
// RTL Simulation : 1863 / 2076 [100.00%] @ "185815000"
// RTL Simulation : 1864 / 2076 [100.00%] @ "185905000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185915 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1865 / 2076 [100.00%] @ "186005000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1866 / 2076 [100.00%] @ "186075000"
// RTL Simulation : 1867 / 2076 [100.00%] @ "186205000"
// RTL Simulation : 1868 / 2076 [100.00%] @ "186235000"
// RTL Simulation : 1869 / 2076 [100.00%] @ "186265000"
// RTL Simulation : 1870 / 2076 [100.00%] @ "186325000"
// RTL Simulation : 1871 / 2076 [100.00%] @ "186365000"
// RTL Simulation : 1872 / 2076 [100.00%] @ "186435000"
// RTL Simulation : 1873 / 2076 [100.00%] @ "186475000"
// RTL Simulation : 1874 / 2076 [100.00%] @ "186565000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186575 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1875 / 2076 [100.00%] @ "186665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186675 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1876 / 2076 [100.00%] @ "186735000"
// RTL Simulation : 1877 / 2076 [100.00%] @ "186865000"
// RTL Simulation : 1878 / 2076 [100.00%] @ "186895000"
// RTL Simulation : 1879 / 2076 [100.00%] @ "186925000"
// RTL Simulation : 1880 / 2076 [100.00%] @ "186975000"
// RTL Simulation : 1881 / 2076 [100.00%] @ "187015000"
// RTL Simulation : 1882 / 2076 [100.00%] @ "187085000"
// RTL Simulation : 1883 / 2076 [100.00%] @ "187125000"
// RTL Simulation : 1884 / 2076 [100.00%] @ "187215000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1885 / 2076 [100.00%] @ "187315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187325 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1886 / 2076 [100.00%] @ "187385000"
// RTL Simulation : 1887 / 2076 [100.00%] @ "187515000"
// RTL Simulation : 1888 / 2076 [100.00%] @ "187545000"
// RTL Simulation : 1889 / 2076 [100.00%] @ "187575000"
// RTL Simulation : 1890 / 2076 [100.00%] @ "187625000"
// RTL Simulation : 1891 / 2076 [100.00%] @ "187665000"
// RTL Simulation : 1892 / 2076 [100.00%] @ "187735000"
// RTL Simulation : 1893 / 2076 [100.00%] @ "187775000"
// RTL Simulation : 1894 / 2076 [100.00%] @ "187865000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187875 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1895 / 2076 [100.00%] @ "187965000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187975 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1896 / 2076 [100.00%] @ "188035000"
// RTL Simulation : 1897 / 2076 [100.00%] @ "188165000"
// RTL Simulation : 1898 / 2076 [100.00%] @ "188195000"
// RTL Simulation : 1899 / 2076 [100.00%] @ "188225000"
// RTL Simulation : 1900 / 2076 [100.00%] @ "188285000"
// RTL Simulation : 1901 / 2076 [100.00%] @ "188325000"
// RTL Simulation : 1902 / 2076 [100.00%] @ "188395000"
// RTL Simulation : 1903 / 2076 [100.00%] @ "188435000"
// RTL Simulation : 1904 / 2076 [100.00%] @ "188465000"
// RTL Simulation : 1905 / 2076 [100.00%] @ "188505000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188515 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188515 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188665 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188775 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188775 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1906 / 2076 [100.00%] @ "188835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188965 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1907 / 2076 [100.00%] @ "188995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188995 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1908 / 2076 [100.00%] @ "189145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189145 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189215 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189255 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1909 / 2076 [100.00%] @ "189275000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189625 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1910 / 2076 [100.00%] @ "189755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1911 / 2076 [100.00%] @ "189785000"
// RTL Simulation : 1912 / 2076 [100.00%] @ "189815000"
// RTL Simulation : 1913 / 2076 [100.00%] @ "189865000"
// RTL Simulation : 1914 / 2076 [100.00%] @ "189915000"
// RTL Simulation : 1915 / 2076 [100.00%] @ "189955000"
// RTL Simulation : 1916 / 2076 [100.00%] @ "189995000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190125 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1917 / 2076 [100.00%] @ "190155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1918 / 2076 [100.00%] @ "190305000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190305 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190375 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1919 / 2076 [100.00%] @ "190435000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190785 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1920 / 2076 [100.00%] @ "190915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190925 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1921 / 2076 [100.00%] @ "190945000"
// RTL Simulation : 1922 / 2076 [100.00%] @ "190975000"
// RTL Simulation : 1923 / 2076 [100.00%] @ "191025000"
// RTL Simulation : 1924 / 2076 [100.00%] @ "191075000"
// RTL Simulation : 1925 / 2076 [100.00%] @ "191115000"
// RTL Simulation : 1926 / 2076 [100.00%] @ "191155000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191285 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1927 / 2076 [100.00%] @ "191315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191315 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1928 / 2076 [100.00%] @ "191465000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191465 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191535 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191575 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1929 / 2076 [100.00%] @ "191595000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191945 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1930 / 2076 [100.00%] @ "192075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192085 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1931 / 2076 [100.00%] @ "192105000"
// RTL Simulation : 1932 / 2076 [100.00%] @ "192135000"
// RTL Simulation : 1933 / 2076 [100.00%] @ "192185000"
// RTL Simulation : 1934 / 2076 [100.00%] @ "192235000"
// RTL Simulation : 1935 / 2076 [100.00%] @ "192275000"
// RTL Simulation : 1936 / 2076 [100.00%] @ "192315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192445 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1937 / 2076 [100.00%] @ "192475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192475 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192585 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1938 / 2076 [100.00%] @ "192625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192625 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192695 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1939 / 2076 [100.00%] @ "192755000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1940 / 2076 [100.00%] @ "193235000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1941 / 2076 [100.00%] @ "193265000"
// RTL Simulation : 1942 / 2076 [100.00%] @ "193295000"
// RTL Simulation : 1943 / 2076 [100.00%] @ "193345000"
// RTL Simulation : 1944 / 2076 [100.00%] @ "193395000"
// RTL Simulation : 1945 / 2076 [100.00%] @ "193435000"
// RTL Simulation : 1946 / 2076 [100.00%] @ "193475000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193585 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193585 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193605 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1947 / 2076 [100.00%] @ "193635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193635 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1948 / 2076 [100.00%] @ "193785000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193785 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193895 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1949 / 2076 [100.00%] @ "193915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194265 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1950 / 2076 [100.00%] @ "194395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194405 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1951 / 2076 [100.00%] @ "194425000"
// RTL Simulation : 1952 / 2076 [100.00%] @ "194455000"
// RTL Simulation : 1953 / 2076 [100.00%] @ "194505000"
// RTL Simulation : 1954 / 2076 [100.00%] @ "194555000"
// RTL Simulation : 1955 / 2076 [100.00%] @ "194595000"
// RTL Simulation : 1956 / 2076 [100.00%] @ "194635000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194745 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194745 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194765 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1957 / 2076 [100.00%] @ "194795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194795 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194905 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1958 / 2076 [100.00%] @ "194945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195015 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195055 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1959 / 2076 [100.00%] @ "195075000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195265 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195425 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1960 / 2076 [100.00%] @ "195555000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195565 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1961 / 2076 [100.00%] @ "195585000"
// RTL Simulation : 1962 / 2076 [100.00%] @ "195615000"
// RTL Simulation : 1963 / 2076 [100.00%] @ "195665000"
// RTL Simulation : 1964 / 2076 [100.00%] @ "195715000"
// RTL Simulation : 1965 / 2076 [100.00%] @ "195755000"
// RTL Simulation : 1966 / 2076 [100.00%] @ "195795000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195895 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195895 ns  Iteration: 13  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195915 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1967 / 2076 [100.00%] @ "195945000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195945 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196075 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1968 / 2076 [100.00%] @ "196105000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196105 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196175 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196215 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1969 / 2076 [100.00%] @ "196235000"
// RTL Simulation : 1970 / 2076 [100.00%] @ "196715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196725 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196725 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1971 / 2076 [100.00%] @ "196735000"
// RTL Simulation : 1972 / 2076 [100.00%] @ "196755000"
// RTL Simulation : 1973 / 2076 [100.00%] @ "196795000"
// RTL Simulation : 1974 / 2076 [100.00%] @ "196835000"
// RTL Simulation : 1975 / 2076 [100.00%] @ "196875000"
// RTL Simulation : 1976 / 2076 [100.00%] @ "196915000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197015 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197035 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1977 / 2076 [100.00%] @ "197065000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197065 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197195 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1978 / 2076 [100.00%] @ "197225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197225 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197295 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197335 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1979 / 2076 [100.00%] @ "197355000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197545 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197705 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1980 / 2076 [100.00%] @ "197835000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197845 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1981 / 2076 [100.00%] @ "197855000"
// RTL Simulation : 1982 / 2076 [100.00%] @ "197875000"
// RTL Simulation : 1983 / 2076 [100.00%] @ "197915000"
// RTL Simulation : 1984 / 2076 [100.00%] @ "197955000"
// RTL Simulation : 1985 / 2076 [100.00%] @ "197995000"
// RTL Simulation : 1986 / 2076 [100.00%] @ "198035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198135 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198135 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198155 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1987 / 2076 [100.00%] @ "198185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198185 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198285 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1988 / 2076 [100.00%] @ "198315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198315 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198385 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198425 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1989 / 2076 [100.00%] @ "198445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198635 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198795 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1990 / 2076 [100.00%] @ "198925000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198935 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1991 / 2076 [100.00%] @ "198945000"
// RTL Simulation : 1992 / 2076 [100.00%] @ "198965000"
// RTL Simulation : 1993 / 2076 [100.00%] @ "199005000"
// RTL Simulation : 1994 / 2076 [100.00%] @ "199045000"
// RTL Simulation : 1995 / 2076 [100.00%] @ "199085000"
// RTL Simulation : 1996 / 2076 [100.00%] @ "199125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199225 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199225 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199245 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1997 / 2076 [100.00%] @ "199275000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199275 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199375 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1998 / 2076 [100.00%] @ "199415000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199415 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199485 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199525 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1999 / 2076 [100.00%] @ "199545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199735 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199895 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2000 / 2076 [100.00%] @ "200025000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200035 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2001 / 2076 [100.00%] @ "200045000"
// RTL Simulation : 2002 / 2076 [100.00%] @ "200065000"
// RTL Simulation : 2003 / 2076 [100.00%] @ "200105000"
// RTL Simulation : 2004 / 2076 [100.00%] @ "200145000"
// RTL Simulation : 2005 / 2076 [100.00%] @ "200185000"
// RTL Simulation : 2006 / 2076 [100.00%] @ "200225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200335 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200335 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200355 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2007 / 2076 [100.00%] @ "200385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200385 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2008 / 2076 [100.00%] @ "200535000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200535 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200605 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200645 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2009 / 2076 [100.00%] @ "200665000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200855 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201015 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2010 / 2076 [100.00%] @ "201145000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201155 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2011 / 2076 [100.00%] @ "201175000"
// RTL Simulation : 2012 / 2076 [100.00%] @ "201205000"
// RTL Simulation : 2013 / 2076 [100.00%] @ "201255000"
// RTL Simulation : 2014 / 2076 [100.00%] @ "201305000"
// RTL Simulation : 2015 / 2076 [100.00%] @ "201345000"
// RTL Simulation : 2016 / 2076 [100.00%] @ "201385000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201495 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201495 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201515 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2017 / 2076 [100.00%] @ "201545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201545 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201655 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2018 / 2076 [100.00%] @ "201705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201705 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201775 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201815 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2019 / 2076 [100.00%] @ "201835000"
// RTL Simulation : 2020 / 2076 [100.00%] @ "202315000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202325 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202325 ns  Iteration: 12  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2021 / 2076 [100.00%] @ "202375000"
// RTL Simulation : 2022 / 2076 [100.00%] @ "202435000"
// RTL Simulation : 2023 / 2076 [100.00%] @ "202485000"
// RTL Simulation : 2024 / 2076 [100.00%] @ "202535000"
// RTL Simulation : 2025 / 2076 [100.00%] @ "202575000"
// RTL Simulation : 2026 / 2076 [100.00%] @ "202615000"
// RTL Simulation : 2027 / 2076 [100.00%] @ "202705000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202715 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2028 / 2076 [100.00%] @ "202805000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202815 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2029 / 2076 [100.00%] @ "202875000"
// RTL Simulation : 2030 / 2076 [100.00%] @ "203005000"
// RTL Simulation : 2031 / 2076 [100.00%] @ "203065000"
// RTL Simulation : 2032 / 2076 [100.00%] @ "203125000"
// RTL Simulation : 2033 / 2076 [100.00%] @ "203215000"
// RTL Simulation : 2034 / 2076 [100.00%] @ "203255000"
// RTL Simulation : 2035 / 2076 [100.00%] @ "203315000"
// RTL Simulation : 2036 / 2076 [100.00%] @ "203355000"
// RTL Simulation : 2037 / 2076 [100.00%] @ "203445000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203455 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2038 / 2076 [100.00%] @ "203545000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203555 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2039 / 2076 [100.00%] @ "203615000"
// RTL Simulation : 2040 / 2076 [100.00%] @ "203745000"
// RTL Simulation : 2041 / 2076 [100.00%] @ "203775000"
// RTL Simulation : 2042 / 2076 [100.00%] @ "203805000"
// RTL Simulation : 2043 / 2076 [100.00%] @ "203855000"
// RTL Simulation : 2044 / 2076 [100.00%] @ "203895000"
// RTL Simulation : 2045 / 2076 [100.00%] @ "203965000"
// RTL Simulation : 2046 / 2076 [100.00%] @ "204005000"
// RTL Simulation : 2047 / 2076 [100.00%] @ "204095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204105 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2048 / 2076 [100.00%] @ "204195000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204205 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2049 / 2076 [100.00%] @ "204265000"
// RTL Simulation : 2050 / 2076 [100.00%] @ "204395000"
// RTL Simulation : 2051 / 2076 [100.00%] @ "204425000"
// RTL Simulation : 2052 / 2076 [100.00%] @ "204455000"
// RTL Simulation : 2053 / 2076 [100.00%] @ "204505000"
// RTL Simulation : 2054 / 2076 [100.00%] @ "204545000"
// RTL Simulation : 2055 / 2076 [100.00%] @ "204615000"
// RTL Simulation : 2056 / 2076 [100.00%] @ "204655000"
// RTL Simulation : 2057 / 2076 [100.00%] @ "204745000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204755 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2058 / 2076 [100.00%] @ "204845000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204855 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2059 / 2076 [100.00%] @ "204915000"
// RTL Simulation : 2060 / 2076 [100.00%] @ "205045000"
// RTL Simulation : 2061 / 2076 [100.00%] @ "205075000"
// RTL Simulation : 2062 / 2076 [100.00%] @ "205105000"
// RTL Simulation : 2063 / 2076 [100.00%] @ "205155000"
// RTL Simulation : 2064 / 2076 [100.00%] @ "205195000"
// RTL Simulation : 2065 / 2076 [100.00%] @ "205265000"
// RTL Simulation : 2066 / 2076 [100.00%] @ "205305000"
// RTL Simulation : 2067 / 2076 [100.00%] @ "205395000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205405 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2068 / 2076 [100.00%] @ "205495000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205505 ns  Iteration: 11  Process: /apatb_ban_interface_top/AESL_inst_ban_interface/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /tools/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2069 / 2076 [100.00%] @ "205565000"
// RTL Simulation : 2070 / 2076 [100.00%] @ "205695000"
// RTL Simulation : 2071 / 2076 [100.00%] @ "205725000"
// RTL Simulation : 2072 / 2076 [100.00%] @ "205755000"
// RTL Simulation : 2073 / 2076 [100.00%] @ "205815000"
// RTL Simulation : 2074 / 2076 [100.00%] @ "205855000"
// RTL Simulation : 2075 / 2076 [100.00%] @ "205925000"
// RTL Simulation : 2076 / 2076 [100.00%] @ "205965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 206025 ns : File "/home/lorenzo/Documents/PhD/GitHub/ArithmeticNonStandarNumbersLibrary/fpga/bans3hw/solution1/sim/verilog/ban_interface.autotb.v" Line 443
run: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.719 ; gain = 0.000 ; free physical = 6584 ; free virtual = 29599
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 17 18:50:53 2022...
