{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583421384675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583421384675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 05 15:16:24 2020 " "Processing started: Thu Mar 05 15:16:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583421384675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421384675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421384675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583421385472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583421385472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer " "Found entity 1: sequencer" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "regs.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/regs.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prog " "Found entity 1: prog" {  } { { "prog.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL opcodes.sv 12 alucodes.sv(8) " "Verilog HDL macro warning at alucodes.sv(8): overriding existing definition for macro \"MUL\", which was defined in \"opcodes.sv\", line 12" {  } { { "alucodes.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/alucodes.sv" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL opcodes.sv 12 opcodes.sv(12) " "Verilog HDL macro warning at opcodes.sv(12): overriding existing definition for macro \"MUL\", which was defined in \"opcodes.sv\", line 12" {  } { { "opcodes.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/opcodes.sv" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/decoder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL opcodes.sv 12 alucodes.sv(8) " "Verilog HDL macro warning at alucodes.sv(8): overriding existing definition for macro \"MUL\", which was defined in \"opcodes.sv\", line 12" {  } { { "alucodes.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/alucodes.sv" 8 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file alucodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/alu.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583421401817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpu cpu.sv(28) " "Verilog HDL Parameter Declaration warning at cpu.sv(28): Parameter Declaration in module \"cpu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpu.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "cpu cpu.sv(32) " "Verilog HDL Parameter Declaration warning at cpu.sv(32): Parameter Declaration in module \"cpu\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "cpu.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1583421401817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "cpu.sv" "c" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.sv(10) " "Verilog HDL assignment warning at counter.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "counter.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/counter.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 "|picoMIPS4test|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:progCounter " "Elaborating entity \"pc\" for hierarchy \"pc:progCounter\"" {  } { { "cpu.sv" "progCounter" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog prog:progMemory " "Elaborating entity \"prog\" for hierarchy \"prog:progMemory\"" {  } { { "cpu.sv" "progMemory" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "25 0 63 prog.sv(16) " "Verilog HDL warning at prog.sv(16): number of words (25) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "prog.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1583421401848 "|cpu|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.data_a 0 prog.sv(12) " "Net \"progMem.data_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583421401863 "|cpu|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.waddr_a 0 prog.sv(12) " "Net \"progMem.waddr_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583421401863 "|cpu|prog:progMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "progMem.we_a 0 prog.sv(12) " "Net \"progMem.we_a\" at prog.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "prog.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583421401863 "|cpu|prog:progMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D " "Elaborating entity \"decoder\" for hierarchy \"decoder:D\"" {  } { { "cpu.sv" "D" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:gpr " "Elaborating entity \"regs\" for hierarchy \"regs:gpr\"" {  } { { "cpu.sv" "gpr" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer sequencer:abc " "Elaborating entity \"sequencer\" for hierarchy \"sequencer:abc\"" {  } { { "cpu.sv" "abc" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[0\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[0\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[1\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[1\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[2\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[2\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[3\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[3\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[4\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[4\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[0\]\[5\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[0\]\[5\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[0\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[0\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[1\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[1\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[2\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[2\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[3\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[3\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[4\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[4\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[1\]\[5\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[1\]\[5\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[0\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[0\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[1\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[1\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[2\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[2\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[3\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[3\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[4\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[4\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[2\]\[5\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[2\]\[5\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[0\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[0\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[1\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[1\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[2\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[2\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[3\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[3\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[4\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[4\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[3\]\[5\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[3\]\[5\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[0\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[0\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[1\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[1\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[2\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[2\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[3\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[3\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[4\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[4\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCout_out\[4\]\[5\] sequencer.sv(25) " "Inferred latch for \"PCout_out\[4\]\[5\]\" at sequencer.sv(25)" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|sequencer:abc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:iu " "Elaborating entity \"alu\" for hierarchy \"alu:iu\"" {  } { { "cpu.sv" "iu" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(38) " "Verilog HDL Case Statement warning at alu.sv(38): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/alu.sv" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1583421401894 "|cpu|alu:iu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "prog:progMemory\|progMem " "RAM logic \"prog:progMemory\|progMem\" is uninferred due to inappropriate RAM size" {  } { { "prog.sv" "progMem" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/prog.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583421402472 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1583421402472 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/luojiawei/Desktop/Quartus_Processors/db/CPU.ram0_prog_c2549942.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/luojiawei/Desktop/Quartus_Processors/db/CPU.ram0_prog_c2549942.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583421402472 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencer:abc\|PCout_out\[3\]\[2\] sequencer:abc\|PCout_out\[3\]\[0\] " "Duplicate LATCH primitive \"sequencer:abc\|PCout_out\[3\]\[2\]\" merged with LATCH primitive \"sequencer:abc\|PCout_out\[3\]\[0\]\"" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1583421402817 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencer:abc\|PCout_out\[3\]\[1\] sequencer:abc\|PCout_out\[3\]\[0\] " "Duplicate LATCH primitive \"sequencer:abc\|PCout_out\[3\]\[1\]\" merged with LATCH primitive \"sequencer:abc\|PCout_out\[3\]\[0\]\"" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1583421402817 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencer:abc\|PCout_out\[4\]\[3\] sequencer:abc\|PCout_out\[4\]\[4\] " "Duplicate LATCH primitive \"sequencer:abc\|PCout_out\[4\]\[3\]\" merged with LATCH primitive \"sequencer:abc\|PCout_out\[4\]\[4\]\"" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1583421402817 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "sequencer:abc\|PCout_out\[3\]\[3\] sequencer:abc\|PCout_out\[4\]\[4\] " "Duplicate LATCH primitive \"sequencer:abc\|PCout_out\[3\]\[3\]\" merged with LATCH primitive \"sequencer:abc\|PCout_out\[4\]\[4\]\"" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1583421402817 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencer:abc\|PCout_out\[3\]\[0\] " "Latch sequencer:abc\|PCout_out\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sequencer:abc\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal sequencer:abc\|present_state\[2\]" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583421402817 ""}  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencer:abc\|PCout_out\[2\]\[0\] " "Latch sequencer:abc\|PCout_out\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sequencer:abc\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal sequencer:abc\|present_state\[2\]" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583421402817 ""}  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencer:abc\|PCout_out\[1\]\[0\] " "Latch sequencer:abc\|PCout_out\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sequencer:abc\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal sequencer:abc\|present_state\[2\]" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583421402817 ""}  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencer:abc\|PCout_out\[0\]\[0\] " "Latch sequencer:abc\|PCout_out\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sequencer:abc\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal sequencer:abc\|present_state\[2\]" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583421402817 ""}  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sequencer:abc\|PCout_out\[4\]\[4\] " "Latch sequencer:abc\|PCout_out\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sequencer:abc\|present_state\[2\] " "Ports D and ENA on the latch are fed by the same signal sequencer:abc\|present_state\[2\]" {  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583421402817 ""}  } { { "sequencer.sv" "" { Text "C:/Users/luojiawei/Desktop/Quartus_Processors/sequencer.sv" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583421402817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583421403128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "138 " "138 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583421403660 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583421403847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583421403847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "308 " "Implemented 308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583421403957 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583421403957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "288 " "Implemented 288 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583421403957 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583421403957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583421403957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583421405128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 15:16:45 2020 " "Processing ended: Thu Mar 05 15:16:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583421405128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583421405128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583421405128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583421405128 ""}
