---
layout: home
author_profile: true
---

## üìö Publications

### üèÜ Conference Papers

**2025**
- **Andrew Fan, Y. Wu**, Tanvir Arafin. "GPU Acceleration of the Sum-Check Protocol Over Binary Tower Fields for Verifiable Computing", DATE'25, Verona, Italy.
- **Y. Wu**, Qian Wang, Tanvir Arafin. "SHAFI: Securing Hash-Based Post-Quantum Cryptography from Hardware Fault Injection Attacks", AsianHOST'25, Nanjing, China.
- **Y. Wu**, Tanvir Arafin. "Energy-Efficient Acceleration of Hash-Based Post-Quantum Cryptographic Schemes on Embedded Spatial Architectures", PACT'25, Irvine, California, USA. **(27.8% acceptance rate, 34 of 122)**
- **Y. Wu**, Tanvir Arafin. "Accelerating Torus Fully Homomorphic Encryption on Energy-Efficient Heterogeneous Architecture", ICCD'25, Dallas, USA. **(25.5% acceptance rate)**

**2024**
- **Y. Wu** and M. T. Arafin, "Ising Model Processors on a Spatial Computing Architecture," 2024 IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA, 2024, pp. 1383-1387.

### üìñ Journal Papers

**2025**
- **Y. Wu** and M. T. Arafin, "ArKANe: Accelerating Kolmogorov-Arnold Networks on Reconfigurable Spatial Architectures," IEEE Embedded Systems Letters, 2025. **(Impact Factor 1.7)**

**2022**
- **Y. Cao, Y. Wu**, L. Qin, S. Chen, and CH. Chang, "Areas, Time and Energy Efficient Multicore Hardware Accelerator for Extended Merkle Signature Scheme" in IEEE TCAS-1: Regular Paper, Early Access, 2022.

**2021**
- **Y. Cao, Y. Wu**, X. Lu, S. Chen, J. Ye and CH. Chang, "An Efficient Full Hardware Implementation of Extended Merkle Signature Scheme" in IEEE TCAS-1: Regular Papers, vol.69, no.2, pp. 682-693, Feb. 2021. **(Impact Factor 1.18)**

**2020**
- **W. Zheng, Y. Wu**, et al. "Accelerating hybrid and compact neural networks targeting perception and control domains with coarse-grained dataflow reconfiguration" 2020, J. Semiconductor., vol. 41, no. 2. **(Impact Factor 0.23)**

---

## üéØ Research Interests

- **Hardware Accelerating**
- **Spatial Computing Architecture** 
- **Post-Quantum Cryptography**
- **Side-Channel Attack**
- **Neural Network**
- **Ising Model**

---

## üíª Technical Skills

- **Programming:** Verilog, C, Python
- **Hardware Platforms:** ZYNQ, VCK190, Artix-7
- **Expertise:** Hardware accelerators for cryptographic algorithms, modular multiplications, and neural networks

---

## üèÜ Awards & Honors

- **Graduate Student Travel Fund** - George Mason University (Sept 2025)
- **Daniel R. Bannister PhD fellowship** - Top 4 graduate students at GMU (Dec 2024)
- **National Scholarship** - National Level, Top 2% students (Oct 2022)
- **First-class Scholarship** - Bachelor's and Master's Level, Top 10% students (Dec 2021)

<div class="home-intro">
  <h2>Recent Posts</h2>
  <ul>
    {% for post in site.posts %}
      <li>
        <a href="{{ post.url }}">{{ post.title }}</a> ‚Äî {{ post.date | date: "%Y-%m-%d" }}
      </li>
    {% endfor %}
  </ul>
</div>
