// Seed: 682312270
program module_0;
  assign id_1 = (1);
  assign module_2.type_4 = 0;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  initial $display({1, id_2}, 1'b0 == 1);
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input  uwire id_0,
    output tri0  id_1,
    input  wand  id_2
);
  assign id_1 = id_2;
  buf primCall (id_1, id_2);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wire  id_0,
    input  tri   id_1,
    output uwire id_2
);
  wire id_4;
  wire id_5;
  id_6(
      id_0, id_0, id_6
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
endmodule
