<h3 id=x463><a href=PreExecution_IR.html#x463>x463</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x180<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x464>x464</a>, <a href=PreExecution_IR.html#x465>x465</a>, <a href=PreExecution_IR.html#x490>x490</a>, <a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x463>x463</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x465>x465</a>, <a href=PreExecution_IR.html#x490>x490</a>, <a href=PreExecution_IR.html#x725>x725</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x464>x464</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x464><a href=PreExecution_IR.html#x464>x464</a> = SetReg(mem=<a href=PreExecution_IR.html#x463>x463</a>,data=<a href=PreExecution_IR.html#x458>x458</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x181<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x463}, writes={x463})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x464>x464</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x464>x464</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x465><a href=PreExecution_IR.html#x465>x465</a> = RegRead(mem=<a href=PreExecution_IR.html#x463>x463</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x182<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x466>x466</a>, <a href=PreExecution_IR.html#x467>x467</a>, <a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x463})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x465>x465</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x490><a href=PreExecution_IR.html#x490>x490</a> = RegRead(mem=<a href=PreExecution_IR.html#x463>x463</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x415, 0014: x182<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x491>x491</a>, <a href=PreExecution_IR.html#x499>x499</a>, <a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x463})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x490>x490</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x725><a href=PreExecution_IR.html#x725>x725</a> = RegRead(mem=<a href=PreExecution_IR.html#x463>x463</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x446, 0014: x182<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x734>x734</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x463})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x725>x725</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 247<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
</td>
<td>
<h3 id=x779><a href=PreExecution_IR.html#x779>x779</a> = RegRead(mem=<a href=PreExecution_IR.html#x463>x463</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x454, 0014: x182<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x780>x780</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x463})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x779>x779</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 304<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x466><a href=PreExecution_IR.html#x466>x466</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x465>x465</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:29:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x479>x479</a>, <a href=PreExecution_IR.html#x495>x495</a>, <a href=PreExecution_IR.html#x497>x497</a>, <a href=PreExecution_IR.html#x502>x502</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x466>x466</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<h3 id=x467><a href=PreExecution_IR.html#x467>x467</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x465>x465</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>, <a href=PreExecution_IR.html#x786>x786</a>, <a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x467>x467</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<h3 id=x468><a href=PreExecution_IR.html#x468>x468</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: xLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:33:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x471>x471</a>, <a href=PreExecution_IR.html#x525>x525</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x468>x468</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x469><a href=PreExecution_IR.html#x469>x469</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: yLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x472>x472</a>, <a href=PreExecution_IR.html#x539>x539</a>, <a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x469>x469</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x470><a href=PreExecution_IR.html#x470>x470</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x465>x465</a>],zero=0.0)</h3>
<text><strong>Name</strong>: rawLogOutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:35:36<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x730>x730</a>, <a href=PreExecution_IR.html#x732>x732</a>, <a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x818>x818</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x470>x470</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>]<br></text>
<h3 id=x480><a href=PreExecution_IR.html#x480>x480</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:47:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x481>x481</a>, <a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x764>x764</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x480>x480</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x764>x764</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x481>x481</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x481><a href=PreExecution_IR.html#x481>x481</a> = SetReg(mem=<a href=PreExecution_IR.html#x480>x480</a>,data=<a href=PreExecution_IR.html#x458>x458</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:48:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x480}, writes={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x481>x481</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x481>x481</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x552><a href=PreExecution_IR.html#x552>x552</a> = RegRead(mem=<a href=PreExecution_IR.html#x480>x480</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:77:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x417, 0014: x31<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x553>x553</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x552>x552</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x552>x552</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x552>x552</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x755><a href=PreExecution_IR.html#x755>x755</a> = RegRead(mem=<a href=PreExecution_IR.html#x480>x480</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:33<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x448, 0014: x127<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x756>x756</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x755>x755</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x755>x755</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x755>x755</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x764><a href=PreExecution_IR.html#x764>x764</a> = RegRead(mem=<a href=PreExecution_IR.html#x480>x480</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:174:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x451, 0014: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x480})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x764>x764</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x764>x764</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x764>x764</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x764>x764</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x764>x764</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x482><a href=PreExecution_IR.html#x482>x482</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x183<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x483>x483</a>, <a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x482>x482</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x483>x483</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x483><a href=PreExecution_IR.html#x483>x483</a> = SetReg(mem=<a href=PreExecution_IR.html#x482>x482</a>,data=<a href=PreExecution_IR.html#x460>x460</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x184<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x482}, writes={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x483>x483</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x483>x483</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x769><a href=PreExecution_IR.html#x769>x769</a> = RegRead(mem=<a href=PreExecution_IR.html#x482>x482</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x453, 0014: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x770>x770</a>, <a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x482})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x769>x769</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 291<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x484><a href=PreExecution_IR.html#x484>x484</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:53:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x519>x519</a>, <a href=PreExecution_IR.html#x556>x556</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x484>x484</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x519>x519</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x519><a href=PreExecution_IR.html#x519>x519</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x484>x484</a>,data=<a href=PreExecution_IR.html#x518>x518</a>,addr=[<a href=PreExecution_IR.html#b224>b224</a>],ens=[<a href=PreExecution_IR.html#x517>x517</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x520>x520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x484}, writes={x484})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x519>x519</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b224>b224</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b224>b224</a>:[<a href=PreExecution_IR.html#b224>b224</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b224>b224</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x519>x519</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b224>b224</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x518>x518</a>, <a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x556><a href=PreExecution_IR.html#x556>x556</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x484>x484</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>Name</strong>: v0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:78:21<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x557>x557</a>, <a href=PreExecution_IR.html#x558>x558</a>, <a href=PreExecution_IR.html#x559>x559</a>, <a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x484})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x556>x556</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x485><a href=PreExecution_IR.html#x485>x485</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x25<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>, <a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x808>x808</a>, <a href=PreExecution_IR.html#x655>x655</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x485>x485</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x655>x655</a>, <a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x534><a href=PreExecution_IR.html#x534>x534</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x485>x485</a>,data=<a href=PreExecution_IR.html#x533>x533</a>,addr=[<a href=PreExecution_IR.html#b244>b244</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x247<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x535>x535</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x485}, writes={x485})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x534>x534</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b244>b244</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b244>b244</a>:[<a href=PreExecution_IR.html#b244>b244</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b244>b244</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x534>x534</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b244>b244</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x533>x533</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1, 2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x655><a href=PreExecution_IR.html#x655>x655</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x485>x485</a>,addr=[<a href=PreExecution_IR.html#x654>x654</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:57<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x657>x657</a>, <a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x485})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b89>b89</a>)],ofs=Sum(ps=[],b=1),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[<a href=PreExecution_IR.html#b89>b89</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b89>b89</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x655>x655</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b89>b89</a>:1},c=1,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x671><a href=PreExecution_IR.html#x671>x671</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x485>x485</a>,addr=[<a href=PreExecution_IR.html#x670>x670</a>],ens=[])</h3>
<text><strong>Name</strong>: x_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x485})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b89>b89</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b831>b831</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b831>b831</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x674><a href=PreExecution_IR.html#x674>x674</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x485>x485</a>,addr=[<a href=PreExecution_IR.html#x673>x673</a>],ens=[])</h3>
<text><strong>Name</strong>: x_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x105<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x678>x678</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x485})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x674>x674</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b89>b89</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x674>x674</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b831>b831</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b831>b831</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x674>x674</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[2]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {2:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x486><a href=PreExecution_IR.html#x486>x486</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:57:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x548>x548</a>, <a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x486>x486</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x548>x548</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x548><a href=PreExecution_IR.html#x548>x548</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x486>x486</a>,data=<a href=PreExecution_IR.html#x547>x547</a>,addr=[<a href=PreExecution_IR.html#b259>b259</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x262<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x486}, writes={x486})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b259>b259</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b259>b259</a>:[<a href=PreExecution_IR.html#b259>b259</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b259>b259</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x548>x548</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b259>b259</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x547>x547</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x672><a href=PreExecution_IR.html#x672>x672</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x486>x486</a>,addr=[<a href=PreExecution_IR.html#x670>x670</a>],ens=[])</h3>
<text><strong>Name</strong>: y_low<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x103<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x677>x677</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x486})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x672>x672</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b89>b89</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x672>x672</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b831>b831</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b831>b831</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 192<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x675><a href=PreExecution_IR.html#x675>x675</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x486>x486</a>,addr=[<a href=PreExecution_IR.html#x673>x673</a>],ens=[])</h3>
<text><strong>Name</strong>: y_high<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x486})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#b89>b89</a>],m=1)],b=1),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x675>x675</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b831>b831</a>:1},c=1,allIters={<a href=PreExecution_IR.html#b831>b831</a>:[]})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 195<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x487><a href=PreExecution_IR.html#x487>x487</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x196<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x498>x498</a>, <a href=PreExecution_IR.html#x502>x502</a>, <a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x487>x487</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x498><a href=PreExecution_IR.html#x498>x498</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x487>x487</a>,data=<a href=PreExecution_IR.html#x496>x496</a>,ens=[<a href=PreExecution_IR.html#x497>x497</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x206<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x487}, writes={x487})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x498>x498</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x498>x498</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>, <a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x488><a href=PreExecution_IR.html#x488>x488</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x197<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x500>x500</a>, <a href=PreExecution_IR.html#x505>x505</a>, <a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x488>x488</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x500>x500</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x500><a href=PreExecution_IR.html#x500>x500</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x488>x488</a>,data=<a href=PreExecution_IR.html#x499>x499</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x208<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x501>x501</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x488}, writes={x488})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x500>x500</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x500>x500</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x490>x490</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x501>x501</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x505><a href=PreExecution_IR.html#x505>x505</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x488>x488</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x214<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x506>x506</a>, <a href=PreExecution_IR.html#x508>x508</a>, <a href=PreExecution_IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x488}, writes={x488})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x505>x505</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x489><a href=PreExecution_IR.html#x489>x489</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x198<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x502>x502</a>, <a href=PreExecution_IR.html#x518>x518</a>, <a href=PreExecution_IR.html#x522>x522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x489>x489</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x522>x522</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x518><a href=PreExecution_IR.html#x518>x518</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x489>x489</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x230<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x519>x519</a>, <a href=PreExecution_IR.html#x520>x520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x489}, writes={x489})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b224>b224</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b224>b224</a>:[<a href=PreExecution_IR.html#b224>b224</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b224>b224</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x518>x518</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b224>b224</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x518>x518</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x503><a href=PreExecution_IR.html#x503>x503</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x507>x507</a>, <a href=PreExecution_IR.html#x515>x515</a>, <a href=PreExecution_IR.html#x521>x521</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x503>x503</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x507>x507</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x507><a href=PreExecution_IR.html#x507>x507</a> = RegWrite(mem=<a href=PreExecution_IR.html#x503>x503</a>,data=<a href=PreExecution_IR.html#x506>x506</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x218<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x503}, writes={x503})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x507>x507</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x507>x507</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x515><a href=PreExecution_IR.html#x515>x515</a> = RegRead(mem=<a href=PreExecution_IR.html#x503>x503</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x227<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x516>x516</a>, <a href=PreExecution_IR.html#x520>x520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x503})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x515>x515</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x504><a href=PreExecution_IR.html#x504>x504</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x511>x511</a>, <a href=PreExecution_IR.html#x521>x521</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x509><a href=PreExecution_IR.html#x509>x509</a> = RegWrite(mem=<a href=PreExecution_IR.html#x504>x504</a>,data=<a href=PreExecution_IR.html#x508>x508</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x220<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x504}, writes={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x510>x510</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x511><a href=PreExecution_IR.html#x511>x511</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x416, 0014: x222<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x521>x521</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x508>x508</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x508>x508</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x511>x511</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x511>x511</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x521>x521</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x520>x520</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x523><a href=PreExecution_IR.html#x523>x523</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x235<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x523>x523</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x528><a href=PreExecution_IR.html#x528>x528</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x523>x523</a>,data=<a href=PreExecution_IR.html#x526>x526</a>,ens=[<a href=PreExecution_IR.html#x527>x527</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x240<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x523}, writes={x523})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x529>x529</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x524><a href=PreExecution_IR.html#x524>x524</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x236<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x533>x533</a>, <a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x536>x536</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x533>x533</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x533><a href=PreExecution_IR.html#x533>x533</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x524>x524</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x246<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>, <a href=PreExecution_IR.html#x535>x535</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x524}, writes={x524})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x533>x533</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b244>b244</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b244>b244</a>:[<a href=PreExecution_IR.html#b244>b244</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b244>b244</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x533>x533</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b244>b244</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x533>x533</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x535>x535</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x537><a href=PreExecution_IR.html#x537>x537</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x250<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>, <a href=PreExecution_IR.html#x544>x544</a>, <a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x537>x537</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x542><a href=PreExecution_IR.html#x542>x542</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x537>x537</a>,data=<a href=PreExecution_IR.html#x540>x540</a>,ens=[<a href=PreExecution_IR.html#x541>x541</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x255<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x537}, writes={x537})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x542>x542</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x542>x542</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x543>x543</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x538><a href=PreExecution_IR.html#x538>x538</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>, <a href=PreExecution_IR.html#x547>x547</a>, <a href=PreExecution_IR.html#x550>x550</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x538>x538</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x550>x550</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x547>x547</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x547><a href=PreExecution_IR.html#x547>x547</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x538>x538</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x261<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x548>x548</a>, <a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x538}, writes={x538})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x547>x547</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b259>b259</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b259>b259</a>:[<a href=PreExecution_IR.html#b259>b259</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b259>b259</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x547>x547</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b259>b259</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x547>x547</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x549>x549</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x551><a href=PreExecution_IR.html#x551>x551</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:74:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x808>x808</a>, <a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x767>x767</a>, <a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x551>x551</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x758>x758</a>, <a href=PreExecution_IR.html#x767>x767</a>, <a href=PreExecution_IR.html#x798>x798</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x717><a href=PreExecution_IR.html#x717>x717</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x551>x551</a>,data=<a href=PreExecution_IR.html#x716>x716</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:152:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551}, writes={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x717>x717</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>, <a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 237<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x772><a href=PreExecution_IR.html#x772>x772</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x551>x551</a>,data=<a href=PreExecution_IR.html#x771>x771</a>,addr=[<a href=PreExecution_IR.html#b150>b150</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:175:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x155<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551}, writes={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b150>b150</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b150>b150</a>:[<a href=PreExecution_IR.html#b150>b150</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b150>b150</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b150>b150</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x767>x767</a>, <a href=PreExecution_IR.html#x768>x768</a>, <a href=PreExecution_IR.html#x769>x769</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 294<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x744><a href=PreExecution_IR.html#x744>x744</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x551>x551</a>,addr=[<a href=PreExecution_IR.html#b285>b285</a>],ens=[<a href=PreExecution_IR.html#x743>x743</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x745>x745</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x744>x744</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b285>b285</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b285>b285</a>:[<a href=PreExecution_IR.html#b285>b285</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b285>b285</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x744>x744</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b285>b285</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 266<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[3]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x758><a href=PreExecution_IR.html#x758>x758</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x551>x551</a>,addr=[<a href=PreExecution_IR.html#b132>b132</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:56<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b132>b132</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b132>b132</a>:[<a href=PreExecution_IR.html#b132>b132</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b132>b132</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x758>x758</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b132>b132</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 281<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[4]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=3,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x767><a href=PreExecution_IR.html#x767>x767</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x551>x551</a>,addr=[<a href=PreExecution_IR.html#b150>b150</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:175:33<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x152<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x771>x771</a>, <a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x767>x767</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b150>b150</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b150>b150</a>:[<a href=PreExecution_IR.html#b150>b150</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b150>b150</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x767>x767</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b150>b150</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x767>x767</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 289<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x798><a href=PreExecution_IR.html#x798>x798</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x551>x551</a>,addr=[<a href=PreExecution_IR.html#b321>b321</a>],ens=[<a href=PreExecution_IR.html#x797>x797</a>, true])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x551})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x798>x798</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b321>b321</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b321>b321</a>:[<a href=PreExecution_IR.html#b321>b321</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b321>b321</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x798>x798</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b321>b321</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 323<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[2]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x555><a href=PreExecution_IR.html#x555>x555</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x561>x561</a>, <a href=PreExecution_IR.html#x575>x575</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x575>x575</a>, <a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x561>x561</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x561><a href=PreExecution_IR.html#x561>x561</a> = RegWrite(mem=<a href=PreExecution_IR.html#x555>x555</a>,data=<a href=PreExecution_IR.html#x560>x560</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x555}, writes={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x561>x561</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x561>x561</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x562>x562</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x575><a href=PreExecution_IR.html#x575>x575</a> = RegRead(mem=<a href=PreExecution_IR.html#x555>x555</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x418, 0014: x347<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>, <a href=PreExecution_IR.html#x577>x577</a>, <a href=PreExecution_IR.html#x585>x585</a>, <a href=PreExecution_IR.html#x581>x581</a>, <a href=PreExecution_IR.html#x576>x576</a>, <a href=PreExecution_IR.html#x609>x609</a>, <a href=PreExecution_IR.html#x578>x578</a>, <a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x582>x582</a>, <a href=PreExecution_IR.html#x579>x579</a>, <a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x575>x575</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x612><a href=PreExecution_IR.html#x612>x612</a> = RegRead(mem=<a href=PreExecution_IR.html#x555>x555</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x419, 0014: x347<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x645>x645</a>, <a href=PreExecution_IR.html#x613>x613</a>, <a href=PreExecution_IR.html#x641>x641</a>, <a href=PreExecution_IR.html#x618>x618</a>, <a href=PreExecution_IR.html#x620>x620</a>, <a href=PreExecution_IR.html#x614>x614</a>, <a href=PreExecution_IR.html#x619>x619</a>, <a href=PreExecution_IR.html#x615>x615</a>, <a href=PreExecution_IR.html#x621>x621</a>, <a href=PreExecution_IR.html#x617>x617</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x555})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x612>x612</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x563><a href=PreExecution_IR.html#x563>x563</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: decade_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:83:41<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>, <a href=PreExecution_IR.html#x597>x597</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x563>x563</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PreExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PreExecution_IR.html#x563>x563</a>,data=<a href=PreExecution_IR.html#x595>x595</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x563}, writes={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x597><a href=PreExecution_IR.html#x597>x597</a> = RegRead(mem=<a href=PreExecution_IR.html#x563>x563</a>)</h3>
<text><strong>Name</strong>: decade_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x83<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x563})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x597>x597</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x564><a href=PreExecution_IR.html#x564>x564</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>, <a href=PreExecution_IR.html#x640>x640</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x564>x564</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x640>x640</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x598><a href=PreExecution_IR.html#x598>x598</a> = RegWrite(mem=<a href=PreExecution_IR.html#x564>x564</a>,data=<a href=PreExecution_IR.html#x576>x576</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x359<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x564}, writes={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x640><a href=PreExecution_IR.html#x640>x640</a> = RegRead(mem=<a href=PreExecution_IR.html#x564>x564</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x429, 0014: x371<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x641>x641</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x564})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x640>x640</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x640>x640</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x640>x640</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x565><a href=PreExecution_IR.html#x565>x565</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x349<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>, <a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x565>x565</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x599><a href=PreExecution_IR.html#x599>x599</a> = RegWrite(mem=<a href=PreExecution_IR.html#x565>x565</a>,data=<a href=PreExecution_IR.html#x577>x577</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x565}, writes={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x599>x599</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x599>x599</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x638><a href=PreExecution_IR.html#x638>x638</a> = RegRead(mem=<a href=PreExecution_IR.html#x565>x565</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x428, 0014: x372<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x639>x639</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x565})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x638>x638</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x638>x638</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x566><a href=PreExecution_IR.html#x566>x566</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>, <a href=PreExecution_IR.html#x636>x636</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x566>x566</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x600><a href=PreExecution_IR.html#x600>x600</a> = RegWrite(mem=<a href=PreExecution_IR.html#x566>x566</a>,data=<a href=PreExecution_IR.html#x578>x578</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x361<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x566}, writes={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x600>x600</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x600>x600</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x636><a href=PreExecution_IR.html#x636>x636</a> = RegRead(mem=<a href=PreExecution_IR.html#x566>x566</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x427, 0014: x373<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x566})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x636>x636</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x636>x636</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x567><a href=PreExecution_IR.html#x567>x567</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x351<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x567>x567</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x601><a href=PreExecution_IR.html#x601>x601</a> = RegWrite(mem=<a href=PreExecution_IR.html#x567>x567</a>,data=<a href=PreExecution_IR.html#x579>x579</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x567}, writes={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x634><a href=PreExecution_IR.html#x634>x634</a> = RegRead(mem=<a href=PreExecution_IR.html#x567>x567</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x426, 0014: x374<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x635>x635</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x567})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x634>x634</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x634>x634</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 154<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x568><a href=PreExecution_IR.html#x568>x568</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x352<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x568>x568</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x602><a href=PreExecution_IR.html#x602>x602</a> = RegWrite(mem=<a href=PreExecution_IR.html#x568>x568</a>,data=<a href=PreExecution_IR.html#x580>x580</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x363<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x568}, writes={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x602>x602</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x602>x602</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x632><a href=PreExecution_IR.html#x632>x632</a> = RegRead(mem=<a href=PreExecution_IR.html#x568>x568</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x425, 0014: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x633>x633</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x568})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x632>x632</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x632>x632</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x569><a href=PreExecution_IR.html#x569>x569</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x353<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x603><a href=PreExecution_IR.html#x603>x603</a> = RegWrite(mem=<a href=PreExecution_IR.html#x569>x569</a>,data=<a href=PreExecution_IR.html#x581>x581</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x364<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x569}, writes={x569})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x603>x603</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x630><a href=PreExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PreExecution_IR.html#x569>x569</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x424, 0014: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x569})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 150<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x570><a href=PreExecution_IR.html#x570>x570</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x354<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x604>x604</a>, <a href=PreExecution_IR.html#x628>x628</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x570>x570</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x604>x604</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x604><a href=PreExecution_IR.html#x604>x604</a> = RegWrite(mem=<a href=PreExecution_IR.html#x570>x570</a>,data=<a href=PreExecution_IR.html#x582>x582</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x365<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x570}, writes={x570})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x604>x604</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x604>x604</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x628><a href=PreExecution_IR.html#x628>x628</a> = RegRead(mem=<a href=PreExecution_IR.html#x570>x570</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x423, 0014: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x629>x629</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x570})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x628>x628</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x571><a href=PreExecution_IR.html#x571>x571</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x355<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x605>x605</a>, <a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x571>x571</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x605><a href=PreExecution_IR.html#x605>x605</a> = RegWrite(mem=<a href=PreExecution_IR.html#x571>x571</a>,data=<a href=PreExecution_IR.html#x583>x583</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x366<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x571}, writes={x571})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x605>x605</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x605>x605</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x626><a href=PreExecution_IR.html#x626>x626</a> = RegRead(mem=<a href=PreExecution_IR.html#x571>x571</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x422, 0014: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x571})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x626>x626</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 146<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x572><a href=PreExecution_IR.html#x572>x572</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x356<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x572>x572</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x606><a href=PreExecution_IR.html#x606>x606</a> = RegWrite(mem=<a href=PreExecution_IR.html#x572>x572</a>,data=<a href=PreExecution_IR.html#x584>x584</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x572}, writes={x572})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x606>x606</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x606>x606</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x624><a href=PreExecution_IR.html#x624>x624</a> = RegRead(mem=<a href=PreExecution_IR.html#x572>x572</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x421, 0014: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x625>x625</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x572})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x624>x624</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x573><a href=PreExecution_IR.html#x573>x573</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x357<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x607>x607</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x573>x573</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x607><a href=PreExecution_IR.html#x607>x607</a> = RegWrite(mem=<a href=PreExecution_IR.html#x573>x573</a>,data=<a href=PreExecution_IR.html#x585>x585</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x573}, writes={x573})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x607>x607</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x575>x575</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x622><a href=PreExecution_IR.html#x622>x622</a> = RegRead(mem=<a href=PreExecution_IR.html#x573>x573</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x420, 0014: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x573})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x622>x622</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x574><a href=PreExecution_IR.html#x574>x574</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x358<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x715>x715</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x574>x574</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 8<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x608><a href=PreExecution_IR.html#x608>x608</a> = RegWrite(mem=<a href=PreExecution_IR.html#x574>x574</a>,data=<a href=PreExecution_IR.html#x597>x597</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x369<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x574}, writes={x574})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x608>x608</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x715><a href=PreExecution_IR.html#x715>x715</a> = RegRead(mem=<a href=PreExecution_IR.html#x574>x574</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x445, 0014: x381<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x716>x716</a>, <a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x574})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x715>x715</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 235<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(7),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x610><a href=PreExecution_IR.html#x610>x610</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: norm_val_calc_reg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:43<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>, <a href=PreExecution_IR.html#x643>x643</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x642>x642</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x642><a href=PreExecution_IR.html#x642>x642</a> = RegWrite(mem=<a href=PreExecution_IR.html#x610>x610</a>,data=<a href=PreExecution_IR.html#x641>x641</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x610}, writes={x610})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x642>x642</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x642>x642</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x626>x626</a>, <a href=PreExecution_IR.html#x622>x622</a>, <a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x634>x634</a>, <a href=PreExecution_IR.html#x632>x632</a>, <a href=PreExecution_IR.html#x640>x640</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x624>x624</a>, <a href=PreExecution_IR.html#x636>x636</a>, <a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x628>x628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 162<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x643><a href=PreExecution_IR.html#x643>x643</a> = RegRead(mem=<a href=PreExecution_IR.html#x610>x610</a>)</h3>
<text><strong>Name</strong>: norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x644>x644</a>, <a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x610})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x643>x643</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 163<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x611><a href=PreExecution_IR.html#x611>x611</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x382<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x644>x644</a>, <a href=PreExecution_IR.html#x656>x656</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 6<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x656>x656</a>, <a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x644>x644</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x644><a href=PreExecution_IR.html#x644>x644</a> = RegWrite(mem=<a href=PreExecution_IR.html#x611>x611</a>,data=<a href=PreExecution_IR.html#x643>x643</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x383<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x645>x645</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x611}, writes={x611})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x644>x644</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x644>x644</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x643>x643</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x645>x645</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x656><a href=PreExecution_IR.html#x656>x656</a> = RegRead(mem=<a href=PreExecution_IR.html#x611>x611</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x430, 0014: x385<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x657>x657</a>, <a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x611})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x656>x656</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x697><a href=PreExecution_IR.html#x697>x697</a> = RegRead(mem=<a href=PreExecution_IR.html#x611>x611</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x437, 0014: x385<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x698>x698</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x611})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x697>x697</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x697>x697</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(5),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x646><a href=PreExecution_IR.html#x646>x646</a> = RegNew(init=126)</h3>
<text><strong>Name</strong>: found_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:118:33<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>, <a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x646>x646</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x660><a href=PreExecution_IR.html#x660>x660</a> = RegWrite(mem=<a href=PreExecution_IR.html#x646>x646</a>,data=<a href=PreExecution_IR.html#b89>b89</a>,ens=[<a href=PreExecution_IR.html#x658>x658</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:124:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x646}, writes={x646})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b89>b89</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[<a href=PreExecution_IR.html#b89>b89</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b89>b89</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x660>x660</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b89>b89</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x656>x656</a>, <a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 182<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x670><a href=PreExecution_IR.html#x670>x670</a> = RegRead(mem=<a href=PreExecution_IR.html#x646>x646</a>)</h3>
<text><strong>Name</strong>: j_idx<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:135:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x431, 0014: x101<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x673>x673</a>, <a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x646})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x670>x670</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 190<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x647><a href=PreExecution_IR.html#x647>x647</a> = RegNew(init=false)</h3>
<text><strong>Name</strong>: found_flag<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:119:34<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>, <a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x661>x661</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x647>x647</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 166<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>, <a href=PreExecution_IR.html#x661>x661</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x648><a href=PreExecution_IR.html#x648>x648</a> = RegWrite(mem=<a href=PreExecution_IR.html#x647>x647</a>,data=false,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:120:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x649>x649</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x647}, writes={x647})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x648>x648</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x649>x649</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x649>x649</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 168<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x649>x649</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x661><a href=PreExecution_IR.html#x661>x661</a> = RegWrite(mem=<a href=PreExecution_IR.html#x647>x647</a>,data=true,ens=[<a href=PreExecution_IR.html#x658>x658</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:125:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x647}, writes={x647})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x661>x661</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b89>b89</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b89>b89</a>:[<a href=PreExecution_IR.html#b89>b89</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b89>b89</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x661>x661</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b89>b89</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x656>x656</a>, <a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x662>x662</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x652><a href=PreExecution_IR.html#x652>x652</a> = RegRead(mem=<a href=PreExecution_IR.html#x647>x647</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:29<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x91<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x653>x653</a>, <a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x647})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x652>x652</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 172<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x666><a href=PreExecution_IR.html#x666>x666</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x387<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x686>x686</a>, <a href=PreExecution_IR.html#x696>x696</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x686>x686</a>, <a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x676><a href=PreExecution_IR.html#x676>x676</a> = RegWrite(mem=<a href=PreExecution_IR.html#x666>x666</a>,data=<a href=PreExecution_IR.html#x671>x671</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x391<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x666}, writes={x666})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x676>x676</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 196<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x686><a href=PreExecution_IR.html#x686>x686</a> = RegRead(mem=<a href=PreExecution_IR.html#x666>x666</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x433, 0014: x396<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x666})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x686>x686</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 206<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x696><a href=PreExecution_IR.html#x696>x696</a> = RegRead(mem=<a href=PreExecution_IR.html#x666>x666</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x436, 0014: x396<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x698>x698</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x666})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x696>x696</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x696>x696</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x667><a href=PreExecution_IR.html#x667>x667</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x388<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x677>x677</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x667>x667</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 186<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x710>x710</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x677><a href=PreExecution_IR.html#x677>x677</a> = RegWrite(mem=<a href=PreExecution_IR.html#x667>x667</a>,data=<a href=PreExecution_IR.html#x672>x672</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x392<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x667}, writes={x667})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x677>x677</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 197<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x700><a href=PreExecution_IR.html#x700>x700</a> = RegRead(mem=<a href=PreExecution_IR.html#x667>x667</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x439, 0014: x397<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x667})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x700>x700</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x700>x700</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 221<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x710><a href=PreExecution_IR.html#x710>x710</a> = RegRead(mem=<a href=PreExecution_IR.html#x667>x667</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x443, 0014: x397<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x667})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x710>x710</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x710>x710</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x710>x710</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x668><a href=PreExecution_IR.html#x668>x668</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x389<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x678>x678</a>, <a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x668>x668</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x678><a href=PreExecution_IR.html#x678>x678</a> = RegWrite(mem=<a href=PreExecution_IR.html#x668>x668</a>,data=<a href=PreExecution_IR.html#x674>x674</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x393<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x668}, writes={x668})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x678>x678</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x674>x674</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x685><a href=PreExecution_IR.html#x685>x685</a> = RegRead(mem=<a href=PreExecution_IR.html#x668>x668</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x432, 0014: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x668})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x685>x685</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x685>x685</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x669><a href=PreExecution_IR.html#x669>x669</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x390<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x679>x679</a>, <a href=PreExecution_IR.html#x699>x699</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 188<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x699>x699</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x679><a href=PreExecution_IR.html#x679>x679</a> = RegWrite(mem=<a href=PreExecution_IR.html#x669>x669</a>,data=<a href=PreExecution_IR.html#x675>x675</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x394<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x669}, writes={x669})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x679>x679</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x670>x670</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 199<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x680>x680</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x699><a href=PreExecution_IR.html#x699>x699</a> = RegRead(mem=<a href=PreExecution_IR.html#x669>x669</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x438, 0014: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x669})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x699>x699</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x699>x699</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x699>x699</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 220<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x681><a href=PreExecution_IR.html#x681>x681</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: log10_of_norm_val<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:36<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x714>x714</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x707><a href=PreExecution_IR.html#x707>x707</a> = RegWrite(mem=<a href=PreExecution_IR.html#x681>x681</a>,data=<a href=PreExecution_IR.html#x705>x705</a>,ens=[<a href=PreExecution_IR.html#x706>x706</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:146:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x707>x707</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x699>x699</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x697>x697</a>, <a href=PreExecution_IR.html#x696>x696</a>, <a href=PreExecution_IR.html#x700>x700</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 228<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x711><a href=PreExecution_IR.html#x711>x711</a> = RegWrite(mem=<a href=PreExecution_IR.html#x681>x681</a>,data=<a href=PreExecution_IR.html#x710>x710</a>,ens=[<a href=PreExecution_IR.html#x709>x709</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x116<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x711>x711</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x711>x711</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x714><a href=PreExecution_IR.html#x714>x714</a> = RegRead(mem=<a href=PreExecution_IR.html#x681>x681</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:152:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x444, 0014: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x716>x716</a>, <a href=PreExecution_IR.html#x718>x718</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x714>x714</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 234<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x718>x718</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x682><a href=PreExecution_IR.html#x682>x682</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x690>x690</a>, <a href=PreExecution_IR.html#x703>x703</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 201<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x690><a href=PreExecution_IR.html#x690>x690</a> = RegWrite(mem=<a href=PreExecution_IR.html#x682>x682</a>,data=<a href=PreExecution_IR.html#x687>x687</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x403<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x690>x690</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x690>x690</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 210<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x703><a href=PreExecution_IR.html#x703>x703</a> = RegRead(mem=<a href=PreExecution_IR.html#x682>x682</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x440, 0014: x407<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x703>x703</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x703>x703</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x683><a href=PreExecution_IR.html#x683>x683</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x691>x691</a>, <a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x706>x706</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 202<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x691><a href=PreExecution_IR.html#x691>x691</a> = RegWrite(mem=<a href=PreExecution_IR.html#x683>x683</a>,data=<a href=PreExecution_IR.html#x688>x688</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x404<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x683}, writes={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x691>x691</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x691>x691</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 211<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x695><a href=PreExecution_IR.html#x695>x695</a> = RegRead(mem=<a href=PreExecution_IR.html#x683>x683</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x435, 0014: x408<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x695>x695</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x695>x695</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x695>x695</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 214<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x706><a href=PreExecution_IR.html#x706>x706</a> = RegRead(mem=<a href=PreExecution_IR.html#x683>x683</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x441, 0014: x408<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x706>x706</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x706>x706</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 227<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x684><a href=PreExecution_IR.html#x684>x684</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x402<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x684>x684</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 203<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x692>x692</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x692><a href=PreExecution_IR.html#x692>x692</a> = RegWrite(mem=<a href=PreExecution_IR.html#x684>x684</a>,data=<a href=PreExecution_IR.html#x689>x689</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x405<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x693>x693</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x684}, writes={x684})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x692>x692</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x692>x692</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x685>x685</a>, <a href=PreExecution_IR.html#x686>x686</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 212<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x693>x693</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x694><a href=PreExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PreExecution_IR.html#x684>x684</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x434, 0014: x409<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x713>x713</a>, <a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x684})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x719>x719</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x713>x713</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x709><a href=PreExecution_IR.html#x709>x709</a> = RegRead(mem=<a href=PreExecution_IR.html#x684>x684</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x442, 0014: x409<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x711>x711</a>, <a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x684})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x709>x709</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x709>x709</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 230<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x712>x712</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x720><a href=PreExecution_IR.html#x720>x720</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x265<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x720>x720</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 239<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x733><a href=PreExecution_IR.html#x733>x733</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x720>x720</a>,data=<a href=PreExecution_IR.html#x731>x731</a>,ens=[<a href=PreExecution_IR.html#x732>x732</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x720}, writes={x720})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x733>x733</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>, <a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x721><a href=PreExecution_IR.html#x721>x721</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x266<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 240<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x746><a href=PreExecution_IR.html#x746>x746</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x721>x721</a>,data=<a href=PreExecution_IR.html#x745>x745</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x293<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x721}, writes={x721})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b285>b285</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b285>b285</a>:[<a href=PreExecution_IR.html#b285>b285</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b285>b285</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b285>b285</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x722><a href=PreExecution_IR.html#x722>x722</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x267<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x750>x750</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 241<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x750>x750</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x750><a href=PreExecution_IR.html#x750>x750</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x722>x722</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x722}, writes={x722})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x750>x750</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x750>x750</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x750>x750</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x751>x751</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x751>x751</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 271<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x751>x751</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x723><a href=PreExecution_IR.html#x723>x723</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x269<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x734>x734</a>, <a href=PreExecution_IR.html#x741>x741</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 244<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x734><a href=PreExecution_IR.html#x734>x734</a> = RegWrite(mem=<a href=PreExecution_IR.html#x723>x723</a>,data=<a href=PreExecution_IR.html#x725>x725</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x280<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x723}, writes={x723})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x734>x734</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x741><a href=PreExecution_IR.html#x741>x741</a> = RegRead(mem=<a href=PreExecution_IR.html#x723>x723</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x288<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x742>x742</a>, <a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x723})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x741>x741</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x741>x741</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 263<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x724><a href=PreExecution_IR.html#x724>x724</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x270<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x735>x735</a>, <a href=PreExecution_IR.html#x737>x737</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x724>x724</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 245<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x735><a href=PreExecution_IR.html#x735>x735</a> = RegWrite(mem=<a href=PreExecution_IR.html#x724>x724</a>,data=<a href=PreExecution_IR.html#x728>x728</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x724}, writes={x724})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x735>x735</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x725>x725</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x737><a href=PreExecution_IR.html#x737>x737</a> = RegRead(mem=<a href=PreExecution_IR.html#x724>x724</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x447, 0014: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x724})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x727>x727</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x727>x727</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x737>x737</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x748>x748</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x747>x747</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x754><a href=PreExecution_IR.html#x754>x754</a> = RegNew(init=-1000.000000)</h3>
<text><strong>Name</strong>: logMaxReg<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:160:33<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x763>x763</a>, <a href=PreExecution_IR.html#x759>x759</a>, <a href=PreExecution_IR.html#x808>x808</a>, <a href=PreExecution_IR.html#x762>x762</a>, <a href=PreExecution_IR.html#x768>x768</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 272<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x759>x759</a>, <a href=PreExecution_IR.html#x768>x768</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x762><a href=PreExecution_IR.html#x762>x762</a> = RegWrite(mem=<a href=PreExecution_IR.html#x754>x754</a>,data=<a href=PreExecution_IR.html#x761>x761</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:62<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x137<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x754}, writes={x754})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x762>x762</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), block=3)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 285<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=1, block=2)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x759><a href=PreExecution_IR.html#x759>x759</a> = RegRead(mem=<a href=PreExecution_IR.html#x754>x754</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:62<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x134<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x754})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x759>x759</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x759>x759</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x759>x759</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), block=1)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=1)<br></text>
<text><strong>ProgramOrder</strong>: 282<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x763>x763</a>), stage=1, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x768><a href=PreExecution_IR.html#x768>x768</a> = RegRead(mem=<a href=PreExecution_IR.html#x754>x754</a>)</h3>
<text><strong>Name</strong>: logMax<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:162:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x452, 0014: x139<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x770>x770</a>, <a href=PreExecution_IR.html#x773>x773</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x754})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x768>x768</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x768>x768</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x768>x768</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 290<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x773>x773</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x774><a href=PreExecution_IR.html#x774>x774</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x301<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>, <a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x774>x774</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 296<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x787><a href=PreExecution_IR.html#x787>x787</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x774>x774</a>,data=<a href=PreExecution_IR.html#x785>x785</a>,ens=[<a href=PreExecution_IR.html#x786>x786</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x774}, writes={x774})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x787>x787</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x465>x465</a>, <a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 312<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x775><a href=PreExecution_IR.html#x775>x775</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x302<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x800>x800</a>, <a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x775>x775</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 297<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x800><a href=PreExecution_IR.html#x800>x800</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x775>x775</a>,data=<a href=PreExecution_IR.html#x799>x799</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x329<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x775}, writes={x775})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b321>b321</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b321>b321</a>:[<a href=PreExecution_IR.html#b321>b321</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b321>b321</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x800>x800</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b321>b321</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 325<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x776><a href=PreExecution_IR.html#x776>x776</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x303<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x804>x804</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x776>x776</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 298<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x804><a href=PreExecution_IR.html#x804>x804</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x776>x776</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x333<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x805>x805</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x776}, writes={x776})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x804>x804</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 328<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x777><a href=PreExecution_IR.html#x777>x777</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x795>x795</a>, <a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x777>x777</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 301<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x788><a href=PreExecution_IR.html#x788>x788</a> = RegWrite(mem=<a href=PreExecution_IR.html#x777>x777</a>,data=<a href=PreExecution_IR.html#x779>x779</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x777}, writes={x777})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 313<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x795><a href=PreExecution_IR.html#x795>x795</a> = RegRead(mem=<a href=PreExecution_IR.html#x777>x777</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x324<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x796>x796</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x777})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x795>x795</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x795>x795</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 320<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x778><a href=PreExecution_IR.html#x778>x778</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x306<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x778>x778</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 302<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x789><a href=PreExecution_IR.html#x789>x789</a> = RegWrite(mem=<a href=PreExecution_IR.html#x778>x778</a>,data=<a href=PreExecution_IR.html#x782>x782</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x317<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x790>x790</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x778}, writes={x778})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x789>x789</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x789>x789</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x779>x779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 314<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x790>x790</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x791><a href=PreExecution_IR.html#x791>x791</a> = RegRead(mem=<a href=PreExecution_IR.html#x778>x778</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x455, 0014: x319<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x802>x802</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x778})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x781>x781</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x781>x781</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x791>x791</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x802>x802</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 315<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x839><a href=IR.html#x839>x839</a> = ArgInNew(init=0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x463, 0016: x180<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x1193>x1193</a>, <a href=IR.html#x872>x872</a>, <a href=IR.html#x840>x840</a>, <a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x839>x839</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x872>x872</a>, <a href=IR.html#x1129>x1129</a>, <a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x840>x840</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x840><a href=IR.html#x840>x840</a> = SetReg(mem=<a href=IR.html#x839>x839</a>,data=<a href=IR.html#x834>x834</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x839}, writes={x839})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x840>x840</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x464>x464</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x841><a href=IR.html#x841>x841</a> = RegRead(mem=<a href=IR.html#x839>x839</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x842>x842</a>, <a href=IR.html#x843>x843</a>, <a href=IR.html#x846>x846</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x839})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x841>x841</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x465>x465</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x872><a href=IR.html#x872>x872</a> = RegRead(mem=<a href=IR.html#x839>x839</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x873>x873</a>, <a href=IR.html#x881>x881</a>, <a href=IR.html#x883>x883</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x839})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x839>x839</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x872>x872</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x872>x872</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x883>x883</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x883>x883</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x883>x883</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x490>x490</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1129><a href=IR.html#x1129>x1129</a> = RegRead(mem=<a href=IR.html#x839>x839</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1130>x1130</a>, <a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x839})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x839>x839</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1140>x1140</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1140>x1140</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 247<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1140>x1140</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x725>x725</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1193><a href=IR.html#x1193>x1193</a> = RegRead(mem=<a href=IR.html#x839>x839</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1194>x1194</a>, <a href=IR.html#x1202>x1202</a>, <a href=IR.html#x1204>x1204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x839})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x839>x839</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1204>x1204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1204>x1204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 304<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1204>x1204</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x779>x779</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x842><a href=IR.html#x842>x842</a> = DRAMHostNew(dims=[<a href=IR.html#x841>x841</a>],zero=0.0)</h3>
<text><strong>Name</strong>: inDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:29:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x466, 0016: x7<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x855>x855</a>, <a href=IR.html#x877>x877</a>, <a href=IR.html#x879>x879</a>, <a href=IR.html#x884>x884</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x842>x842</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x843><a href=IR.html#x843>x843</a> = DRAMHostNew(dims=[<a href=IR.html#x841>x841</a>],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:30:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x467, 0016: x8<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1198>x1198</a>, <a href=IR.html#x1200>x1200</a>, <a href=IR.html#x1220>x1220</a>, <a href=IR.html#x1227>x1227</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x843>x843</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x844><a href=IR.html#x844>x844</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: xLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:33:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x468, 0016: x9<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x847>x847</a>, <a href=IR.html#x911>x911</a>, <a href=IR.html#x913>x913</a>, <a href=IR.html#x916>x916</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x844>x844</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x845><a href=IR.html#x845>x845</a> = DRAMHostNew(dims=[128],zero=0.0)</h3>
<text><strong>Name</strong>: yLutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:34:33<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x469, 0016: x10<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x848>x848</a>, <a href=IR.html#x930>x930</a>, <a href=IR.html#x932>x932</a>, <a href=IR.html#x935>x935</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x845>x845</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x846><a href=IR.html#x846>x846</a> = DRAMHostNew(dims=[<a href=IR.html#x841>x841</a>],zero=0.0)</h3>
<text><strong>Name</strong>: rawLogOutDram<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:35:36<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x470, 0016: x11<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1134>x1134</a>, <a href=IR.html#x1136>x1136</a>, <a href=IR.html#x1156>x1156</a>, <a href=IR.html#x1235>x1235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x846>x846</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x856><a href=IR.html#x856>x856</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: Accel_n<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:47:24<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x480, 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x857>x857</a>, <a href=IR.html#x1243>x1243</a>, <a href=IR.html#x1247>x1247</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x856>x856</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1243>x1243</a>, <a href=IR.html#x1247>x1247</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x857>x857</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x857><a href=IR.html#x857>x857</a> = SetReg(mem=<a href=IR.html#x856>x856</a>,data=<a href=IR.html#x834>x834</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:48:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x856}, writes={x856})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x857>x857</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x481>x481</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x1243><a href=IR.html#x1243>x1243</a> = RegRead(mem=<a href=IR.html#x856>x856</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:77:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x860<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x947>x947</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x856})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1243>x1243</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1243>x1243</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x552>x552</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1247><a href=IR.html#x1247>x1247</a> = RegRead(mem=<a href=IR.html#x856>x856</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:33<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x861<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1163>x1163</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x856})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1247>x1247</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1247>x1247</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1175>x1175</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1175>x1175</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x755>x755</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1248><a href=IR.html#x1248>x1248</a> = RegRead(mem=<a href=IR.html#x856>x856</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:174:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x862<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1176>x1176</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x856})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x764>x764</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x858><a href=IR.html#x858>x858</a> = ArgInNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:19:28<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x482, 0016: x183<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x859>x859</a>, <a href=IR.html#x1183>x1183</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x858>x858</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1183>x1183</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x859>x859</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x859><a href=IR.html#x859>x859</a> = SetReg(mem=<a href=IR.html#x858>x858</a>,data=<a href=IR.html#x836>x836</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:21:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x858}, writes={x858})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x859>x859</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x483>x483</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1183><a href=IR.html#x1183>x1183</a> = RegRead(mem=<a href=IR.html#x858>x858</a>)</h3>
<text><strong>SrcCtx</strong>: FriendlyTransformer.scala:22:9<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1184>x1184</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x858})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x858>x858</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1183>x1183</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1183>x1183</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1187>x1187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 291<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x769>x769</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x863><a href=IR.html#x863>x863</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: buf_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:53:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x484, 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x905>x905</a>, <a href=IR.html#x952>x952</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x863>x863</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 3<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x484>x484</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x905><a href=IR.html#x905>x905</a> = SRAMBankedWrite(mem=<a href=IR.html#x863>x863</a>,data=[<a href=IR.html#x904>x904</a>],bank=[[0]],ofs=[<a href=IR.html#b897>b897</a>],enss=[[<a href=IR.html#x902>x902</a>, <a href=IR.html#b898>b898</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x906>x906</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x863}, writes={x863})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x900>x900</a>, <a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x906>x906</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x906>x906</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 41<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x906>x906</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x519>x519</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x952><a href=IR.html#x952>x952</a> = SRAMBankedRead(mem=<a href=IR.html#x863>x863</a>,bank=[[0]],ofs=[<a href=IR.html#b949>b949</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:78:21<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x953>x953</a>, <a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x863})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x959>x959</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x959>x959</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x959>x959</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x556>x556</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x864><a href=IR.html#x864>x864</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x485, 0016: x25<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x923>x923</a>, <a href=IR.html#x1054>x1054</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x864>x864</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x485>x485</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x923>x923</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x923><a href=IR.html#x923>x923</a> = SRAMBankedWrite(mem=<a href=IR.html#x864>x864</a>,data=[<a href=IR.html#x922>x922</a>],bank=[[0]],ofs=[<a href=IR.html#b919>b919</a>],enss=[[<a href=IR.html#b920>b920</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x926>x926</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x864}, writes={x864})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x923>x923</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x926>x926</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x926>x926</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x926>x926</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x534>x534</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1054><a href=IR.html#x1054>x1054</a> = SRAMBankedRead(mem=<a href=IR.html#x864>x864</a>,bank=[[0]],ofs=[<a href=IR.html#x1053>x1053</a>],enss=[[<a href=IR.html#b1050>b1050</a>, <a href=IR.html#b950>b950</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:57<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1055>x1055</a>, <a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x864})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 175<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x655>x655</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x865><a href=IR.html#x865>x865</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_1<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x485, 0016: x25<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x925>x925</a>, <a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x865>x865</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x485>x485</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x925>x925</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x925><a href=IR.html#x925>x925</a> = SRAMBankedWrite(mem=<a href=IR.html#x865>x865</a>,data=[<a href=IR.html#x922>x922</a>],bank=[[0]],ofs=[<a href=IR.html#b919>b919</a>],enss=[[<a href=IR.html#b920>b920</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x926>x926</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x865}, writes={x865})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x925>x925</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x926>x926</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x926>x926</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x926>x926</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x534>x534</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1071><a href=IR.html#x1071>x1071</a> = SRAMBankedRead(mem=<a href=IR.html#x865>x865</a>,bank=[[0]],ofs=[<a href=IR.html#x1070>x1070</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1072>x1072</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x865})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x671>x671</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x866><a href=IR.html#x866>x866</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: xLutSram_2<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:56:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x485, 0016: x25<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x924>x924</a>, <a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x866>x866</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x485>x485</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1076>x1076</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x924>x924</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x924><a href=IR.html#x924>x924</a> = SRAMBankedWrite(mem=<a href=IR.html#x866>x866</a>,data=[<a href=IR.html#x922>x922</a>],bank=[[0]],ofs=[<a href=IR.html#b919>b919</a>],enss=[[<a href=IR.html#b920>b920</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x926>x926</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x866}, writes={x866})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x924>x924</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x926>x926</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x926>x926</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x926>x926</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x534>x534</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1076><a href=IR.html#x1076>x1076</a> = SRAMBankedRead(mem=<a href=IR.html#x866>x866</a>,bank=[[0]],ofs=[<a href=IR.html#x1075>x1075</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x866})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1076>x1076</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x674>x674</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x867><a href=IR.html#x867>x867</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:57:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x486, 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x943>x943</a>, <a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x867>x867</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x486>x486</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x943><a href=IR.html#x943>x943</a> = SRAMBankedWrite(mem=<a href=IR.html#x867>x867</a>,data=[<a href=IR.html#x941>x941</a>],bank=[[0]],ofs=[<a href=IR.html#b938>b938</a>],enss=[[<a href=IR.html#b939>b939</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x944>x944</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x867}, writes={x867})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x940>x940</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x944>x944</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x944>x944</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x944>x944</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x548>x548</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1073><a href=IR.html#x1073>x1073</a> = SRAMBankedRead(mem=<a href=IR.html#x867>x867</a>,bank=[[0]],ofs=[<a href=IR.html#x1070>x1070</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1074>x1074</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x867})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 192<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x672>x672</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x868><a href=IR.html#x868>x868</a> = SRAMNew(dims=[128],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: yLutSram_1<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:57:35<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x486, 0016: x26<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x942>x942</a>, <a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x868>x868</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x486>x486</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1078>x1078</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x942>x942</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x942><a href=IR.html#x942>x942</a> = SRAMBankedWrite(mem=<a href=IR.html#x868>x868</a>,data=[<a href=IR.html#x941>x941</a>],bank=[[0]],ofs=[<a href=IR.html#b938>b938</a>],enss=[[<a href=IR.html#b939>b939</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x944>x944</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x868}, writes={x868})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x942>x942</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x940>x940</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x944>x944</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x944>x944</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x944>x944</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x548>x548</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1078><a href=IR.html#x1078>x1078</a> = SRAMBankedRead(mem=<a href=IR.html#x868>x868</a>,bank=[[0]],ofs=[<a href=IR.html#x1075>x1075</a>],enss=[[]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1079>x1079</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x868})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1078>x1078</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 195<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x675>x675</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x869><a href=IR.html#x869>x869</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x487, 0016: x196<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x880>x880</a>, <a href=IR.html#x884>x884</a>, <a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x869>x869</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x908>x908</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x908>x908</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x908>x908</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x880><a href=IR.html#x880>x880</a> = StreamOutBankedWrite(mem=<a href=IR.html#x869>x869</a>,data=[<a href=IR.html#x878>x878</a>],enss=[[<a href=IR.html#x879>x879</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x869}, writes={x869})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x869>x869</a>, <a href=IR.html#x878>x878</a>, <a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x872>x872</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x883>x883</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x883>x883</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x883>x883</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x498>x498</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x870><a href=IR.html#x870>x870</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x488, 0016: x197<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x882>x882</a>, <a href=IR.html#x887>x887</a>, <a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x870>x870</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x908>x908</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x908>x908</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 8<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x908>x908</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x488>x488</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x882>x882</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x882><a href=IR.html#x882>x882</a> = FIFOBankedEnq(mem=<a href=IR.html#x870>x870</a>,data=[<a href=IR.html#x881>x881</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x870}, writes={x870})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x870>x870</a>, <a href=IR.html#x881>x881</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x882>x882</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x872>x872</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x883>x883</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x883>x883</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x883>x883</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x500>x500</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x887><a href=IR.html#x887>x887</a> = FIFOBankedDeq(mem=<a href=IR.html#x870>x870</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x888>x888</a>, <a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x870}, writes={x870})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x870>x870</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x505>x505</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x871><a href=IR.html#x871>x871</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x489, 0016: x198<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x884>x884</a>, <a href=IR.html#x903>x903</a>, <a href=IR.html#x908>x908</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x871>x871</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x908>x908</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x908>x908</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 9<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x908>x908</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x903><a href=IR.html#x903>x903</a> = StreamInBankedRead(mem=<a href=IR.html#x871>x871</a>,enss=[[<a href=IR.html#b898>b898</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x904>x904</a>, <a href=IR.html#x906>x906</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x871}, writes={x871})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x871>x871</a>, <a href=IR.html#b898>b898</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x906>x906</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x906>x906</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x906>x906</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x518>x518</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x885><a href=IR.html#x885>x885</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x503, 0016: x212<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x890>x890</a>, <a href=IR.html#x900>x900</a>, <a href=IR.html#x907>x907</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x885>x885</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x907>x907</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x907>x907</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x907>x907</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x503>x503</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x890>x890</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x890><a href=IR.html#x890>x890</a> = RegWrite(mem=<a href=IR.html#x885>x885</a>,data=<a href=IR.html#x889>x889</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x885}, writes={x885})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x885>x885</a>, <a href=IR.html#x889>x889</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x890>x890</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x507>x507</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x900><a href=IR.html#x900>x900</a> = RegRead(mem=<a href=IR.html#x885>x885</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x901>x901</a>, <a href=IR.html#x906>x906</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x885})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x885>x885</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x906>x906</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x906>x906</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x906>x906</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x515>x515</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x886><a href=IR.html#x886>x886</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x504, 0016: x213<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x892>x892</a>, <a href=IR.html#x1242>x1242</a>, <a href=IR.html#x907>x907</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x886>x886</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x907>x907</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x907>x907</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x907>x907</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x504>x504</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x892>x892</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x892><a href=IR.html#x892>x892</a> = RegWrite(mem=<a href=IR.html#x886>x886</a>,data=<a href=IR.html#x891>x891</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x893>x893</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x886}, writes={x886})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x886>x886</a>, <a href=IR.html#x891>x891</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x892>x892</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x887>x887</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x893>x893</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x893>x893</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x893>x893</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x509>x509</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1242><a href=IR.html#x1242>x1242</a> = RegRead(mem=<a href=IR.html#x886>x886</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:59:11<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x894<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x895>x895</a>, <a href=IR.html#x907>x907</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x886})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x907>x907</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x906>x906</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x906>x906</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x511>x511</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x909><a href=IR.html#x909>x909</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x523, 0016: x235<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x914>x914</a>, <a href=IR.html#x916>x916</a>, <a href=IR.html#x927>x927</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x909>x909</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x927>x927</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x927>x927</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x927>x927</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x914>x914</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x914><a href=IR.html#x914>x914</a> = StreamOutBankedWrite(mem=<a href=IR.html#x909>x909</a>,data=[<a href=IR.html#x912>x912</a>],enss=[[<a href=IR.html#x913>x913</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x915>x915</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x909}, writes={x909})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x909>x909</a>, <a href=IR.html#x912>x912</a>, <a href=IR.html#x913>x913</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x914>x914</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x915>x915</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x915>x915</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x915>x915</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x910><a href=IR.html#x910>x910</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x524, 0016: x236<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x916>x916</a>, <a href=IR.html#x921>x921</a>, <a href=IR.html#x927>x927</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x910>x910</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x927>x927</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x927>x927</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x927>x927</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x921><a href=IR.html#x921>x921</a> = StreamInBankedRead(mem=<a href=IR.html#x910>x910</a>,enss=[[<a href=IR.html#b920>b920</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:62:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x922>x922</a>, <a href=IR.html#x926>x926</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x910}, writes={x910})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x910>x910</a>, <a href=IR.html#b920>b920</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x926>x926</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x926>x926</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x926>x926</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x533>x533</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x928><a href=IR.html#x928>x928</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x537, 0016: x250<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x933>x933</a>, <a href=IR.html#x935>x935</a>, <a href=IR.html#x945>x945</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: true<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x945>x945</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x945>x945</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x945>x945</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x933>x933</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x933><a href=IR.html#x933>x933</a> = StreamOutBankedWrite(mem=<a href=IR.html#x928>x928</a>,data=[<a href=IR.html#x931>x931</a>],enss=[[<a href=IR.html#x932>x932</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x934>x934</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x928}, writes={x928})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x928>x928</a>, <a href=IR.html#x931>x931</a>, <a href=IR.html#x932>x932</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x933>x933</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x934>x934</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x934>x934</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x934>x934</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x542>x542</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x929><a href=IR.html#x929>x929</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x538, 0016: x251<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x935>x935</a>, <a href=IR.html#x940>x940</a>, <a href=IR.html#x945>x945</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x929>x929</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x945>x945</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x945>x945</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x945>x945</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x940>x940</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x940><a href=IR.html#x940>x940</a> = StreamInBankedRead(mem=<a href=IR.html#x929>x929</a>,enss=[[<a href=IR.html#b939>b939</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:63:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x941>x941</a>, <a href=IR.html#x944>x944</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x929}, writes={x929})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x929>x929</a>, <a href=IR.html#b939>b939</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x940>x940</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x940>x940</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x944>x944</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x944>x944</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x944>x944</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x547>x547</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x946><a href=IR.html#x946>x946</a> = SRAMNew(dims=[400000],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:74:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x551, 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1256>x1256</a>, <a href=IR.html#x1180>x1180</a>, <a href=IR.html#x1214>x1214</a>, <a href=IR.html#x1167>x1167</a>, <a href=IR.html#x1121>x1121</a>, <a href=IR.html#x1186>x1186</a>, <a href=IR.html#x1150>x1150</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x946>x946</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x551>x551</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1150>x1150</a>, <a href=IR.html#x1167>x1167</a>, <a href=IR.html#x1180>x1180</a>, <a href=IR.html#x1214>x1214</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1121>x1121</a>, <a href=IR.html#x1186>x1186</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1121><a href=IR.html#x1121>x1121</a> = SRAMBankedWrite(mem=<a href=IR.html#x946>x946</a>,data=[<a href=IR.html#x1120>x1120</a>],bank=[[0]],ofs=[<a href=IR.html#b949>b949</a>],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:152:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1122>x1122</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946}, writes={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1121>x1121</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1119>x1119</a>, <a href=IR.html#x1118>x1118</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1122>x1122</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1122>x1122</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 237<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1122>x1122</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x717>x717</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1186><a href=IR.html#x1186>x1186</a> = SRAMBankedWrite(mem=<a href=IR.html#x946>x946</a>,data=[<a href=IR.html#x1185>x1185</a>],bank=[[0]],ofs=[<a href=IR.html#b1178>b1178</a>],enss=[[<a href=IR.html#b1179>b1179</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:175:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946}, writes={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1180>x1180</a>, <a href=IR.html#x1182>x1182</a>, <a href=IR.html#x1183>x1183</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1187>x1187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 294<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x772>x772</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x1150><a href=IR.html#x1150>x1150</a> = SRAMBankedRead(mem=<a href=IR.html#x946>x946</a>,bank=[[0]],ofs=[<a href=IR.html#b1144>b1144</a>],enss=[[<a href=IR.html#x1149>x1149</a>, true, <a href=IR.html#b1145>b1145</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1151>x1151</a>, <a href=IR.html#x1154>x1154</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1150>x1150</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1150>x1150</a>, <a href=IR.html#x1147>x1147</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1154>x1154</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1154>x1154</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 266<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1154>x1154</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[3]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x744>x744</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1167><a href=IR.html#x1167>x1167</a> = SRAMBankedRead(mem=<a href=IR.html#x946>x946</a>,bank=[[0]],ofs=[<a href=IR.html#b1165>b1165</a>],enss=[[<a href=IR.html#b1166>b1166</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:56<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1168>x1168</a>, <a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1167>x1167</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1167>x1167</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1175>x1175</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1175>x1175</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 281<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1175>x1175</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[4]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x758>x758</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=3,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1180><a href=IR.html#x1180>x1180</a> = SRAMBankedRead(mem=<a href=IR.html#x946>x946</a>,bank=[[0]],ofs=[<a href=IR.html#b1178>b1178</a>],enss=[[<a href=IR.html#b1179>b1179</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:175:33<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1181>x1181</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1187>x1187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 289<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x767>x767</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1214><a href=IR.html#x1214>x1214</a> = SRAMBankedRead(mem=<a href=IR.html#x946>x946</a>,bank=[[0]],ofs=[<a href=IR.html#b1208>b1208</a>],enss=[[<a href=IR.html#x1213>x1213</a>, true, <a href=IR.html#b1209>b1209</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MemoryDealiasing.scala:32:17<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1215>x1215</a>, <a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x946})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1214>x1214</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1214>x1214</a>, <a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1218>x1218</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1218>x1218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 323<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1218>x1218</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x798>x798</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x951><a href=IR.html#x951>x951</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x555, 0016: x342<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x958>x958</a>, <a href=IR.html#x972>x972</a>, <a href=IR.html#x1009>x1009</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x951>x951</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 74<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x972>x972</a>, <a href=IR.html#x1009>x1009</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x958>x958</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x958><a href=IR.html#x958>x958</a> = RegWrite(mem=<a href=IR.html#x951>x951</a>,data=<a href=IR.html#x957>x957</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x959>x959</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x951}, writes={x951})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x951>x951</a>, <a href=IR.html#x957>x957</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x958>x958</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x952>x952</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x959>x959</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x959>x959</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x959>x959</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x561>x561</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x972><a href=IR.html#x972>x972</a> = RegRead(mem=<a href=IR.html#x951>x951</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x980>x980</a>, <a href=IR.html#x975>x975</a>, <a href=IR.html#x981>x981</a>, <a href=IR.html#x1006>x1006</a>, <a href=IR.html#x974>x974</a>, <a href=IR.html#x977>x977</a>, <a href=IR.html#x982>x982</a>, <a href=IR.html#x978>x978</a>, <a href=IR.html#x976>x976</a>, <a href=IR.html#x973>x973</a>, <a href=IR.html#x979>x979</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x951})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x951>x951</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x575>x575</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1009><a href=IR.html#x1009>x1009</a> = RegRead(mem=<a href=IR.html#x951>x951</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:80:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1013>x1013</a>, <a href=IR.html#x1011>x1011</a>, <a href=IR.html#x1016>x1016</a>, <a href=IR.html#x1042>x1042</a>, <a href=IR.html#x1014>x1014</a>, <a href=IR.html#x1017>x1017</a>, <a href=IR.html#x1038>x1038</a>, <a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1015>x1015</a>, <a href=IR.html#x1010>x1010</a>, <a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x951})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x951>x951</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1009>x1009</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1009>x1009</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 132<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x612>x612</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x960><a href=IR.html#x960>x960</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: decade_calc_reg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:83:41<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x563, 0016: x40<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x993>x993</a>, <a href=IR.html#x994>x994</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x960>x960</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>NoWarnWriteRead</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x563>x563</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x993><a href=IR.html#x993>x993</a> = RegWrite(mem=<a href=IR.html#x960>x960</a>,data=<a href=IR.html#x992>x992</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x960}, writes={x960})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x960>x960</a>, <a href=IR.html#x992>x992</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x596>x596</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x994><a href=IR.html#x994>x994</a> = RegRead(mem=<a href=IR.html#x960>x960</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1005>x1005</a>, <a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x960})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x960>x960</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 117<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x597>x597</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x961><a href=IR.html#x961>x961</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x564, 0016: x348<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x995>x995</a>, <a href=IR.html#x1037>x1037</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x564>x564</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1037>x1037</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x995>x995</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x995><a href=IR.html#x995>x995</a> = RegWrite(mem=<a href=IR.html#x961>x961</a>,data=<a href=IR.html#x973>x973</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x961}, writes={x961})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x961>x961</a>, <a href=IR.html#x973>x973</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x995>x995</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 118<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x598>x598</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1037><a href=IR.html#x1037>x1037</a> = RegRead(mem=<a href=IR.html#x961>x961</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:84:39<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1038>x1038</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x961})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1037>x1037</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1037>x1037</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 160<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x640>x640</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x962><a href=IR.html#x962>x962</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x565, 0016: x349<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x996>x996</a>, <a href=IR.html#x1035>x1035</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x962>x962</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x565>x565</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x996>x996</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x996><a href=IR.html#x996>x996</a> = RegWrite(mem=<a href=IR.html#x962>x962</a>,data=<a href=IR.html#x974>x974</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x962}, writes={x962})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x962>x962</a>, <a href=IR.html#x974>x974</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x996>x996</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x599>x599</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1035><a href=IR.html#x1035>x1035</a> = RegRead(mem=<a href=IR.html#x962>x962</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:85:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1036>x1036</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x962})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x962>x962</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x638>x638</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x963><a href=IR.html#x963>x963</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x566, 0016: x350<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x997>x997</a>, <a href=IR.html#x1033>x1033</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x566>x566</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1033>x1033</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x997>x997</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x997><a href=IR.html#x997>x997</a> = RegWrite(mem=<a href=IR.html#x963>x963</a>,data=<a href=IR.html#x975>x975</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x963}, writes={x963})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x963>x963</a>, <a href=IR.html#x975>x975</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x997>x997</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x600>x600</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1033><a href=IR.html#x1033>x1033</a> = RegRead(mem=<a href=IR.html#x963>x963</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:86:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1034>x1034</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x963})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1033>x1033</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1033>x1033</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 156<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x636>x636</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x964><a href=IR.html#x964>x964</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x567, 0016: x351<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x998>x998</a>, <a href=IR.html#x1031>x1031</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x567>x567</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x998>x998</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x998><a href=IR.html#x998>x998</a> = RegWrite(mem=<a href=IR.html#x964>x964</a>,data=<a href=IR.html#x976>x976</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x964}, writes={x964})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x964>x964</a>, <a href=IR.html#x976>x976</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x998>x998</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 121<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x601>x601</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1031><a href=IR.html#x1031>x1031</a> = RegRead(mem=<a href=IR.html#x964>x964</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:87:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1032>x1032</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x964})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1031>x1031</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 154<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x634>x634</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x965><a href=IR.html#x965>x965</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x568, 0016: x352<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x999>x999</a>, <a href=IR.html#x1029>x1029</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x965>x965</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x568>x568</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x999>x999</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x999><a href=IR.html#x999>x999</a> = RegWrite(mem=<a href=IR.html#x965>x965</a>,data=<a href=IR.html#x977>x977</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x965}, writes={x965})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x965>x965</a>, <a href=IR.html#x977>x977</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x999>x999</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x602>x602</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1029><a href=IR.html#x1029>x1029</a> = RegRead(mem=<a href=IR.html#x965>x965</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:88:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1030>x1030</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x965})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x965>x965</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1029>x1029</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x632>x632</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x966><a href=IR.html#x966>x966</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x569, 0016: x353<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1000>x1000</a>, <a href=IR.html#x1027>x1027</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x966>x966</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x569>x569</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1000>x1000</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1000><a href=IR.html#x1000>x1000</a> = RegWrite(mem=<a href=IR.html#x966>x966</a>,data=<a href=IR.html#x978>x978</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x966}, writes={x966})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x966>x966</a>, <a href=IR.html#x978>x978</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 123<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x603>x603</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1027><a href=IR.html#x1027>x1027</a> = RegRead(mem=<a href=IR.html#x966>x966</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:89:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1028>x1028</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x966})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x966>x966</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 150<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x630>x630</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x967><a href=IR.html#x967>x967</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x570, 0016: x354<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1001>x1001</a>, <a href=IR.html#x1025>x1025</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x967>x967</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x570>x570</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1025>x1025</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1001>x1001</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1001><a href=IR.html#x1001>x1001</a> = RegWrite(mem=<a href=IR.html#x967>x967</a>,data=<a href=IR.html#x979>x979</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x967}, writes={x967})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x967>x967</a>, <a href=IR.html#x979>x979</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 124<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x604>x604</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1025><a href=IR.html#x1025>x1025</a> = RegRead(mem=<a href=IR.html#x967>x967</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:90:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1026>x1026</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x967})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x967>x967</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1025>x1025</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1025>x1025</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x628>x628</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x968><a href=IR.html#x968>x968</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x571, 0016: x355<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1002>x1002</a>, <a href=IR.html#x1023>x1023</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x968>x968</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 90<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x571>x571</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1023>x1023</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1002>x1002</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1002><a href=IR.html#x1002>x1002</a> = RegWrite(mem=<a href=IR.html#x968>x968</a>,data=<a href=IR.html#x980>x980</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x968}, writes={x968})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x968>x968</a>, <a href=IR.html#x980>x980</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 125<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x605>x605</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1023><a href=IR.html#x1023>x1023</a> = RegRead(mem=<a href=IR.html#x968>x968</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:91:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1024>x1024</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x968})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x968>x968</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1023>x1023</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1023>x1023</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 146<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x626>x626</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x969><a href=IR.html#x969>x969</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x572, 0016: x356<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1003>x1003</a>, <a href=IR.html#x1021>x1021</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x969>x969</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x572>x572</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1003>x1003</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1003><a href=IR.html#x1003>x1003</a> = RegWrite(mem=<a href=IR.html#x969>x969</a>,data=<a href=IR.html#x981>x981</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x969}, writes={x969})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x969>x969</a>, <a href=IR.html#x981>x981</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1003>x1003</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 126<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x606>x606</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1021><a href=IR.html#x1021>x1021</a> = RegRead(mem=<a href=IR.html#x969>x969</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:92:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1022>x1022</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x969})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x969>x969</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x624>x624</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x970><a href=IR.html#x970>x970</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x573, 0016: x357<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1004>x1004</a>, <a href=IR.html#x1019>x1019</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x573>x573</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1019>x1019</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1004>x1004</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1004><a href=IR.html#x1004>x1004</a> = RegWrite(mem=<a href=IR.html#x970>x970</a>,data=<a href=IR.html#x982>x982</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x970}, writes={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>, <a href=IR.html#x982>x982</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1004>x1004</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x607>x607</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1019><a href=IR.html#x1019>x1019</a> = RegRead(mem=<a href=IR.html#x970>x970</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:93:37<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1020>x1020</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1019>x1019</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1019>x1019</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x971><a href=IR.html#x971>x971</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x574, 0016: x358<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1005>x1005</a>, <a href=IR.html#x1119>x1119</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 7<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x574>x574</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1119>x1119</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1005>x1005</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1005><a href=IR.html#x1005>x1005</a> = RegWrite(mem=<a href=IR.html#x971>x971</a>,data=<a href=IR.html#x994>x994</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1006>x1006</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x971}, writes={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>, <a href=IR.html#x994>x994</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1005>x1005</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x994>x994</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1006>x1006</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1006>x1006</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1006>x1006</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x608>x608</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1119><a href=IR.html#x1119>x1119</a> = RegRead(mem=<a href=IR.html#x971>x971</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:109:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1120>x1120</a>, <a href=IR.html#x1122>x1122</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1119>x1119</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1119>x1119</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1122>x1122</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1122>x1122</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 235<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1122>x1122</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x715>x715</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(6),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1007><a href=IR.html#x1007>x1007</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: norm_val_calc_reg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:96:43<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x610, 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1039>x1039</a>, <a href=IR.html#x1040>x1040</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1007>x1007</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>NoWarnWriteRead</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x610>x610</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1040>x1040</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1039>x1039</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1039><a href=IR.html#x1039>x1039</a> = RegWrite(mem=<a href=IR.html#x1007>x1007</a>,data=<a href=IR.html#x1038>x1038</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:97:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1007}, writes={x1007})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1007>x1007</a>, <a href=IR.html#x1038>x1038</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1039>x1039</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1035>x1035</a>, <a href=IR.html#x1033>x1033</a>, <a href=IR.html#x1025>x1025</a>, <a href=IR.html#x1009>x1009</a>, <a href=IR.html#x1029>x1029</a>, <a href=IR.html#x1031>x1031</a>, <a href=IR.html#x1023>x1023</a>, <a href=IR.html#x1019>x1019</a>, <a href=IR.html#x1021>x1021</a>, <a href=IR.html#x1037>x1037</a>, <a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 162<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x642>x642</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1040><a href=IR.html#x1040>x1040</a> = RegRead(mem=<a href=IR.html#x1007>x1007</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1041>x1041</a>, <a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1007})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1007>x1007</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1040>x1040</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1040>x1040</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 163<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x643>x643</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1008><a href=IR.html#x1008>x1008</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x611, 0016: x382<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1041>x1041</a>, <a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1008>x1008</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 130<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x611>x611</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1041>x1041</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1041><a href=IR.html#x1041>x1041</a> = RegWrite(mem=<a href=IR.html#x1008>x1008</a>,data=<a href=IR.html#x1040>x1040</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1042>x1042</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1008}, writes={x1008})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1008>x1008</a>, <a href=IR.html#x1040>x1040</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1041>x1041</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1040>x1040</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1042>x1042</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1042>x1042</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 164<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1042>x1042</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x644>x644</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1056><a href=IR.html#x1056>x1056</a> = RegRead(mem=<a href=IR.html#x1008>x1008</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1057>x1057</a>, <a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1008})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1008>x1008</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x656>x656</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1101><a href=IR.html#x1101>x1101</a> = RegRead(mem=<a href=IR.html#x1008>x1008</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:110:42<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1102>x1102</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1008})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x697>x697</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1043><a href=IR.html#x1043>x1043</a> = RegNew(init=126)</h3>
<text><strong>Name</strong>: found_idx_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:118:33<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x646, 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1070>x1070</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1043>x1043</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x646>x646</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1060><a href=IR.html#x1060>x1060</a> = RegWrite(mem=<a href=IR.html#x1043>x1043</a>,data=<a href=IR.html#b1049>b1049</a>,ens=[<a href=IR.html#x1058>x1058</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:124:27<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1043}, writes={x1043})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1043>x1043</a>, <a href=IR.html#b1049>b1049</a>, <a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1051>x1051</a>, <a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 182<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x660>x660</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1070><a href=IR.html#x1070>x1070</a> = RegRead(mem=<a href=IR.html#x1043>x1043</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:135:31<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1075>x1075</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1043})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1043>x1043</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 190<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x670>x670</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1044><a href=IR.html#x1044>x1044</a> = RegNew(init=false)</h3>
<text><strong>Name</strong>: found_flag_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:119:34<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x647, 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1045>x1045</a>, <a href=IR.html#x1051>x1051</a>, <a href=IR.html#x1061>x1061</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1044>x1044</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 166<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x647>x647</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1051>x1051</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1045>x1045</a>, <a href=IR.html#x1061>x1061</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1045><a href=IR.html#x1045>x1045</a> = RegWrite(mem=<a href=IR.html#x1044>x1044</a>,data=false,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:120:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1046>x1046</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1044}, writes={x1044})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1044>x1044</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1045>x1045</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1046>x1046</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1046>x1046</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 168<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1046>x1046</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x648>x648</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1061><a href=IR.html#x1061>x1061</a> = RegWrite(mem=<a href=IR.html#x1044>x1044</a>,data=true,ens=[<a href=IR.html#x1058>x1058</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:125:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1044}, writes={x1044})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1044>x1044</a>, <a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1061>x1061</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1051>x1051</a>, <a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x661>x661</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1051><a href=IR.html#x1051>x1051</a> = RegRead(mem=<a href=IR.html#x1044>x1044</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:123:29<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1052>x1052</a>, <a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1044})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1044>x1044</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1051>x1051</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1051>x1051</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 172<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x652>x652</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1066><a href=IR.html#x1066>x1066</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x666, 0016: x387<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1080>x1080</a>, <a href=IR.html#x1090>x1090</a>, <a href=IR.html#x1100>x1100</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x666>x666</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1090>x1090</a>, <a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1080>x1080</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1080><a href=IR.html#x1080>x1080</a> = RegWrite(mem=<a href=IR.html#x1066>x1066</a>,data=<a href=IR.html#x1072>x1072</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1066}, writes={x1066})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1066>x1066</a>, <a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1080>x1080</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 196<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x676>x676</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1090><a href=IR.html#x1090>x1090</a> = RegRead(mem=<a href=IR.html#x1066>x1066</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1091>x1091</a>, <a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1066})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1097>x1097</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1097>x1097</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 206<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1097>x1097</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x686>x686</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1100><a href=IR.html#x1100>x1100</a> = RegRead(mem=<a href=IR.html#x1066>x1066</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:136:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1102>x1102</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1066})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1100>x1100</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x696>x696</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1067><a href=IR.html#x1067>x1067</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x667, 0016: x388<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1081>x1081</a>, <a href=IR.html#x1104>x1104</a>, <a href=IR.html#x1114>x1114</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1067>x1067</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 186<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x667>x667</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1104>x1104</a>, <a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1081>x1081</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1081><a href=IR.html#x1081>x1081</a> = RegWrite(mem=<a href=IR.html#x1067>x1067</a>,data=<a href=IR.html#x1074>x1074</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1067}, writes={x1067})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1067>x1067</a>, <a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1081>x1081</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 197<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x677>x677</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1104><a href=IR.html#x1104>x1104</a> = RegRead(mem=<a href=IR.html#x1067>x1067</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1105>x1105</a>, <a href=IR.html#x1109>x1109</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1067})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1104>x1104</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1104>x1104</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 221<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x700>x700</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1114><a href=IR.html#x1114>x1114</a> = RegRead(mem=<a href=IR.html#x1067>x1067</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:137:29<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1115>x1115</a>, <a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1067})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1116>x1116</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1116>x1116</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1116>x1116</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x710>x710</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1068><a href=IR.html#x1068>x1068</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x668, 0016: x389<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1082>x1082</a>, <a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1068>x1068</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x668>x668</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1089>x1089</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1082><a href=IR.html#x1082>x1082</a> = RegWrite(mem=<a href=IR.html#x1068>x1068</a>,data=<a href=IR.html#x1077>x1077</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1068}, writes={x1068})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1068>x1068</a>, <a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x678>x678</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1089><a href=IR.html#x1089>x1089</a> = RegRead(mem=<a href=IR.html#x1068>x1068</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:138:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1091>x1091</a>, <a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1068})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1068>x1068</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1089>x1089</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1089>x1089</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1097>x1097</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1097>x1097</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1097>x1097</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x685>x685</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1069><a href=IR.html#x1069>x1069</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x669, 0016: x390<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1083>x1083</a>, <a href=IR.html#x1103>x1103</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1069>x1069</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 188<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x669>x669</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1083>x1083</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1083><a href=IR.html#x1083>x1083</a> = RegWrite(mem=<a href=IR.html#x1069>x1069</a>,data=<a href=IR.html#x1079>x1079</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1069}, writes={x1069})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1069>x1069</a>, <a href=IR.html#x1079>x1079</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1070>x1070</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 199<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x679>x679</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1103><a href=IR.html#x1103>x1103</a> = RegRead(mem=<a href=IR.html#x1069>x1069</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:139:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1105>x1105</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1069})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 220<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x699>x699</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1085><a href=IR.html#x1085>x1085</a> = RegNew(init=0.0)</h3>
<text><strong>Name</strong>: log10_of_norm_val_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:142:36<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x681, 0016: x107<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1111>x1111</a>, <a href=IR.html#x1115>x1115</a>, <a href=IR.html#x1118>x1118</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x681>x681</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1118>x1118</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1111>x1111</a>, <a href=IR.html#x1115>x1115</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1111><a href=IR.html#x1111>x1111</a> = RegWrite(mem=<a href=IR.html#x1085>x1085</a>,data=<a href=IR.html#x1109>x1109</a>,ens=[<a href=IR.html#x1110>x1110</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:146:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1085}, writes={x1085})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1111>x1111</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1104>x1104</a>, <a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1100>x1100</a>, <a href=IR.html#x1103>x1103</a>, <a href=IR.html#x1107>x1107</a>, <a href=IR.html#x1110>x1110</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 228<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x707>x707</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1115><a href=IR.html#x1115>x1115</a> = RegWrite(mem=<a href=IR.html#x1085>x1085</a>,data=<a href=IR.html#x1114>x1114</a>,ens=[<a href=IR.html#x1113>x1113</a>])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:148:31<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1085}, writes={x1085})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1114>x1114</a>, <a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1116>x1116</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1116>x1116</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1116>x1116</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x711>x711</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1118><a href=IR.html#x1118>x1118</a> = RegRead(mem=<a href=IR.html#x1085>x1085</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:152:53<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1120>x1120</a>, <a href=IR.html#x1122>x1122</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1085})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1118>x1118</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1118>x1118</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1122>x1122</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1122>x1122</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 234<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1122>x1122</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x714>x714</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1086><a href=IR.html#x1086>x1086</a> = RegNew(init=0.0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x682, 0016: x400<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1107>x1107</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 201<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x682>x682</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1107>x1107</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1094><a href=IR.html#x1094>x1094</a> = RegWrite(mem=<a href=IR.html#x1086>x1086</a>,data=<a href=IR.html#x1091>x1091</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1086}, writes={x1086})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1086>x1086</a>, <a href=IR.html#x1091>x1091</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1097>x1097</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1097>x1097</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 210<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1097>x1097</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x690>x690</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1107><a href=IR.html#x1107>x1107</a> = RegRead(mem=<a href=IR.html#x1086>x1086</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:143:25<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1108>x1108</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1086})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1107>x1107</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1107>x1107</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x703>x703</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1087><a href=IR.html#x1087>x1087</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x683, 0016: x401<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1095>x1095</a>, <a href=IR.html#x1244>x1244</a>, <a href=IR.html#x1110>x1110</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 202<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x683>x683</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1244>x1244</a>, <a href=IR.html#x1110>x1110</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1095>x1095</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1095><a href=IR.html#x1095>x1095</a> = RegWrite(mem=<a href=IR.html#x1087>x1087</a>,data=<a href=IR.html#x1092>x1092</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1087}, writes={x1087})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1087>x1087</a>, <a href=IR.html#x1092>x1092</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1095>x1095</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1097>x1097</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1097>x1097</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 211<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1097>x1097</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x691>x691</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1244><a href=IR.html#x1244>x1244</a> = RegRead(mem=<a href=IR.html#x1087>x1087</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0030: x1099<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1087})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 214<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x695>x695</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1110><a href=IR.html#x1110>x1110</a> = RegRead(mem=<a href=IR.html#x1087>x1087</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:16<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1111>x1111</a>, <a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1087})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1110>x1110</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1110>x1110</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1112>x1112</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1112>x1112</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 227<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1112>x1112</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x706>x706</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1088><a href=IR.html#x1088>x1088</a> = RegNew(init=false)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Reg[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x684, 0016: x402<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1096>x1096</a>, <a href=IR.html#x1245>x1245</a>, <a href=IR.html#x1113>x1113</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1255>x1255</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 203<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1255>x1255</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x684>x684</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1245>x1245</a>, <a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1096>x1096</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1096><a href=IR.html#x1096>x1096</a> = RegWrite(mem=<a href=IR.html#x1088>x1088</a>,data=<a href=IR.html#x1093>x1093</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1097>x1097</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1088}, writes={x1088})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1088>x1088</a>, <a href=IR.html#x1093>x1093</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1096>x1096</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1097>x1097</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1097>x1097</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 212<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1097>x1097</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x692>x692</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1245><a href=IR.html#x1245>x1245</a> = RegRead(mem=<a href=IR.html#x1088>x1088</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0030: x1098<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>, <a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1088})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1245>x1245</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1245>x1245</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1255>x1255</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x694>x694</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1113><a href=IR.html#x1113>x1113</a> = RegRead(mem=<a href=IR.html#x1088>x1088</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:145:9<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1115>x1115</a>, <a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1088})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1113>x1113</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1116>x1116</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1116>x1116</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 230<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1116>x1116</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x709>x709</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1124><a href=IR.html#x1124>x1124</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x720, 0016: x265<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1137>x1137</a>, <a href=IR.html#x1156>x1156</a>, <a href=IR.html#x1161>x1161</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1161>x1161</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1161>x1161</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 239<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1161>x1161</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1137>x1137</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1137><a href=IR.html#x1137>x1137</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1124>x1124</a>,data=[<a href=IR.html#x1135>x1135</a>],enss=[[<a href=IR.html#x1136>x1136</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1124}, writes={x1124})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1124>x1124</a>, <a href=IR.html#x1135>x1135</a>, <a href=IR.html#x1136>x1136</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1137>x1137</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1140>x1140</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1140>x1140</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1140>x1140</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x733>x733</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1125><a href=IR.html#x1125>x1125</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x721, 0016: x266<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1153>x1153</a>, <a href=IR.html#x1156>x1156</a>, <a href=IR.html#x1161>x1161</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1125>x1125</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1161>x1161</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1161>x1161</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 240<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1161>x1161</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1153>x1153</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1153><a href=IR.html#x1153>x1153</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1125>x1125</a>,data=[<a href=IR.html#x1152>x1152</a>],enss=[[<a href=IR.html#b1145>b1145</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1154>x1154</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1125}, writes={x1125})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1125>x1125</a>, <a href=IR.html#x1152>x1152</a>, <a href=IR.html#b1145>b1145</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1150>x1150</a>, <a href=IR.html#x1147>x1147</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1154>x1154</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1154>x1154</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1154>x1154</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1126><a href=IR.html#x1126>x1126</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x722, 0016: x267<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1156>x1156</a>, <a href=IR.html#x1157>x1157</a>, <a href=IR.html#x1161>x1161</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1161>x1161</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1161>x1161</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 241<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1161>x1161</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1157>x1157</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1157><a href=IR.html#x1157>x1157</a> = StreamInBankedRead(mem=<a href=IR.html#x1126>x1126</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1159>x1159</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1126}, writes={x1126})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1159>x1159</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1159>x1159</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 271<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1159>x1159</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x750>x750</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1127><a href=IR.html#x1127>x1127</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x723, 0016: x269<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1147>x1147</a>, <a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1155>x1155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1155>x1155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 244<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1155>x1155</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x723>x723</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1147>x1147</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1138>x1138</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1138><a href=IR.html#x1138>x1138</a> = RegWrite(mem=<a href=IR.html#x1127>x1127</a>,data=<a href=IR.html#x1129>x1129</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1127}, writes={x1127})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1127>x1127</a>, <a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1138>x1138</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1140>x1140</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1140>x1140</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1140>x1140</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x734>x734</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1147><a href=IR.html#x1147>x1147</a> = RegRead(mem=<a href=IR.html#x1127>x1127</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1148>x1148</a>, <a href=IR.html#x1154>x1154</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1127})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1147>x1147</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1147>x1147</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1154>x1154</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1154>x1154</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 263<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1154>x1154</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x741>x741</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1128><a href=IR.html#x1128>x1128</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x724, 0016: x270<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1139>x1139</a>, <a href=IR.html#x1246>x1246</a>, <a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1128>x1128</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1155>x1155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1155>x1155</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 245<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1155>x1155</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x724>x724</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1139>x1139</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1139><a href=IR.html#x1139>x1139</a> = RegWrite(mem=<a href=IR.html#x1128>x1128</a>,data=<a href=IR.html#x1132>x1132</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1128}, writes={x1128})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1128>x1128</a>, <a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1139>x1139</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1140>x1140</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1140>x1140</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1140>x1140</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x735>x735</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1246><a href=IR.html#x1246>x1246</a> = RegRead(mem=<a href=IR.html#x1128>x1128</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:156:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x1141<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1142>x1142</a>, <a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1128})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1155>x1155</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1154>x1154</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1154>x1154</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x737>x737</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1162><a href=IR.html#x1162>x1162</a> = RegNew(init=-1000.000000)</h3>
<text><strong>Name</strong>: logMaxReg_0<br></text>
<text><strong>SrcCtx</strong>: LogCompress.scala:160:33<br></text>
<text><strong>Type</strong>: Reg[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x754, 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1169>x1169</a>, <a href=IR.html#x1174>x1174</a>, <a href=IR.html#x1182>x1182</a>, <a href=IR.html#x1256>x1256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1162>x1162</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1256>x1256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1256>x1256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 272<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1256>x1256</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Reduce()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>InnerAccum</strong>: true<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x754>x754</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1169>x1169</a>, <a href=IR.html#x1182>x1182</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1174>x1174</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1174><a href=IR.html#x1174>x1174</a> = RegWrite(mem=<a href=IR.html#x1162>x1162</a>,data=<a href=IR.html#x1173>x1173</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:62<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1162}, writes={x1162})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1162>x1162</a>, <a href=IR.html#x1173>x1173</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1174>x1174</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1167>x1167</a>, <a href=IR.html#x1169>x1169</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1175>x1175</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1175>x1175</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 285<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1175>x1175</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x762>x762</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x1169><a href=IR.html#x1169>x1169</a> = RegRead(mem=<a href=IR.html#x1162>x1162</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:161:62<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1171>x1171</a>, <a href=IR.html#x1172>x1172</a>, <a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1162})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1162>x1162</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1169>x1169</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1169>x1169</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1175>x1175</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1175>x1175</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 282<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1175>x1175</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>IterDiff</strong>: 1<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x759>x759</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1182><a href=IR.html#x1182>x1182</a> = RegRead(mem=<a href=IR.html#x1162>x1162</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:162:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1184>x1184</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1162})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1162>x1162</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1182>x1182</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1182>x1182</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1187>x1187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 290<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x768>x768</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1188><a href=IR.html#x1188>x1188</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x774, 0016: x301<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1201>x1201</a>, <a href=IR.html#x1220>x1220</a>, <a href=IR.html#x1225>x1225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1188>x1188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1225>x1225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1225>x1225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 296<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1225>x1225</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1201>x1201</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1201><a href=IR.html#x1201>x1201</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1188>x1188</a>,data=[<a href=IR.html#x1199>x1199</a>],enss=[[<a href=IR.html#x1200>x1200</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1204>x1204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1188}, writes={x1188})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1188>x1188</a>, <a href=IR.html#x1199>x1199</a>, <a href=IR.html#x1200>x1200</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1201>x1201</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x841>x841</a>, <a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1204>x1204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1204>x1204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 312<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1204>x1204</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x787>x787</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1189><a href=IR.html#x1189>x1189</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x775, 0016: x302<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1220>x1220</a>, <a href=IR.html#x1225>x1225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1189>x1189</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1225>x1225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1225>x1225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 297<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1225>x1225</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1217><a href=IR.html#x1217>x1217</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1189>x1189</a>,data=[<a href=IR.html#x1216>x1216</a>],enss=[[<a href=IR.html#b1209>b1209</a>]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1189}, writes={x1189})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1189>x1189</a>, <a href=IR.html#x1216>x1216</a>, <a href=IR.html#b1209>b1209</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1214>x1214</a>, <a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1218>x1218</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1218>x1218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 325<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1218>x1218</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x800>x800</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1190><a href=IR.html#x1190>x1190</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x776, 0016: x303<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1220>x1220</a>, <a href=IR.html#x1221>x1221</a>, <a href=IR.html#x1225>x1225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1190>x1190</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1225>x1225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1225>x1225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 298<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1225>x1225</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1221><a href=IR.html#x1221>x1221</a> = StreamInBankedRead(mem=<a href=IR.html#x1190>x1190</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1190}, writes={x1190})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1190>x1190</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 328<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x804>x804</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1191><a href=IR.html#x1191>x1191</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x777, 0016: x305<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1202>x1202</a>, <a href=IR.html#x1211>x1211</a>, <a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1219>x1219</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1219>x1219</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 301<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1219>x1219</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x777>x777</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1202>x1202</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1202><a href=IR.html#x1202>x1202</a> = RegWrite(mem=<a href=IR.html#x1191>x1191</a>,data=<a href=IR.html#x1193>x1193</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1204>x1204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1191}, writes={x1191})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1191>x1191</a>, <a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1202>x1202</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1204>x1204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1204>x1204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 313<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1204>x1204</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x788>x788</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1211><a href=IR.html#x1211>x1211</a> = RegRead(mem=<a href=IR.html#x1191>x1191</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1212>x1212</a>, <a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1191})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1218>x1218</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1218>x1218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 320<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1218>x1218</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x795>x795</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1192><a href=IR.html#x1192>x1192</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x778, 0016: x306<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1203>x1203</a>, <a href=IR.html#x1249>x1249</a>, <a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1192>x1192</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1219>x1219</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1219>x1219</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 302<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1219>x1219</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x778>x778</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1249>x1249</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1203>x1203</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1203><a href=IR.html#x1203>x1203</a> = RegWrite(mem=<a href=IR.html#x1192>x1192</a>,data=<a href=IR.html#x1196>x1196</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1204>x1204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1192}, writes={x1192})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1192>x1192</a>, <a href=IR.html#x1196>x1196</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1203>x1203</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1193>x1193</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1204>x1204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1204>x1204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 314<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1204>x1204</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x789>x789</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1249><a href=IR.html#x1249>x1249</a> = RegRead(mem=<a href=IR.html#x1192>x1192</a>)</h3>
<text><strong>SrcCtx</strong>: LogCompress.scala:180:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x1205<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1206>x1206</a>, <a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1192})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1249>x1249</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1249>x1249</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1219>x1219</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1218>x1218</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 315<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1218>x1218</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x791>x791</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
