# FPGA Ultimate Password Game (FPGA çµ‚æ¥µå¯†ç¢¼éŠæˆ²)

é€™æ˜¯ä¸€å€‹åŸºæ–¼ **Altera DE0 FPGA é–‹ç™¼æ¿** çš„æ•¸ä½é‚è¼¯è¨­è¨ˆå°ˆæ¡ˆï¼Œä½¿ç”¨ **Verilog HDL** å¯¦ä½œäº†ä¸€å€‹é›™äººäº’å‹•çš„ã€Œçµ‚æ¥µå¯†ç¢¼ã€çŒœæ•¸å­—éŠæˆ²ã€‚

æœ¬å°ˆæ¡ˆå±•ç¤ºäº†å¦‚ä½•åˆ©ç”¨ Switch é–‹é—œè¼¸å…¥è¨Šè™Ÿã€é€éä¸ƒæ®µé¡¯ç¤ºå™¨ (7-Segment Display) è¼¸å‡ºæ•¸å€¼ï¼Œä¸¦å¯¦ä½œç¡¬é«”å±¤ç´šçš„æ•¸å€¼æ¯”è¼ƒé‚è¼¯ã€‚

---

## éŠæˆ²è¦å‰‡ (Game Rules)

[cite_start]éŠæˆ²ç”±å…©åç©å®¶ï¼ˆå‡ºé¡Œè€…èˆ‡çŒœé¡Œè€…ï¼‰é€²è¡Œäº’å‹• [cite: 1336]ï¼š
1.  **å‡ºé¡Œéšæ®µ (Set Password)**:
    * å·¦æ–¹ç©å®¶é€é `SW[7:4]` è¨­å®šä¸€çµ„ 4-bit å¯†ç¢¼ (0~15)ã€‚
    * å·¦å´ä¸ƒæ®µé¡¯ç¤ºå™¨æœƒå³æ™‚é¡¯ç¤ºè¨­å®šçš„æ•¸å­—ã€‚
2.  **çŒœé¡Œéšæ®µ (Guess)**:
    * å³æ–¹ç©å®¶é€é `SW[3:0]` è¼¸å…¥çŒœæ¸¬çš„æ•¸å­—ã€‚
    * å³å´ä¸ƒæ®µé¡¯ç¤ºå™¨æœƒé¡¯ç¤ºçŒœæ¸¬çš„æ•¸å­—ã€‚
3.  **åˆ¤å®šèˆ‡å›é¥‹ (Feedback)**:
    * [cite_start]è‹¥ **çŒœæ¸¬æ•¸å­— == å¯†ç¢¼**ï¼šå³å´ LED æ’ç‡ˆ (`LEDG`) å…¨äº®ï¼Œè¡¨ç¤ºçŒœå° [cite: 1340, 1344]ã€‚
    * è‹¥ **çŒœæ¸¬æ•¸å­— != å¯†ç¢¼**ï¼šLED ä¿æŒç†„æ»…ã€‚
    * [cite_start]å‡ºé¡Œè€…éš¨æ™‚å¯èª¿æ•´é–‹é—œè¨­å®šæ–°å¯†ç¢¼ï¼ŒLED å³æ™‚ç†„æ»…ï¼Œé–‹å§‹æ–°çš„ä¸€å±€ [cite: 1337, 1345]ã€‚

---

## æŠ€è¡“èˆ‡ç¡¬é«” (Tech Specs)

* **Hardware**: Altera DE0 Development Board (Cyclone III FPGA).
* **Language**: Verilog HDL.
* **I/O Mapping**:
    * **Input**: 8x Slide Switches (`SW0`~`SW7`).
    * **Output**: 2x 7-Segment Displays, 10x LEDs.

---

## æ¨¡çµ„è¨­è¨ˆ (Module Design)

[cite_start]ç³»çµ±ç”±ä¸‰å€‹ä¸»è¦æ¨¡çµ„æ§‹æˆ ï¼š

### 1. æ•¸å€¼æ¯”è¼ƒå™¨ (`compare`)
[cite_start]é€™æ˜¯éŠæˆ²çš„æ ¸å¿ƒé‚è¼¯ã€‚æ¥æ”¶å…©å€‹ 4-bit è¼¸å…¥ (`a`, `b`)ï¼Œè‹¥å…©è€…ç›¸ç­‰ï¼Œå‰‡è¼¸å‡ºå…¨äº®çš„ LED è¨Šè™Ÿï¼›å¦å‰‡è¼¸å‡ºå…¨æš—è¨Šè™Ÿ ã€‚

```verilog
module compare(a, b, LEDC);
    //è‹¥ a ç­‰æ–¼ bï¼ŒLED å…¨äº® (8'b11111111)
    if(a == b) LEDC = 8'b11111111;
    else LEDC = 8'b00000000;
endmodule
```


---


### 2. ä¸ƒæ®µé¡¯ç¤ºè§£ç¢¼å™¨ (Sevenseq2)
* [cite_start]è² è²¬å°‡ **4-bit äºŒé€²ä½æ•¸å€¼** (0000~1111) è½‰æ›ç‚ºä¸ƒæ®µé¡¯ç¤ºå™¨çš„ **16-bit æ§åˆ¶è¨Šè™Ÿ** (æ§åˆ¶å…©å€‹ digit) [cite: 1341]ã€‚
* [cite_start]ä½¿ç”¨ `case` èªå¥å»ºç«‹æŸ¥æ‰¾è¡¨ (Look-up Table)ï¼Œä¾‹å¦‚è¼¸å…¥ `4'b0000` å°æ‡‰é¡¯ç¤º `0` [cite: 1341]ã€‚

### 3. é ‚å±¤æ¨¡çµ„ (FinalProject)
* [cite_start]è² è²¬å°‡ä¸Šè¿°æ¨¡çµ„èˆ‡ç¡¬é«”è…³ä½é€²è¡Œé€£æ¥ (Instantiate) [cite: 1346]ã€‚
* [cite_start]é€£æ¥ `player1` (å‡ºé¡Œè€…é–‹é—œ) èˆ‡ `player2` (çŒœé¡Œè€…é–‹é—œ) è‡³è§£ç¢¼å™¨èˆ‡æ¯”è¼ƒå™¨ [cite: 1346]ã€‚

---

## å¯¦ä½œæ¼”ç¤º (Demo)

### ç¡¬é«”é…ç½®
![DE0 Board](./img/de0_board.jpg)
*(å·¦å´é¡¯ç¤ºå‡ºé¡Œæ•¸å­— 3ï¼Œå³å´é¡¯ç¤ºçŒœé¡Œæ•¸å­—)*

### éŠæˆ²æˆåŠŸ (Match)
ç•¶å³å´ç©å®¶çŒœä¸­æ•¸å­— 3 æ™‚ (`SW[3:0] == SW[7:4]`)ï¼Œä¸Šæ–¹ LED ç‡ˆäº®èµ·æ…¶ç¥ã€‚
![Success](./img/demo_match.jpg)

### éŠæˆ²é‡ç½® (Reset)
ç•¶å‡ºé¡Œè€…æ›´æ”¹é¡Œç›®ç‚º 2 æ™‚ï¼Œæ¢ä»¶ä¸å†ç›¸ç¬¦ï¼ŒLED è‡ªå‹•ç†„æ»…ï¼Œç­‰å¾…ä¸‹ä¸€æ¬¡çŒœé¡Œã€‚
![Reset](./img/demo_reset.jpg)

---

## ğŸ“‚ å°ˆæ¡ˆæ–‡ä»¶
* [Verilog åŸå§‹ç¢¼ (finalproject.v)](./src/finalproject.v)
* [å°ˆæ¡ˆç°¡å ± (Project_Presentation.pptx)](./docs/Project_Presentation.pdf)
