JDF G
// Created by Project Navigator ver 1.0
PROJECT ChronoTester
DESIGN test_circuit
DEVFAM spartan2
DEVFAMTIME 0
DEVICE xc2s200
DEVICETIME 0
DEVPKG pq208
DEVPKGTIME 0
DEVSPEED -6
DEVSPEEDTIME 0
DEVTOPLEVELMODULETYPE HDL
TOPLEVELMODULETYPETIME 0
DEVSYNTHESISTOOL XST (VHDL/Verilog)
SYNTHESISTOOLTIME 0
DEVSIMULATOR Modelsim
SIMULATORTIME 1286171053
DEVGENERATEDSIMULATIONMODEL Verilog
GENERATEDSIMULATIONMODELTIME 0
SOURCE ChronoTester.v
[STATUS-ALL]
ChronoTester.bitgenGroup=OK,1368617337
[STRATEGY-LIST]
Normal=True
