/*
* Copyright (C) 2011-2014 MediaTek Inc.
* 
* This program is free software: you can redistribute it and/or modify it under the terms of the 
* GNU General Public License version 2 as published by the Free Software Foundation.
* 
* This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; 
* without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
* See the GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License along with this program.
* If not, see <http://www.gnu.org/licenses/>.
*/

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/sched.h>
#include <linux/init.h>
#include <linux/cpu.h>
#include <linux/cpufreq.h>
#include <linux/delay.h>
#include <linux/slab.h>
#include <linux/proc_fs.h>
#include <linux/miscdevice.h>
#include <linux/platform_device.h>
#include <linux/earlysuspend.h>
#include <linux/spinlock.h>
#include <linux/kthread.h>
#include <linux/hrtimer.h>
#include <linux/ktime.h>
#include <linux/xlog.h>
#include <linux/jiffies.h>
#include <linux/version.h>
#include <linux/seq_file.h>

#include <asm/system.h>
#include <asm/uaccess.h>

#include "mach/mt_freqhopping.h"
#include "mach/mt_typedefs.h"
#include "mach/mt_clkmgr.h"
#include "mach/mt_cpufreq.h"
#include "mach/sync_write.h"
#include "mach/pmic_mt6323_sw.h"

/**************************************************
* enable for DVFS random test
***************************************************/
//#define MT_DVFS_RANDOM_TEST

/**************************************************
* If MT6333 supported, VPROC could support lower than 1.15V
* CONFIG_MTK_DVFS_DISABLE_LOW_VOLTAGE_SUPPORT only for phone_v1
***************************************************/
#if defined(CONFIG_IS_VCORE_USE_6333VCORE) && !defined(CONFIG_MTK_DVFS_DISABLE_LOW_VOLTAGE_SUPPORT)
#define MT_DVFS_LOW_VOLTAGE_SUPPORT
#endif

/**************************************************
* enable this option to adjust buck voltage
***************************************************/
#define MT_BUCK_ADJUST

/**************************************************
* enable this option to use hopping control
***************************************************/
#define MT_CPUFREQ_FHCTL
#define FHCTL_CHANGE_FREQ (1000000) //KHz /* If cross 1GHz when DFS, not used FHCTL. */

/**************************************************
* Define register write function
***************************************************/
#define mt_cpufreq_reg_write(val, addr)        mt65xx_reg_sync_writel((val), ((void *)addr))

/**************************************************
* Change min sample rate in hotplug governor
***************************************************/
#ifdef CONFIG_MTK_SDIOAUTOK_SUPPORT
#define CPUFREQ_SDIO_TRANSFER
#define CPUFREQ_MIN_SAMPLE_RATE_CHANGE (27000)
#endif // CONFIG_MTK_SDIOAUTOK_SUPPORT

/***************************
* debug message
****************************/
#define dprintk(fmt, args...)                                       \
do {                                                                \
    if (mt_cpufreq_debug) {                                         \
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", fmt, ##args);   \
    }                                                               \
} while(0)

#define ARRAY_AND_SIZE(x)	(x), ARRAY_SIZE(x)

#ifdef CONFIG_HAS_EARLYSUSPEND
static struct early_suspend mt_cpufreq_early_suspend_handler =
{
    .level = EARLY_SUSPEND_LEVEL_DISABLE_FB + 200,
    .suspend = NULL,
    .resume  = NULL,
};
#endif

#define DVFS_F0_1   (1690000)   // KHz
#define DVFS_F0_2   (1599000)   // KHz
#define DVFS_F0_3   (1495000)   // KHz
#define DVFS_F0_4   (1391000)   // KHz
#define DVFS_F0     (1300000)   // KHz
#define DVFS_F1     (1196000)   // KHz
#define DVFS_F1_1   (1092000)   // KHz
#define DVFS_F2     (1040000)   // KHz
#define DVFS_F2_1   (1001000)   // KHz
#define DVFS_F3     ( 747500)   // KHz
#define DVFS_F4     ( 598000)   // KHz

#if defined(HQA_LV_1_09V)
    #define DVFS_V0     (1200)  // mV
    #define DVFS_V1     (1150)  // mV
    #define DVFS_V2     (1090)  // mV
    #define DVFS_V3     (1090)  // mV
#elif defined(HQA_NV_1_15V)
    #define DVFS_V0     (1260)  // mV
    #define DVFS_V1     (1200)  // mV
    #define DVFS_V2     (1150)  // mV
    #define DVFS_V3     (1050)  // mV /*Not used */
#elif defined(HQA_HV_1_21V)
    #define DVFS_V0     (1320)  // mV
    #define DVFS_V1     (1210)  // mV
    #define DVFS_V2     (1150)  // mV /*Not used */
    #define DVFS_V3     (1050)  // mV /*Not used */
#else /* Normal case */
    #define DVFS_V0     (1250)  // mV
    #define DVFS_V1     (1200)  // mV
    #ifdef CPUFREQ_SDIO_TRANSFER
    #define DVFS_V2_0   (1185)  // mV
    #endif
    #define DVFS_V2     (1150)  // mV
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    #define DVFS_V3     (1050)  // mV
    #endif
#endif

/*****************************************
* PMIC settle time, should not be changed
******************************************/
#define PMIC_SETTLE_TIME (40) // us

/*****************************************
* PLL settle time, should not be changed
******************************************/
#define PLL_SETTLE_TIME (30) // us

/***********************************************
* RMAP DOWN TIMES to postpone frequency degrade
************************************************/
#define RAMP_DOWN_TIMES (2)

/**********************************
* Available Clock Source for CPU
***********************************/
#define TOP_CKMUXSEL_CLKSQ   0x0
#define TOP_CKMUXSEL_ARMPLL  0x1
#define TOP_CKMUXSEL_MAINPLL 0x2
#define TOP_CKMUXSEL_UNIVPLL 0x3

/**************************************************
* enable DVFS function
***************************************************/
static int g_dvfs_disable_count = 0;

static unsigned int g_cur_freq;
static unsigned int g_cur_cpufreq_volt;
static unsigned int g_limited_max_ncpu;
static unsigned int g_limited_max_freq;
static unsigned int g_limited_min_freq;
static unsigned int g_cpufreq_get_ptp_level = 0;
static unsigned int g_max_freq_by_ptp = DVFS_F0; /* default 1.3GHz */
#if defined(CONFIG_THERMAL_LIMIT_TEST)
static unsigned int g_limited_load_for_thermal_test = 0;
static unsigned int g_limited_max_thermal_power;
#endif
static unsigned int g_thermal_protect_limited_power = 0;
static unsigned int g_cpu_power_table_num = 0;

static int g_ramp_down_count = 0;

static bool mt_cpufreq_debug = false;
static bool mt_cpufreq_ready = false;
static bool mt_cpufreq_pause = false;
static bool mt_cpufreq_ptpod_disable = false;
static bool mt_cpufreq_ptpod_voltage_down = false;
//static bool mt_cpufreq_max_freq_overdrive = false;
static bool mt_cpufreq_limit_max_freq_early_suspend = false;
static bool mt_cpufreq_earlysuspend_allow_deepidle_control_vproc = false;
static bool mt_cpufreq_freq_table_allocated = false;
#ifdef CPUFREQ_SDIO_TRANSFER
static bool mt_cpufreq_disabled_by_sdio_autoK = false;
static bool mt_cpufreq_disabled_by_sdio_ot = false;
static bool g_cpufreq_get_vcore_corner = false;
#endif

/* pmic volt by PTP-OD */
static unsigned int mt_cpufreq_pmic_volt[8] = {0};

#ifdef MT_DVFS_PTPOD_TEST
static unsigned int mt_cpufreq_ptpod_test[8] = {0};
#endif

static DEFINE_SPINLOCK(mt_cpufreq_lock);

#ifdef CPUFREQ_SDIO_TRANSFER
static DEFINE_MUTEX(mt_cpufreq_mutex);
#endif

/***************************
* Operate Point Definition
****************************/
#define OP(khz, volt)       \
{                           \
    .cpufreq_khz = khz,     \
    .cpufreq_volt = volt,   \
}

struct mt_cpu_freq_info
{
    unsigned int cpufreq_khz;
    unsigned int cpufreq_volt;
};

struct mt_cpu_power_info
{
    unsigned int cpufreq_khz;
    unsigned int cpufreq_ncpu;
    unsigned int cpufreq_power;
};

/***************************
* MT6582 E1 DVFS Table
****************************/
#if defined(HQA_LV_1_09V)
static struct mt_cpu_freq_info mt6582_freqs_e1[] = {
    OP(DVFS_F0, DVFS_V0),
    OP(DVFS_F1, DVFS_V0),
    OP(DVFS_F2, DVFS_V1),
    OP(DVFS_F3, DVFS_V1),
    OP(DVFS_F4, DVFS_V2),
};
#elif defined(HQA_NV_1_15V)
static struct mt_cpu_freq_info mt6582_freqs_e1[] = {
    OP(DVFS_F0, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    OP(DVFS_F4, DVFS_V2),
};
#elif defined(HQA_HV_1_21V)
static struct mt_cpu_freq_info mt6582_freqs_e1[] = {
    OP(DVFS_F0, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V1),
    OP(DVFS_F3, DVFS_V1),
    OP(DVFS_F4, DVFS_V1),
};
#else /* Normal case */
static struct mt_cpu_freq_info mt6582_freqs_e1[] = {
    OP(DVFS_F0, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};
#endif

static struct mt_cpu_freq_info mt6582_freqs_e1_1[] = {
    OP(DVFS_F0_1, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static struct mt_cpu_freq_info mt6582_freqs_e1_2[] = {
    OP(DVFS_F0_2, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static struct mt_cpu_freq_info mt6582_freqs_e1_3[] = {
    OP(DVFS_F0_3, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static struct mt_cpu_freq_info mt6582_freqs_e1_4[] = {
    OP(DVFS_F0_4, DVFS_V0),
    OP(DVFS_F1, DVFS_V1),
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static struct mt_cpu_freq_info mt6582_freqs_e1_5[] = {
    OP(DVFS_F1, DVFS_V1),               
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static struct mt_cpu_freq_info mt6582_freqs_e1_6[] = {
    OP(DVFS_F1_1, DVFS_V1),               
    OP(DVFS_F2, DVFS_V2),
    OP(DVFS_F3, DVFS_V2),
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    OP(DVFS_F4, DVFS_V3),
    #else
    OP(DVFS_F4, DVFS_V2),
    #endif
};

static unsigned int mt_cpu_freqs_num;
static struct mt_cpu_freq_info *mt_cpu_freqs = NULL;
static struct cpufreq_frequency_table *mt_cpu_freqs_table;
static struct mt_cpu_power_info *mt_cpu_power = NULL;

/******************************
* Internal Function Declaration
*******************************/
static void mt_cpufreq_volt_set(unsigned int target_volt);

/******************************
* Extern Function Declaration
*******************************/
extern int spm_dvfs_ctrl_volt(u32 value);
extern int mtk_cpufreq_register(struct mt_cpu_power_info *freqs, int num);
extern void hp_limited_cpu_num(int num);
extern u32 PTP_get_ptp_level(void);

extern unsigned int mt_get_cpu_freq(void);
extern void dbs_freq_thermal_limited(unsigned int limited, unsigned int freq);
extern void (*cpufreq_freq_check)(enum mt_cpu_dvfs_id id); // TODO: ask Marc to provide the head file (pass big or little???)
#ifdef CPUFREQ_SDIO_TRANSFER
extern int sdio_start_ot_transfer(void);
extern int sdio_stop_transfer(void);
//extern void cpufreq_min_sampling_rate_change(unsigned int sample_rate);
extern bool is_vcore_ss_corner(void);
#endif

/***********************************************
* MT6582 E1 Raw Data: 1.3Ghz @ 1.15V @ TT 125C
************************************************/
#define P_MCU_L         (346)   // MCU Leakage Power
#define P_MCU_T         (1115)  // MCU Total Power
#define P_CA7_L         (61)    // CA7 Leakage Power
#define P_CA7_T         (240)   // Single CA7 Core Power

#define P_MCL99_105C_L  (658)   // MCL99 Leakage Power @ 105C
#define P_MCL99_25C_L   (93)    // MCL99 Leakage Power @ 25C
#define P_MCL50_105C_L  (316)   // MCL50 Leakage Power @ 105C
#define P_MCL50_25C_L   (35)    // MCL50 Leakage Power @ 25C

#define T_105           (105)   // Temperature 105C
#define T_60            (60)    // Temperature 60C
#define T_25            (25)    // Temperature 25C

#define P_MCU_D ((P_MCU_T - P_MCU_L) - 4 * (P_CA7_T - P_CA7_L)) // MCU dynamic power except of CA7 cores

#define P_TOTAL_CORE_L ((P_MCL99_105C_L  * 42165) / 100000) // Total leakage at T_65
#define P_EACH_CORE_L  ((P_TOTAL_CORE_L * ((P_CA7_L * 1000) / P_MCU_L)) / 1000) // 1 core leakage at T_65

#define P_CA7_D_1_CORE ((P_CA7_T - P_CA7_L) * 1) // CA7 dynamic power for 1 cores turned on
#define P_CA7_D_2_CORE ((P_CA7_T - P_CA7_L) * 2) // CA7 dynamic power for 2 cores turned on
#define P_CA7_D_3_CORE ((P_CA7_T - P_CA7_L) * 3) // CA7 dynamic power for 3 cores turned on
#define P_CA7_D_4_CORE ((P_CA7_T - P_CA7_L) * 4) // CA7 dynamic power for 4 cores turned on

#define A_1_CORE (P_MCU_D + P_CA7_D_1_CORE) // MCU dynamic power for 1 cores turned on
#define A_2_CORE (P_MCU_D + P_CA7_D_2_CORE) // MCU dynamic power for 2 cores turned on
#define A_3_CORE (P_MCU_D + P_CA7_D_3_CORE) // MCU dynamic power for 3 cores turned on
#define A_4_CORE (P_MCU_D + P_CA7_D_4_CORE) // MCU dynamic power for 4 cores turned on

/*************************************************************************************
* Only if dvfs enter earlysuspend and set 1.1GHz/1.15V, deep idle could control VPROC.
**************************************************************************************/
bool mt_cpufreq_earlysuspend_status_get(void)
{
    return mt_cpufreq_earlysuspend_allow_deepidle_control_vproc;
}
EXPORT_SYMBOL(mt_cpufreq_earlysuspend_status_get);

/************************************************
* Limited max frequency in 1.05GHz when early suspend 
*************************************************/
static unsigned int mt_cpufreq_limit_max_freq_by_early_suspend(void)
{
    struct cpufreq_policy *policy;

    policy = cpufreq_cpu_get(0);

    if (!policy)
        goto no_policy;

    cpufreq_driver_target(policy, DVFS_F2, CPUFREQ_RELATION_L);

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq limited max freq by early suspend %d\n", DVFS_F2);

    cpufreq_cpu_put(policy);

no_policy:
    return g_cur_freq;
}

#if 0
/* Check the mapping for DVFS voltage and pmic wrap voltage */
/* Need sync with mt_cpufreq_volt_set(), mt_cpufreq_pdrv_probe() */
static unsigned int mt_cpufreq_volt_to_pmic_wrap(unsigned int target_volt)
{
    unsigned int idx = 0;

#if 1
    switch (target_volt)
    {
	    case DVFS_V1:
		    idx = 0;  // spm_dvfs_ctrl_volt(0);
		    break;
	    case DVFS_V2:
		    idx = 1;  // spm_dvfs_ctrl_volt(1);
		    break;
	    case DVFS_V3:
		    idx = 2;  // spm_dvfs_ctrl_volt(2);
		    break;
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	    case DVFS_V4:
		    idx = 3;  // spm_dvfs_ctrl_volt(3);
		    break;
        #endif
	    default:
		    break;
    }

#else
    if(g_cpufreq_get_ptp_level == 0)
    {
        switch (target_volt)
        {
            case DVFS_V1:
                idx = 0;  // spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V2:
                idx = 1;  // spm_dvfs_ctrl_volt(1);
                break;
            case DVFS_V3:
                idx = 2;  // spm_dvfs_ctrl_volt(2);
                break;
            case DVFS_V4:
                idx = 3;  // spm_dvfs_ctrl_volt(3);
                break;
            default:
                break;
        }
    }
    else if((g_cpufreq_get_ptp_level >= 1) && (g_cpufreq_get_ptp_level <= 5))
    {
        switch (target_volt)
        {
            case DVFS_V0:
                idx = 0;  // spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V1:
                idx = 1;  // spm_dvfs_ctrl_volt(1);
                break;
            case DVFS_V2:
                idx = 2;  // spm_dvfs_ctrl_volt(2);
                break;
            case DVFS_V3:
                idx = 3;  // spm_dvfs_ctrl_volt(3);
                break;
            case DVFS_V4:
                idx = 4;  // spm_dvfs_ctrl_volt(4);
                break;
            default:
                break;
        }
    }
    else
    {
        switch (target_volt)
        {
            case DVFS_V1:
                idx = 0;  // spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V2:
                idx = 1;  // spm_dvfs_ctrl_volt(1);
                break;
            case DVFS_V3:
                idx = 2;  // spm_dvfs_ctrl_volt(2);
                break;
            case DVFS_V4:
                idx = 3;  // spm_dvfs_ctrl_volt(3);
                break;
            default:
                break;
        }
    }
#endif

    dprintk("mt_cpufreq_volt_to_pmic_wrap: current pmic wrap idx = %d\n", idx);
    return idx;
}
#endif

/* Set voltage because PTP-OD modified voltage table by PMIC wrapper */
unsigned int mt_cpufreq_voltage_set_by_ptpod(unsigned int pmic_volt[], unsigned int array_size)
{
    int i;//, idx;
    unsigned long flags;
    unsigned int PMIC_WRAP_DVFS_WDATA_array[8] = {PMIC_WRAP_DVFS_WDATA0, PMIC_WRAP_DVFS_WDATA1, PMIC_WRAP_DVFS_WDATA2,
                                                  PMIC_WRAP_DVFS_WDATA3, PMIC_WRAP_DVFS_WDATA4, PMIC_WRAP_DVFS_WDATA5,
                                                  PMIC_WRAP_DVFS_WDATA6, PMIC_WRAP_DVFS_WDATA7};

    if(array_size > (sizeof(mt_cpufreq_pmic_volt)/4))
    {
        dprintk("mt_cpufreq_voltage_set_by_ptpod: ERROR!array_size is invalide, array_size = %d\n", array_size);
    }
	
    spin_lock_irqsave(&mt_cpufreq_lock, flags);

    /* Update voltage setting by PTPOD request. */
    for (i = 0; i < array_size; i++)
    {
        mt_cpufreq_reg_write(pmic_volt[i], PMIC_WRAP_DVFS_WDATA_array[i]);
    }

    /* For SPM voltage setting in deep idle.*/
    /* Need to sync PMIC_WRAP_DVFS_WDATA in mt_cpufreq_pdrv_probe() */
    if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
    {
        mt_cpufreq_reg_write(pmic_volt[2], PMIC_WRAP_DVFS_WDATA_array[5]);
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_reg_write(pmic_volt[3], PMIC_WRAP_DVFS_WDATA_array[6]);
        #endif
    }
    else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6))  
    {
        mt_cpufreq_reg_write(pmic_volt[1], PMIC_WRAP_DVFS_WDATA_array[5]);
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_reg_write(pmic_volt[2], PMIC_WRAP_DVFS_WDATA_array[6]);
        #endif    
    }
    else
    {
        mt_cpufreq_reg_write(pmic_volt[2], PMIC_WRAP_DVFS_WDATA_array[5]);
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_reg_write(pmic_volt[3], PMIC_WRAP_DVFS_WDATA_array[6]);
        #endif
    }
	
    for (i = 0; i < array_size; i++)
    {
        mt_cpufreq_pmic_volt[i] = pmic_volt[i];
        dprintk("mt_cpufreq_pmic_volt[%d] = %x\n", i, mt_cpufreq_pmic_volt[i]);
    }

    /* For SPM voltage setting in deep idle.*/
    if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
    {
        mt_cpufreq_pmic_volt[5] = pmic_volt[2];
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_pmic_volt[6] = pmic_volt[3];
        #endif
    }
    else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6))  
    {
        mt_cpufreq_pmic_volt[5] = pmic_volt[1];
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_pmic_volt[6] = pmic_volt[2];
        #endif 
    }
    else
    {
        mt_cpufreq_pmic_volt[5] = pmic_volt[2];
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_pmic_volt[6] = pmic_volt[3];
        #endif
    }
	
    dprintk("mt_cpufreq_voltage_set_by_ptpod: Set voltage directly by PTP-OD request! mt_cpufreq_ptpod_voltage_down = %d\n", mt_cpufreq_ptpod_voltage_down);

    mt_cpufreq_volt_set(g_cur_cpufreq_volt);

    spin_unlock_irqrestore(&mt_cpufreq_lock, flags);
	
    return 0;
}
EXPORT_SYMBOL(mt_cpufreq_voltage_set_by_ptpod);

/* Look for MAX frequency in number of DVS. */
unsigned int mt_cpufreq_max_frequency_by_DVS(unsigned int num)
{
    int voltage_change_num = 0;
	int i = 0;
	
    /* Assume mt6582_freqs_e1 voltage will be put in order, and freq will be put from high to low.*/
    if(num == voltage_change_num)
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "PTPOD0:num = %d, frequency= %d\n", num, mt_cpu_freqs[0].cpufreq_khz);
        return mt_cpu_freqs[0].cpufreq_khz;	
    }
	
    for (i = 1; i < mt_cpu_freqs_num; i++)
    {
        if(mt_cpu_freqs[i].cpufreq_volt != mt_cpu_freqs[i-1].cpufreq_volt)
            voltage_change_num++;
		
        if(num == voltage_change_num)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "PTPOD1:num = %d, frequency= %d\n", num, mt_cpu_freqs[i].cpufreq_khz);
			return mt_cpu_freqs[i].cpufreq_khz;
        }
    }

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "PTPOD2:num = %d, NOT found! return 0!\n", num);
    return 0;
}
EXPORT_SYMBOL(mt_cpufreq_max_frequency_by_DVS);


static void mt_cpufreq_power_calculation(int index, int ncpu)
{
    int multi = 0, p_dynamic = 0, p_leakage = 0, freq_ratio = 0, volt_square_ratio = 0;
    int possiblecpu = 0;

    possiblecpu = num_possible_cpus();
	
    volt_square_ratio = (((mt_cpu_freqs[index].cpufreq_volt * 100) / 1150) * ((mt_cpu_freqs[index].cpufreq_volt * 100) / 1150)) / 100;
    freq_ratio = (mt_cpu_freqs[index].cpufreq_khz / 1300);
    dprintk("freq_ratio = %d, volt_square_ratio %d\n", freq_ratio, volt_square_ratio);
	
    multi = ((mt_cpu_freqs[index].cpufreq_volt * 100) / 1150) * ((mt_cpu_freqs[index].cpufreq_volt * 100) / 1150) * ((mt_cpu_freqs[index].cpufreq_volt * 100) / 1150);

    switch (ncpu)
    {
        case 0:
            // 1 core
            p_dynamic = (((A_1_CORE * freq_ratio) / 1000) * volt_square_ratio) / 100;
            p_leakage = ((P_TOTAL_CORE_L * (multi)) / (100 * 100 * 100)) - 3 * P_EACH_CORE_L;
            dprintk("p_dynamic = %d, p_leakage = %d\n", p_dynamic, p_leakage);
            break;
        case 1:
            // 2 core
            p_dynamic = (((A_2_CORE * freq_ratio) / 1000) * volt_square_ratio) / 100;
            p_leakage = ((P_TOTAL_CORE_L * (multi)) / (100 * 100 * 100)) - 2 * P_EACH_CORE_L;
            dprintk("p_dynamic = %d, p_leakage = %d\n", p_dynamic, p_leakage);
            break;
        case 2:
            // 3 core
            p_dynamic = (((A_3_CORE * freq_ratio) / 1000) * volt_square_ratio) / 100;
            p_leakage = ((P_TOTAL_CORE_L * (multi)) / (100 * 100 * 100)) - 1 * P_EACH_CORE_L;
            dprintk("p_dynamic = %d, p_leakage = %d\n", p_dynamic, p_leakage);
            break;
        case 3:
            // 4 core
            p_dynamic = (((A_4_CORE * freq_ratio) / 1000) * volt_square_ratio) / 100;
            p_leakage = (P_TOTAL_CORE_L * (multi)) / (100 * 100 * 100);
            dprintk("p_dynamic = %d, p_leakage = %d\n", p_dynamic, p_leakage);
            break;
        default:
            break;
    }
	
	mt_cpu_power[index * possiblecpu + ncpu].cpufreq_ncpu = ncpu + 1;
	mt_cpu_power[index * possiblecpu + ncpu].cpufreq_khz = mt_cpu_freqs[index].cpufreq_khz;
	mt_cpu_power[index * possiblecpu + ncpu].cpufreq_power = p_dynamic + p_leakage;

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpu_power[%d]: cpufreq_ncpu = %d, cpufreq_khz = %d, cpufreq_power = %d\n", (index * possiblecpu + ncpu), 
                mt_cpu_power[index * possiblecpu + ncpu].cpufreq_ncpu,
                mt_cpu_power[index * possiblecpu + ncpu].cpufreq_khz,
                mt_cpu_power[index * possiblecpu + ncpu].cpufreq_power);

}

static void mt_setup_power_table(int num)
{
    int i = 0, j = 0, ncpu = 0;
    struct mt_cpu_power_info temp_power_info;
    int possiblecpu = 0;
    unsigned int mt_cpufreq_power_efficiency[20][10];
	
    dprintk("P_MCU_D = %d\n", P_MCU_D);  

    dprintk("P_CA7_D_1_CORE = %d, P_CA7_D_2_CORE = %d, P_CA7_D_3_CORE = %d, P_CA7_D_4_CORE = %d\n", 
             P_CA7_D_1_CORE, P_CA7_D_2_CORE, P_CA7_D_3_CORE, P_CA7_D_4_CORE);

    dprintk("P_TOTAL_CORE_L = %d, P_EACH_CORE_L = %d\n", 
             P_TOTAL_CORE_L, P_EACH_CORE_L);

    dprintk("A_1_CORE = %d, A_2_CORE = %d, A_3_CORE = %d, A_4_CORE = %d\n", 
             A_1_CORE, A_2_CORE, A_3_CORE, A_4_CORE);

    possiblecpu = num_possible_cpus();

    memset( (void *)mt_cpufreq_power_efficiency, 0, sizeof(unsigned int)*20*10 );
	
    mt_cpu_power = kzalloc((num * possiblecpu) * sizeof(struct mt_cpu_power_info), GFP_KERNEL);

    /* Init power table to 0 */
    for (i = 0; i < num; i++)
    {
        for (j = 0; j < possiblecpu; j++)
        {
            mt_cpu_power[i * possiblecpu + j].cpufreq_ncpu = 0;
            mt_cpu_power[i * possiblecpu + j].cpufreq_khz = 0;
            mt_cpu_power[i * possiblecpu + j].cpufreq_power = 0;   
        }
    }

    /* Setup power efficiency array */
    for (i = 0; i < num; i++)
    {
        for (j = 0; j < possiblecpu; j++)
        {
            ncpu = j + 1;
			
            if(((mt_cpu_freqs_table[i].frequency == DVFS_F0) && (ncpu == 3))
                || ((mt_cpu_freqs_table[i].frequency == DVFS_F0) && (ncpu == 2)))
                mt_cpufreq_power_efficiency[i][j] = 1;

            g_cpu_power_table_num = num * possiblecpu - 2; /* Need to check, if condition num change.*/
        }
    }

    /* Calculate power and fill in power table */		
    for (i = 0; i < num; i++)
    {
        for (j = 0; j < possiblecpu; j++)
        {
            if(mt_cpufreq_power_efficiency[i][j] == 0)
                mt_cpufreq_power_calculation(i, j);
        }
    }

    /* Sort power table */
    for (i = (num * possiblecpu - 1); i > 0; i--)
    {
        for (j = 1; j <= i; j++)
        {
            if (mt_cpu_power[j - 1].cpufreq_power < mt_cpu_power[j].cpufreq_power)
            {
                temp_power_info.cpufreq_khz = mt_cpu_power[j - 1].cpufreq_khz;
                temp_power_info.cpufreq_ncpu = mt_cpu_power[j - 1].cpufreq_ncpu;
                temp_power_info.cpufreq_power = mt_cpu_power[j - 1].cpufreq_power;

                mt_cpu_power[j - 1].cpufreq_khz = mt_cpu_power[j].cpufreq_khz;
                mt_cpu_power[j - 1].cpufreq_ncpu = mt_cpu_power[j].cpufreq_ncpu;
                mt_cpu_power[j - 1].cpufreq_power = mt_cpu_power[j].cpufreq_power;

                mt_cpu_power[j].cpufreq_khz = temp_power_info.cpufreq_khz;
                mt_cpu_power[j].cpufreq_ncpu = temp_power_info.cpufreq_ncpu;
                mt_cpu_power[j].cpufreq_power = temp_power_info.cpufreq_power;
            }
        }
    }

    for (i = 0; i < (num * possiblecpu); i++)
    {
        dprintk("mt_cpu_power[%d].cpufreq_khz = %d, ", i, mt_cpu_power[i].cpufreq_khz);
        dprintk("mt_cpu_power[%d].cpufreq_ncpu = %d, ", i, mt_cpu_power[i].cpufreq_ncpu);
        dprintk("mt_cpu_power[%d].cpufreq_power = %d\n", i, mt_cpu_power[i].cpufreq_power);
    }

    #ifdef CONFIG_THERMAL
        mtk_cpufreq_register(mt_cpu_power, g_cpu_power_table_num);
    #endif
}

/***********************************************
* register frequency table to cpufreq subsystem
************************************************/
static int mt_setup_freqs_table(struct cpufreq_policy *policy, struct mt_cpu_freq_info *freqs, int num)
{
    struct cpufreq_frequency_table *table;
    int i, ret;

    if(mt_cpufreq_freq_table_allocated == false)
    {
        table = kzalloc((num + 1) * sizeof(*table), GFP_KERNEL);
        if (table == NULL)
            return -ENOMEM;

        for (i = 0; i < num; i++) {
            table[i].index = i;
            table[i].frequency = freqs[i].cpufreq_khz;
        }
        table[num].index = i;
        table[num].frequency = CPUFREQ_TABLE_END;

        mt_cpu_freqs = freqs;
        mt_cpu_freqs_num = num;
        mt_cpu_freqs_table = table;
	
        mt_cpufreq_freq_table_allocated = true;
    }

    ret = cpufreq_frequency_table_cpuinfo(policy, mt_cpu_freqs_table);
    if (!ret)
        cpufreq_frequency_table_get_attr(mt_cpu_freqs_table, policy->cpu);

    if (mt_cpu_power == NULL)
        mt_setup_power_table(num);

    return 0;
}

/*****************************
* set CPU DVFS status
******************************/
int mt_cpufreq_state_set(int enabled)
{
    if (enabled)
    {
        if (!mt_cpufreq_pause)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "cpufreq already enabled\n");
            return 0;
        }

        /*************
        * enable DVFS
        **************/
        g_dvfs_disable_count--;
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "enable DVFS: g_dvfs_disable_count = %d\n", g_dvfs_disable_count);

        /***********************************************
        * enable DVFS if no any module still disable it
        ************************************************/
        if (g_dvfs_disable_count <= 0)
        {
            mt_cpufreq_pause = false;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "someone still disable cpufreq, cannot enable it\n");
        }
    }
    else
    {
        /**************
        * disable DVFS
        ***************/
        g_dvfs_disable_count++;
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "disable DVFS: g_dvfs_disable_count = %d\n", g_dvfs_disable_count);

        if (mt_cpufreq_pause)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "cpufreq already disabled\n");
            return 0;
        }

        mt_cpufreq_pause = true;
    }

    return 0;
}
EXPORT_SYMBOL(mt_cpufreq_state_set);

/* cpufreq disabled by sdio autoK */
/* type 0 = autoK, it will change voltage, need to scaling down frequency. */
/* type 1 = online tuning, just need to stop dvfs. */
void mt_cpufreq_disable(unsigned int type, bool disabled)
{
#ifdef CPUFREQ_SDIO_TRANSFER

	if(type == 0)
	{
	    mt_cpufreq_disabled_by_sdio_autoK = disabled;

	    if(mt_cpufreq_disabled_by_sdio_autoK == true)
	    {
		    struct cpufreq_policy *policy;

		    policy = cpufreq_cpu_get(0);

		    if (!policy)
		        goto no_policy;

		    cpufreq_driver_target(policy, DVFS_F2, CPUFREQ_RELATION_L);

		    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq_disable, limited freq. at %d\n", DVFS_F2);

		    cpufreq_cpu_put(policy);
	    }
		xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq_disable, mt_cpufreq_disabled_by_sdio_autoK = %d\n", mt_cpufreq_disabled_by_sdio_autoK);
	}
	else if(type == 1)
	{
		mt_cpufreq_disabled_by_sdio_ot = disabled;
		dprintk("mt_cpufreq_disable: mt_cpufreq_disabled_by_sdio_ot = %d\n", mt_cpufreq_disabled_by_sdio_ot);
	}
	
no_policy:
    return;

#endif
}
EXPORT_SYMBOL(mt_cpufreq_disable);

/* 1.15V = 1150000, 1.2125V = 1212500, 1.28125V = 1281250 */
void mt_cpufreq_volt_set_by_sdio(unsigned int volt)
{
#ifdef CPUFREQ_SDIO_TRANSFER
	unsigned int reg = 0;

	reg = (volt - 700000) / 6250;

	xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq_volt_set_by_sdio, reg = %d\n", reg);
	
	/* sdio autoK need to disable dvfs first, then set volt. */
	if(mt_cpufreq_disabled_by_sdio_autoK == true)
	{
		pmic_config_interface(0x21E,reg,0xFFFF,0); 
		pmic_config_interface(0x220,reg,0xFFFF,0); 
	}
	else
	{
		xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq_volt_set_by_sdio, could not set volt now,  mt_cpufreq_disabled_by_sdio_autoK = %d\n", mt_cpufreq_disabled_by_sdio_autoK);
	}
#endif
}
EXPORT_SYMBOL(mt_cpufreq_volt_set_by_sdio);


static int mt_cpufreq_verify(struct cpufreq_policy *policy)
{
    dprintk("call mt_cpufreq_verify!\n");
    return cpufreq_frequency_table_verify(policy, mt_cpu_freqs_table);
}

static unsigned int mt_cpufreq_get(unsigned int cpu)
{
    dprintk("call mt_cpufreq_get: %d!\n", g_cur_freq);
    return g_cur_freq;
}

static void mt_cpu_clock_switch(unsigned int sel)
{
    unsigned int ckmuxsel = 0;

    ckmuxsel = DRV_Reg32(TOP_CKMUXSEL) & ~0xC;

    switch (sel)
    {
        case TOP_CKMUXSEL_CLKSQ:
            mt_cpufreq_reg_write((ckmuxsel | 0x00), TOP_CKMUXSEL);
            break;
        case TOP_CKMUXSEL_ARMPLL:
            mt_cpufreq_reg_write((ckmuxsel | 0x04), TOP_CKMUXSEL);
            break;
        case TOP_CKMUXSEL_MAINPLL:
            mt_cpufreq_reg_write((ckmuxsel | 0x08), TOP_CKMUXSEL);
            break;
        case TOP_CKMUXSEL_UNIVPLL:
            mt_cpufreq_reg_write((ckmuxsel | 0x0C), TOP_CKMUXSEL);
            break;
        default:
            break;
    }
}

/* Need sync with mt_cpufreq_volt_to_pmic_wrap(), mt_cpufreq_pdrv_probe() */
static void mt_cpufreq_volt_set(unsigned int target_volt)
{
#if 0
    switch (target_volt)
    {
	    case DVFS_V1:
		    dprintk("switch to DVS0: %d mV\n", DVFS_V1);
		    spm_dvfs_ctrl_volt(0);
		    break;
	    case DVFS_V2:
		    dprintk("switch to DVS1: %d mV\n", DVFS_V2);
		    spm_dvfs_ctrl_volt(1);
		    break;
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	    case DVFS_V3:
		    dprintk("switch to DVS2: %d mV\n", DVFS_V3);
		    spm_dvfs_ctrl_volt(2);
		    break;
        #endif
	    default:
		    break;
    }
#else
    if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
    {
        switch (target_volt)
        {
            case DVFS_V0:
                dprintk("switch to DVS0: %d mV\n", DVFS_V0);
                spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V1:
                dprintk("switch to DVS1: %d mV\n", DVFS_V1);
                spm_dvfs_ctrl_volt(1);
                break;
            case DVFS_V2:
				#ifdef CPUFREQ_SDIO_TRANSFER
				if(g_cpufreq_get_vcore_corner == false)
					dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				else
					dprintk("switch to DVS2_0: %d mV\n", DVFS_V2_0);
				#else
                dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				#endif
				
                spm_dvfs_ctrl_volt(2);
                break;
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            case DVFS_V3:
                dprintk("switch to DVS3: %d mV\n", DVFS_V3);
                spm_dvfs_ctrl_volt(3);
                break;
            #endif
            default:
                break;
        }
    }
    else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6))  
    {
        switch (target_volt)
        {
            case DVFS_V1:
                dprintk("switch to DVS0: %d mV\n", DVFS_V1);
                spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V2:
				#ifdef CPUFREQ_SDIO_TRANSFER
				if(g_cpufreq_get_vcore_corner == false)
					dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				else
					dprintk("switch to DVS2_0: %d mV\n", DVFS_V2_0);
				#else
                dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				#endif

                spm_dvfs_ctrl_volt(1);
                break;
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            case DVFS_V3:
                dprintk("switch to DVS2: %d mV\n", DVFS_V3);
                spm_dvfs_ctrl_volt(2);
                break;
            #endif
            default:
                break;

        }
    }
    else
    {
        switch (target_volt)
        {
            case DVFS_V0:
                dprintk("switch to DVS0: %d mV\n", DVFS_V0);
                spm_dvfs_ctrl_volt(0);
                break;
            case DVFS_V1:
                dprintk("switch to DVS1: %d mV\n", DVFS_V1);
                spm_dvfs_ctrl_volt(1);
                break;
            case DVFS_V2:
				#ifdef CPUFREQ_SDIO_TRANSFER
				if(g_cpufreq_get_vcore_corner == false)
					dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				else
					dprintk("switch to DVS2_0: %d mV\n", DVFS_V2_0);
				#else
                dprintk("switch to DVS2: %d mV\n", DVFS_V2);
				#endif

                spm_dvfs_ctrl_volt(2);
                break;
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            case DVFS_V3:
                dprintk("switch to DVS3: %d mV\n", DVFS_V3);
                spm_dvfs_ctrl_volt(3);
                break;
            #endif
            default:
                break;
        }
    }
#endif
}

/*****************************************
* frequency ramp up and ramp down handler
******************************************/
/***********************************************************
* [note]
* 1. frequency ramp up need to wait voltage settle
* 2. frequency ramp down do not need to wait voltage settle
************************************************************/
static void mt_cpufreq_set(unsigned int freq_old, unsigned int freq_new, unsigned int target_volt)
{
    unsigned int armpll = 0;

    if (freq_new >= 1001000)
    {
        armpll = 0x8009A000;
        armpll = armpll + ((freq_new - 1001000) / 13000) * 0x2000;
    }
    else if (freq_new >= 500500)
    {
        armpll = 0x8109A000;
        armpll = armpll + ((freq_new - 500500) / 6500) * 0x2000;
    }
    else if (freq_new >= 250250)
    {
        armpll = 0x8209A000;
        armpll = armpll + ((freq_new - 250250) / 3250) * 0x2000;
    }
    else if (freq_new >= 125125)
    {
        armpll = 0x8309A000;
        armpll = armpll + ((freq_new - 125125) / 1625) * 0x2000;
    }
    else
    {
        armpll = 0x8409A000;
        armpll = armpll + ((freq_new - 62562) / 812) * 0x2000;
    }

    /* YP comment no need to call enable/disable pll. mainpll will always on until suspend. */
    //enable_pll(MAINPLL, "CPU_DVFS");
    if (freq_new > freq_old)
    {
        #ifdef MT_BUCK_ADJUST
        mt_cpufreq_volt_set(target_volt);
        udelay(PMIC_SETTLE_TIME);
        #endif

        #ifdef MT_CPUFREQ_FHCTL
        if(((freq_new > FHCTL_CHANGE_FREQ) && (freq_old > FHCTL_CHANGE_FREQ)) || ((freq_new < FHCTL_CHANGE_FREQ) && (freq_old < FHCTL_CHANGE_FREQ)))
        {
            mt_dfs_armpll(freq_old, freq_new);
            dprintk("=== FHCTL: freq_new = %d > freq_old = %d ===\n", freq_new, freq_old);

            dprintk("=== FHCTL: freq meter = %d ===\n", mt_get_cpu_freq());
        }
        else
        {
        #endif
		
            mt_cpufreq_reg_write(0x0A, TOP_CKDIV1_CPU);
            mt_cpu_clock_switch(TOP_CKMUXSEL_MAINPLL);

            mt_cpufreq_reg_write(armpll, ARMPLL_CON1);

            mb();
            udelay(PLL_SETTLE_TIME);

            mt_cpu_clock_switch(TOP_CKMUXSEL_ARMPLL);
            mt_cpufreq_reg_write(0x00, TOP_CKDIV1_CPU);

        #ifdef MT_CPUFREQ_FHCTL
        }
        #endif
    }
    else
    {
        #ifdef MT_CPUFREQ_FHCTL
        if(((freq_new > FHCTL_CHANGE_FREQ) && (freq_old > FHCTL_CHANGE_FREQ)) || ((freq_new < FHCTL_CHANGE_FREQ) && (freq_old < FHCTL_CHANGE_FREQ)))
        {
            mt_dfs_armpll(freq_old, freq_new);
            dprintk("=== FHCTL: freq_new = %d < freq_old = %d ===\n", freq_new, freq_old);

            dprintk("=== FHCTL: freq meter = %d ===\n", mt_get_cpu_freq());
        }
        else
        {
        #endif
		
            mt_cpufreq_reg_write(0x0A, TOP_CKDIV1_CPU);
            mt_cpu_clock_switch(TOP_CKMUXSEL_MAINPLL);

            mt_cpufreq_reg_write(armpll, ARMPLL_CON1);

            mb();
            udelay(PLL_SETTLE_TIME);

            mt_cpu_clock_switch(TOP_CKMUXSEL_ARMPLL);
            mt_cpufreq_reg_write(0x00, TOP_CKDIV1_CPU);

        #ifdef MT_CPUFREQ_FHCTL
        }
        #endif
		
        #ifdef MT_BUCK_ADJUST
        mt_cpufreq_volt_set(target_volt);
        #endif
    }
    //disable_pll(MAINPLL, "CPU_DVFS");

    g_cur_freq = freq_new;
    g_cur_cpufreq_volt = target_volt;
	
    dprintk("ARMPLL_CON0 = 0x%x, ARMPLL_CON1 = 0x%x, g_cur_freq = %d\n", DRV_Reg32(ARMPLL_CON0), DRV_Reg32(ARMPLL_CON1), g_cur_freq);
}

/**************************************
* check if maximum frequency is needed
***************************************/
static int mt_cpufreq_keep_org_freq(unsigned int freq_old, unsigned int freq_new)
{
    if (mt_cpufreq_pause)
        return 1;

    /* check if system is going to ramp down */
    if (freq_new < freq_old)
    {
        g_ramp_down_count++;
        if (g_ramp_down_count < RAMP_DOWN_TIMES)
            return 1;
        else
            return 0;
    }
    else
    {
        g_ramp_down_count = 0;
        return 0;
    }
}

#ifdef MT_DVFS_RANDOM_TEST
static int mt_cpufreq_idx_get(int num)
{
    int random = 0, mult = 0, idx;
    random = jiffies & 0xF;

    while (1)
    {
        if ((mult * num) >= random)
        {
            idx = (mult * num) - random;
            break;
        }
        mult++;
    }
    return idx;
}
#endif

static unsigned int mt_thermal_limited_verify(unsigned int target_freq)
{
    int i = 0, index = 0;

    if(g_thermal_protect_limited_power == 0)
        return target_freq;
		
    for (i = 0; i < (mt_cpu_freqs_num * 4); i++)
    {
        if (mt_cpu_power[i].cpufreq_ncpu == g_limited_max_ncpu && mt_cpu_power[i].cpufreq_khz == g_limited_max_freq)
        {
            index = i;
            break;
        }
    }

    for (index = i; index < (mt_cpu_freqs_num * 4); index++)
    {
        if (mt_cpu_power[index].cpufreq_ncpu == num_online_cpus())
        {
            if (target_freq >= mt_cpu_power[index].cpufreq_khz)
            {
                dprintk("target_freq = %d, ncpu = %d\n", mt_cpu_power[index].cpufreq_khz, num_online_cpus());
                target_freq = mt_cpu_power[index].cpufreq_khz;
                break;
            }
        }
    }

    return target_freq;
}

/**********************************
* cpufreq target callback function
***********************************/
/*************************************************
* [note]
* 1. handle frequency change request
* 2. call mt_cpufreq_set to set target frequency
**************************************************/
static int mt_cpufreq_target(struct cpufreq_policy *policy, unsigned int target_freq, unsigned int relation)
{
    int i, idx;
    unsigned int cpu;
    unsigned long flags;
	#ifdef CPUFREQ_SDIO_TRANSFER
    int ret = 0;
	#endif

    struct mt_cpu_freq_info next;
    struct cpufreq_freqs freqs;

    if (!mt_cpufreq_ready)
        return -ENOSYS;

    if (policy->cpu >= num_possible_cpus())
        return -EINVAL;

    /******************************
    * look up the target frequency
    *******************************/
    if (cpufreq_frequency_table_target(policy, mt_cpu_freqs_table, target_freq, relation, &idx))
    {
        return -EINVAL;
    }

	#ifdef CPUFREQ_SDIO_TRANSFER
    /************************************************
    * DVFS disabled when sdio omline tuning
    *************************************************/
    if (mt_cpufreq_disabled_by_sdio_ot == TRUE)
    {
    	dprintk("SDIO online tuning, disable dvfs, return!\n");
        return 0;
    }
	#endif

    #ifdef MT_DVFS_RANDOM_TEST
    idx = mt_cpufreq_idx_get(4);
    #endif

#if 0
    next.cpufreq_khz = mt6582_freqs_e1[idx].cpufreq_khz;
#else
    if(g_cpufreq_get_ptp_level == 0)
        next.cpufreq_khz = mt6582_freqs_e1[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 1)
        next.cpufreq_khz = mt6582_freqs_e1_1[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 2)
        next.cpufreq_khz = mt6582_freqs_e1_2[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 3)
        next.cpufreq_khz = mt6582_freqs_e1_3[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 4)
        next.cpufreq_khz = mt6582_freqs_e1_4[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 5)
        next.cpufreq_khz = mt6582_freqs_e1_5[idx].cpufreq_khz;
    else if(g_cpufreq_get_ptp_level == 6)
        next.cpufreq_khz = mt6582_freqs_e1_6[idx].cpufreq_khz;
    else
        next.cpufreq_khz = mt6582_freqs_e1[idx].cpufreq_khz;
#endif

    #ifdef MT_DVFS_RANDOM_TEST
    dprintk("idx = %d, freqs.old = %d, freqs.new = %d\n", idx, policy->cur, next.cpufreq_khz);
    #endif

    freqs.old = policy->cur;
    freqs.new = next.cpufreq_khz;
    freqs.cpu = policy->cpu;

    #ifndef MT_DVFS_RANDOM_TEST
    if (mt_cpufreq_keep_org_freq(freqs.old, freqs.new))
    {
        freqs.new = freqs.old;
    }

    /************************************************
    * DVFS keep at 1.05GHz/1.15V in earlysuspend when max freq overdrive.
    *************************************************/
    if(mt_cpufreq_limit_max_freq_early_suspend == true)
    {
        freqs.new = DVFS_F2;
        dprintk("mt_cpufreq_limit_max_freq_early_suspend, freqs.new = %d\n", freqs.new);
    }
	

    freqs.new = mt_thermal_limited_verify(freqs.new);

    if (freqs.new < g_limited_min_freq)
    {
        dprintk("cannot switch CPU frequency to %d Mhz due to voltage limitation\n", g_limited_min_freq / 1000);
        freqs.new = g_limited_min_freq;
    }
    #endif

    /************************************************
    * DVFS keep at 1.05Ghz/1.15V when PTPOD initial
    *************************************************/
    if (mt_cpufreq_ptpod_disable)
    {
        freqs.new = DVFS_F2;
        dprintk("PTPOD, freqs.new = %d\n", freqs.new);
    }

    /************************************************
    * If MT6333 not support and ISP_VDEC on,
    * DVFS can only higher than 1.05Ghz/1.15V when 4 online cpu, for power consumption.
    *************************************************/
    #ifndef MT_DVFS_LOW_VOLTAGE_SUPPORT
    if((num_online_cpus() < num_possible_cpus()) && (freqs.new > DVFS_F2))
    {
        if(isp_vdec_on_off() == true)
        {
            dprintk("Limited frequency, because num_online_cpus() = %d, freqs.new = %d\n", num_online_cpus(), freqs.new);
            freqs.new = DVFS_F2;
        }
    }
    #endif
	
	#ifdef CPUFREQ_SDIO_TRANSFER
    /************************************************
    * DVFS keep at 1.05Ghz/1.15V when sdio autoK
    *************************************************/
    if (mt_cpufreq_disabled_by_sdio_autoK == TRUE)
    {
        freqs.new = DVFS_F2;
        dprintk("SDIO auto K, fix freq, freqs.new = %d\n", freqs.new);
    }
	#endif
	
    /************************************************
    * target frequency == existing frequency, skip it
    *************************************************/
    if (freqs.old == freqs.new)
    {
        dprintk("CPU frequency from %d MHz to %d MHz (skipped) due to same frequency\n", freqs.old / 1000, freqs.new / 1000);
        return 0;
    }

    /**************************************
    * search for the corresponding voltage
    ***************************************/
    next.cpufreq_volt = 0;

    for (i = 0; i < mt_cpu_freqs_num; i++)
    {
        dprintk("freqs.new = %d, mt_cpu_freqs[%d].cpufreq_khz = %d\n", freqs.new, i, mt_cpu_freqs[i].cpufreq_khz);
        if (freqs.new == mt_cpu_freqs[i].cpufreq_khz)
        {
            next.cpufreq_volt = mt_cpu_freqs[i].cpufreq_volt;
            dprintk("next.cpufreq_volt = %d, mt_cpu_freqs[%d].cpufreq_volt = %d\n", next.cpufreq_volt, i, mt_cpu_freqs[i].cpufreq_volt);
            break;
        }
    }

    if (next.cpufreq_volt == 0)
    {
        dprintk("Error!! Cannot find corresponding voltage at %d Mhz\n", freqs.new / 1000);
        return 0;
    }

	#ifdef CPUFREQ_SDIO_TRANSFER
    mutex_lock(&mt_cpufreq_mutex);
    
    ret = sdio_stop_transfer();
	#endif

    for_each_online_cpu(cpu)
    {
        freqs.cpu = cpu;
        cpufreq_notify_transition(policy, &freqs, CPUFREQ_PRECHANGE);
    }

    spin_lock_irqsave(&mt_cpufreq_lock, flags);

    /******************************
    * set to the target freeuency
    *******************************/
    mt_cpufreq_set(freqs.old, freqs.new, next.cpufreq_volt);

    spin_unlock_irqrestore(&mt_cpufreq_lock, flags);

    for_each_online_cpu(cpu)
    {
        freqs.cpu = cpu;
        cpufreq_notify_transition(policy, &freqs, CPUFREQ_POSTCHANGE);
    }

	#ifdef CPUFREQ_SDIO_TRANSFER
	if(ret == 0)
        sdio_start_ot_transfer();

    mutex_unlock(&mt_cpufreq_mutex);
	#endif

    return 0;
}

static void _downgrade_freq_check(enum mt_cpu_dvfs_id id)
{
    /* not used */
}

/*********************************************************
* set up frequency table and register to cpufreq subsystem
**********************************************************/
static int mt_cpufreq_init(struct cpufreq_policy *policy)
{
    int ret = -EINVAL;

    if (policy->cpu >= num_possible_cpus())
        return -EINVAL;

    policy->shared_type = CPUFREQ_SHARED_TYPE_ANY;
    cpumask_setall(policy->cpus);

    /*******************************************************
    * 1 us, assumed, will be overwrited by min_sampling_rate
    ********************************************************/
    policy->cpuinfo.transition_latency = 1000;

    /*********************************************
    * set default policy and cpuinfo, unit : Khz
    **********************************************/
    policy->cpuinfo.max_freq = g_max_freq_by_ptp;
    policy->cpuinfo.min_freq = DVFS_F4;

    policy->cur = DVFS_F2;  /* Default 1.05GHz in preloader */
    policy->max = g_max_freq_by_ptp;
    policy->min = DVFS_F4;

#ifdef CPUFREQ_SDIO_TRANSFER
//    mutex_init(&mt_cpufreq_mutex);
#endif
    
#if 0
    ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1));
#else
    if(g_cpufreq_get_ptp_level == 0)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1));
    else if(g_cpufreq_get_ptp_level == 1)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_1));
    else if(g_cpufreq_get_ptp_level == 2)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_2));
    else if(g_cpufreq_get_ptp_level == 3)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_3));
    else if(g_cpufreq_get_ptp_level == 4)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_4));
    else if(g_cpufreq_get_ptp_level == 5)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_5));
    else if(g_cpufreq_get_ptp_level == 6)
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1_6));
    else
        ret = mt_setup_freqs_table(policy, ARRAY_AND_SIZE(mt6582_freqs_e1));
#endif

    /* install callback */
    cpufreq_freq_check = _downgrade_freq_check;

    if (ret) {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "failed to setup frequency table\n");
        return ret;
    }

    return 0;
}

static struct freq_attr *mt_cpufreq_attr[] = {
    &cpufreq_freq_attr_scaling_available_freqs,
    NULL,
};

static struct cpufreq_driver mt_cpufreq_driver = {
    .verify = mt_cpufreq_verify,
    .target = mt_cpufreq_target,
    .init   = mt_cpufreq_init,
    .get    = mt_cpufreq_get,
    .name   = "mt-cpufreq",
    .attr	= mt_cpufreq_attr,
};

/*********************************
* early suspend callback function
**********************************/
void mt_cpufreq_early_suspend(struct early_suspend *h)
{
    #ifndef MT_DVFS_RANDOM_TEST

    mt_cpufreq_state_set(0);

    mt_cpufreq_limit_max_freq_early_suspend = true;
    mt_cpufreq_limit_max_freq_by_early_suspend();

    /* Deep idle could control vproc now. */
    mt_cpufreq_earlysuspend_allow_deepidle_control_vproc = true;
    #endif

    return;
}

/*******************************
* late resume callback function
********************************/
void mt_cpufreq_late_resume(struct early_suspend *h)
{
    #ifndef MT_DVFS_RANDOM_TEST
    /* Deep idle could NOT control vproc now. */
    mt_cpufreq_earlysuspend_allow_deepidle_control_vproc = false;

    mt_cpufreq_limit_max_freq_early_suspend = false;
	
    mt_cpufreq_state_set(1);

    #endif

    return;
}

/************************************************
* API to switch back default voltage setting for PTPOD disabled
*************************************************/
void mt_cpufreq_return_default_DVS_by_ptpod(void)
{
#if 0
    mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
    #else
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
    #endif
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
    mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle

    /* For PTP-OD */
    mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
    mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
    #else
    mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
    #endif
    mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
    mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
    mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
    mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
    mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

#else
    if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
    {
        #if defined(HQA_LV_1_09V)
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
            mt_cpufreq_reg_write(0x3D, PMIC_WRAP_DVFS_WDATA2); // 1.09V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[2] = 0x3D; // 1.09V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
        #elif defined(HQA_NV_1_15V)
            mt_cpufreq_reg_write(0x5A, PMIC_WRAP_DVFS_WDATA0); // 1.26V VPROC
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x5A; // 1.26V VPROC
            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
        #elif defined(HQA_HV_1_21V)
            mt_cpufreq_reg_write(0x64, PMIC_WRAP_DVFS_WDATA0); // 1.32V VPROC
            mt_cpufreq_reg_write(0x52, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x64; // 1.32V VPROC
            mt_cpufreq_pmic_volt[1] = 0x52; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
		#else /* Normal case */

			#ifdef CPUFREQ_SDIO_TRANSFER

			if(g_cpufreq_get_vcore_corner == false)
			{
	            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
	            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
				#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
				#else
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
				#endif
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
			
	            /* For PTP-OD */
	            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
	            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
	            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
				#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
				#else
	            mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
				#endif
	            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
	            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
			}
			else
			{
	            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
	            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC (1.1875v)
				#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
				#else
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
				#endif
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
			
	            /* For PTP-OD */
	            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
	            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
	            mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC (1.1875v)
				#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
				#else
	            mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
				#endif
	            mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
	            mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
			}
			
			#else

            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            #else
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
            #endif
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            #else
            mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
            #endif
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

			#endif

        #endif
    }
    else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6))
    {
		#ifdef CPUFREQ_SDIO_TRANSFER

		if(g_cpufreq_get_vcore_corner == false)
		{
	        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
			#else
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
			#endif
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
			
	        /* For PTP-OD */
	        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
	        mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
			#else
	        mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
			#endif
	        mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
	        mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
	        mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
		}
		else
		{
	        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA1); // 1.185V VPROC (1.1875v)
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
			#else
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC
			#endif
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
			
	        /* For PTP-OD */
	        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
	        mt_cpufreq_pmic_volt[1] = 0x4E; // 1.185V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
			#else
	        mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC
			#endif
	        mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
	        mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
	        mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
		}
		
		#else

        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
        #else
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
        #endif
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
        /* For PTP-OD */
        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
        mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
        #else
        mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
        #endif
        mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
        mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
        mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
        mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

		#endif
    }
    else
    {
		#ifdef CPUFREQ_SDIO_TRANSFER
		
		if(g_cpufreq_get_vcore_corner == false)
		{
			mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
			mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
			#else
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
			#endif
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
			/* For PTP-OD */
			mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
			mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
			mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
			#else
			mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
			#endif
			mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
			mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
		}
		else
		{
			mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
			mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC (1.1875v)
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
			#else
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
			#endif
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
		
			/* For PTP-OD */
			mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
			mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
			mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC (1.1875v)
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
			#else
			mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
			#endif
			mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
			mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
		}
		
		#else
		
		mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
		mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
		#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
		mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
		#else
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
		#endif
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
		mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
		/* For PTP-OD */
		mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
		mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
		mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
		#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
		mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
		#else
		mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
		#endif
		mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
		mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
		mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
		mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
		
		#endif

    }
#endif

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq return default DVS by ptpod\n");
}
EXPORT_SYMBOL(mt_cpufreq_return_default_DVS_by_ptpod);

/************************************************
* DVFS enable API for PTPOD
*************************************************/
void mt_cpufreq_enable_by_ptpod(void)
{
    mt_cpufreq_ptpod_disable = false;
    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq enabled by ptpod\n");
}
EXPORT_SYMBOL(mt_cpufreq_enable_by_ptpod);

/************************************************
* DVFS disable API for PTPOD
*************************************************/
unsigned int mt_cpufreq_disable_by_ptpod(void)
{
    struct cpufreq_policy *policy;

    mt_cpufreq_ptpod_disable = true;

    policy = cpufreq_cpu_get(0);

    if (!policy)
        goto no_policy;

    cpufreq_driver_target(policy, DVFS_F2, CPUFREQ_RELATION_L);

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mt_cpufreq disabled by ptpod, limited freq. at %d\n", DVFS_F2);

    cpufreq_cpu_put(policy);

no_policy:
    return g_cur_freq;
}
EXPORT_SYMBOL(mt_cpufreq_disable_by_ptpod);

/************************************************
* frequency adjust interface for thermal protect
*************************************************/
/******************************************************
* parameter: target power
*******************************************************/
void mt_cpufreq_thermal_protect(unsigned int limited_power)
{
    int i = 0, ncpu = 0, found = 0;

    struct cpufreq_policy *policy;

    dprintk("mt_cpufreq_thermal_protect, limited_power:%d\n", limited_power);

    g_thermal_protect_limited_power = limited_power;
	
    policy = cpufreq_cpu_get(0);

    if (!policy)
        goto no_policy;

    ncpu = num_possible_cpus();

    if (limited_power == 0)
    {
        g_limited_max_ncpu = num_possible_cpus();
        g_limited_max_freq = g_max_freq_by_ptp;

        cpufreq_driver_target(policy, g_limited_max_freq, CPUFREQ_RELATION_L);
        hp_limited_cpu_num(g_limited_max_ncpu);

        dbs_freq_thermal_limited(0, g_limited_max_freq);
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "thermal limit g_limited_max_freq = %d, g_limited_max_ncpu = %d\n", g_limited_max_freq, g_limited_max_ncpu);
    }
    else
    {
        while (ncpu)
        {
            for (i = 0; i < (mt_cpu_freqs_num * 4); i++)
            {
                if (mt_cpu_power[i].cpufreq_ncpu == ncpu)
                {
                    if (mt_cpu_power[i].cpufreq_power <= limited_power)
                    {
                        g_limited_max_ncpu = mt_cpu_power[i].cpufreq_ncpu;
                        g_limited_max_freq = mt_cpu_power[i].cpufreq_khz;
                        #if defined(CONFIG_THERMAL_LIMIT_TEST)
                        g_limited_max_thermal_power = mt_cpu_power[i].cpufreq_power;
                        #endif
						
                        found = 1;
                        break;
                    }
                }
            }

            if (found)
                break;

            ncpu--;
        }

        if (!found)
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "Not found suitable DVFS OPP, limit to lowest OPP!\n");
            g_limited_max_ncpu = mt_cpu_power[g_cpu_power_table_num - 1].cpufreq_ncpu;
            g_limited_max_freq = mt_cpu_power[g_cpu_power_table_num - 1].cpufreq_khz;
            #if defined(CONFIG_THERMAL_LIMIT_TEST)
            g_limited_max_thermal_power = mt_cpu_power[g_cpu_power_table_num - 1].cpufreq_power;
            #endif
        }

        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "thermal limit g_limited_max_freq = %d, g_limited_max_ncpu = %d\n", g_limited_max_freq, g_limited_max_ncpu);

        hp_limited_cpu_num(g_limited_max_ncpu);

        if (num_online_cpus() > g_limited_max_ncpu)
        {
            for (i = num_online_cpus(); i > g_limited_max_ncpu; i--)
            {
                xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "turn off CPU%d due to thermal protection\n", (i - 1));
                cpu_down((i - 1));
            }
        }

        cpufreq_driver_target(policy, g_limited_max_freq, CPUFREQ_RELATION_L);

        dbs_freq_thermal_limited(1, g_limited_max_freq);
    }

    cpufreq_cpu_put(policy);

no_policy:
    return;
}
EXPORT_SYMBOL(mt_cpufreq_thermal_protect);

#if defined(CONFIG_THERMAL_LIMIT_TEST)
unsigned int mt_cpufreq_thermal_test_limited_load(void)
{
    return g_limited_load_for_thermal_test;
}
EXPORT_SYMBOL(mt_cpufreq_thermal_test_limited_load);
#endif


#if LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)
/***************************
* show current DVFS stauts
****************************/
static int mt_cpufreq_state_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    if (!mt_cpufreq_pause)
        p += sprintf(p, "DVFS enabled\n");
    else
        p += sprintf(p, "DVFS disabled\n");

    len = p - buf;
    return len;
}

/************************************
* set DVFS stauts by sysfs interface
*************************************/
static ssize_t mt_cpufreq_state_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int enabled = 0;

    if (sscanf(buffer, "%d", &enabled) == 1)
    {
        if (enabled == 1)
        {
            mt_cpufreq_state_set(1);
        }
        else if (enabled == 0)
        {
            mt_cpufreq_state_set(0);
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"1\" or \"0\"\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"1\" or \"0\"\n");
    }

    return count;
}

/****************************
* show current limited freq
*****************************/
static int mt_cpufreq_limited_power_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    p += sprintf(p, "g_limited_max_freq = %d, g_limited_max_ncpu = %d\n", g_limited_max_freq, g_limited_max_ncpu);

    len = p - buf;
    return len;
}

/**********************************
* limited power for thermal protect
***********************************/
static ssize_t mt_cpufreq_limited_power_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    unsigned int power = 0;

    if (sscanf(buffer, "%u", &power) == 1)
    {
        mt_cpufreq_thermal_protect(power);
        return count;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! please provide the maximum limited power\n");
    }

    return -EINVAL;
}

#if defined(CONFIG_THERMAL_LIMIT_TEST)
/****************************
* show limited loading for thermal protect test
*****************************/
static int mt_cpufreq_limited_load_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    p += sprintf(p, "g_limited_load_for_thermal_test = %d\n", g_limited_load_for_thermal_test);
    p += sprintf(p, "g_limited_max_thermal_power = %d\n", g_limited_max_thermal_power);
    p += sprintf(p, "g_cur_freq = %d, ncpu = %d\n", g_cur_freq, num_online_cpus());
	
    len = p - buf;
    return len;
}

/**********************************
* limited loading for thermal protect test
***********************************/
static ssize_t mt_cpufreq_limited_load_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    unsigned int load = 0;

    if (sscanf(buffer, "%u", &load) == 1)
    {
        g_limited_load_for_thermal_test = load;
        return count;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! please provide the limited load\n");
    }

    return -EINVAL;
}
#endif

/***************************
* show current debug status
****************************/
static int mt_cpufreq_debug_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    if (mt_cpufreq_debug)
        p += sprintf(p, "cpufreq debug enabled\n");
    else
        p += sprintf(p, "cpufreq debug disabled\n");

	#ifdef CPUFREQ_SDIO_TRANSFER
	p += sprintf(p, "g_cpufreq_get_vcore_corner = %d\n", g_cpufreq_get_vcore_corner);
	#endif

    len = p - buf;
    return len;
}

/***********************
* enable debug message
************************/
static ssize_t mt_cpufreq_debug_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int debug = 0;

    if (sscanf(buffer, "%d", &debug) == 1)
    {
        if (debug == 0) 
        {
            mt_cpufreq_debug = 0;
            return count;
        }
        else if (debug == 1)
        {
            mt_cpufreq_debug = 1;
            return count;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
    }

    return -EINVAL;
}

/***************************
* show cpufreq power info
****************************/
static int mt_cpufreq_power_dump_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int i = 0, len = 0;
    char *p = buf;

    for (i = 0; i < (mt_cpu_freqs_num * 4); i++)
    {
        p += sprintf(p, "mt_cpu_power[%d].cpufreq_khz = %d\n", i, mt_cpu_power[i].cpufreq_khz);
        p += sprintf(p, "mt_cpu_power[%d].cpufreq_ncpu = %d\n", i, mt_cpu_power[i].cpufreq_ncpu);
        p += sprintf(p, "mt_cpu_power[%d].cpufreq_power = %d\n", i, mt_cpu_power[i].cpufreq_power);
    }

    p += sprintf(p, "done\n");

    len = p - buf;
    return len;
}

#ifdef CPUFREQ_SDIO_TRANSFER
/***************************
* show cpufreq sdio info
****************************/
static int mt_cpufreq_sdio_info_read(char *buf, char **start, off_t off, int count, int *eof, void *data)
{
    int len = 0;
    char *p = buf;

    p += sprintf(p, "mt_cpufreq_disabled_by_sdio_autoK = %d\n", mt_cpufreq_disabled_by_sdio_autoK);
    p += sprintf(p, "mt_cpufreq_disabled_by_sdio_ot = %d\n", mt_cpufreq_disabled_by_sdio_ot);

    len = p - buf;
    return len;
}
#endif

#ifdef MT_DVFS_PTPOD_TEST
/***********************
* PTPOD test
************************/
static ssize_t mt_cpufreq_ptpod_test_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int enable = 0;

    if (sscanf(buffer, "%d", &enable) == 1)
    {
        if (enable == 0) 
        {
            mt_cpufreq_ptpod_test[0] = 0x58; // 1.25V VPROC
            mt_cpufreq_ptpod_test[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_ptpod_test[2] = 0x48; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_ptpod_test[3] = 0x38; // 1.05V VPROC
            #else
            mt_cpufreq_ptpod_test[3] = 0x48; // 1.15V VPROC
            #endif
            mt_cpufreq_ptpod_test[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_ptpod_test[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

            mt_cpufreq_voltage_set_by_ptpod(mt_cpufreq_ptpod_test, 8);
			
            return count;
        }
        else if (enable == 1)
        {
            mt_cpufreq_ptpod_test[0] = 0x57; // 1.25V VPROC
            mt_cpufreq_ptpod_test[1] = 0x4F; // 1.20V VPROC
            mt_cpufreq_ptpod_test[2] = 0x47; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_ptpod_test[3] = 0x37; // 1.05V VPROC
            #else
            mt_cpufreq_ptpod_test[3] = 0x47; // 1.15V VPROC
            #endif
            mt_cpufreq_ptpod_test[4] = 0x47; // 1.15V VPROC
            mt_cpufreq_ptpod_test[5] = 0x47; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[6] = 0x37; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[7] = 0x47; // 1.15V VPROC, for spm control in deep idle

            mt_cpufreq_voltage_set_by_ptpod(mt_cpufreq_ptpod_test, 8);
			
            return count;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
    }

    return -EINVAL;
}
#endif
#else
/***************************
* show current DVFS stauts
****************************/
static int mt_cpufreq_state_read(struct seq_file *m, void *v)
{
    if (!mt_cpufreq_pause)
        seq_printf(m, "DVFS enabled\n");
    else
        seq_printf(m, "DVFS disabled\n");

    return 0;
}

/************************************
* set DVFS stauts by sysfs interface
*************************************/
static ssize_t mt_cpufreq_state_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int enabled = 0;

    if (sscanf(buffer, "%d", &enabled) == 1)
    {
        if (enabled == 1)
        {
            mt_cpufreq_state_set(1);
        }
        else if (enabled == 0)
        {
            mt_cpufreq_state_set(0);
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"1\" or \"0\"\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! argument should be \"1\" or \"0\"\n");
    }

    return count;
}

/****************************
* show current limited freq
*****************************/
static int mt_cpufreq_limited_power_read(struct seq_file *m, void *v)
{
    seq_printf(m, "g_limited_max_freq = %d, g_limited_max_ncpu = %d\n", g_limited_max_freq, g_limited_max_ncpu);
    return 0;
}

/**********************************
* limited power for thermal protect
***********************************/
static ssize_t mt_cpufreq_limited_power_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    unsigned int power = 0;

    if (sscanf(buffer, "%u", &power) == 1)
    {
        mt_cpufreq_thermal_protect(power);
        return count;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! please provide the maximum limited power\n");
    }

    return -EINVAL;
}

#if defined(CONFIG_THERMAL_LIMIT_TEST)
/****************************
* show limited loading for thermal protect test
*****************************/
static int mt_cpufreq_limited_load_read(struct seq_file *m, void *v)
{
    seq_printf(m, "g_limited_load_for_thermal_test = %d\n", g_limited_load_for_thermal_test);
    seq_printf(m, "g_limited_max_thermal_power = %d\n", g_limited_max_thermal_power);
    seq_printf(m, "g_cur_freq = %d, ncpu = %d\n", g_cur_freq, num_online_cpus());

    return 0;
}

/**********************************
* limited loading for thermal protect test
***********************************/
static ssize_t mt_cpufreq_limited_load_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    unsigned int load = 0;

    if (sscanf(buffer, "%u", &load) == 1)
    {
        g_limited_load_for_thermal_test = load;
        return count;
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! please provide the limited load\n");
    }

    return -EINVAL;
}
#endif

/***************************
* show current debug status
****************************/
static int mt_cpufreq_debug_read(struct seq_file *m, void *v)
{
    if (mt_cpufreq_debug)
        seq_printf(m, "cpufreq debug enabled\n");
    else
        seq_printf(m, "cpufreq debug disabled\n");

    return 0;
}

/***********************
* enable debug message
************************/
static ssize_t mt_cpufreq_debug_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int debug = 0;

    if (sscanf(buffer, "%d", &debug) == 1)
    {
        if (debug == 0) 
        {
            mt_cpufreq_debug = 0;
            return count;
        }
        else if (debug == 1)
        {
            mt_cpufreq_debug = 1;
            return count;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
    }

    return -EINVAL;
}

/***************************
* show cpufreq power info
****************************/
static int mt_cpufreq_power_dump_read(struct seq_file *m, void *v)
{
    int i = 0;

    for (i = 0; i < (mt_cpu_freqs_num * 4); i++)
    {
        seq_printf(m, "mt_cpu_power[%d].cpufreq_khz = %d\n", i, mt_cpu_power[i].cpufreq_khz);
        seq_printf(m, "mt_cpu_power[%d].cpufreq_ncpu = %d\n", i, mt_cpu_power[i].cpufreq_ncpu);
        seq_printf(m, "mt_cpu_power[%d].cpufreq_power = %d\n", i, mt_cpu_power[i].cpufreq_power);
    }

    seq_printf(m, "done\n");

    return 0;
}

#ifdef CPUFREQ_SDIO_TRANSFER
/***************************
* show cpufreq sdio info
****************************/
static int mt_cpufreq_sdio_info_read(struct seq_file *m, void *v)
{
    seq_printf(m, "mt_cpufreq_disabled_by_sdio_autoK = %d\n", mt_cpufreq_disabled_by_sdio_autoK);
    seq_printf(m, "mt_cpufreq_disabled_by_sdio_ot = %d\n", mt_cpufreq_disabled_by_sdio_ot);
    return 0;
}
#endif

#ifdef MT_DVFS_PTPOD_TEST
/***********************
* PTPOD test
************************/
static ssize_t mt_cpufreq_ptpod_test_write(struct file *file, const char *buffer, unsigned long count, void *data)
{
    int enable = 0;

    if (sscanf(buffer, "%d", &enable) == 1)
    {
        if (enable == 0) 
        {
            mt_cpufreq_ptpod_test[0] = 0x58; // 1.25V VPROC
            mt_cpufreq_ptpod_test[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_ptpod_test[2] = 0x48; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_ptpod_test[3] = 0x38; // 1.05V VPROC
            #else
            mt_cpufreq_ptpod_test[3] = 0x48; // 1.15V VPROC
            #endif
            mt_cpufreq_ptpod_test[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_ptpod_test[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

            mt_cpufreq_voltage_set_by_ptpod(mt_cpufreq_ptpod_test, 8);
			
            return count;
        }
        else if (enable == 1)
        {
            mt_cpufreq_ptpod_test[0] = 0x57; // 1.25V VPROC
            mt_cpufreq_ptpod_test[1] = 0x4F; // 1.20V VPROC
            mt_cpufreq_ptpod_test[2] = 0x47; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_ptpod_test[3] = 0x37; // 1.05V VPROC
            #else
            mt_cpufreq_ptpod_test[3] = 0x47; // 1.15V VPROC
            #endif
            mt_cpufreq_ptpod_test[4] = 0x47; // 1.15V VPROC
            mt_cpufreq_ptpod_test[5] = 0x47; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[6] = 0x37; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_ptpod_test[7] = 0x47; // 1.15V VPROC, for spm control in deep idle

            mt_cpufreq_voltage_set_by_ptpod(mt_cpufreq_ptpod_test, 8);
			
            return count;
        }
        else
        {
            xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
        }
    }
    else
    {
        xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "bad argument!! should be 0 or 1 [0: disable, 1: enable]\n");
    }

    return -EINVAL;
}
#endif
#endif

/*******************************************
* cpufrqe platform driver callback function
********************************************/
static int mt_cpufreq_pdrv_probe(struct platform_device *pdev)
{
    #ifdef CONFIG_HAS_EARLYSUSPEND
    mt_cpufreq_early_suspend_handler.suspend = mt_cpufreq_early_suspend;
    mt_cpufreq_early_suspend_handler.resume = mt_cpufreq_late_resume;
    register_early_suspend(&mt_cpufreq_early_suspend_handler);
    #endif

    /************************************************
    * Check PTP level to define default max freq
    *************************************************/
    g_cpufreq_get_ptp_level = PTP_get_ptp_level();

	#ifdef CPUFREQ_SDIO_TRANSFER
	g_cpufreq_get_vcore_corner = is_vcore_ss_corner();
	#endif
	
#if 0
	g_max_freq_by_ptp = DVFS_F1;

#else
    if(g_cpufreq_get_ptp_level == 0)
        g_max_freq_by_ptp = DVFS_F0;
    else if(g_cpufreq_get_ptp_level == 1)
        g_max_freq_by_ptp = DVFS_F0_1;
    else if(g_cpufreq_get_ptp_level == 2)
        g_max_freq_by_ptp = DVFS_F0_2;
    else if(g_cpufreq_get_ptp_level == 3)
        g_max_freq_by_ptp = DVFS_F0_3;
    else if(g_cpufreq_get_ptp_level == 4)
        g_max_freq_by_ptp = DVFS_F0_4;
    else if(g_cpufreq_get_ptp_level == 5)
        g_max_freq_by_ptp = DVFS_F1;
    else if(g_cpufreq_get_ptp_level == 6)
        g_max_freq_by_ptp = DVFS_F1_1;
    else
        g_max_freq_by_ptp = DVFS_F0;
#endif

    /************************************************
    * voltage scaling need to wait PMIC driver ready
    *************************************************/
    mt_cpufreq_ready = true;

    g_cur_freq = DVFS_F2;  /* Default 1.05GHz in preloader */
    g_cur_cpufreq_volt = DVFS_V2; /* Default 1.15V */
    g_limited_max_freq = g_max_freq_by_ptp;
    g_limited_min_freq = DVFS_F4;

    xlog_printk(ANDROID_LOG_INFO, "Power/DVFS", "mediatek cpufreq initialized\n");

    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR0);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR1);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR2);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR3);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR4);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR5);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR6);
    mt_cpufreq_reg_write(0x0220, PMIC_WRAP_DVFS_ADR7);

#if 0
    mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
    #else
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
    #endif
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
    mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
    mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle

    /* For PTP-OD */
    mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
    mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
    #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
    mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
    #else
    mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
    #endif
    mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
    mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
    mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
    mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
    mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle


#else
    if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
    {
        #if defined(HQA_LV_1_09V)
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
            mt_cpufreq_reg_write(0x3D, PMIC_WRAP_DVFS_WDATA2); // 1.09V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[2] = 0x3D; // 1.09V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
        #elif defined(HQA_NV_1_15V)
            mt_cpufreq_reg_write(0x5A, PMIC_WRAP_DVFS_WDATA0); // 1.26V VPROC
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x5A; // 1.26V VPROC
            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
        #elif defined(HQA_HV_1_21V)
            mt_cpufreq_reg_write(0x64, PMIC_WRAP_DVFS_WDATA0); // 1.32V VPROC
            mt_cpufreq_reg_write(0x52, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x64; // 1.32V VPROC
            mt_cpufreq_pmic_volt[1] = 0x52; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
        #else /* Normal case */

            #ifdef CPUFREQ_SDIO_TRANSFER

			if(g_cpufreq_get_vcore_corner == false)
			{
	            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
	            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
	            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
	            #else
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
	            #endif
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
			
	            /* For PTP-OD */
	            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
	            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
	            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
	            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
	            #else
	            mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
	            #endif
	            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
	            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
			}
			else
			{
	            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
	            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC (1.1875v)
	            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
	            #else
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
	            #endif
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
			
	            /* For PTP-OD */
	            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
	            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
	            mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC (1.1875v)
	            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
	            #else
	            mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
	            #endif
	            mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
	            mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	            mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
			}
			
            #else

            mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
            mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
            #else
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
            #endif
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
            /* For PTP-OD */
            mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
            mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
            mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
            #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
            mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
            #else
            mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
            #endif
            mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
            mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
            mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

            #endif

            #endif
    }
    else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6))
    {
        #ifdef CPUFREQ_SDIO_TRANSFER

		if(g_cpufreq_get_vcore_corner == false)
		{
	        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
	        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
	        #else
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
	        #endif
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
			
	        /* For PTP-OD */
	        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
	        mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
	        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
	        #else
	        mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
	        #endif
	        mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
	        mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
	        mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
		}
		else
		{
	        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA1); // 1.185V VPROC (1.1875v)
	        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
	        #else
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC
	        #endif
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
			
	        /* For PTP-OD */
	        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
	        mt_cpufreq_pmic_volt[1] = 0x4E; // 1.185V VPROC
	        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
	        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
	        #else
	        mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC
	        #endif
	        mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
	        mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
	        mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
	        mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
		}
		
        #else

        mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA0); // 1.20V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA1); // 1.15V VPROC
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA2); // 1.05V VPROC
        #else
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
        #endif
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
        mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
        mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
        /* For PTP-OD */
        mt_cpufreq_pmic_volt[0] = 0x50; // 1.20V VPROC
        mt_cpufreq_pmic_volt[1] = 0x48; // 1.15V VPROC
        #ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
        mt_cpufreq_pmic_volt[2] = 0x38; // 1.05V VPROC
        #else
        mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
        #endif
        mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
        mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
        mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
        mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
        mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle

        #endif
    }
    else
    {
		#ifdef CPUFREQ_SDIO_TRANSFER
		
		if(g_cpufreq_get_vcore_corner == false)
		{
			mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
			mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
			#else
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
			#endif
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
			/* For PTP-OD */
			mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
			mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
			mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
			#else
			mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
			#endif
			mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
			mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle			
		}
		else
		{
			mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
			mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA2); // 1.185V VPROC (1.1875v)
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
			#else
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA3); // 1.185V VPROC
			#endif
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA4); // 1.185V VPROC
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA5); // 1.185V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_reg_write(0x4E, PMIC_WRAP_DVFS_WDATA7); // 1.185V VPROC, for spm control in deep idle
		
			/* For PTP-OD */
			mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
			mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
			mt_cpufreq_pmic_volt[2] = 0x4E; // 1.185V VPROC (1.1875v)
			#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
			mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
			#else
			mt_cpufreq_pmic_volt[3] = 0x4E; // 1.185V VPROC
			#endif
			mt_cpufreq_pmic_volt[4] = 0x4E; // 1.185V VPROC
			mt_cpufreq_pmic_volt[5] = 0x4E; // 1.185V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
			mt_cpufreq_pmic_volt[7] = 0x4E; // 1.185V VPROC, for spm control in deep idle
		}
		
		#else
		
		mt_cpufreq_reg_write(0x58, PMIC_WRAP_DVFS_WDATA0); // 1.25V VPROC
		mt_cpufreq_reg_write(0x50, PMIC_WRAP_DVFS_WDATA1); // 1.20V VPROC
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA2); // 1.15V VPROC
		#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
		mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA3); // 1.05V VPROC
		#else
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA3); // 1.15V VPROC
		#endif
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA4); // 1.15V VPROC
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA5); // 1.15V VPROC, for spm control in deep idle
		mt_cpufreq_reg_write(0x38, PMIC_WRAP_DVFS_WDATA6); // 1.05V VPROC, for spm control in deep idle
		mt_cpufreq_reg_write(0x48, PMIC_WRAP_DVFS_WDATA7); // 1.15V VPROC, for spm control in deep idle
		
		/* For PTP-OD */
		mt_cpufreq_pmic_volt[0] = 0x58; // 1.25V VPROC
		mt_cpufreq_pmic_volt[1] = 0x50; // 1.20V VPROC
		mt_cpufreq_pmic_volt[2] = 0x48; // 1.15V VPROC
		#ifdef MT_DVFS_LOW_VOLTAGE_SUPPORT
		mt_cpufreq_pmic_volt[3] = 0x38; // 1.05V VPROC
		#else
		mt_cpufreq_pmic_volt[3] = 0x48; // 1.15V VPROC
		#endif
		mt_cpufreq_pmic_volt[4] = 0x48; // 1.15V VPROC
		mt_cpufreq_pmic_volt[5] = 0x48; // 1.15V VPROC, for spm control in deep idle
		mt_cpufreq_pmic_volt[6] = 0x38; // 1.05V VPROC, for spm control in deep idle
		mt_cpufreq_pmic_volt[7] = 0x48; // 1.15V VPROC, for spm control in deep idle
		
		#endif

    }

#endif

#if 0
		spm_dvfs_ctrl_volt(1); // default set to 1.15V
	
#else
        if((g_cpufreq_get_ptp_level >= 0) && (g_cpufreq_get_ptp_level <= 4))
            spm_dvfs_ctrl_volt(2); // default set to 1.15V
        else if((g_cpufreq_get_ptp_level >= 5) && (g_cpufreq_get_ptp_level <= 6)) 
            spm_dvfs_ctrl_volt(1); // default set to 1.15V
        else
            spm_dvfs_ctrl_volt(2); // default set to 1.15V
#endif

#ifdef CPUFREQ_SDIO_TRANSFER
    // Use compile option to change sampling rate in hotplug governor
    //cpufreq_min_sampling_rate_change(CPUFREQ_MIN_SAMPLE_RATE_CHANGE);
#endif

    return cpufreq_register_driver(&mt_cpufreq_driver);
}

/***************************************
* this function should never be called
****************************************/
static int mt_cpufreq_pdrv_remove(struct platform_device *pdev)
{
    return 0;
}

static struct platform_driver mt_cpufreq_pdrv = {
    .probe      = mt_cpufreq_pdrv_probe,
    .remove     = mt_cpufreq_pdrv_remove,
    .suspend    = NULL,
    .resume     = NULL,
    .driver     = {
        .name   = "mt-cpufreq",
        .owner  = THIS_MODULE,
    },
};

#if LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)
#else
static int proc_mt_cpufreq_debug_open(struct inode *inode, struct file *file)
{
    return single_open(file, mt_cpufreq_debug_read, NULL);
}
static const struct file_operations cpufreq_debug_proc_fops = {
    .owner = THIS_MODULE,
    .open  = proc_mt_cpufreq_debug_open, 
    .read = seq_read,
    .write = mt_cpufreq_debug_write,
};

static int proc_mt_cpufreq_limited_power_open(struct inode *inode, struct file *file)
{
    return single_open(file, mt_cpufreq_limited_power_read, NULL);
}
static const struct file_operations cpufreq_limited_power_proc_fops = {
    .owner = THIS_MODULE,
    .open  = proc_mt_cpufreq_limited_power_open, 
    .read = seq_read,
    .write = mt_cpufreq_limited_power_write,
};

static int proc_mt_cpufreq_state_open(struct inode *inode, struct file *file)
{
    return single_open(file, mt_cpufreq_state_read, NULL);
}
static const struct file_operations cpufreq_state_proc_fops = {
    .owner = THIS_MODULE,
    .open  = proc_mt_cpufreq_state_open, 
    .read = seq_read,
    .write = mt_cpufreq_state_write,
};

static int proc_mt_cpufreq_power_dump_open(struct inode *inode, struct file *file)
{
    return single_open(file, mt_cpufreq_power_dump_read, NULL);
}
static const struct file_operations cpufreq_power_dump_proc_fops = {
    .owner = THIS_MODULE,
    .open  = proc_mt_cpufreq_power_dump_open, 
    .read = seq_read,
};

#if defined(CONFIG_THERMAL_LIMIT_TEST)
static int proc_mt_cpufreq_limited_load_open(struct inode *inode, struct file *file)
{
    return single_open(file, mt_cpufreq_limited_load_read, NULL);
}
static const struct file_operations cpufreq_limited_load_proc_fops = {
    .owner = THIS_MODULE,
    .open  = proc_mt_cpufreq_limited_load_open, 
    .read = seq_read,
    .write = mt_cpufreq_limited_load_write,
};
#endif

#ifdef MT_DVFS_PTPOD_TEST
static const struct file_operations cpufreq_ptpod_test_proc_fops = {
    .owner = THIS_MODULE,
    .write = mt_cpufreq_ptpod_test_write,
};
#endif

#ifdef CPUFREQ_SDIO_TRANSFER
static const struct file_operations cpufreq_sdio_info_proc_fops = {
    .owner = THIS_MODULE,
    .write = mt_cpufreq_sdio_info_read,
};
#endif

#endif



/***********************************************************
* cpufreq initialization to register cpufreq platform driver
************************************************************/
static int __init mt_cpufreq_pdrv_init(void)
{
    int ret = 0;

    struct proc_dir_entry *mt_entry = NULL;
    struct proc_dir_entry *mt_cpufreq_dir = NULL;

    mt_cpufreq_dir = proc_mkdir("cpufreq", NULL);
    if (!mt_cpufreq_dir)
    {
        pr_err("[%s]: mkdir /proc/cpufreq failed\n", __FUNCTION__);
    }
    else
    {
        #if LINUX_VERSION_CODE < KERNEL_VERSION(3, 10, 0)
        mt_entry = create_proc_entry("cpufreq_debug", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_debug_read;
            mt_entry->write_proc = mt_cpufreq_debug_write;
        }

        mt_entry = create_proc_entry("cpufreq_limited_power", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_limited_power_read;
            mt_entry->write_proc = mt_cpufreq_limited_power_write;
        }

        mt_entry = create_proc_entry("cpufreq_state", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_state_read;
            mt_entry->write_proc = mt_cpufreq_state_write;
        }

        mt_entry = create_proc_entry("cpufreq_power_dump", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_power_dump_read;
        }

        #if defined(CONFIG_THERMAL_LIMIT_TEST)
        mt_entry = create_proc_entry("cpufreq_limited_load", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_limited_load_read;
            mt_entry->write_proc = mt_cpufreq_limited_load_write;
        }
        #endif

        #ifdef MT_DVFS_PTPOD_TEST
        mt_entry = create_proc_entry("cpufreq_ptpod_test", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->write_proc = mt_cpufreq_ptpod_test_write;
        }
        #endif

		#ifdef CPUFREQ_SDIO_TRANSFER
        mt_entry = create_proc_entry("cpufreq_sdio_info", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir);
        if (mt_entry)
        {
            mt_entry->read_proc = mt_cpufreq_sdio_info_read;
        }
		#endif
        #else
        if (proc_create("cpufreq_debug", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_debug_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_debug failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }

        if (proc_create("cpufreq_limited_power", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_limited_power_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_limited_power failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }

        if (proc_create("cpufreq_state", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_state_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_state failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }

        if (proc_create("cpufreq_power_dump", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_power_dump_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_power_dump failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }

        #if defined(CONFIG_THERMAL_LIMIT_TEST)
        if (proc_create("cpufreq_limited_load", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_limited_load_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_limited_load failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }
        #endif

        #ifdef MT_DVFS_PTPOD_TEST
        if (proc_create("cpufreq_ptpod_test", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_ptpod_test_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_ptpod_test failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }
        #endif

        #ifdef CPUFREQ_SDIO_TRANSFER
        if (proc_create("cpufreq_sdio_info", S_IRUGO | S_IWUSR | S_IWGRP, mt_cpufreq_dir, &cpufreq_sdio_info_proc_fops) == NULL) {
            xlog_printk(ANDROID_LOG_ERROR, "%s: create_proc_entry cpufreq_ptpod_test failed\n", __FUNCTION__);
            ASSERT(0);
            return -1;
        }
		#endif
        #endif
    }

    ret = platform_driver_register(&mt_cpufreq_pdrv);
    if (ret)
    {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "failed to register cpufreq driver\n");
        return ret;
    }
    else
    {
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "cpufreq driver registration done\n");
        xlog_printk(ANDROID_LOG_ERROR, "Power/DVFS", "g_cpufreq_get_ptp_level = %d\n", g_cpufreq_get_ptp_level);
        return 0;
    }
}

static void __exit mt_cpufreq_pdrv_exit(void)
{
    cpufreq_unregister_driver(&mt_cpufreq_driver);
}

module_init(mt_cpufreq_pdrv_init);
module_exit(mt_cpufreq_pdrv_exit);

MODULE_DESCRIPTION("MediaTek CPU Frequency Scaling driver");
MODULE_LICENSE("GPL");
