/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri Jun 23 12:04:39 2017
 *                 Full Compile MD5 Checksum  d53fae5c4e8bf636b6773b110918cde8
 *                     (minus title and desc)
 *                 MD5 Checksum               ea2359f42ea7a443e9587783bff4c0ac
 *
 * lock_release:   r_1115
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_M2MC1_L2_H__
#define BCHP_M2MC1_L2_H__

/***************************************************************************
 *M2MC1_L2 - M2MC1 Level 2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_M2MC1_L2_CPU_STATUS                 0x00be7000 /* [RO][32] CPU interrupt Status Register */
#define BCHP_M2MC1_L2_CPU_SET                    0x00be7004 /* [WO][32] CPU interrupt Set Register */
#define BCHP_M2MC1_L2_CPU_CLEAR                  0x00be7008 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS            0x00be700c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_M2MC1_L2_CPU_MASK_SET               0x00be7010 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR             0x00be7014 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_M2MC1_L2_PCI_STATUS                 0x00be7018 /* [RO][32] PCI interrupt Status Register */
#define BCHP_M2MC1_L2_PCI_SET                    0x00be701c /* [WO][32] PCI interrupt Set Register */
#define BCHP_M2MC1_L2_PCI_CLEAR                  0x00be7020 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS            0x00be7024 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_M2MC1_L2_PCI_MASK_SET               0x00be7028 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR             0x00be702c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_STATUS_reserved0_MASK                    0xffffff80
#define BCHP_M2MC1_L2_CPU_STATUS_reserved0_SHIFT                   7

/* M2MC1_L2 :: CPU_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC1_L2 :: CPU_STATUS :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK  0x00000020
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT 5

/* M2MC1_L2 :: CPU_STATUS :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_STRIPE_EN_ERROR_INTR_MASK    0x00000010
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_STRIPE_EN_ERROR_INTR_SHIFT   4

/* M2MC1_L2 :: CPU_STATUS :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: CPU_STATUS :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC1_L2_CPU_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC1_L2 :: CPU_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_CPU_STATUS_GR_BRIDGE_INTR_MASK               0x00000002
#define BCHP_M2MC1_L2_CPU_STATUS_GR_BRIDGE_INTR_SHIFT              1
#define BCHP_M2MC1_L2_CPU_STATUS_GR_BRIDGE_INTR_DEFAULT            0x00000000

/* M2MC1_L2 :: CPU_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_CPU_STATUS_M2MC_INTR_MASK                    0x00000001
#define BCHP_M2MC1_L2_CPU_STATUS_M2MC_INTR_SHIFT                   0
#define BCHP_M2MC1_L2_CPU_STATUS_M2MC_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_SET :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_SET_reserved0_MASK                       0xffffff80
#define BCHP_M2MC1_L2_CPU_SET_reserved0_SHIFT                      7

/* M2MC1_L2 :: CPU_SET :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_CPU_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK   0x00000040
#define BCHP_M2MC1_L2_CPU_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT  6

/* M2MC1_L2 :: CPU_SET :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_CPU_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK     0x00000020
#define BCHP_M2MC1_L2_CPU_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT    5

/* M2MC1_L2 :: CPU_SET :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_CPU_SET_DCEG_STRIPE_EN_ERROR_INTR_MASK       0x00000010
#define BCHP_M2MC1_L2_CPU_SET_DCEG_STRIPE_EN_ERROR_INTR_SHIFT      4

/* M2MC1_L2 :: CPU_SET :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_CPU_SET_DCEG_LEFT_NONZERO_WARNING_INTR_MASK  0x00000008
#define BCHP_M2MC1_L2_CPU_SET_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: CPU_SET :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_CPU_SET_DCEG_TOP_NONZERO_WARNING_INTR_MASK   0x00000004
#define BCHP_M2MC1_L2_CPU_SET_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT  2

/* M2MC1_L2 :: CPU_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_CPU_SET_GR_BRIDGE_INTR_MASK                  0x00000002
#define BCHP_M2MC1_L2_CPU_SET_GR_BRIDGE_INTR_SHIFT                 1
#define BCHP_M2MC1_L2_CPU_SET_GR_BRIDGE_INTR_DEFAULT               0x00000000

/* M2MC1_L2 :: CPU_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_CPU_SET_M2MC_INTR_MASK                       0x00000001
#define BCHP_M2MC1_L2_CPU_SET_M2MC_INTR_SHIFT                      0
#define BCHP_M2MC1_L2_CPU_SET_M2MC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_CLEAR_reserved0_MASK                     0xffffff80
#define BCHP_M2MC1_L2_CPU_CLEAR_reserved0_SHIFT                    7

/* M2MC1_L2 :: CPU_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC1_L2 :: CPU_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK   0x00000020
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT  5

/* M2MC1_L2 :: CPU_CLEAR :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_MASK     0x00000010
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_SHIFT    4

/* M2MC1_L2 :: CPU_CLEAR :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: CPU_CLEAR :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC1_L2_CPU_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC1_L2 :: CPU_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_CPU_CLEAR_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC1_L2_CPU_CLEAR_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC1_L2_CPU_CLEAR_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC1_L2 :: CPU_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_CPU_CLEAR_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC1_L2_CPU_CLEAR_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC1_L2_CPU_CLEAR_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_reserved0_MASK               0xffffff80
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_reserved0_SHIFT              7

/* M2MC1_L2 :: CPU_MASK_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: CPU_MASK_STATUS :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: CPU_MASK_STATUS :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: CPU_MASK_STATUS :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: CPU_MASK_STATUS :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: CPU_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_MASK          0x00000002
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_SHIFT         1
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT       0x00000000

/* M2MC1_L2 :: CPU_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_M2MC_MASK_MASK               0x00000001
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_M2MC_MASK_SHIFT              0
#define BCHP_M2MC1_L2_CPU_MASK_STATUS_M2MC_MASK_DEFAULT            0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_MASK_SET :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_reserved0_MASK                  0xffffff80
#define BCHP_M2MC1_L2_CPU_MASK_SET_reserved0_SHIFT                 7

/* M2MC1_L2 :: CPU_MASK_SET :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: CPU_MASK_SET :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: CPU_MASK_SET :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_MASK  0x00000010
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: CPU_MASK_SET :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: CPU_MASK_SET :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_CPU_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: CPU_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_GR_BRIDGE_MASK_MASK             0x00000002
#define BCHP_M2MC1_L2_CPU_MASK_SET_GR_BRIDGE_MASK_SHIFT            1
#define BCHP_M2MC1_L2_CPU_MASK_SET_GR_BRIDGE_MASK_DEFAULT          0x00000000

/* M2MC1_L2 :: CPU_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_CPU_MASK_SET_M2MC_MASK_MASK                  0x00000001
#define BCHP_M2MC1_L2_CPU_MASK_SET_M2MC_MASK_SHIFT                 0
#define BCHP_M2MC1_L2_CPU_MASK_SET_M2MC_MASK_DEFAULT               0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC1_L2 :: CPU_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_reserved0_MASK                0xffffff80
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_reserved0_SHIFT               7

/* M2MC1_L2 :: CPU_MASK_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: CPU_MASK_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: CPU_MASK_CLEAR :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: CPU_MASK_CLEAR :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: CPU_MASK_CLEAR :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: CPU_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC1_L2 :: CPU_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_M2MC_MASK_SHIFT               0
#define BCHP_M2MC1_L2_CPU_MASK_CLEAR_M2MC_MASK_DEFAULT             0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_STATUS_reserved0_MASK                    0xffffff80
#define BCHP_M2MC1_L2_PCI_STATUS_reserved0_SHIFT                   7

/* M2MC1_L2 :: PCI_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC1_L2 :: PCI_STATUS :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK  0x00000020
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT 5

/* M2MC1_L2 :: PCI_STATUS :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_STRIPE_EN_ERROR_INTR_MASK    0x00000010
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_STRIPE_EN_ERROR_INTR_SHIFT   4

/* M2MC1_L2 :: PCI_STATUS :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: PCI_STATUS :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC1_L2_PCI_STATUS_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC1_L2 :: PCI_STATUS :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_PCI_STATUS_GR_BRIDGE_INTR_MASK               0x00000002
#define BCHP_M2MC1_L2_PCI_STATUS_GR_BRIDGE_INTR_SHIFT              1
#define BCHP_M2MC1_L2_PCI_STATUS_GR_BRIDGE_INTR_DEFAULT            0x00000000

/* M2MC1_L2 :: PCI_STATUS :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_PCI_STATUS_M2MC_INTR_MASK                    0x00000001
#define BCHP_M2MC1_L2_PCI_STATUS_M2MC_INTR_SHIFT                   0
#define BCHP_M2MC1_L2_PCI_STATUS_M2MC_INTR_DEFAULT                 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_SET :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_SET_reserved0_MASK                       0xffffff80
#define BCHP_M2MC1_L2_PCI_SET_reserved0_SHIFT                      7

/* M2MC1_L2 :: PCI_SET :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_PCI_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK   0x00000040
#define BCHP_M2MC1_L2_PCI_SET_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT  6

/* M2MC1_L2 :: PCI_SET :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_PCI_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK     0x00000020
#define BCHP_M2MC1_L2_PCI_SET_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT    5

/* M2MC1_L2 :: PCI_SET :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_PCI_SET_DCEG_STRIPE_EN_ERROR_INTR_MASK       0x00000010
#define BCHP_M2MC1_L2_PCI_SET_DCEG_STRIPE_EN_ERROR_INTR_SHIFT      4

/* M2MC1_L2 :: PCI_SET :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_PCI_SET_DCEG_LEFT_NONZERO_WARNING_INTR_MASK  0x00000008
#define BCHP_M2MC1_L2_PCI_SET_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: PCI_SET :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_PCI_SET_DCEG_TOP_NONZERO_WARNING_INTR_MASK   0x00000004
#define BCHP_M2MC1_L2_PCI_SET_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT  2

/* M2MC1_L2 :: PCI_SET :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_PCI_SET_GR_BRIDGE_INTR_MASK                  0x00000002
#define BCHP_M2MC1_L2_PCI_SET_GR_BRIDGE_INTR_SHIFT                 1
#define BCHP_M2MC1_L2_PCI_SET_GR_BRIDGE_INTR_DEFAULT               0x00000000

/* M2MC1_L2 :: PCI_SET :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_PCI_SET_M2MC_INTR_MASK                       0x00000001
#define BCHP_M2MC1_L2_PCI_SET_M2MC_INTR_SHIFT                      0
#define BCHP_M2MC1_L2_PCI_SET_M2MC_INTR_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_CLEAR_reserved0_MASK                     0xffffff80
#define BCHP_M2MC1_L2_PCI_CLEAR_reserved0_SHIFT                    7

/* M2MC1_L2 :: PCI_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_INTR [06:06] */
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_MASK 0x00000040
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_INTR_SHIFT 6

/* M2MC1_L2 :: PCI_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_INTR [05:05] */
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_MASK   0x00000020
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_OUTPUT_SIZE_ERROR_INTR_SHIFT  5

/* M2MC1_L2 :: PCI_CLEAR :: DCEG_STRIPE_EN_ERROR_INTR [04:04] */
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_MASK     0x00000010
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_STRIPE_EN_ERROR_INTR_SHIFT    4

/* M2MC1_L2 :: PCI_CLEAR :: DCEG_LEFT_NONZERO_WARNING_INTR [03:03] */
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_MASK 0x00000008
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_LEFT_NONZERO_WARNING_INTR_SHIFT 3

/* M2MC1_L2 :: PCI_CLEAR :: DCEG_TOP_NONZERO_WARNING_INTR [02:02] */
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_MASK 0x00000004
#define BCHP_M2MC1_L2_PCI_CLEAR_DCEG_TOP_NONZERO_WARNING_INTR_SHIFT 2

/* M2MC1_L2 :: PCI_CLEAR :: GR_BRIDGE_INTR [01:01] */
#define BCHP_M2MC1_L2_PCI_CLEAR_GR_BRIDGE_INTR_MASK                0x00000002
#define BCHP_M2MC1_L2_PCI_CLEAR_GR_BRIDGE_INTR_SHIFT               1
#define BCHP_M2MC1_L2_PCI_CLEAR_GR_BRIDGE_INTR_DEFAULT             0x00000000

/* M2MC1_L2 :: PCI_CLEAR :: M2MC_INTR [00:00] */
#define BCHP_M2MC1_L2_PCI_CLEAR_M2MC_INTR_MASK                     0x00000001
#define BCHP_M2MC1_L2_PCI_CLEAR_M2MC_INTR_SHIFT                    0
#define BCHP_M2MC1_L2_PCI_CLEAR_M2MC_INTR_DEFAULT                  0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_MASK_STATUS :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_reserved0_MASK               0xffffff80
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_reserved0_SHIFT              7

/* M2MC1_L2 :: PCI_MASK_STATUS :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: PCI_MASK_STATUS :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: PCI_MASK_STATUS :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: PCI_MASK_STATUS :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: PCI_MASK_STATUS :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: PCI_MASK_STATUS :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_MASK          0x00000002
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_SHIFT         1
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_GR_BRIDGE_MASK_DEFAULT       0x00000000

/* M2MC1_L2 :: PCI_MASK_STATUS :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_M2MC_MASK_MASK               0x00000001
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_M2MC_MASK_SHIFT              0
#define BCHP_M2MC1_L2_PCI_MASK_STATUS_M2MC_MASK_DEFAULT            0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_MASK_SET :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_reserved0_MASK                  0xffffff80
#define BCHP_M2MC1_L2_PCI_MASK_SET_reserved0_SHIFT                 7

/* M2MC1_L2 :: PCI_MASK_SET :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: PCI_MASK_SET :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: PCI_MASK_SET :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_MASK  0x00000010
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: PCI_MASK_SET :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: PCI_MASK_SET :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_PCI_MASK_SET_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: PCI_MASK_SET :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_GR_BRIDGE_MASK_MASK             0x00000002
#define BCHP_M2MC1_L2_PCI_MASK_SET_GR_BRIDGE_MASK_SHIFT            1
#define BCHP_M2MC1_L2_PCI_MASK_SET_GR_BRIDGE_MASK_DEFAULT          0x00000000

/* M2MC1_L2 :: PCI_MASK_SET :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_PCI_MASK_SET_M2MC_MASK_MASK                  0x00000001
#define BCHP_M2MC1_L2_PCI_MASK_SET_M2MC_MASK_SHIFT                 0
#define BCHP_M2MC1_L2_PCI_MASK_SET_M2MC_MASK_DEFAULT               0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* M2MC1_L2 :: PCI_MASK_CLEAR :: reserved0 [31:07] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_reserved0_MASK                0xffffff80
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_reserved0_SHIFT               7

/* M2MC1_L2 :: PCI_MASK_CLEAR :: DCEG_OUTPUT_FORMAT_ERROR_MASK [06:06] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_MASK 0x00000040
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_FORMAT_ERROR_MASK_SHIFT 6

/* M2MC1_L2 :: PCI_MASK_CLEAR :: DCEG_OUTPUT_SIZE_ERROR_MASK [05:05] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_MASK 0x00000020
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_OUTPUT_SIZE_ERROR_MASK_SHIFT 5

/* M2MC1_L2 :: PCI_MASK_CLEAR :: DCEG_STRIPE_EN_ERROR_MASK [04:04] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_MASK 0x00000010
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_STRIPE_EN_ERROR_MASK_SHIFT 4

/* M2MC1_L2 :: PCI_MASK_CLEAR :: DCEG_LEFT_NONZERO_WARNING_MASK [03:03] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_MASK 0x00000008
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_LEFT_NONZERO_WARNING_MASK_SHIFT 3

/* M2MC1_L2 :: PCI_MASK_CLEAR :: DCEG_TOP_NONZERO_WARNING_MASK [02:02] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_MASK 0x00000004
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_DCEG_TOP_NONZERO_WARNING_MASK_SHIFT 2

/* M2MC1_L2 :: PCI_MASK_CLEAR :: GR_BRIDGE_MASK [01:01] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_MASK           0x00000002
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_SHIFT          1
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_GR_BRIDGE_MASK_DEFAULT        0x00000000

/* M2MC1_L2 :: PCI_MASK_CLEAR :: M2MC_MASK [00:00] */
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_M2MC_MASK_MASK                0x00000001
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_M2MC_MASK_SHIFT               0
#define BCHP_M2MC1_L2_PCI_MASK_CLEAR_M2MC_MASK_DEFAULT             0x00000001

#endif /* #ifndef BCHP_M2MC1_L2_H__ */

/* End of File */
