<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDECCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">EDECCR, External Debug Exception Catch Control Register</h1><p>The EDECCR characteristics are:</p><h2>Purpose</h2>
          <p>Controls Exception Catch debug events.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>OSLK</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table><h2>Configuration</h2><p>External register EDECCR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-oseccr_el1.html">OSECCR_EL1</a>.
          </p><p>External register EDECCR
                is architecturally mapped to
              AArch32 System register <a href="AArch32-dbgoseccr.html">DBGOSECCR</a>.
          </p><p>EDECCR is in the Core power domain.
      Some or all RW fields of this register have defined reset values. These apply only on a Cold reset. The register is not affected by a Warm reset and is not affected by an External debug reset.</p><h2>Attributes</h2>
          <p>EDECCR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The EDECCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#NSE">NSE</a></td><td class="lr" colspan="4"><a href="#SE">SE</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="NSE">NSE, bits [7:4]
                  </h4>
              <p>Coarse-grained Non-secure exception catch. If EL3 and EL2 are not implemented and the PE behaves as if <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is set to 0, this field is reserved, <span class="arm-defined-word">RES0</span>. Otherwise, possible values for this field are:</p>
            <table class="valuetable"><tr><th>NSE</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Exception Catch debug event disabled for Non-secure Exception levels.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Exception Catch debug event enabled for Non-secure EL1.</p>
                </td></tr><tr><td class="bitfield">0100</td><td>
                  <p>Exception Catch debug event enabled for Non-secure EL2.</p>
                </td></tr><tr><td class="bitfield">0110</td><td>
                  <p>Exception Catch debug event enabled for Non-secure EL1 and EL2.</p>
                </td></tr></table>
              <p>All other values are reserved. A value that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If this field is programmed with a reserved value then:</p>
            
              <ul>
                <li>
                  The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
                </li>
                <li>
                  The value returned for NSE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="SE">SE, bits [3:0]
                  </h4>
              <p>Coarse-grained Secure exception catch. If EL3 is not implemented and the PE behaves as if <a href="AArch64-scr_el3.html">SCR_EL3</a>.NS is set to 1, this field is reserved, <span class="arm-defined-word">RES0</span>. Otherwise, possible values for this field are:</p>
            <table class="valuetable"><tr><th>SE</th><th>Meaning</th></tr><tr><td class="bitfield">0000</td><td>
                  <p>Exception Catch debug event disabled for Secure Exception levels.</p>
                </td></tr><tr><td class="bitfield">0010</td><td>
                  <p>Exception Catch debug event enabled for Secure EL1.</p>
                </td></tr><tr><td class="bitfield">1000</td><td>
                  <p>Exception Catch debug event enabled for Secure EL3.</p>
                </td></tr><tr><td class="bitfield">1010</td><td>
                  <p>Exception Catch debug event enabled for Secure EL1 and EL3.</p>
                </td></tr></table>
              <p>All other values are reserved. A value that enables an Exception Catch debug event for an Exception level that is not implemented is reserved. If this field is programmed with a reserved value then:</p>
            
              <ul>
                <li>
                  The PE behaves as if it is programmed with a defined value, other than for a read of EDECCR.
                </li>
                <li>
                  The value returned for SE by a read of EDECCR is <span class="arm-defined-word">UNKNOWN</span>.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the EDECCR</h2><p>EDECCR can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x098</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
