-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:48:41 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_dlconstant_gpio_3_0 -prefix
--               design_1_dlconstant_gpio_3_0_ design_1_dlconstant_gpio_3_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1072)
`protect data_block
3ZuHDRnWjCee6m7OhXlmp3TxPIi/lXOvRZhs3svfTwbNeDHHwK+IZjV0WhrH5zkYfgbLWmfe248N
XkTHOl/XfeER5I26f5DPrP462GV7OA0oVfgd818cTJ9ptWcW//K+GKo+lsl2GO4mmzn6Ms990UIg
XyO6ZjsQluZwDHyT+8buN1auh4L5F9NeTTarjyoFwQyddQjJQRI/ZthHRpKkXtPFmtK/9PgqsqkD
cnU4hxCirtVJi3LDunjmy1maBNbqzbJTRSP76MfmWToxSRKaDgZuAuz02lDvy2C/h5pBro7+u7Qi
+TL5+oy8sEBba493oZhuhyUVkP3NI1GPuVs2EOCdrgzt3pxFVEkIShx4mcjtfl0KJJi2w40kfFPe
RAiVT+YmX2/g1G1LAfpJvd+7GqoWj44gkKEEnwK1hmxB2LzSl1540di+osNhaa0LQkQGAIjTT/Lr
gSgt1cayq7wz1QfzzZsyR9nVS1fiCCrMmG9sBHNF3ldXnabLB7Grtu6jA+UlMbJkpJv3NvOusoZI
7AkrYS5s0r45tMYDGGYNgwg1T2qAakNc4Vd7vnoCOe2QTpcA0/jNWcf6VwsypqJtoyrvzwAS237F
jLhGkvIdL2LaDOvENRMIbLaYshg6mV/YEV6i/gC1FATSedDGpSi2ghbWm+70hjKJtfPFAJ1v5v47
fmSRTxTuzZbCNuF/vhUXrWDcaorIOakl1n9ZhuUTTTbH81AwsuGRKvzsQn73sKkMi+oswwKSWeO0
NISEa5BbZ0ESs+U4I98VY5UlmAklUmOBaTDDlMFBXN7hsUCM9TPs2dYGNfWl5RVfqgt+aqlXScvA
ISZn9tjUwjzfU6ra6puqrSNxzZv0LeZ4yW5ul+R6iVSFG9dVgtpWii9d7z4WOpT0+N82FjOeiLc6
LVQWWrwbtNx0SoDXILGKRVkHLFUyhI/DaSERXC2xdfVPJ/mPEoMQVFkfB4g/0ZZjwlWRy2dq2Z+e
2EHLc7KAWC3RAR9CxqkLMWJXmw91oTqC/98+CTyupJp74raDNPstYSuKCiwTe6PpVzALGkhGka/C
cBxuLPB7VBp/TtQ4Hj+6eGfhL8XP/XvRXvmi1BoKUO3KR6RDiUskkPTpzPwK14P+dbyZ+yPqpVO2
/NwGqTABJURwYi1I1A96smfTSgxcboNSsKINSs2Nd132U4qCZyxvNs6sJNp0+RLu/UoPzVkqN244
93XRdOdPgKw6YKDl19ypfCDdaA6KEk8aswPnjZms8HaYyU4mEuUupjuzMn44TtQwfeIiXW0iMrPB
psoKh8ChVl4wgeGJkuCM2AW7pBZ//JPjyPkD/FFK2as7sn/THrZ0o/FPjwIyiI9g7/lqyHzLo+8A
NVzvZDbdpNBzTcLTukplryjqScxsVD89BH10EgLwGw5FnYo7S3LWaaqVQ2AyIw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dlconstant_gpio_3_0 is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dlconstant_gpio_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dlconstant_gpio_3_0 : entity is "design_1_dlconstant_gpio_3_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dlconstant_gpio_3_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dlconstant_gpio_3_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dlconstant_gpio_3_0 : entity is "dlconstant,Vivado 2020.2";
end design_1_dlconstant_gpio_3_0;

architecture STRUCTURE of design_1_dlconstant_gpio_3_0 is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.design_1_dlconstant_gpio_3_0_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
