// Seed: 1801180464
module module_0;
  supply1 [1 : -1] id_1;
  assign module_1.id_2 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    output logic id_2
);
  wire id_4;
  always @(negedge id_1)
    if (1) id_2 <= id_4;
    else if (-1) $signed(8);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_1;
endmodule
