strict digraph "compose( ,  )" {
	node [label="\N"];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f39768f71d0>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3976896bd0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768e3110>",
		fillcolor=firebrick,
		label="16:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768e3110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"16:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f39768f1450>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768f1390>",
		fillcolor=firebrick,
		label="20:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768f1390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "20:NS"	[cond="['q']",
		label="(q == 4'b1010)",
		lineno=19];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768fdd10>",
		fillcolor=firebrick,
		label="22:NS
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768fdd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"19:IF" -> "22:NS"	[cond="['q']",
		label="!((q == 4'b1010))",
		lineno=19];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f39768e3ed0>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3976975790>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"20:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f39768e3210>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "18:BL"	[cond="['slowena']",
		label="(slowena == 1'b1)",
		lineno=17];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768e6750>",
		fillcolor=firebrick,
		label="25:NS
q <= q;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f39768e6750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "25:NS"	[cond="['slowena']",
		label="!((slowena == 1'b1))",
		lineno=17];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"15:IF" -> "16:NS"	[cond="['reset']",
		label="(reset == 1'b1)",
		lineno=15];
	"15:IF" -> "17:IF"	[cond="['reset']",
		label="!((reset == 1'b1))",
		lineno=15];
	"22:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"25:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
