#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x1427624c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1427755c0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1427abd80 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1427b5000_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x1427c0720_0 .var "out", 31 0;
S_0x1427aab30 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c07e0_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1427c0880_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c0930_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x1427c09e0_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c0a90_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1427c0b70_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x142796840 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c0cb0_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x1427c0d60_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c0e10_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1427c0ec0_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1427c0f70_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x1427b57a0 .event posedge, v0x1427c0cb0_0;
S_0x1427a9dc0 .scope module, "srav_tb" "srav_tb" 7 1;
 .timescale 0 0;
v0x1427cdb40_0 .net "active", 0 0, L_0x1427d64e0;  1 drivers
v0x1427cdbf0_0 .var "clk", 0 0;
v0x1427cdd00_0 .var "clk_enable", 0 0;
v0x1427cdd90_0 .net "data_address", 31 0, v0x1427cbb20_0;  1 drivers
v0x1427cde20_0 .net "data_read", 0 0, L_0x1427d5b20;  1 drivers
v0x1427cdeb0_0 .var "data_readdata", 31 0;
v0x1427cdf40_0 .net "data_write", 0 0, L_0x1427d55b0;  1 drivers
v0x1427cdfd0_0 .net "data_writedata", 31 0, v0x1427c4930_0;  1 drivers
v0x1427ce0a0_0 .net "instr_address", 31 0, L_0x1427d6610;  1 drivers
v0x1427ce1b0_0 .var "instr_readdata", 31 0;
v0x1427ce240_0 .net "register_v0", 31 0, L_0x1427d3e60;  1 drivers
v0x1427ce310_0 .var "reset", 0 0;
v0x1427ce420_0 .var "testlower5", 4 0;
S_0x1427c10d0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 37, 7 37 0, S_0x1427a9dc0;
 .timescale 0 0;
v0x1427c12a0_0 .var "expected", 31 0;
v0x1427c1360_0 .var "funct", 5 0;
v0x1427c1410_0 .var "i", 4 0;
v0x1427c14d0_0 .var "imm", 15 0;
v0x1427c1580_0 .var "imm_instr", 31 0;
v0x1427c1670_0 .var "opcode", 5 0;
v0x1427c1720_0 .var "r_instr", 31 0;
v0x1427c17d0_0 .var "rd", 4 0;
v0x1427c1880_0 .var "rs", 4 0;
v0x1427c1990_0 .var "rt", 4 0;
v0x1427c1a40_0 .var "shamt", 4 0;
v0x1427c1af0_0 .var "test", 31 0;
E_0x142790cf0 .event posedge, v0x1427c4c40_0;
S_0x1427c1ba0 .scope module, "dut" "mips_cpu_harvard" 7 129, 8 1 0, S_0x1427a9dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1427cf020 .functor OR 1, L_0x1427cecd0, L_0x1427ceee0, C4<0>, C4<0>;
L_0x1427cf110 .functor BUFZ 1, L_0x1427ce7c0, C4<0>, C4<0>, C4<0>;
L_0x1427cf540 .functor AND 1, L_0x1427ce7c0, L_0x1427cf690, C4<1>, C4<1>;
L_0x1427cf810 .functor OR 1, L_0x1427cf540, L_0x1427cf5b0, C4<0>, C4<0>;
L_0x1427cf940 .functor OR 1, L_0x1427cf810, L_0x1427cf3c0, C4<0>, C4<0>;
L_0x1427cfa60 .functor OR 1, L_0x1427cf940, L_0x1427d0d00, C4<0>, C4<0>;
L_0x1427cfb10 .functor OR 1, L_0x1427cfa60, L_0x1427d0790, C4<0>, C4<0>;
L_0x1427d06a0 .functor AND 1, L_0x1427d01b0, L_0x1427d02d0, C4<1>, C4<1>;
L_0x1427d0790 .functor OR 1, L_0x1427cff50, L_0x1427d06a0, C4<0>, C4<0>;
L_0x1427d0d00 .functor AND 1, L_0x1427d0480, L_0x1427d09b0, C4<1>, C4<1>;
L_0x1427d1260 .functor OR 1, L_0x1427d0ba0, L_0x1427d0ed0, C4<0>, C4<0>;
L_0x1427cf2e0 .functor OR 1, L_0x1427d1650, L_0x1427d1900, C4<0>, C4<0>;
L_0x1427d1c30 .functor AND 1, L_0x1427d1120, L_0x1427cf2e0, C4<1>, C4<1>;
L_0x1427d1e30 .functor OR 1, L_0x1427d1ac0, L_0x1427d1f70, C4<0>, C4<0>;
L_0x1427d22c0 .functor OR 1, L_0x1427d1e30, L_0x1427d21a0, C4<0>, C4<0>;
L_0x1427d1d20 .functor AND 1, L_0x1427ce7c0, L_0x1427d22c0, C4<1>, C4<1>;
L_0x1427d2050 .functor AND 1, L_0x1427ce7c0, L_0x1427d24b0, C4<1>, C4<1>;
L_0x1427d2370 .functor AND 1, L_0x1427ce7c0, L_0x1427d0580, C4<1>, C4<1>;
L_0x1427d2f70 .functor AND 1, v0x1427cba00_0, v0x1427cd840_0, C4<1>, C4<1>;
L_0x1427d2fe0 .functor AND 1, L_0x1427d2f70, L_0x1427cfb10, C4<1>, C4<1>;
L_0x1427d3110 .functor OR 1, L_0x1427d0790, L_0x1427d0d00, C4<0>, C4<0>;
L_0x1427d3ed0 .functor BUFZ 32, L_0x1427d3ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1427d3fc0 .functor BUFZ 32, L_0x1427d3d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1427d4f30 .functor AND 1, v0x1427cdd00_0, L_0x1427d1d20, C4<1>, C4<1>;
L_0x1427d4fa0 .functor AND 1, L_0x1427d4f30, v0x1427cba00_0, C4<1>, C4<1>;
L_0x1427d37e0 .functor AND 1, L_0x1427d4fa0, L_0x1427d5180, C4<1>, C4<1>;
L_0x1427d5460 .functor AND 1, v0x1427cba00_0, v0x1427cd840_0, C4<1>, C4<1>;
L_0x1427d55b0 .functor AND 1, L_0x1427d5460, L_0x1427cfce0, C4<1>, C4<1>;
L_0x1427d5220 .functor OR 1, L_0x1427d5660, L_0x1427d5700, C4<0>, C4<0>;
L_0x1427d5ab0 .functor AND 1, L_0x1427d5220, L_0x1427d5310, C4<1>, C4<1>;
L_0x1427d5b20 .functor OR 1, L_0x1427cf3c0, L_0x1427d5ab0, C4<0>, C4<0>;
L_0x1427d64e0 .functor BUFZ 1, v0x1427cba00_0, C4<0>, C4<0>, C4<0>;
L_0x1427d6610 .functor BUFZ 32, v0x1427cba90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1427c6cd0_0 .net *"_ivl_100", 31 0, L_0x1427d0910;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c6d60_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c6df0_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x1427c6e80_0 .net *"_ivl_106", 0 0, L_0x1427d0480;  1 drivers
v0x1427c6f10_0 .net *"_ivl_109", 5 0, L_0x1427d0b00;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1427c6fb0_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x1427c7060_0 .net *"_ivl_112", 0 0, L_0x1427d09b0;  1 drivers
v0x1427c7100_0 .net *"_ivl_116", 31 0, L_0x1427d0e30;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c71b0_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1427c72c0_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1427c7370_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x1427c7420_0 .net *"_ivl_122", 0 0, L_0x1427d0ba0;  1 drivers
v0x1427c74c0_0 .net *"_ivl_124", 31 0, L_0x1427d1040;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c7570_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1427c7620_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x1427c76d0_0 .net *"_ivl_130", 0 0, L_0x1427d0ed0;  1 drivers
v0x1427c7770_0 .net *"_ivl_134", 31 0, L_0x1427d13b0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c7900_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c7990_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x1427c7a40_0 .net *"_ivl_140", 0 0, L_0x1427d1120;  1 drivers
v0x1427c7ae0_0 .net *"_ivl_143", 5 0, L_0x1427d1760;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1427c7b90_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x1427c7c40_0 .net *"_ivl_146", 0 0, L_0x1427d1650;  1 drivers
v0x1427c7ce0_0 .net *"_ivl_149", 5 0, L_0x1427d1a20;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1427c7d90_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x1427c7e40_0 .net *"_ivl_152", 0 0, L_0x1427d1900;  1 drivers
v0x1427c7ee0_0 .net *"_ivl_155", 0 0, L_0x1427cf2e0;  1 drivers
v0x1427c7f80_0 .net *"_ivl_159", 1 0, L_0x1427d1d90;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1427c8030_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1427c80e0_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x1427c8190_0 .net *"_ivl_162", 0 0, L_0x1427d1ac0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1427c8230_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x1427c82e0_0 .net *"_ivl_166", 0 0, L_0x1427d1f70;  1 drivers
v0x1427c7810_0 .net *"_ivl_169", 0 0, L_0x1427d1e30;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1427c8570_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x1427c8600_0 .net *"_ivl_172", 0 0, L_0x1427d21a0;  1 drivers
v0x1427c8690_0 .net *"_ivl_175", 0 0, L_0x1427d22c0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1427c8720_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x1427c87c0_0 .net *"_ivl_180", 0 0, L_0x1427d24b0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1427c8860_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x1427c8910_0 .net *"_ivl_186", 0 0, L_0x1427d0580;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1427c89b0_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x1427c8a60_0 .net *"_ivl_197", 4 0, L_0x1427d2ba0;  1 drivers
v0x1427c8b10_0 .net *"_ivl_199", 4 0, L_0x1427d2a30;  1 drivers
v0x1427c8bc0_0 .net *"_ivl_20", 31 0, L_0x1427ceb30;  1 drivers
v0x1427c8c70_0 .net *"_ivl_200", 4 0, L_0x1427d2ad0;  1 drivers
v0x1427c8d20_0 .net *"_ivl_205", 0 0, L_0x1427d2f70;  1 drivers
v0x1427c8dc0_0 .net *"_ivl_209", 0 0, L_0x1427d3110;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1427c8e60_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x1427c8f10_0 .net *"_ivl_212", 31 0, L_0x1427d2100;  1 drivers
v0x1427c8fc0_0 .net *"_ivl_214", 31 0, L_0x1427d2c40;  1 drivers
v0x1427c9070_0 .net *"_ivl_216", 31 0, L_0x1427d34b0;  1 drivers
v0x1427c9120_0 .net *"_ivl_218", 31 0, L_0x1427d3370;  1 drivers
v0x1427c91d0_0 .net *"_ivl_227", 0 0, L_0x1427d4f30;  1 drivers
v0x1427c9270_0 .net *"_ivl_229", 0 0, L_0x1427d4fa0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c9310_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x1427c93c0_0 .net *"_ivl_230", 31 0, L_0x1427d50e0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c9470_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1427c9520_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x1427c95d0_0 .net *"_ivl_236", 0 0, L_0x1427d5180;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1427c9670_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x1427c9720_0 .net *"_ivl_241", 0 0, L_0x1427d5460;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1427c97c0_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1427c9870_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x1427c9920_0 .net *"_ivl_255", 0 0, L_0x1427d5310;  1 drivers
v0x1427c8380_0 .net *"_ivl_257", 0 0, L_0x1427d5ab0;  1 drivers
v0x1427c8420_0 .net *"_ivl_26", 0 0, L_0x1427cecd0;  1 drivers
v0x1427c84c0_0 .net *"_ivl_261", 15 0, L_0x1427d5f50;  1 drivers
v0x1427c99b0_0 .net *"_ivl_262", 17 0, L_0x1427d57e0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1427c9a60_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x1427c9b10_0 .net *"_ivl_268", 15 0, L_0x1427d6200;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1427c9bc0_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x1427c9c70_0 .net *"_ivl_273", 0 0, L_0x1427d6130;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1427c9d20_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c9dd0_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x1427c9e80_0 .net *"_ivl_278", 13 0, L_0x1427d62a0;  1 drivers
v0x1427c9f30_0 .net *"_ivl_28", 31 0, L_0x1427cedf0;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c9fe0_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1427ca090_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x1427ca140_0 .net *"_ivl_34", 0 0, L_0x1427ceee0;  1 drivers
v0x1427ca1e0_0 .net *"_ivl_4", 31 0, L_0x1427ce670;  1 drivers
v0x1427ca290_0 .net *"_ivl_41", 2 0, L_0x1427cf1c0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1427ca340_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x1427ca3f0_0 .net *"_ivl_47", 2 0, L_0x1427cf4a0;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1427ca4a0_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x1427ca550_0 .net *"_ivl_53", 0 0, L_0x1427cf690;  1 drivers
v0x1427ca5f0_0 .net *"_ivl_55", 0 0, L_0x1427cf540;  1 drivers
v0x1427ca690_0 .net *"_ivl_57", 0 0, L_0x1427cf810;  1 drivers
v0x1427ca730_0 .net *"_ivl_59", 0 0, L_0x1427cf940;  1 drivers
v0x1427ca7d0_0 .net *"_ivl_61", 0 0, L_0x1427cfa60;  1 drivers
v0x1427ca870_0 .net *"_ivl_65", 2 0, L_0x1427cfc20;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1427ca920_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427ca9d0_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x1427caa80_0 .net *"_ivl_70", 31 0, L_0x1427cfeb0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427cab30_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1427cabe0_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x1427cac90_0 .net *"_ivl_76", 0 0, L_0x1427cff50;  1 drivers
v0x1427cad30_0 .net *"_ivl_78", 31 0, L_0x1427d0110;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427cade0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427cae90_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1427caf40_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x1427caff0_0 .net *"_ivl_84", 0 0, L_0x1427d01b0;  1 drivers
v0x1427cb090_0 .net *"_ivl_87", 0 0, L_0x1427d0070;  1 drivers
v0x1427cb140_0 .net *"_ivl_88", 31 0, L_0x1427d0380;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427cb1f0_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1427cb2a0_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x1427cb350_0 .net *"_ivl_94", 0 0, L_0x1427d02d0;  1 drivers
v0x1427cb3f0_0 .net *"_ivl_97", 0 0, L_0x1427d06a0;  1 drivers
v0x1427cb490_0 .net "active", 0 0, L_0x1427d64e0;  alias, 1 drivers
v0x1427cb530_0 .net "alu_op1", 31 0, L_0x1427d3ed0;  1 drivers
v0x1427cb5d0_0 .net "alu_op2", 31 0, L_0x1427d3fc0;  1 drivers
v0x1427cb670_0 .net "alui_instr", 0 0, L_0x1427cf5b0;  1 drivers
v0x1427cb710_0 .net "b_flag", 0 0, v0x1427c27f0_0;  1 drivers
v0x1427cb7c0_0 .net "b_imm", 17 0, L_0x1427d6010;  1 drivers
v0x1427cb850_0 .net "b_offset", 31 0, L_0x1427d6400;  1 drivers
v0x1427cb8e0_0 .net "clk", 0 0, v0x1427cdbf0_0;  1 drivers
v0x1427cb970_0 .net "clk_enable", 0 0, v0x1427cdd00_0;  1 drivers
v0x1427cba00_0 .var "cpu_active", 0 0;
v0x1427cba90_0 .var "curr_addr", 31 0;
v0x1427cbb20_0 .var "data_address", 31 0;
v0x1427cbbc0_0 .net "data_read", 0 0, L_0x1427d5b20;  alias, 1 drivers
v0x1427cbc60_0 .net "data_readdata", 31 0, v0x1427cdeb0_0;  1 drivers
v0x1427cbd40_0 .net "data_write", 0 0, L_0x1427d55b0;  alias, 1 drivers
v0x1427cbde0_0 .net "data_writedata", 31 0, v0x1427c4930_0;  alias, 1 drivers
v0x1427cbe80_0 .var "delay_slot", 31 0;
v0x1427cbf20_0 .net "effective_addr", 31 0, v0x1427c2bb0_0;  1 drivers
v0x1427cbfc0_0 .net "funct_code", 5 0, L_0x1427ce5d0;  1 drivers
v0x1427cc070_0 .net "hi_out", 31 0, v0x1427c4cf0_0;  1 drivers
v0x1427cc130_0 .net "hl_reg_enable", 0 0, L_0x1427d37e0;  1 drivers
v0x1427cc200_0 .net "instr_address", 31 0, L_0x1427d6610;  alias, 1 drivers
v0x1427cc2a0_0 .net "instr_opcode", 5 0, L_0x1427ce4b0;  1 drivers
v0x1427cc340_0 .net "instr_readdata", 31 0, v0x1427ce1b0_0;  1 drivers
v0x1427cc410_0 .net "j_imm", 0 0, L_0x1427d1260;  1 drivers
v0x1427cc4b0_0 .net "j_reg", 0 0, L_0x1427d1c30;  1 drivers
v0x1427cc550_0 .net "link_const", 0 0, L_0x1427d0790;  1 drivers
v0x1427cc5f0_0 .net "link_reg", 0 0, L_0x1427d0d00;  1 drivers
v0x1427cc690_0 .net "lo_out", 31 0, v0x1427c5420_0;  1 drivers
v0x1427cc730_0 .net "load_data", 31 0, v0x1427c3ca0_0;  1 drivers
v0x1427cc7e0_0 .net "load_instr", 0 0, L_0x1427cf3c0;  1 drivers
v0x1427cc870_0 .net "lw", 0 0, L_0x1427ce8e0;  1 drivers
v0x1427cc910_0 .net "mfhi", 0 0, L_0x1427d2050;  1 drivers
v0x1427cc9b0_0 .net "mflo", 0 0, L_0x1427d2370;  1 drivers
v0x1427cca50_0 .net "movefrom", 0 0, L_0x1427cf020;  1 drivers
v0x1427ccaf0_0 .net "muldiv", 0 0, L_0x1427d1d20;  1 drivers
v0x1427ccb90_0 .var "next_delay_slot", 31 0;
v0x1427ccc40_0 .net "partial_store", 0 0, L_0x1427d5220;  1 drivers
v0x1427ccce0_0 .net "r_format", 0 0, L_0x1427ce7c0;  1 drivers
v0x1427ccd80_0 .net "reg_a_read_data", 31 0, L_0x1427d3ac0;  1 drivers
v0x1427cce40_0 .net "reg_a_read_index", 4 0, L_0x1427d2950;  1 drivers
v0x1427ccef0_0 .net "reg_b_read_data", 31 0, L_0x1427d3d70;  1 drivers
v0x1427ccf80_0 .net "reg_b_read_index", 4 0, L_0x1427d2590;  1 drivers
v0x1427cd040_0 .net "reg_dst", 0 0, L_0x1427cf110;  1 drivers
v0x1427cd0d0_0 .net "reg_write", 0 0, L_0x1427cfb10;  1 drivers
v0x1427cd170_0 .net "reg_write_data", 31 0, L_0x1427d3740;  1 drivers
v0x1427cd230_0 .net "reg_write_enable", 0 0, L_0x1427d2fe0;  1 drivers
v0x1427cd2e0_0 .net "reg_write_index", 4 0, L_0x1427d2e10;  1 drivers
v0x1427cd390_0 .net "register_v0", 31 0, L_0x1427d3e60;  alias, 1 drivers
v0x1427cd440_0 .net "reset", 0 0, v0x1427ce310_0;  1 drivers
v0x1427cd4d0_0 .net "result", 31 0, v0x1427c3000_0;  1 drivers
v0x1427cd580_0 .net "result_hi", 31 0, v0x1427c29a0_0;  1 drivers
v0x1427cd650_0 .net "result_lo", 31 0, v0x1427c2b00_0;  1 drivers
v0x1427cd720_0 .net "sb", 0 0, L_0x1427d5660;  1 drivers
v0x1427cd7b0_0 .net "sh", 0 0, L_0x1427d5700;  1 drivers
v0x1427cd840_0 .var "state", 0 0;
v0x1427cd8e0_0 .net "store_instr", 0 0, L_0x1427cfce0;  1 drivers
v0x1427cd980_0 .net "sw", 0 0, L_0x1427cea50;  1 drivers
E_0x1427c1610/0 .event edge, v0x1427c27f0_0, v0x1427cbe80_0, v0x1427cb850_0, v0x1427cc410_0;
E_0x1427c1610/1 .event edge, v0x1427c2a50_0, v0x1427cc4b0_0, v0x1427c60e0_0;
E_0x1427c1610 .event/or E_0x1427c1610/0, E_0x1427c1610/1;
E_0x1427c1f30 .event edge, v0x1427c4610_0, v0x1427c2bb0_0;
L_0x1427ce4b0 .part v0x1427ce1b0_0, 26, 6;
L_0x1427ce5d0 .part v0x1427ce1b0_0, 0, 6;
L_0x1427ce670 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x148088010;
L_0x1427ce7c0 .cmp/eq 32, L_0x1427ce670, L_0x148088058;
L_0x1427ce8e0 .cmp/eq 6, L_0x1427ce4b0, L_0x1480880a0;
L_0x1427cea50 .cmp/eq 6, L_0x1427ce4b0, L_0x1480880e8;
L_0x1427ceb30 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x148088130;
L_0x1427cecd0 .cmp/eq 32, L_0x1427ceb30, L_0x148088178;
L_0x1427cedf0 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x1480881c0;
L_0x1427ceee0 .cmp/eq 32, L_0x1427cedf0, L_0x148088208;
L_0x1427cf1c0 .part L_0x1427ce4b0, 3, 3;
L_0x1427cf3c0 .cmp/eq 3, L_0x1427cf1c0, L_0x148088250;
L_0x1427cf4a0 .part L_0x1427ce4b0, 3, 3;
L_0x1427cf5b0 .cmp/eq 3, L_0x1427cf4a0, L_0x148088298;
L_0x1427cf690 .reduce/nor L_0x1427d1d20;
L_0x1427cfc20 .part L_0x1427ce4b0, 3, 3;
L_0x1427cfce0 .cmp/eq 3, L_0x1427cfc20, L_0x1480882e0;
L_0x1427cfeb0 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x148088328;
L_0x1427cff50 .cmp/eq 32, L_0x1427cfeb0, L_0x148088370;
L_0x1427d0110 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x1480883b8;
L_0x1427d01b0 .cmp/eq 32, L_0x1427d0110, L_0x148088400;
L_0x1427d0070 .part v0x1427ce1b0_0, 20, 1;
L_0x1427d0380 .concat [ 1 31 0 0], L_0x1427d0070, L_0x148088448;
L_0x1427d02d0 .cmp/eq 32, L_0x1427d0380, L_0x148088490;
L_0x1427d0910 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x1480884d8;
L_0x1427d0480 .cmp/eq 32, L_0x1427d0910, L_0x148088520;
L_0x1427d0b00 .part v0x1427ce1b0_0, 0, 6;
L_0x1427d09b0 .cmp/eq 6, L_0x1427d0b00, L_0x148088568;
L_0x1427d0e30 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x1480885b0;
L_0x1427d0ba0 .cmp/eq 32, L_0x1427d0e30, L_0x1480885f8;
L_0x1427d1040 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x148088640;
L_0x1427d0ed0 .cmp/eq 32, L_0x1427d1040, L_0x148088688;
L_0x1427d13b0 .concat [ 6 26 0 0], L_0x1427ce4b0, L_0x1480886d0;
L_0x1427d1120 .cmp/eq 32, L_0x1427d13b0, L_0x148088718;
L_0x1427d1760 .part v0x1427ce1b0_0, 0, 6;
L_0x1427d1650 .cmp/eq 6, L_0x1427d1760, L_0x148088760;
L_0x1427d1a20 .part v0x1427ce1b0_0, 0, 6;
L_0x1427d1900 .cmp/eq 6, L_0x1427d1a20, L_0x1480887a8;
L_0x1427d1d90 .part L_0x1427ce5d0, 3, 2;
L_0x1427d1ac0 .cmp/eq 2, L_0x1427d1d90, L_0x1480887f0;
L_0x1427d1f70 .cmp/eq 6, L_0x1427ce5d0, L_0x148088838;
L_0x1427d21a0 .cmp/eq 6, L_0x1427ce5d0, L_0x148088880;
L_0x1427d24b0 .cmp/eq 6, L_0x1427ce5d0, L_0x1480888c8;
L_0x1427d0580 .cmp/eq 6, L_0x1427ce5d0, L_0x148088910;
L_0x1427d2950 .part v0x1427ce1b0_0, 21, 5;
L_0x1427d2590 .part v0x1427ce1b0_0, 16, 5;
L_0x1427d2ba0 .part v0x1427ce1b0_0, 11, 5;
L_0x1427d2a30 .part v0x1427ce1b0_0, 16, 5;
L_0x1427d2ad0 .functor MUXZ 5, L_0x1427d2a30, L_0x1427d2ba0, L_0x1427cf110, C4<>;
L_0x1427d2e10 .functor MUXZ 5, L_0x1427d2ad0, L_0x148088958, L_0x1427d0790, C4<>;
L_0x1427d2100 .arith/sum 32, v0x1427cbe80_0, L_0x1480889a0;
L_0x1427d2c40 .functor MUXZ 32, v0x1427c3000_0, v0x1427c3ca0_0, L_0x1427cf3c0, C4<>;
L_0x1427d34b0 .functor MUXZ 32, L_0x1427d2c40, v0x1427c5420_0, L_0x1427d2370, C4<>;
L_0x1427d3370 .functor MUXZ 32, L_0x1427d34b0, v0x1427c4cf0_0, L_0x1427d2050, C4<>;
L_0x1427d3740 .functor MUXZ 32, L_0x1427d3370, L_0x1427d2100, L_0x1427d3110, C4<>;
L_0x1427d50e0 .concat [ 1 31 0 0], v0x1427cd840_0, L_0x148088ac0;
L_0x1427d5180 .cmp/eq 32, L_0x1427d50e0, L_0x148088b08;
L_0x1427d5660 .cmp/eq 6, L_0x1427ce4b0, L_0x148088b50;
L_0x1427d5700 .cmp/eq 6, L_0x1427ce4b0, L_0x148088b98;
L_0x1427d5310 .reduce/nor v0x1427cd840_0;
L_0x1427d5f50 .part v0x1427ce1b0_0, 0, 16;
L_0x1427d57e0 .concat [ 16 2 0 0], L_0x1427d5f50, L_0x148088c28;
L_0x1427d6200 .part L_0x1427d57e0, 0, 16;
L_0x1427d6010 .concat [ 2 16 0 0], L_0x148088c70, L_0x1427d6200;
L_0x1427d6130 .part L_0x1427d6010, 17, 1;
L_0x1427d62a0 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x1427d6130, C4<>;
L_0x1427d6400 .concat [ 18 14 0 0], L_0x1427d6010, L_0x1427d62a0;
S_0x1427c1f60 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1427c22c0_0 .net *"_ivl_10", 15 0, L_0x1427d48c0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1427c2380_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x1427c2430_0 .net *"_ivl_17", 15 0, L_0x1427d4a00;  1 drivers
v0x1427c24f0_0 .net *"_ivl_5", 0 0, L_0x1427d4210;  1 drivers
v0x1427c25a0_0 .net *"_ivl_6", 15 0, L_0x1427d1800;  1 drivers
v0x1427c2690_0 .net *"_ivl_9", 15 0, L_0x1427d45c0;  1 drivers
v0x1427c2740_0 .net "addr_rt", 4 0, L_0x1427d4c70;  1 drivers
v0x1427c27f0_0 .var "b_flag", 0 0;
v0x1427c2890_0 .net "funct", 5 0, L_0x1427d3200;  1 drivers
v0x1427c29a0_0 .var "hi", 31 0;
v0x1427c2a50_0 .net "instructionword", 31 0, v0x1427ce1b0_0;  alias, 1 drivers
v0x1427c2b00_0 .var "lo", 31 0;
v0x1427c2bb0_0 .var "memaddroffset", 31 0;
v0x1427c2c60_0 .var "multresult", 63 0;
v0x1427c2d10_0 .net "op1", 31 0, L_0x1427d3ed0;  alias, 1 drivers
v0x1427c2dc0_0 .net "op2", 31 0, L_0x1427d3fc0;  alias, 1 drivers
v0x1427c2e70_0 .net "opcode", 5 0, L_0x1427d4170;  1 drivers
v0x1427c3000_0 .var "result", 31 0;
v0x1427c3090_0 .net "shamt", 4 0, L_0x1427d4bd0;  1 drivers
v0x1427c3140_0 .net/s "sign_op1", 31 0, L_0x1427d3ed0;  alias, 1 drivers
v0x1427c3200_0 .net/s "sign_op2", 31 0, L_0x1427d3fc0;  alias, 1 drivers
v0x1427c3290_0 .net "simmediatedata", 31 0, L_0x1427d4960;  1 drivers
v0x1427c3320_0 .net "simmediatedatas", 31 0, L_0x1427d4960;  alias, 1 drivers
v0x1427c33b0_0 .net "uimmediatedata", 31 0, L_0x1427d4aa0;  1 drivers
v0x1427c3440_0 .net "unsign_op1", 31 0, L_0x1427d3ed0;  alias, 1 drivers
v0x1427c3510_0 .net "unsign_op2", 31 0, L_0x1427d3fc0;  alias, 1 drivers
v0x1427c35f0_0 .var "unsigned_result", 31 0;
E_0x1427c2230/0 .event edge, v0x1427c2e70_0, v0x1427c2d10_0, v0x1427c3290_0, v0x1427c2890_0;
E_0x1427c2230/1 .event edge, v0x1427c2dc0_0, v0x1427c3090_0, v0x1427c2c60_0, v0x1427c2740_0;
E_0x1427c2230/2 .event edge, v0x1427c33b0_0, v0x1427c35f0_0;
E_0x1427c2230 .event/or E_0x1427c2230/0, E_0x1427c2230/1, E_0x1427c2230/2;
L_0x1427d4170 .part v0x1427ce1b0_0, 26, 6;
L_0x1427d3200 .part v0x1427ce1b0_0, 0, 6;
L_0x1427d4210 .part v0x1427ce1b0_0, 15, 1;
LS_0x1427d1800_0_0 .concat [ 1 1 1 1], L_0x1427d4210, L_0x1427d4210, L_0x1427d4210, L_0x1427d4210;
LS_0x1427d1800_0_4 .concat [ 1 1 1 1], L_0x1427d4210, L_0x1427d4210, L_0x1427d4210, L_0x1427d4210;
LS_0x1427d1800_0_8 .concat [ 1 1 1 1], L_0x1427d4210, L_0x1427d4210, L_0x1427d4210, L_0x1427d4210;
LS_0x1427d1800_0_12 .concat [ 1 1 1 1], L_0x1427d4210, L_0x1427d4210, L_0x1427d4210, L_0x1427d4210;
L_0x1427d1800 .concat [ 4 4 4 4], LS_0x1427d1800_0_0, LS_0x1427d1800_0_4, LS_0x1427d1800_0_8, LS_0x1427d1800_0_12;
L_0x1427d45c0 .part v0x1427ce1b0_0, 0, 16;
L_0x1427d48c0 .concat [ 16 0 0 0], L_0x1427d45c0;
L_0x1427d4960 .concat [ 16 16 0 0], L_0x1427d48c0, L_0x1427d1800;
L_0x1427d4a00 .part v0x1427ce1b0_0, 0, 16;
L_0x1427d4aa0 .concat [ 16 16 0 0], L_0x1427d4a00, L_0x148088a78;
L_0x1427d4bd0 .part v0x1427ce1b0_0, 6, 5;
L_0x1427d4c70 .part v0x1427ce1b0_0, 16, 5;
S_0x1427c3740 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1427c39e0_0 .net "address", 31 0, v0x1427c2bb0_0;  alias, 1 drivers
v0x1427c3a90_0 .net "datafromMem", 31 0, v0x1427cdeb0_0;  alias, 1 drivers
v0x1427c3b30_0 .net "instr_word", 31 0, v0x1427ce1b0_0;  alias, 1 drivers
v0x1427c3c00_0 .net "opcode", 5 0, L_0x1427d4d70;  1 drivers
v0x1427c3ca0_0 .var "out_transformed", 31 0;
v0x1427c3d90_0 .net "regword", 31 0, L_0x1427d3d70;  alias, 1 drivers
v0x1427c3e40_0 .net "whichbyte", 1 0, L_0x1427d4e10;  1 drivers
E_0x1427c3980/0 .event edge, v0x1427c3c00_0, v0x1427c3a90_0, v0x1427c3e40_0, v0x1427c2a50_0;
E_0x1427c3980/1 .event edge, v0x1427c3d90_0;
E_0x1427c3980 .event/or E_0x1427c3980/0, E_0x1427c3980/1;
L_0x1427d4d70 .part v0x1427ce1b0_0, 26, 6;
L_0x1427d4e10 .part v0x1427c2bb0_0, 0, 2;
S_0x1427c3f70 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1427c4210_0 .net *"_ivl_1", 1 0, L_0x1427d5d10;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1427c42d0_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x1427c4380_0 .net "bytenum", 2 0, L_0x1427d59c0;  1 drivers
v0x1427c4440_0 .net "dataword", 31 0, v0x1427cdeb0_0;  alias, 1 drivers
v0x1427c4500_0 .net "eff_addr", 31 0, v0x1427c2bb0_0;  alias, 1 drivers
v0x1427c4610_0 .net "opcode", 5 0, L_0x1427ce4b0;  alias, 1 drivers
v0x1427c46a0_0 .net "regbyte", 7 0, L_0x1427d5df0;  1 drivers
v0x1427c4750_0 .net "reghalfword", 15 0, L_0x1427d5e90;  1 drivers
v0x1427c4800_0 .net "regword", 31 0, L_0x1427d3d70;  alias, 1 drivers
v0x1427c4930_0 .var "storedata", 31 0;
E_0x1427c41b0/0 .event edge, v0x1427c4610_0, v0x1427c3d90_0, v0x1427c4380_0, v0x1427c46a0_0;
E_0x1427c41b0/1 .event edge, v0x1427c3a90_0, v0x1427c4750_0;
E_0x1427c41b0 .event/or E_0x1427c41b0/0, E_0x1427c41b0/1;
L_0x1427d5d10 .part v0x1427c2bb0_0, 0, 2;
L_0x1427d59c0 .concat [ 2 1 0 0], L_0x1427d5d10, L_0x148088be0;
L_0x1427d5df0 .part L_0x1427d3d70, 0, 8;
L_0x1427d5e90 .part L_0x1427d3d70, 0, 16;
S_0x1427c4a00 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1427c4c40_0 .net "clk", 0 0, v0x1427cdbf0_0;  alias, 1 drivers
v0x1427c4cf0_0 .var "data", 31 0;
v0x1427c4da0_0 .net "data_in", 31 0, v0x1427c29a0_0;  alias, 1 drivers
v0x1427c4e70_0 .net "data_out", 31 0, v0x1427c4cf0_0;  alias, 1 drivers
v0x1427c4f10_0 .net "enable", 0 0, L_0x1427d37e0;  alias, 1 drivers
v0x1427c4ff0_0 .net "reset", 0 0, v0x1427ce310_0;  alias, 1 drivers
S_0x1427c5110 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1427c5390_0 .net "clk", 0 0, v0x1427cdbf0_0;  alias, 1 drivers
v0x1427c5420_0 .var "data", 31 0;
v0x1427c54b0_0 .net "data_in", 31 0, v0x1427c2b00_0;  alias, 1 drivers
v0x1427c5580_0 .net "data_out", 31 0, v0x1427c5420_0;  alias, 1 drivers
v0x1427c5620_0 .net "enable", 0 0, L_0x1427d37e0;  alias, 1 drivers
v0x1427c56f0_0 .net "reset", 0 0, v0x1427ce310_0;  alias, 1 drivers
S_0x1427c5800 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x1427c1ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1427d3ac0 .functor BUFZ 32, L_0x1427d3650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1427d3d70 .functor BUFZ 32, L_0x1427d3bb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1427c6490_2 .array/port v0x1427c6490, 2;
L_0x1427d3e60 .functor BUFZ 32, v0x1427c6490_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1427c5b30_0 .net *"_ivl_0", 31 0, L_0x1427d3650;  1 drivers
v0x1427c5bf0_0 .net *"_ivl_10", 6 0, L_0x1427d3c50;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1427c5c90_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x1427c5d30_0 .net *"_ivl_2", 6 0, L_0x1427d39a0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1427c5de0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x1427c5ed0_0 .net *"_ivl_8", 31 0, L_0x1427d3bb0;  1 drivers
v0x1427c5f80_0 .net "r_clk", 0 0, v0x1427cdbf0_0;  alias, 1 drivers
v0x1427c6050_0 .net "r_clk_enable", 0 0, v0x1427cdd00_0;  alias, 1 drivers
v0x1427c60e0_0 .net "read_data1", 31 0, L_0x1427d3ac0;  alias, 1 drivers
v0x1427c61f0_0 .net "read_data2", 31 0, L_0x1427d3d70;  alias, 1 drivers
v0x1427c6280_0 .net "read_reg1", 4 0, L_0x1427d2950;  alias, 1 drivers
v0x1427c6330_0 .net "read_reg2", 4 0, L_0x1427d2590;  alias, 1 drivers
v0x1427c63e0_0 .net "register_v0", 31 0, L_0x1427d3e60;  alias, 1 drivers
v0x1427c6490 .array "registers", 0 31, 31 0;
v0x1427c6830_0 .net "reset", 0 0, v0x1427ce310_0;  alias, 1 drivers
v0x1427c6900_0 .net "write_control", 0 0, L_0x1427d2fe0;  alias, 1 drivers
v0x1427c6990_0 .net "write_data", 31 0, L_0x1427d3740;  alias, 1 drivers
v0x1427c6b20_0 .net "write_reg", 4 0, L_0x1427d2e10;  alias, 1 drivers
L_0x1427d3650 .array/port v0x1427c6490, L_0x1427d39a0;
L_0x1427d39a0 .concat [ 5 2 0 0], L_0x1427d2950, L_0x1480889e8;
L_0x1427d3bb0 .array/port v0x1427c6490, L_0x1427d3c50;
L_0x1427d3c50 .concat [ 5 2 0 0], L_0x1427d2590, L_0x148088a30;
    .scope S_0x142796840;
T_0 ;
    %wait E_0x1427b57a0;
    %load/vec4 v0x1427c0f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1427c0d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1427c0e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1427c0ec0_0;
    %assign/vec4 v0x1427c0d60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1427c5800;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1427c6490, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x1427c5800;
T_2 ;
    %wait E_0x142790cf0;
    %load/vec4 v0x1427c6830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1427c6050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1427c6900_0;
    %load/vec4 v0x1427c6b20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x1427c6990_0;
    %load/vec4 v0x1427c6b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1427c6490, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1427c1f60;
T_3 ;
    %wait E_0x1427c2230;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %load/vec4 v0x1427c2e70_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3290_0;
    %add;
    %store/vec4 v0x1427c2bb0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x1427c2e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x1427c2890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x1427c3200_0;
    %ix/getv 4, v0x1427c3090_0;
    %shiftl 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x1427c3200_0;
    %ix/getv 4, v0x1427c3090_0;
    %shiftr 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x1427c3200_0;
    %ix/getv 4, v0x1427c3090_0;
    %shiftr/s 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x1427c3200_0;
    %load/vec4 v0x1427c3440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x1427c3200_0;
    %load/vec4 v0x1427c3440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x1427c3200_0;
    %load/vec4 v0x1427c3440_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x1427c3140_0;
    %pad/s 64;
    %load/vec4 v0x1427c3200_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1427c2c60_0, 0, 64;
    %load/vec4 v0x1427c2c60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1427c29a0_0, 0, 32;
    %load/vec4 v0x1427c2c60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1427c2b00_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x1427c3440_0;
    %pad/u 64;
    %load/vec4 v0x1427c3510_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1427c2c60_0, 0, 64;
    %load/vec4 v0x1427c2c60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1427c29a0_0, 0, 32;
    %load/vec4 v0x1427c2c60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1427c2b00_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3200_0;
    %mod/s;
    %store/vec4 v0x1427c29a0_0, 0, 32;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3200_0;
    %div/s;
    %store/vec4 v0x1427c2b00_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %mod;
    %store/vec4 v0x1427c29a0_0, 0, 32;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %div;
    %store/vec4 v0x1427c2b00_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x1427c2d10_0;
    %store/vec4 v0x1427c29a0_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x1427c2d10_0;
    %store/vec4 v0x1427c2b00_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3200_0;
    %add;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %add;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %sub;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %and;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %or;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %xor;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %or;
    %inv;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x1427c2740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3200_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c2dc0_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x1427c3140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427c27f0_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3290_0;
    %add;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3290_0;
    %add;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x1427c3140_0;
    %load/vec4 v0x1427c3290_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c3320_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c33b0_0;
    %and;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c33b0_0;
    %or;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x1427c3440_0;
    %load/vec4 v0x1427c33b0_0;
    %xor;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x1427c33b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1427c35f0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1427c35f0_0;
    %store/vec4 v0x1427c3000_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1427c3740;
T_4 ;
    %wait E_0x1427c3980;
    %load/vec4 v0x1427c3c00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x1427c3b30_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x1427c3d90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x1427c3d90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x1427c3d90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x1427c3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3d90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c3d90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x1427c3a90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1427c3d90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c3ca0_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1427c5110;
T_5 ;
    %wait E_0x142790cf0;
    %load/vec4 v0x1427c56f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1427c5420_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1427c5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1427c54b0_0;
    %assign/vec4 v0x1427c5420_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1427c4a00;
T_6 ;
    %wait E_0x142790cf0;
    %load/vec4 v0x1427c4ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1427c4cf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1427c4f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1427c4da0_0;
    %assign/vec4 v0x1427c4cf0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1427c3f70;
T_7 ;
    %wait E_0x1427c41b0;
    %load/vec4 v0x1427c4610_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1427c4800_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1427c4930_0, 4, 8;
    %load/vec4 v0x1427c4800_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1427c4930_0, 4, 8;
    %load/vec4 v0x1427c4800_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1427c4930_0, 4, 8;
    %load/vec4 v0x1427c4800_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1427c4930_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1427c4610_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1427c4380_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x1427c46a0_0;
    %load/vec4 v0x1427c4440_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x1427c4440_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1427c46a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c4440_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x1427c4440_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1427c46a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c4440_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1427c4440_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1427c46a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1427c4610_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x1427c4380_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x1427c4750_0;
    %load/vec4 v0x1427c4440_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x1427c4440_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1427c4750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c4930_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1427c1ba0;
T_8 ;
    %wait E_0x1427c1f30;
    %load/vec4 v0x1427cc2a0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1427cbf20_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1427cbb20_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1427c1ba0;
T_9 ;
    %wait E_0x1427c1610;
    %load/vec4 v0x1427cb710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1427cbe80_0;
    %load/vec4 v0x1427cb850_0;
    %add;
    %store/vec4 v0x1427ccb90_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1427cc410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1427cbe80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1427cc340_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1427ccb90_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1427cc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1427ccd80_0;
    %store/vec4 v0x1427ccb90_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x1427cbe80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1427ccb90_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1427c1ba0;
T_10 ;
    %wait E_0x142790cf0;
    %load/vec4 v0x1427cb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1427cd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1427cba90_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1427cbe80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1427cba00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1427cd840_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1427cba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x1427cd840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1427cd840_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x1427cd840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1427cd840_0, 0;
    %load/vec4 v0x1427cbe80_0;
    %assign/vec4 v0x1427cba90_0, 0;
    %load/vec4 v0x1427ccb90_0;
    %assign/vec4 v0x1427cbe80_0, 0;
    %load/vec4 v0x1427cba90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1427cba00_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1427c1ba0;
T_11 ;
    %wait E_0x142790cf0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x1427cd440_0, v0x1427cb970_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1427cc340_0, v0x1427cb490_0, v0x1427cd230_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1427cce40_0, v0x1427ccf80_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1427ccd80_0, v0x1427ccef0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1427cd170_0, v0x1427cd4d0_0, v0x1427cd2e0_0, v0x1427cc7e0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1427ccaf0_0, v0x1427cd650_0, v0x1427cd580_0, v0x1427cc690_0, v0x1427cc070_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x1427cb710_0, v0x1427cb850_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1427cba90_0, v0x1427cd840_0, v0x1427cbe80_0, v0x1427ccb90_0, v0x1427cc4b0_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x1427cc200_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x1427a9dc0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427cdbf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1427cdbf0_0;
    %inv;
    %store/vec4 v0x1427cdbf0_0, 0, 1;
    %delay 4, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x1427a9dc0;
T_13 ;
    %fork t_1, S_0x1427c10d0;
    %jmp t_0;
    .scope S_0x1427c10d0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427ce310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1427cdd00_0, 0, 1;
    %wait E_0x142790cf0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1427ce310_0, 0, 1;
    %wait E_0x142790cf0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1427cdeb0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1427c1670_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427c1880_0, 0, 5;
    %load/vec4 v0x1427c1410_0;
    %store/vec4 v0x1427c1990_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1427c14d0_0, 0, 16;
    %load/vec4 v0x1427c1670_0;
    %load/vec4 v0x1427c1880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c1990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c14d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c1580_0, 0, 32;
    %load/vec4 v0x1427c1580_0;
    %store/vec4 v0x1427ce1b0_0, 0, 32;
    %load/vec4 v0x1427cdeb0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1427cdeb0_0, 0, 32;
    %vpi_call/w 7 77 "$display", "%h", v0x1427cdeb0_0 {0 0 0};
    %wait E_0x142790cf0;
    %delay 2, 0;
    %load/vec4 v0x1427cdf40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_13.3 ;
    %load/vec4 v0x1427cde20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 81 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_13.5 ;
    %load/vec4 v0x1427c1410_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1427c1670_0, 0, 6;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x1427c1360_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1427c1a40_0, 0, 5;
    %load/vec4 v0x1427c1410_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1427c1880_0, 0, 5;
    %load/vec4 v0x1427c1410_0;
    %store/vec4 v0x1427c1990_0, 0, 5;
    %load/vec4 v0x1427c1410_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1427c17d0_0, 0, 5;
    %load/vec4 v0x1427c1670_0;
    %load/vec4 v0x1427c1880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c1990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c17d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c1a40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c1360_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c1720_0, 0, 32;
    %load/vec4 v0x1427c1720_0;
    %store/vec4 v0x1427ce1b0_0, 0, 32;
    %wait E_0x142790cf0;
    %delay 2, 0;
    %load/vec4 v0x1427c1410_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1427c1af0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_13.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.9, 5;
    %jmp/1 T_13.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1427c1670_0, 0, 6;
    %load/vec4 v0x1427c1410_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1427c1880_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1427c1990_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1427c14d0_0, 0, 16;
    %load/vec4 v0x1427c1670_0;
    %load/vec4 v0x1427c1880_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c1990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1427c14d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1427c1580_0, 0, 32;
    %load/vec4 v0x1427c1580_0;
    %store/vec4 v0x1427ce1b0_0, 0, 32;
    %wait E_0x142790cf0;
    %delay 2, 0;
    %load/vec4 v0x1427c1af0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x1427ce420_0, 0, 5;
    %load/vec4 v0x1427c1af0_0;
    %addi 3703181876, 0, 32;
    %load/vec4 v0x1427c1410_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %load/vec4 v0x1427c1af0_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1427c12a0_0, 0, 32;
    %load/vec4 v0x1427c1410_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %load/vec4 v0x1427c1af0_0;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %load/vec4 v0x1427c1af0_0;
    %addi 3703181876, 0, 32;
    %vpi_call/w 7 122 "$display", "%h, %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x1427ce240_0;
    %load/vec4 v0x1427c12a0_0;
    %cmp/e;
    %jmp/0xz  T_13.14, 4;
    %jmp T_13.15;
T_13.14 ;
    %vpi_call/w 7 123 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1427c12a0_0, v0x1427ce240_0 {0 0 0};
T_13.15 ;
    %load/vec4 v0x1427c1410_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1427c1410_0, 0, 5;
    %load/vec4 v0x1427c1af0_0;
    %addi 3703181876, 0, 32;
    %store/vec4 v0x1427c1af0_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1427a9dc0;
t_0 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srav_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
