<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/loose.dtd">
<HTML
><HEAD
><TITLE
>Process Initialization</TITLE
><META
NAME="GENERATOR"
CONTENT="Modular DocBook HTML Stylesheet Version 1.79"><LINK
REL="HOME"
TITLE="Linux Standard Base Core Specification for PPC32"
HREF="book1.html"><LINK
REL="UP"
TITLE="Low Level System Information"
HREF="lowlevel.html"><LINK
REL="PREVIOUS"
TITLE="Operating System Interface"
HREF="osinterface.html"><LINK
REL="NEXT"
TITLE="Coding Examples"
HREF="codingexamples.html"></HEAD
><BODY
CLASS="SECT1"
BGCOLOR="#FFFFFF"
TEXT="#000000"
LINK="#0000FF"
VLINK="#840084"
ALINK="#0000FF"
><DIV
CLASS="NAVHEADER"
><TABLE
SUMMARY="Header navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TH
COLSPAN="3"
ALIGN="center"
>Linux Standard Base Core Specification for PPC32</TH
></TR
><TR
><TD
WIDTH="10%"
ALIGN="left"
VALIGN="bottom"
><A
HREF="osinterface.html"
ACCESSKEY="P"
>&#60;&#60;&#60; Previous</A
></TD
><TD
WIDTH="80%"
ALIGN="center"
VALIGN="bottom"
>Chapter 7. Low Level System Information</TD
><TD
WIDTH="10%"
ALIGN="right"
VALIGN="bottom"
><A
HREF="codingexamples.html"
ACCESSKEY="N"
>Next &#62;&#62;&#62;</A
></TD
></TR
></TABLE
><HR
ALIGN="LEFT"
WIDTH="100%"></DIV
><DIV
CLASS="SECT1"
><H1
CLASS="SECT1"
><A
NAME="PROCESSINITIALIZATION"
>7.4. Process Initialization</A
></H1
><P
>LSB-conforming applications shall use the Process initialization
as defined in Chapter 3, Section "Process Initialization" of the <A
HREF="normativerefs.html#STD.PPC32.ABI"
>System V Application Binary Interface PowerPC&#8482; Processor Supplement</A
>.</P
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="SPECIALREGISTERS"
>7.4.1. Special Registers</A
></H2
><P
>&#13;Contrary to what is stated in the Registers part of chapter 3 of the
<A
HREF="normativerefs.html#STD.PPC32.ABI"
>System V Application Binary Interface PowerPC&#8482; Processor Supplement</A
> there are no values set in registers
r3, r4, r5, r6 and r7. Instead the values specified to appear in all
of those registers except r7 are placed on the stack. The value to be
placed into register r7, the termination function pointer is not
passed to the process.&#13;</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="PROCESSSTACK"
>7.4.2. Process Stack (on entry)</A
></H2
><P
>Figure 3-31 in <A
HREF="normativerefs.html#STD.PPC32.ABI"
>System V Application Binary Interface PowerPC&#8482; Processor Supplement</A
> is incorrect. The 
initial stack must look like the following.</P
><P
>&#13;<DIV
CLASS="FIGURE"
><A
NAME="AEN666"
></A
><DIV
CLASS="MEDIAOBJECT"
><P
><IMG
SRC="initial_process_stack.jpg"></P
></DIV
><P
><B
>Figure 7-1. Initial Process Stack</B
></P
></DIV
>&#13;</P
></DIV
><DIV
CLASS="SECT2"
><H2
CLASS="SECT2"
><A
NAME="AUXILIARYVECTOR"
>7.4.3. Auxiliary Vector</A
></H2
><P
>In addition to the types defined in Chapter 3, Section "Process Initialization",
Subsection "Process Stack" of the <A
HREF="normativerefs.html#STD.PPC32.ABI"
>System V Application Binary Interface PowerPC&#8482; Processor Supplement</A
> the following are also supported:

<DIV
CLASS="TABLE"
><A
NAME="AEN679"
></A
><P
><B
>Table 7-2. Extra Auxiliary Types</B
></P
><TABLE
BORDER="1"
BGCOLOR="#E0E0E0"
CELLSPACING="0"
CELLPADDING="4"
CLASS="CALSTABLE"
><THEAD
><TR
><TH
>Name</TH
><TH
>Value</TH
><TH
>Comment</TH
></TR
></THEAD
><TBODY
><TR
><TD
>AT_NOTELF</TD
><TD
>10</TD
><TD
>Program is not ELF</TD
></TR
><TR
><TD
>AT_UID</TD
><TD
>11</TD
><TD
>Real uid</TD
></TR
><TR
><TD
>AT_EUID</TD
><TD
>12</TD
><TD
>Effective uid</TD
></TR
><TR
><TD
>AT_GID</TD
><TD
>13</TD
><TD
>Real gid</TD
></TR
><TR
><TD
>AT_EGID</TD
><TD
>14</TD
><TD
>Effective gid</TD
></TR
><TR
><TD
>AT_PLATFORM</TD
><TD
>15</TD
><TD
>String identifying CPU for optimizations</TD
></TR
><TR
><TD
>AT_HWCAP</TD
><TD
>16</TD
><TD
>Arch dependent hints at CPU capabilities</TD
></TR
><TR
><TD
>AT_CLKTCK</TD
><TD
>17</TD
><TD
>Frequency at which times() increments</TD
></TR
><TR
><TD
>AT_DCACHEBSIZE</TD
><TD
>19</TD
><TD
>The a_val member of this entry gives the data cache block
  size for processors on the system on which this program is
  running. If the processors have unified caches, AT_DCACHEBSIZE is
  the same as AT_UCACHEBSIZE
  </TD
></TR
><TR
><TD
>AT_ICACHEBSIZE</TD
><TD
>20</TD
><TD
>The a_val member of this entyr gives the instruction cache
  block size for processors on the system on which this program is
  running. If the processors have unified caches, AT_DCACHEBSIZE is
  the same as AT_UCACHEBSIZE.</TD
></TR
><TR
><TD
>AT_UCACHEBSIZE</TD
><TD
>21</TD
><TD
>The a_val member of this entry is zero if the processors on
  the system on which this program is running do not have a unified
  instruction and data cache. Otherwise it gives the cache block
  size.</TD
></TR
><TR
><TD
>AT_IGNOREPPC</TD
><TD
>22</TD
><TD
>All entries of this type should be ignored.</TD
></TR
></TBODY
></TABLE
></DIV
></P
><P
>The last three entries in the table above override the values
specified in <A
HREF="normativerefs.html#STD.PPC32.ABI"
>System V Application Binary Interface PowerPC&#8482; Processor Supplement</A
>.&#13;</P
></DIV
></DIV
><DIV
CLASS="NAVFOOTER"
><HR
ALIGN="LEFT"
WIDTH="100%"><TABLE
SUMMARY="Footer navigation table"
WIDTH="100%"
BORDER="0"
CELLPADDING="0"
CELLSPACING="0"
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
><A
HREF="osinterface.html"
ACCESSKEY="P"
>&#60;&#60;&#60; Previous</A
></TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="book1.html"
ACCESSKEY="H"
>Home</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
><A
HREF="codingexamples.html"
ACCESSKEY="N"
>Next &#62;&#62;&#62;</A
></TD
></TR
><TR
><TD
WIDTH="33%"
ALIGN="left"
VALIGN="top"
>Operating System Interface</TD
><TD
WIDTH="34%"
ALIGN="center"
VALIGN="top"
><A
HREF="lowlevel.html"
ACCESSKEY="U"
>Up</A
></TD
><TD
WIDTH="33%"
ALIGN="right"
VALIGN="top"
>Coding Examples</TD
></TR
></TABLE
></DIV
></BODY
></HTML
>