#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9dda20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9d0d00 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x9dede0 .functor NOT 1, L_0xa1eae0, C4<0>, C4<0>, C4<0>;
L_0xa1e960 .functor XOR 298, L_0xa1e700, L_0xa1e8c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xa1ea70 .functor XOR 298, L_0xa1e960, L_0xa1e9d0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xa1b9c0_0 .net *"_ivl_10", 297 0, L_0xa1e9d0;  1 drivers
v0xa1bac0_0 .net *"_ivl_12", 297 0, L_0xa1ea70;  1 drivers
v0xa1bba0_0 .net *"_ivl_2", 297 0, L_0xa1e660;  1 drivers
v0xa1bc60_0 .net *"_ivl_4", 297 0, L_0xa1e700;  1 drivers
v0xa1bd40_0 .net *"_ivl_6", 297 0, L_0xa1e8c0;  1 drivers
v0xa1be70_0 .net *"_ivl_8", 297 0, L_0xa1e960;  1 drivers
v0xa1bf50_0 .var "clk", 0 0;
v0xa1bff0_0 .net "in", 99 0, v0xa1a440_0;  1 drivers
v0xa1c090_0 .net "out_any_dut", 99 1, L_0xa1dbc0;  1 drivers
v0xa1c1e0_0 .net "out_any_ref", 99 1, L_0xa1cfe0;  1 drivers
v0xa1c2b0_0 .net "out_both_dut", 98 0, L_0xa1d790;  1 drivers
v0xa1c380_0 .net "out_both_ref", 98 0, L_0xa1cbd0;  1 drivers
v0xa1c450_0 .net "out_different_dut", 99 0, L_0xa1e470;  1 drivers
v0xa1c520_0 .net "out_different_ref", 99 0, L_0xa1d540;  1 drivers
v0xa1c5f0_0 .var/2u "stats1", 287 0;
v0xa1c6b0_0 .var/2u "strobe", 0 0;
v0xa1c770_0 .net "tb_match", 0 0, L_0xa1eae0;  1 drivers
v0xa1c840_0 .net "tb_mismatch", 0 0, L_0x9dede0;  1 drivers
E_0x9e3b70/0 .event negedge, v0xa1a360_0;
E_0x9e3b70/1 .event posedge, v0xa1a360_0;
E_0x9e3b70 .event/or E_0x9e3b70/0, E_0x9e3b70/1;
L_0xa1e660 .concat [ 100 99 99 0], L_0xa1d540, L_0xa1cfe0, L_0xa1cbd0;
L_0xa1e700 .concat [ 100 99 99 0], L_0xa1d540, L_0xa1cfe0, L_0xa1cbd0;
L_0xa1e8c0 .concat [ 100 99 99 0], L_0xa1e470, L_0xa1dbc0, L_0xa1d790;
L_0xa1e9d0 .concat [ 100 99 99 0], L_0xa1d540, L_0xa1cfe0, L_0xa1cbd0;
L_0xa1eae0 .cmp/eeq 298, L_0xa1e660, L_0xa1ea70;
S_0x9d0aa0 .scope module, "good1" "reference_module" 3 82, 3 4 0, S_0x9d0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0xa1cb10 .functor AND 100, v0xa1a440_0, L_0xa1c9d0, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0xa1cf20 .functor OR 100, v0xa1a440_0, L_0xa1cde0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xa1d540 .functor XOR 100, v0xa1a440_0, L_0xa1d400, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x9ea700_0 .net *"_ivl_1", 98 0, L_0xa1c930;  1 drivers
v0xa193d0_0 .net *"_ivl_11", 98 0, L_0xa1cd10;  1 drivers
v0xa194b0_0 .net *"_ivl_12", 99 0, L_0xa1cde0;  1 drivers
L_0x7f389df6f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa19570_0 .net *"_ivl_15", 0 0, L_0x7f389df6f060;  1 drivers
v0xa19650_0 .net *"_ivl_16", 99 0, L_0xa1cf20;  1 drivers
v0xa19780_0 .net *"_ivl_2", 99 0, L_0xa1c9d0;  1 drivers
v0xa19860_0 .net *"_ivl_21", 0 0, L_0xa1d160;  1 drivers
v0xa19940_0 .net *"_ivl_23", 98 0, L_0xa1d310;  1 drivers
v0xa19a20_0 .net *"_ivl_24", 99 0, L_0xa1d400;  1 drivers
L_0x7f389df6f018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xa19b90_0 .net *"_ivl_5", 0 0, L_0x7f389df6f018;  1 drivers
v0xa19c70_0 .net *"_ivl_6", 99 0, L_0xa1cb10;  1 drivers
v0xa19d50_0 .net "in", 99 0, v0xa1a440_0;  alias, 1 drivers
v0xa19e30_0 .net "out_any", 99 1, L_0xa1cfe0;  alias, 1 drivers
v0xa19f10_0 .net "out_both", 98 0, L_0xa1cbd0;  alias, 1 drivers
v0xa19ff0_0 .net "out_different", 99 0, L_0xa1d540;  alias, 1 drivers
L_0xa1c930 .part v0xa1a440_0, 1, 99;
L_0xa1c9d0 .concat [ 99 1 0 0], L_0xa1c930, L_0x7f389df6f018;
L_0xa1cbd0 .part L_0xa1cb10, 0, 99;
L_0xa1cd10 .part v0xa1a440_0, 1, 99;
L_0xa1cde0 .concat [ 99 1 0 0], L_0xa1cd10, L_0x7f389df6f060;
L_0xa1cfe0 .part L_0xa1cf20, 0, 99;
L_0xa1d160 .part v0xa1a440_0, 0, 1;
L_0xa1d310 .part v0xa1a440_0, 1, 99;
L_0xa1d400 .concat [ 99 1 0 0], L_0xa1d310, L_0xa1d160;
S_0xa1a150 .scope module, "stim1" "stimulus_gen" 3 78, 3 18 0, S_0x9d0d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 100 "in";
v0xa1a360_0 .net "clk", 0 0, v0xa1bf50_0;  1 drivers
v0xa1a440_0 .var "in", 99 0;
v0xa1a500_0 .net "tb_match", 0 0, L_0xa1eae0;  alias, 1 drivers
E_0x9e36f0 .event posedge, v0xa1a360_0;
E_0x9e4000 .event negedge, v0xa1a360_0;
S_0xa1a600 .scope module, "top_module1" "top_module" 3 88, 4 1 0, S_0x9d0d00;
 .timescale 0 0;
    .port_info 0 /INPUT 100 "in";
    .port_info 1 /OUTPUT 99 "out_both";
    .port_info 2 /OUTPUT 99 "out_any";
    .port_info 3 /OUTPUT 100 "out_different";
L_0xa1d790 .functor AND 99, L_0xa1d650, L_0xa1d6f0, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>, C4<111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111>;
L_0xa1db00 .functor OR 100, v0xa1a440_0, L_0xa1d990, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0xa1e090 .functor XOR 1, L_0xa1dd00, L_0xa1dde0, C4<0>, C4<0>;
L_0xa1e330 .functor XOR 99, L_0xa1e1a0, L_0xa1e290, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0xa1a870_0 .net *"_ivl_1", 98 0, L_0xa1d650;  1 drivers
L_0x7f389df6f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xa1a930_0 .net *"_ivl_11", 1 0, L_0x7f389df6f0a8;  1 drivers
v0xa1aa10_0 .net *"_ivl_12", 99 0, L_0xa1db00;  1 drivers
v0xa1ab00_0 .net *"_ivl_17", 0 0, L_0xa1dd00;  1 drivers
v0xa1abe0_0 .net *"_ivl_19", 0 0, L_0xa1dde0;  1 drivers
v0xa1ad10_0 .net *"_ivl_20", 0 0, L_0xa1e090;  1 drivers
v0xa1adf0_0 .net *"_ivl_23", 98 0, L_0xa1e1a0;  1 drivers
v0xa1aed0_0 .net *"_ivl_25", 98 0, L_0xa1e290;  1 drivers
v0xa1afb0_0 .net *"_ivl_26", 98 0, L_0xa1e330;  1 drivers
v0xa1b120_0 .net *"_ivl_3", 98 0, L_0xa1d6f0;  1 drivers
v0xa1b200_0 .net *"_ivl_7", 97 0, L_0xa1d8f0;  1 drivers
v0xa1b2e0_0 .net *"_ivl_8", 99 0, L_0xa1d990;  1 drivers
v0xa1b3c0_0 .net "in", 99 0, v0xa1a440_0;  alias, 1 drivers
v0xa1b480_0 .net "out_any", 99 1, L_0xa1dbc0;  alias, 1 drivers
v0xa1b560_0 .net "out_both", 98 0, L_0xa1d790;  alias, 1 drivers
v0xa1b640_0 .net "out_different", 99 0, L_0xa1e470;  alias, 1 drivers
L_0xa1d650 .part v0xa1a440_0, 1, 99;
L_0xa1d6f0 .part v0xa1a440_0, 0, 99;
L_0xa1d8f0 .part v0xa1a440_0, 1, 98;
L_0xa1d990 .concat [ 98 2 0 0], L_0xa1d8f0, L_0x7f389df6f0a8;
L_0xa1dbc0 .part L_0xa1db00, 0, 99;
L_0xa1dd00 .part v0xa1a440_0, 0, 1;
L_0xa1dde0 .part v0xa1a440_0, 99, 1;
L_0xa1e1a0 .part v0xa1a440_0, 1, 99;
L_0xa1e290 .part v0xa1a440_0, 0, 99;
L_0xa1e470 .concat [ 99 1 0 0], L_0xa1e330, L_0xa1e090;
S_0xa1b7a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x9d0d00;
 .timescale -12 -12;
E_0x9cda20 .event anyedge, v0xa1c6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa1c6b0_0;
    %nor/r;
    %assign/vec4 v0xa1c6b0_0, 0;
    %wait E_0x9cda20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa1a150;
T_1 ;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xa1a440_0, 0;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9e4000;
    %vpi_func 3 27 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xa1a440_0, 0;
    %wait E_0x9e36f0;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 100;
    %assign/vec4 v0xa1a440_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x9d0d00;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa1bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa1c6b0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x9d0d00;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xa1bf50_0;
    %inv;
    %store/vec4 v0xa1bf50_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x9d0d00;
T_4 ;
    %vpi_call/w 3 70 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 71 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa1a360_0, v0xa1c840_0, v0xa1bff0_0, v0xa1c380_0, v0xa1c2b0_0, v0xa1c1e0_0, v0xa1c090_0, v0xa1c520_0, v0xa1c450_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x9d0d00;
T_5 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_5.1 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_5.3 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_5.5 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x9d0d00;
T_6 ;
    %wait E_0x9e3b70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa1c5f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
    %load/vec4 v0xa1c770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa1c5f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xa1c380_0;
    %load/vec4 v0xa1c380_0;
    %load/vec4 v0xa1c2b0_0;
    %xor;
    %load/vec4 v0xa1c380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.4 ;
    %load/vec4 v0xa1c1e0_0;
    %load/vec4 v0xa1c1e0_0;
    %load/vec4 v0xa1c090_0;
    %xor;
    %load/vec4 v0xa1c1e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.8, 6;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.10 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.8 ;
    %load/vec4 v0xa1c520_0;
    %load/vec4 v0xa1c520_0;
    %load/vec4 v0xa1c450_0;
    %xor;
    %load/vec4 v0xa1c520_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.12, 6;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.14 ;
    %load/vec4 v0xa1c5f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa1c5f0_0, 4, 32;
T_6.12 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv100/gatesv100_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/gatesv100/iter0/response25/top_module.sv";
