<profile>

<section name = "Vitis HLS Report for 'cp_insertion_Pipeline_cp_out'" level="0">
<item name = "Date">Sat Feb 28 13:05:15 2026
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">cp_insertion</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.259 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">147, 147, 0.490 us, 0.490 us, 145, 145, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- cp_out">145, 145, 3, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 50, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_32_1_1_U13">sparsemux_9_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="sparsemux_9_2_4_1_1_U14">sparsemux_9_2_4_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_fu_232_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln69_fu_259_p2">+, 0, 0, 14, 7, 7</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln66_fu_226_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 8, 16</column>
<column name="i_1_fu_92">9, 2, 8, 16</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_1_fu_92">8, 0, 8, 0</column>
<column name="i_reg_336">8, 0, 8, 0</column>
<column name="trunc_ln66_reg_346">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cp_insertion_Pipeline_cp_out, return value</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TDATA">out, 32, axis, out_stream_V_data_V, pointer</column>
<column name="buf_data_address0">out, 8, ap_memory, buf_data, array</column>
<column name="buf_data_ce0">out, 1, ap_memory, buf_data, array</column>
<column name="buf_data_q0">in, 32, ap_memory, buf_data, array</column>
<column name="buf_data_1_address0">out, 8, ap_memory, buf_data_1, array</column>
<column name="buf_data_1_ce0">out, 1, ap_memory, buf_data_1, array</column>
<column name="buf_data_1_q0">in, 32, ap_memory, buf_data_1, array</column>
<column name="buf_data_2_address0">out, 8, ap_memory, buf_data_2, array</column>
<column name="buf_data_2_ce0">out, 1, ap_memory, buf_data_2, array</column>
<column name="buf_data_2_q0">in, 32, ap_memory, buf_data_2, array</column>
<column name="buf_data_3_address0">out, 8, ap_memory, buf_data_3, array</column>
<column name="buf_data_3_ce0">out, 1, ap_memory, buf_data_3, array</column>
<column name="buf_data_3_q0">in, 32, ap_memory, buf_data_3, array</column>
<column name="buf_strb_address0">out, 8, ap_memory, buf_strb, array</column>
<column name="buf_strb_ce0">out, 1, ap_memory, buf_strb, array</column>
<column name="buf_strb_q0">in, 4, ap_memory, buf_strb, array</column>
<column name="buf_strb_1_address0">out, 8, ap_memory, buf_strb_1, array</column>
<column name="buf_strb_1_ce0">out, 1, ap_memory, buf_strb_1, array</column>
<column name="buf_strb_1_q0">in, 4, ap_memory, buf_strb_1, array</column>
<column name="buf_strb_2_address0">out, 8, ap_memory, buf_strb_2, array</column>
<column name="buf_strb_2_ce0">out, 1, ap_memory, buf_strb_2, array</column>
<column name="buf_strb_2_q0">in, 4, ap_memory, buf_strb_2, array</column>
<column name="buf_strb_3_address0">out, 8, ap_memory, buf_strb_3, array</column>
<column name="buf_strb_3_ce0">out, 1, ap_memory, buf_strb_3, array</column>
<column name="buf_strb_3_q0">in, 4, ap_memory, buf_strb_3, array</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TKEEP">out, 4, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 4, axis, out_stream_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
