# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab_2.srcs/sources_1/new/and2_base.vhd" \
"../../../../lab_2.srcs/sources_1/new/inv_base.vhd" \
"../../../../../lab_1/lab_1.srcs/sources_1/new/logic_exp.vhd" \
"../../../../lab_2.srcs/sources_1/new/mux_structural.vhd" \
"../../../../lab_2.srcs/sources_1/new/or2_base.vhd" \
"../../../../lab_2.srcs/sim_1/new/tb_mux.vhd" \

# Do not sort compile order
nosort
