m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/simulation/modelsim
vBCDtoSSeg
Z1 !s110 1585958782
!i10b 1
!s100 jnMLeFlGl^_^=o021APBf2
IZ@>:>2:@;L2H`Zm49PmIm3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1585957898
8C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v
FC:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1585958782.000000
!s107 C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src|C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCDtoSSeg.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src
Z7 tCvgOpt 0
n@b@c@dto@s@seg
vBCDtoSSeg_TB
R1
!i10b 1
!s100 m36`dHhKRXCGcAZ:J^K?o1
I78Wo07J:Q0C_L9;]i2jj73
R2
R0
w1585958774
8C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v
FC:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src|C:/Users/UECCI/Documents/GitHub/arquitecturaProcesadores/lab04/hdl/src/BCD2SSeg_TB.v|
!i113 1
R5
R6
R7
n@b@c@dto@s@seg_@t@b
