-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 32-bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "04/14/2016 12:36:19"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_mono IS
    PORT (
	Branch : OUT std_logic;
	clock : IN std_logic;
	Instruction : OUT std_logic_vector(31 DOWNTO 0);
	PC : OUT std_logic_vector(31 DOWNTO 0);
	reset : IN std_logic;
	Operation : OUT std_logic_vector(2 DOWNTO 0);
	ALUOp : OUT std_logic_vector(1 DOWNTO 0);
	RegWrite : OUT std_logic;
	RegDst : OUT std_logic;
	MemToReg : OUT std_logic;
	MemWrite : OUT std_logic;
	ALUSrc : OUT std_logic;
	clkSys : OUT std_logic;
	\function\ : OUT std_logic_vector(5 DOWNTO 0);
	imed16 : OUT std_logic_vector(15 DOWNTO 0);
	nextPC : OUT std_logic_vector(31 DOWNTO 0);
	op : OUT std_logic_vector(31 DOWNTO 26);
	rd : OUT std_logic_vector(15 DOWNTO 11);
	rs : OUT std_logic_vector(25 DOWNTO 21);
	rt : OUT std_logic_vector(20 DOWNTO 16);
	shamt : OUT std_logic_vector(10 DOWNTO 6)
	);
END mips_mono;

-- Design Ports Information
-- Branch	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[31]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[30]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[29]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[28]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[27]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[26]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[25]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[24]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[23]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[22]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[21]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[20]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[19]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[18]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[17]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[16]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[14]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[13]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[12]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[11]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[10]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[9]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[8]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[7]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[6]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Instruction[0]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[31]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[30]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[29]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[28]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[27]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[26]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[25]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[24]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[23]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[22]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[21]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[20]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[19]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[18]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[17]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[16]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PC[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Operation[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp[1]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUOp[0]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegWrite	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- RegDst	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemToReg	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MemWrite	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUSrc	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clkSys	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[5]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[3]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[2]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- function[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[15]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[14]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[13]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[11]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[10]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[9]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[8]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[7]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[5]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[3]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[2]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[1]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- imed16[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[31]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[30]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[29]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[28]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[27]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[26]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[25]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[24]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[23]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[22]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[21]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[20]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[19]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[18]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[17]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[16]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[15]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[14]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[13]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[12]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[11]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[9]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[8]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[7]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[6]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[4]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[3]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[2]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[1]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextPC[0]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[31]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[30]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[29]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[28]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[27]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- op[26]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[14]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[13]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[12]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rd[11]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[25]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[24]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[23]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[22]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rs[21]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[20]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[19]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[18]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[17]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rt[16]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[10]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[9]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[8]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[7]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- shamt[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- clock	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- reset	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF mips_mono IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Branch : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_Instruction : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_reset : std_logic;
SIGNAL ww_Operation : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_ALUOp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_RegWrite : std_logic;
SIGNAL ww_RegDst : std_logic;
SIGNAL ww_MemToReg : std_logic;
SIGNAL ww_MemWrite : std_logic;
SIGNAL ww_ALUSrc : std_logic;
SIGNAL ww_clkSys : std_logic;
SIGNAL \ww_function\ : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_imed16 : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_nextPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_op : std_logic_vector(31 DOWNTO 26);
SIGNAL ww_rd : std_logic_vector(15 DOWNTO 11);
SIGNAL ww_rs : std_logic_vector(25 DOWNTO 21);
SIGNAL ww_rt : std_logic_vector(20 DOWNTO 16);
SIGNAL ww_shamt : std_logic_vector(10 DOWNTO 6);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \inst4|inst2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst7|f_0:5:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:29:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:3:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:8:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:20:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:22:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:30:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux4~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|25~regout\ : std_logic;
SIGNAL \inst15|u_3|u_1|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|19~regout\ : std_logic;
SIGNAL \inst15|u_2|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux14~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux19~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux21~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~28_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~29_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~9_combout\ : std_logic;
SIGNAL \inst15|u_3|u_6|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:30:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~18_combout\ : std_logic;
SIGNAL \36~3_combout\ : std_logic;
SIGNAL \inst2|f_0:12:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:12:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \36~4_combout\ : std_logic;
SIGNAL \inst2|f_0:19:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:19:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \36~5_combout\ : std_logic;
SIGNAL \36~6_combout\ : std_logic;
SIGNAL \36~8_combout\ : std_logic;
SIGNAL \36~9_combout\ : std_logic;
SIGNAL \36~10_combout\ : std_logic;
SIGNAL \inst6|f_0:17:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:29:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:15:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:14:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:13:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:8:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:7:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|18|28|5~1_combout\ : std_logic;
SIGNAL \35|18|28|5~2_combout\ : std_logic;
SIGNAL \35|18|25|5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_4|o_SEL2~13_combout\ : std_logic;
SIGNAL \clock~combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|31~feeder_combout\ : std_logic;
SIGNAL \clock~clk_delay_ctrl_clkout\ : std_logic;
SIGNAL \clock~clkctrl_outclk\ : std_logic;
SIGNAL \35|18|28|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:4:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:3:u_1|o_COUT~1_combout\ : std_logic;
SIGNAL \inst6|f_0:4:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:8:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:9:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst17|o_ALUSrc~0_combout\ : std_logic;
SIGNAL \inst17|Equal1~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|00~feeder_combout\ : std_logic;
SIGNAL \reset~combout\ : std_logic;
SIGNAL \inst4|inst~0_combout\ : std_logic;
SIGNAL \inst4|inst~regout\ : std_logic;
SIGNAL \inst4|inst1~0_combout\ : std_logic;
SIGNAL \inst4|inst1~regout\ : std_logic;
SIGNAL \inst4|inst2~0_combout\ : std_logic;
SIGNAL \inst4|inst2~regout\ : std_logic;
SIGNAL \inst17|o_RegWrite~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|139~0_combout\ : std_logic;
SIGNAL \inst14|u_3|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_0|o_SEL2~0_combout\ : std_logic;
SIGNAL \inst14|u_0|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_4|o_SEL2~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|131~combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|132~combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|00~regout\ : std_logic;
SIGNAL \inst14|u_1|5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|134~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_0|o_SEL2~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|138~combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|144~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|144~combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_0|o_SEL2~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|146~combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|152~combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|145~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|149~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|153~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|148~combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|140~combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|151~combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|143~combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|136~combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|135~combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|137~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst|u_4|o_SEL2~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|125~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|126~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|122~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|129~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|128~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|124~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|125~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux31~19_combout\ : std_logic;
SIGNAL \inst17|o_ALUSrc~2_combout\ : std_logic;
SIGNAL \inst17|o_ALUSrc~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~4_combout\ : std_logic;
SIGNAL \inst2|f_0:1:u_x|w_Bxor~combout\ : std_logic;
SIGNAL \inst15|u_0|u_0|s~0_combout\ : std_logic;
SIGNAL \inst2|u_0|u_0|o_COUT~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|123~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|141~combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|150~combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|142~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux30~19_combout\ : std_logic;
SIGNAL \inst2|f_0:1:u_x|u_0|o_DOUT~combout\ : std_logic;
SIGNAL \inst2|f_0:1:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_0|u_1|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|133~combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|139~combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|01~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|147~combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|01~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux30~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux28~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux27~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux23~19_combout\ : std_logic;
SIGNAL \inst15|u_1|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux24~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|130~combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux8~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|06~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux25~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux26~19_combout\ : std_logic;
SIGNAL \inst15|u_0|u_5|s~0_combout\ : std_logic;
SIGNAL \inst15|u_0|u_4|s~0_combout\ : std_logic;
SIGNAL \inst15|u_0|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux29~19_combout\ : std_logic;
SIGNAL \inst2|u_0|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:1:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:2:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:3:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:4:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:5:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:6:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:7:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:8:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:9:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst15|u_1|u_2|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:10:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:10:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_2|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|10~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|10~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux21~19_combout\ : std_logic;
SIGNAL \inst2|f_0:10:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst15|u_1|u_3|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:11:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:11:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux20~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux0~19_combout\ : std_logic;
SIGNAL \inst13|u_3|u_6|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux1~19_combout\ : std_logic;
SIGNAL \inst13|u_0|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|05~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|05~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux26~19_combout\ : std_logic;
SIGNAL \inst13|u_0|u_2|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|02~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|02~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux29~19_combout\ : std_logic;
SIGNAL \inst13|u_1|u_1|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|09~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux22~19_combout\ : std_logic;
SIGNAL \inst15|u_1|u_1|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:9:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|09~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux22~19_combout\ : std_logic;
SIGNAL \inst2|f_0:9:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|08~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|08~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux23~19_combout\ : std_logic;
SIGNAL \inst2|f_0:8:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:8:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_0|u_7|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|07~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|07~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux24~19_combout\ : std_logic;
SIGNAL \inst15|u_0|u_7|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:7:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:7:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_0|u_6|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|06~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux25~19_combout\ : std_logic;
SIGNAL \inst15|u_0|u_6|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:6:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:6:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_0|u_4|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|04~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|04~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux27~19_combout\ : std_logic;
SIGNAL \inst2|f_0:4:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:4:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst15|u_3|u_7|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|30~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|30~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux1~19_combout\ : std_logic;
SIGNAL \inst2|f_0:30:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|u_1|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|u_1|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_7|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|31~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|31~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux0~19_combout\ : std_logic;
SIGNAL \inst2|u_0|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst2|u_0|u_1|Mux0~1_combout\ : std_logic;
SIGNAL \inst2|u_0|u_1|Mux0~2_combout\ : std_logic;
SIGNAL \inst13|u_0|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~24_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~25_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~31_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~20_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~21_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~22_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~23_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~26_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~27_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|00~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|00~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux31~30_combout\ : std_logic;
SIGNAL \inst13|u_0|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|03~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|03~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux28~19_combout\ : std_logic;
SIGNAL \inst2|f_0:3:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:3:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux17~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux18~19_combout\ : std_logic;
SIGNAL \inst15|u_1|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|11~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|11~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux20~19_combout\ : std_logic;
SIGNAL \inst2|f_0:11:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst15|u_1|u_4|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:12:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:13:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:14:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:14:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_6|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|14~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|14~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux17~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux13~19_combout\ : std_logic;
SIGNAL \inst15|u_2|u_2|s~0_combout\ : std_logic;
SIGNAL \inst15|u_2|u_1|s~0_combout\ : std_logic;
SIGNAL \inst15|u_2|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux15~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux16~19_combout\ : std_logic;
SIGNAL \inst15|u_1|u_7|s~0_combout\ : std_logic;
SIGNAL \inst15|u_1|u_6|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:14:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:15:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:16:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:17:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:18:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:18:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_2|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|18~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|18~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux13~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux11~19_combout\ : std_logic;
SIGNAL \inst15|u_2|u_4|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|19~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux12~19_combout\ : std_logic;
SIGNAL \inst2|f_0:18:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:19:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:20:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:20:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_4|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|20~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|20~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux11~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux9~19_combout\ : std_logic;
SIGNAL \inst15|u_2|u_6|s~0_combout\ : std_logic;
SIGNAL \inst15|u_2|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s5|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|21~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux10~19_combout\ : std_logic;
SIGNAL \inst2|f_0:20:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:21:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:22:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:22:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_6|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|22~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|22~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux9~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t9|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux5~19_combout\ : std_logic;
SIGNAL \inst15|u_3|u_0|s~0_combout\ : std_logic;
SIGNAL \inst15|u_2|u_7|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:22:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:23:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:24:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t4|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux6~19_combout\ : std_logic;
SIGNAL \inst2|f_0:25:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:26:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:26:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_2|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|26~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|26~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux5~19_combout\ : std_logic;
SIGNAL \inst15|u_3|u_3|s~0_combout\ : std_logic;
SIGNAL \inst15|u_3|u_2|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:26:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:27:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:27:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t8|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|27~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|27~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux4~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux3~19_combout\ : std_logic;
SIGNAL \inst15|u_3|u_4|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:27:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:28:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:28:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_4|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|v1|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|28~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|28~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux3~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|t0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|ra|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|29~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s6|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux2~19_combout\ : std_logic;
SIGNAL \inst2|f_0:25:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:25:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_1|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|sp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|25~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|25~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux6~19_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|24~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t2|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t3|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux7~19_combout\ : std_logic;
SIGNAL \inst2|f_0:24:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:24:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_3|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|24~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux7~19_combout\ : std_logic;
SIGNAL \inst2|f_0:23:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:23:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_7|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|k0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a0|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|23~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|23~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux8~19_combout\ : std_logic;
SIGNAL \inst2|f_0:21:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:21:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|21~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux10~19_combout\ : std_logic;
SIGNAL \inst13|u_2|u_3|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|gp|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|19~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux12~19_combout\ : std_logic;
SIGNAL \inst13|u_2|u_1|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t7|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t6|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|17~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|k0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|fp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s4|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|k1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|s1|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|17~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux14~19_combout\ : std_logic;
SIGNAL \inst2|f_0:16:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:16:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_2|u_0|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|t6|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t5|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|t4|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~17_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|16~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|16~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux15~19_combout\ : std_logic;
SIGNAL \inst2|f_0:15:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:15:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_7|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|ra|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|k1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|s7|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s7|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|t9|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|at|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|15~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a3|15~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux16~19_combout\ : std_logic;
SIGNAL \inst2|f_0:13:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:13:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst13|u_1|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t5|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t7|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~18_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|13~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|t1|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~7_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~2_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|s3|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|13~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux18~19_combout\ : std_logic;
SIGNAL \inst13|u_1|u_4|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|v1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|v0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|at|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a2|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a3|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a1|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|a1|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|a0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~12_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~13_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~14_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|fp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s2|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s2|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s6|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|s4|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|s0|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|t8|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~4_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|12~feeder_combout\ : std_logic;
SIGNAL \BancoRegistradores|s5|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|sp|12~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~3_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst2|Mux19~19_combout\ : std_logic;
SIGNAL \inst2|f_0:29:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \inst2|f_0:28:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:29:u_x|u_1|Mux0~1_combout\ : std_logic;
SIGNAL \inst13|u_3|u_5|s~0_combout\ : std_logic;
SIGNAL \BancoRegistradores|t3|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|t2|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~10_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~11_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~15_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~16_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~8_combout\ : std_logic;
SIGNAL \BancoRegistradores|gp|29~regout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~5_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~6_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~1_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~9_combout\ : std_logic;
SIGNAL \BancoRegistradores|inst1|Mux2~19_combout\ : std_logic;
SIGNAL \inst15|u_3|u_5|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:29:u_x|u_0|o_COUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:30:u_x|u_1|Mux0~1_combout\ : std_logic;
SIGNAL \36~11_combout\ : std_logic;
SIGNAL \35|19|23|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:4:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:5:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:6:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:6:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:7:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|19|20|5~0_combout\ : std_logic;
SIGNAL \35|18|26|5~0_combout\ : std_logic;
SIGNAL \35|18|27|5~4_combout\ : std_logic;
SIGNAL \36~14_combout\ : std_logic;
SIGNAL \35|18|27|5~2_combout\ : std_logic;
SIGNAL \35|18|27|5~3_combout\ : std_logic;
SIGNAL \inst15|u_0|u_2|s~0_combout\ : std_logic;
SIGNAL \inst2|f_0:2:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:2:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \36~12_combout\ : std_logic;
SIGNAL \35|18|28|5~3_combout\ : std_logic;
SIGNAL \inst6|f_0:4:u_1|o_DOUT~combout\ : std_logic;
SIGNAL \35|18|29|5~0_combout\ : std_logic;
SIGNAL \inst2|f_0:17:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:17:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \36~7_combout\ : std_logic;
SIGNAL \36~0_combout\ : std_logic;
SIGNAL \36~13_combout\ : std_logic;
SIGNAL \35|18|25|5~4_combout\ : std_logic;
SIGNAL \35|18|25|5~3_combout\ : std_logic;
SIGNAL \inst17|Equal0~0_combout\ : std_logic;
SIGNAL \inst17|Equal0~1_combout\ : std_logic;
SIGNAL \inst18|op[0]~0_combout\ : std_logic;
SIGNAL \inst2|f_0:5:u_x|u_0|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst2|f_0:5:u_x|u_1|Mux0~0_combout\ : std_logic;
SIGNAL \36~1_combout\ : std_logic;
SIGNAL \36~2_combout\ : std_logic;
SIGNAL \35|18|24|5~3_combout\ : std_logic;
SIGNAL \35|18|24|5~2_combout\ : std_logic;
SIGNAL \ProgramCounter|133|dffs[2]~1_combout\ : std_logic;
SIGNAL \inst17|Equal3~0_combout\ : std_logic;
SIGNAL \inst4|inst2~clkctrl_outclk\ : std_logic;
SIGNAL \inst6|f_0:9:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:7:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:9:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:10:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:10:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:11:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:10:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|19|24|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:11:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|19|25|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:11:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:12:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|19|29|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:12:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:12:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:13:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|19|27|5~0_combout\ : std_logic;
SIGNAL \35|19|28|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:13:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:14:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|19|26|5~0_combout\ : std_logic;
SIGNAL \inst6|f_0:15:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:14:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:16:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|20|20|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:17:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|20|23|5~0_combout\ : std_logic;
SIGNAL \35|20|24|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:18:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:16:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:19:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:19:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:19:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|20|29|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:21:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:21:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|20|27|5~0_combout\ : std_logic;
SIGNAL \ProgramCounter|133|dffs[22]~0_combout\ : std_logic;
SIGNAL \inst7|f_0:15:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:16:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:18:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:20:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|20|28|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:22:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:24:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:23:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:22:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:23:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|21|20|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:25:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|21|23|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:25:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:26:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|21|24|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:27:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:25:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:27:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|21|29|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:28:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:24:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:26:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst6|f_0:28:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \35|21|28|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:28:u_1|o_COUT~0_combout\ : std_logic;
SIGNAL \inst7|f_0:30:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|21|27|5~0_combout\ : std_logic;
SIGNAL \inst7|f_0:31:u_1|o_DOUT~0_combout\ : std_logic;
SIGNAL \35|21|26|5~0_combout\ : std_logic;
SIGNAL \35|21|25|5~0_combout\ : std_logic;
SIGNAL \35|20|26|5~0_combout\ : std_logic;
SIGNAL \35|20|25|5~0_combout\ : std_logic;
SIGNAL \inst17|o_ALUSrc~1_combout\ : std_logic;
SIGNAL \inst17|o_MemWrite~0_combout\ : std_logic;
SIGNAL \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ProgramCounter|133|dffs\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst18|op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_clock~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_reset~combout\ : std_logic;
SIGNAL \35|18|24|ALT_INV_5~2_combout\ : std_logic;
SIGNAL \ProgramCounter|133|ALT_INV_dffs\ : std_logic_vector(22 DOWNTO 22);

BEGIN

Branch <= ww_Branch;
ww_clock <= clock;
Instruction <= ww_Instruction;
PC <= ww_PC;
ww_reset <= reset;
Operation <= ww_Operation;
ALUOp <= ww_ALUOp;
RegWrite <= ww_RegWrite;
RegDst <= ww_RegDst;
MemToReg <= ww_MemToReg;
MemWrite <= ww_MemWrite;
ALUSrc <= ww_ALUSrc;
clkSys <= ww_clkSys;
\function\ <= \ww_function\;
imed16 <= ww_imed16;
nextPC <= ww_nextPC;
op <= ww_op;
rd <= ww_rd;
rs <= ww_rs;
rt <= ww_rt;
shamt <= ww_shamt;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(8) & \ProgramCounter|133|dffs\(7) & \ProgramCounter|133|dffs\(6) & 
\ProgramCounter|133|dffs\(5) & \ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2));

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(8) & \ProgramCounter|133|dffs\(7) & \ProgramCounter|133|dffs\(6) & 
\ProgramCounter|133|dffs\(5) & \ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2));

\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13) <= \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\BancoRegistradores|inst2|Mux2~19_combout\ & \BancoRegistradores|inst2|Mux3~19_combout\ & \BancoRegistradores|inst2|Mux4~19_combout\ & 
\BancoRegistradores|inst2|Mux5~19_combout\ & \BancoRegistradores|inst2|Mux6~19_combout\ & \BancoRegistradores|inst2|Mux7~19_combout\ & \BancoRegistradores|inst2|Mux8~19_combout\ & \BancoRegistradores|inst2|Mux9~19_combout\ & 
\BancoRegistradores|inst2|Mux10~19_combout\ & \BancoRegistradores|inst2|Mux11~19_combout\ & \BancoRegistradores|inst2|Mux12~19_combout\ & \BancoRegistradores|inst2|Mux13~19_combout\ & \BancoRegistradores|inst2|Mux14~19_combout\ & 
\BancoRegistradores|inst2|Mux15~19_combout\ & \BancoRegistradores|inst2|Mux16~19_combout\ & \BancoRegistradores|inst2|Mux17~19_combout\ & \BancoRegistradores|inst2|Mux18~19_combout\ & \BancoRegistradores|inst2|Mux19~19_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst2|f_0:9:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:8:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:7:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:6:u_x|u_1|Mux0~0_combout\ & 
\inst2|f_0:5:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:4:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:3:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:2:u_x|u_1|Mux0~0_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(4);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(5);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(6);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(7);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(8);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(9);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(10);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(11);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(12);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(13);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(14);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(15);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(16);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(17);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\BancoRegistradores|inst2|Mux0~19_combout\ & \BancoRegistradores|inst2|Mux1~19_combout\ & \BancoRegistradores|inst2|Mux20~19_combout\ & 
\BancoRegistradores|inst2|Mux21~19_combout\ & \BancoRegistradores|inst2|Mux22~19_combout\ & \BancoRegistradores|inst2|Mux23~19_combout\ & \BancoRegistradores|inst2|Mux24~19_combout\ & \BancoRegistradores|inst2|Mux25~19_combout\ & 
\BancoRegistradores|inst2|Mux26~19_combout\ & \BancoRegistradores|inst2|Mux27~19_combout\ & \BancoRegistradores|inst2|Mux28~19_combout\ & \BancoRegistradores|inst2|Mux29~19_combout\ & \BancoRegistradores|inst2|Mux30~19_combout\ & 
\BancoRegistradores|inst2|Mux31~30_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst2|f_0:9:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:8:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:7:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:6:u_x|u_1|Mux0~0_combout\ & 
\inst2|f_0:5:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:4:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:3:u_x|u_1|Mux0~0_combout\ & \inst2|f_0:2:u_x|u_1|Mux0~0_combout\);

\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31) <= \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\inst4|inst2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst4|inst2~regout\);

\clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clock~clk_delay_ctrl_clkout\);
\ALT_INV_clock~clkctrl_outclk\ <= NOT \clock~clkctrl_outclk\;
\ALT_INV_reset~combout\ <= NOT \reset~combout\;
\35|18|24|ALT_INV_5~2_combout\ <= NOT \35|18|24|5~2_combout\;
\ProgramCounter|133|ALT_INV_dffs\(22) <= NOT \ProgramCounter|133|dffs\(22);

-- Location: M4K_X26_Y20
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram03.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst17|o_MemWrite~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y21
\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ram03.mif",
	init_file_layout => "port_a",
	logical_ram_name => "data_memory:DataMemory|ram:MemoriaRAM|altsyncram:altsyncram_component|altsyncram_mje1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \inst17|o_MemWrite~0_combout\,
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portadatain => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y19_N24
\inst7|f_0:5:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:5:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(5) & (\ProgramCounter|133|dffs\(3) & (\ProgramCounter|133|dffs\(4) & \ProgramCounter|133|dffs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(5),
	datab => \ProgramCounter|133|dffs\(3),
	datac => \ProgramCounter|133|dffs\(4),
	datad => \ProgramCounter|133|dffs\(2),
	combout => \inst7|f_0:5:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N20
\inst7|f_0:29:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:29:u_1|o_DOUT~0_combout\ = \inst7|f_0:28:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|f_0:28:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(29),
	combout => \inst7|f_0:29:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X30_Y19_N16
\inst6|f_0:3:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:3:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1) & (\ProgramCounter|133|dffs\(2) $ (\ProgramCounter|133|dffs\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ProgramCounter|133|dffs\(3),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst6|f_0:3:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N20
\inst6|f_0:8:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:8:u_1|o_COUT~0_combout\ = (\inst6|f_0:7:u_1|o_COUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6)) # (\inst7|f_0:7:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(8))))) # 
-- (!\inst6|f_0:7:u_1|o_COUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6) & (\inst7|f_0:7:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:7:u_1|o_COUT~0_combout\,
	datab => \inst6|f_0:7:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	datad => \ProgramCounter|133|dffs\(8),
	combout => \inst6|f_0:8:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N24
\inst7|f_0:20:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:20:u_1|o_DOUT~0_combout\ = \inst7|f_0:19:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|f_0:19:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(20),
	combout => \inst7|f_0:20:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N6
\inst6|f_0:22:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:22:u_1|o_COUT~0_combout\ = (\inst7|f_0:21:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst7|f_0:22:u_1|o_DOUT~0_combout\ & \inst6|f_0:20:u_1|o_COUT~0_combout\)))) # 
-- (!\inst7|f_0:21:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:22:u_1|o_DOUT~0_combout\) # (\inst6|f_0:20:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:21:u_1|o_DOUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst7|f_0:22:u_1|o_DOUT~0_combout\,
	datad => \inst6|f_0:20:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:22:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N12
\inst6|f_0:30:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:30:u_1|o_COUT~0_combout\ = (\inst7|f_0:29:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst6|f_0:28:u_1|o_COUT~0_combout\ & \inst7|f_0:30:u_1|o_DOUT~0_combout\)))) # 
-- (!\inst7|f_0:29:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst6|f_0:28:u_1|o_COUT~0_combout\) # (\inst7|f_0:30:u_1|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:29:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:28:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst7|f_0:30:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:30:u_1|o_COUT~0_combout\);

-- Location: LCFF_X37_Y21_N21
\BancoRegistradores|t9|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|29~regout\);

-- Location: LCFF_X37_Y21_N27
\BancoRegistradores|s1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|29~regout\);

-- Location: LCCOMB_X37_Y21_N16
\BancoRegistradores|inst2|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|29~regout\,
	datad => \BancoRegistradores|s1|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~2_combout\);

-- Location: LCCOMB_X37_Y23_N4
\BancoRegistradores|inst1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|29~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|29~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux2~0_combout\);

-- Location: LCCOMB_X37_Y21_N26
\BancoRegistradores|inst1|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|29~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|s1|29~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux2~2_combout\);

-- Location: LCCOMB_X36_Y21_N8
\BancoRegistradores|inst1|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~3_combout\ = (\BancoRegistradores|inst1|Mux2~2_combout\ & ((\BancoRegistradores|sp|29~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux2~2_combout\ 
-- & (((\BancoRegistradores|s5|29~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~2_combout\,
	datab => \BancoRegistradores|sp|29~regout\,
	datac => \BancoRegistradores|s5|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux2~3_combout\);

-- Location: LCCOMB_X34_Y23_N30
\BancoRegistradores|inst1|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t8|29~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|29~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s0|29~regout\,
	datac => \BancoRegistradores|t8|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux2~4_combout\);

-- Location: LCCOMB_X36_Y17_N12
\BancoRegistradores|inst1|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|29~regout\,
	datad => \BancoRegistradores|s3|29~regout\,
	combout => \BancoRegistradores|inst1|Mux2~7_combout\);

-- Location: LCCOMB_X35_Y20_N26
\BancoRegistradores|inst1|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|29~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a0|29~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux2~12_combout\);

-- Location: LCCOMB_X35_Y20_N6
\BancoRegistradores|inst1|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux2~12_combout\ & ((\BancoRegistradores|a3|29~regout\))) # (!\BancoRegistradores|inst1|Mux2~12_combout\ 
-- & (\BancoRegistradores|a2|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux2~12_combout\,
	datad => \BancoRegistradores|a3|29~regout\,
	combout => \BancoRegistradores|inst1|Mux2~13_combout\);

-- Location: LCCOMB_X34_Y19_N24
\BancoRegistradores|inst1|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux2~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~3_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|at|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|at|29~regout\,
	datad => \BancoRegistradores|inst1|Mux2~13_combout\,
	combout => \BancoRegistradores|inst1|Mux2~14_combout\);

-- Location: LCCOMB_X36_Y24_N2
\BancoRegistradores|inst1|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t4|29~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t5|29~regout\,
	combout => \BancoRegistradores|inst1|Mux2~17_combout\);

-- Location: LCCOMB_X36_Y24_N20
\BancoRegistradores|inst1|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux2~17_combout\ & (\BancoRegistradores|t7|29~regout\)) # (!\BancoRegistradores|inst1|Mux2~17_combout\ & 
-- ((\BancoRegistradores|t6|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|29~regout\,
	datac => \BancoRegistradores|t6|29~regout\,
	datad => \BancoRegistradores|inst1|Mux2~17_combout\,
	combout => \BancoRegistradores|inst1|Mux2~18_combout\);

-- Location: LCFF_X36_Y23_N17
\BancoRegistradores|fp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|28~regout\);

-- Location: LCFF_X34_Y19_N21
\BancoRegistradores|a2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|28~regout\);

-- Location: LCFF_X38_Y20_N19
\BancoRegistradores|t6|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|28~regout\);

-- Location: LCFF_X37_Y20_N13
\BancoRegistradores|t5|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|28~regout\);

-- Location: LCFF_X37_Y20_N31
\BancoRegistradores|t4|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|28~regout\);

-- Location: LCCOMB_X37_Y20_N30
\BancoRegistradores|inst2|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|28~regout\,
	datad => \BancoRegistradores|t5|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~17_combout\);

-- Location: LCFF_X38_Y20_N21
\BancoRegistradores|t7|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|28~regout\);

-- Location: LCCOMB_X38_Y20_N26
\BancoRegistradores|inst2|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux3~17_combout\ & (\BancoRegistradores|t7|28~regout\)) # (!\BancoRegistradores|inst2|Mux3~17_combout\ & 
-- ((\BancoRegistradores|t6|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux3~17_combout\,
	datad => \BancoRegistradores|t6|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~18_combout\);

-- Location: LCCOMB_X25_Y22_N8
\BancoRegistradores|inst1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|28~regout\,
	datad => \BancoRegistradores|t1|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~0_combout\);

-- Location: LCCOMB_X37_Y23_N24
\BancoRegistradores|inst1|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s2|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|28~regout\,
	datad => \BancoRegistradores|s6|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~4_combout\);

-- Location: LCCOMB_X36_Y23_N26
\BancoRegistradores|inst1|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~5_combout\ = (\BancoRegistradores|inst1|Mux3~4_combout\ & ((\BancoRegistradores|fp|28~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux3~4_combout\ 
-- & (((\BancoRegistradores|k0|28~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|28~regout\,
	datab => \BancoRegistradores|inst1|Mux3~4_combout\,
	datac => \BancoRegistradores|k0|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux3~5_combout\);

-- Location: LCCOMB_X34_Y23_N12
\BancoRegistradores|inst1|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t8|28~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|28~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux3~6_combout\);

-- Location: LCCOMB_X35_Y23_N16
\BancoRegistradores|inst1|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~7_combout\ = (\BancoRegistradores|inst1|Mux3~6_combout\ & ((\BancoRegistradores|gp|28~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux3~6_combout\ 
-- & (((\BancoRegistradores|s4|28~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~6_combout\,
	datab => \BancoRegistradores|gp|28~regout\,
	datac => \BancoRegistradores|s4|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux3~7_combout\);

-- Location: LCCOMB_X36_Y23_N24
\BancoRegistradores|inst1|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux3~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux3~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux3~5_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux3~7_combout\,
	combout => \BancoRegistradores|inst1|Mux3~8_combout\);

-- Location: LCCOMB_X35_Y20_N22
\BancoRegistradores|inst1|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a0|28~regout\,
	datad => \BancoRegistradores|a2|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~12_combout\);

-- Location: LCCOMB_X35_Y20_N18
\BancoRegistradores|inst1|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux3~12_combout\ & ((\BancoRegistradores|a3|28~regout\))) # (!\BancoRegistradores|inst1|Mux3~12_combout\ 
-- & (\BancoRegistradores|a1|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|28~regout\,
	datac => \BancoRegistradores|a3|28~regout\,
	datad => \BancoRegistradores|inst1|Mux3~12_combout\,
	combout => \BancoRegistradores|inst1|Mux3~13_combout\);

-- Location: LCCOMB_X34_Y19_N2
\BancoRegistradores|inst1|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux3~13_combout\) # ((!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (((\BancoRegistradores|at|28~regout\ & \BancoRegistradores|inst1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|28~regout\,
	datad => \BancoRegistradores|inst1|Mux8~3_combout\,
	combout => \BancoRegistradores|inst1|Mux3~14_combout\);

-- Location: LCCOMB_X34_Y19_N12
\BancoRegistradores|inst1|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux3~14_combout\ & (\BancoRegistradores|v1|28~regout\)) # (!\BancoRegistradores|inst1|Mux3~14_combout\ & 
-- ((\BancoRegistradores|v0|28~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|28~regout\,
	datab => \BancoRegistradores|v0|28~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|inst1|Mux3~14_combout\,
	combout => \BancoRegistradores|inst1|Mux3~15_combout\);

-- Location: LCCOMB_X38_Y20_N0
\BancoRegistradores|inst1|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|t6|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|28~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t6|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~17_combout\);

-- Location: LCCOMB_X38_Y20_N14
\BancoRegistradores|inst1|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~18_combout\ = (\BancoRegistradores|inst1|Mux3~17_combout\ & ((\BancoRegistradores|t7|28~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux3~17_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|t5|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|28~regout\,
	datab => \BancoRegistradores|inst1|Mux3~17_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t5|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~18_combout\);

-- Location: LCFF_X35_Y18_N9
\BancoRegistradores|t2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|27~regout\);

-- Location: LCFF_X36_Y20_N9
\BancoRegistradores|t1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|27~regout\);

-- Location: LCFF_X36_Y20_N7
\BancoRegistradores|t0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|27~regout\);

-- Location: LCCOMB_X36_Y20_N6
\BancoRegistradores|inst2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|27~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|27~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t1|27~regout\,
	datac => \BancoRegistradores|t0|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux4~0_combout\);

-- Location: LCFF_X35_Y18_N19
\BancoRegistradores|t3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|27~regout\);

-- Location: LCCOMB_X35_Y18_N8
\BancoRegistradores|inst2|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux4~0_combout\ & (\BancoRegistradores|t3|27~regout\)) # (!\BancoRegistradores|inst2|Mux4~0_combout\ & 
-- ((\BancoRegistradores|t2|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t3|27~regout\,
	datac => \BancoRegistradores|t2|27~regout\,
	datad => \BancoRegistradores|inst2|Mux4~0_combout\,
	combout => \BancoRegistradores|inst2|Mux4~1_combout\);

-- Location: LCFF_X37_Y23_N13
\BancoRegistradores|k0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|27~regout\);

-- Location: LCFF_X36_Y17_N1
\BancoRegistradores|s7|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|27~regout\);

-- Location: LCCOMB_X37_Y23_N6
\BancoRegistradores|inst1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s2|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|27~regout\,
	datad => \BancoRegistradores|s6|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~0_combout\);

-- Location: LCCOMB_X37_Y23_N12
\BancoRegistradores|inst1|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~1_combout\ = (\BancoRegistradores|inst1|Mux4~0_combout\ & ((\BancoRegistradores|fp|27~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux4~0_combout\ 
-- & (((\BancoRegistradores|k0|27~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~0_combout\,
	datab => \BancoRegistradores|fp|27~regout\,
	datac => \BancoRegistradores|k0|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux4~1_combout\);

-- Location: LCCOMB_X37_Y21_N18
\BancoRegistradores|inst1|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s1|27~regout\,
	datac => \BancoRegistradores|t9|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux4~2_combout\);

-- Location: LCCOMB_X36_Y21_N26
\BancoRegistradores|inst1|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux4~2_combout\ & (\BancoRegistradores|sp|27~regout\)) # (!\BancoRegistradores|inst1|Mux4~2_combout\ & 
-- ((\BancoRegistradores|s5|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux4~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux4~2_combout\,
	datac => \BancoRegistradores|sp|27~regout\,
	datad => \BancoRegistradores|s5|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~3_combout\);

-- Location: LCCOMB_X34_Y23_N28
\BancoRegistradores|inst1|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t8|27~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|27~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|27~regout\,
	datab => \BancoRegistradores|t8|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux4~4_combout\);

-- Location: LCCOMB_X35_Y21_N18
\BancoRegistradores|inst1|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~5_combout\ = (\BancoRegistradores|inst1|Mux4~4_combout\ & ((\BancoRegistradores|gp|27~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux4~4_combout\ 
-- & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s4|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~4_combout\,
	datab => \BancoRegistradores|gp|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s4|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~5_combout\);

-- Location: LCCOMB_X35_Y20_N24
\BancoRegistradores|inst1|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|inst1|Mux4~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux4~5_combout\,
	datad => \BancoRegistradores|inst1|Mux4~3_combout\,
	combout => \BancoRegistradores|inst1|Mux4~6_combout\);

-- Location: LCCOMB_X35_Y17_N10
\BancoRegistradores|inst1|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|27~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s3|27~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s3|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux4~7_combout\);

-- Location: LCCOMB_X35_Y17_N6
\BancoRegistradores|inst1|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux4~7_combout\ & (\BancoRegistradores|ra|27~regout\)) # (!\BancoRegistradores|inst1|Mux4~7_combout\ & 
-- ((\BancoRegistradores|k1|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|inst1|Mux4~7_combout\,
	datad => \BancoRegistradores|k1|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~8_combout\);

-- Location: LCCOMB_X35_Y16_N24
\BancoRegistradores|inst1|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~9_combout\ = (\BancoRegistradores|inst1|Mux4~6_combout\ & (((\BancoRegistradores|inst1|Mux4~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux4~6_combout\ & (\BancoRegistradores|inst1|Mux4~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~1_combout\,
	datab => \BancoRegistradores|inst1|Mux4~6_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux4~8_combout\,
	combout => \BancoRegistradores|inst1|Mux4~9_combout\);

-- Location: LCCOMB_X35_Y16_N26
\BancoRegistradores|inst1|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t2|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~10_combout\);

-- Location: LCCOMB_X35_Y16_N12
\BancoRegistradores|inst1|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~11_combout\ = (\BancoRegistradores|inst1|Mux4~10_combout\ & ((\BancoRegistradores|t3|27~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux4~10_combout\ & (((\BancoRegistradores|t1|27~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|27~regout\,
	datab => \BancoRegistradores|inst1|Mux4~10_combout\,
	datac => \BancoRegistradores|t1|27~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux4~11_combout\);

-- Location: LCCOMB_X34_Y16_N14
\BancoRegistradores|inst1|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|27~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|27~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a1|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~12_combout\);

-- Location: LCCOMB_X34_Y16_N12
\BancoRegistradores|inst1|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux4~12_combout\ & (\BancoRegistradores|a3|27~regout\)) # (!\BancoRegistradores|inst1|Mux4~12_combout\ & 
-- ((\BancoRegistradores|a2|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|27~regout\,
	datac => \BancoRegistradores|inst1|Mux4~12_combout\,
	datad => \BancoRegistradores|a2|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~13_combout\);

-- Location: LCCOMB_X34_Y19_N4
\BancoRegistradores|inst1|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux4~13_combout\) # ((!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (((\BancoRegistradores|at|27~regout\ & \BancoRegistradores|inst1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~13_combout\,
	datab => \BancoRegistradores|at|27~regout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux8~3_combout\,
	combout => \BancoRegistradores|inst1|Mux4~14_combout\);

-- Location: LCCOMB_X30_Y22_N18
\BancoRegistradores|inst1|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~15_combout\ = (\BancoRegistradores|inst1|Mux4~14_combout\ & (((\BancoRegistradores|v1|27~regout\) # (!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux4~14_combout\ & 
-- (\BancoRegistradores|v0|27~regout\ & ((\BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|27~regout\,
	datab => \BancoRegistradores|v1|27~regout\,
	datac => \BancoRegistradores|inst1|Mux4~14_combout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux4~15_combout\);

-- Location: LCCOMB_X35_Y16_N6
\BancoRegistradores|inst1|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux8~0_combout\) # (\BancoRegistradores|inst1|Mux4~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux4~15_combout\ & (!\BancoRegistradores|inst1|Mux8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux4~15_combout\,
	datac => \BancoRegistradores|inst1|Mux8~0_combout\,
	datad => \BancoRegistradores|inst1|Mux4~11_combout\,
	combout => \BancoRegistradores|inst1|Mux4~16_combout\);

-- Location: LCCOMB_X36_Y18_N18
\BancoRegistradores|inst1|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t4|27~regout\,
	datad => \BancoRegistradores|t5|27~regout\,
	combout => \BancoRegistradores|inst1|Mux4~17_combout\);

-- Location: LCCOMB_X36_Y18_N14
\BancoRegistradores|inst1|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux4~17_combout\ & ((\BancoRegistradores|t7|27~regout\))) # (!\BancoRegistradores|inst1|Mux4~17_combout\ 
-- & (\BancoRegistradores|t6|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|27~regout\,
	datac => \BancoRegistradores|t7|27~regout\,
	datad => \BancoRegistradores|inst1|Mux4~17_combout\,
	combout => \BancoRegistradores|inst1|Mux4~18_combout\);

-- Location: LCCOMB_X35_Y16_N16
\BancoRegistradores|inst1|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux4~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux4~16_combout\ & (\BancoRegistradores|inst1|Mux4~18_combout\)) # (!\BancoRegistradores|inst1|Mux4~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux4~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux4~18_combout\,
	datac => \BancoRegistradores|inst1|Mux4~9_combout\,
	datad => \BancoRegistradores|inst1|Mux4~16_combout\,
	combout => \BancoRegistradores|inst1|Mux4~19_combout\);

-- Location: LCFF_X37_Y23_N17
\BancoRegistradores|k0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|26~regout\);

-- Location: LCFF_X38_Y23_N19
\BancoRegistradores|s6|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|26~regout\);

-- Location: LCFF_X37_Y23_N3
\BancoRegistradores|s2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|26~regout\);

-- Location: LCCOMB_X37_Y23_N2
\BancoRegistradores|inst2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|26~regout\,
	datad => \BancoRegistradores|s6|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~0_combout\);

-- Location: LCFF_X38_Y23_N1
\BancoRegistradores|fp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|26~regout\);

-- Location: LCCOMB_X37_Y23_N16
\BancoRegistradores|inst2|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux5~0_combout\ & (\BancoRegistradores|fp|26~regout\)) # (!\BancoRegistradores|inst2|Mux5~0_combout\ & 
-- ((\BancoRegistradores|k0|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|26~regout\,
	datac => \BancoRegistradores|k0|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~0_combout\,
	combout => \BancoRegistradores|inst2|Mux5~1_combout\);

-- Location: LCFF_X35_Y21_N25
\BancoRegistradores|gp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|26~regout\);

-- Location: LCFF_X37_Y18_N7
\BancoRegistradores|t6|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|26~regout\);

-- Location: LCCOMB_X38_Y23_N18
\BancoRegistradores|inst1|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|26~regout\,
	datad => \BancoRegistradores|s2|26~regout\,
	combout => \BancoRegistradores|inst1|Mux5~4_combout\);

-- Location: LCCOMB_X38_Y23_N0
\BancoRegistradores|inst1|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux5~4_combout\ & (\BancoRegistradores|fp|26~regout\)) # (!\BancoRegistradores|inst1|Mux5~4_combout\ & 
-- ((\BancoRegistradores|k0|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux5~4_combout\,
	datac => \BancoRegistradores|fp|26~regout\,
	datad => \BancoRegistradores|k0|26~regout\,
	combout => \BancoRegistradores|inst1|Mux5~5_combout\);

-- Location: LCCOMB_X34_Y23_N14
\BancoRegistradores|inst1|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|26~regout\,
	datad => \BancoRegistradores|s0|26~regout\,
	combout => \BancoRegistradores|inst1|Mux5~6_combout\);

-- Location: LCCOMB_X35_Y23_N26
\BancoRegistradores|inst1|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~7_combout\ = (\BancoRegistradores|inst1|Mux5~6_combout\ & (((\BancoRegistradores|gp|26~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # (!\BancoRegistradores|inst1|Mux5~6_combout\ 
-- & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s4|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux5~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|26~regout\,
	datad => \BancoRegistradores|gp|26~regout\,
	combout => \BancoRegistradores|inst1|Mux5~7_combout\);

-- Location: LCCOMB_X38_Y23_N30
\BancoRegistradores|inst1|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux5~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux5~7_combout\,
	datab => \BancoRegistradores|inst1|Mux5~5_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux5~8_combout\);

-- Location: LCCOMB_X38_Y20_N12
\BancoRegistradores|inst1|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|26~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux5~17_combout\);

-- Location: LCCOMB_X38_Y20_N4
\BancoRegistradores|inst1|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux5~17_combout\ & ((\BancoRegistradores|t7|26~regout\))) # (!\BancoRegistradores|inst1|Mux5~17_combout\ 
-- & (\BancoRegistradores|t5|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t5|26~regout\,
	datac => \BancoRegistradores|t7|26~regout\,
	datad => \BancoRegistradores|inst1|Mux5~17_combout\,
	combout => \BancoRegistradores|inst1|Mux5~18_combout\);

-- Location: LCFF_X32_Y18_N25
\BancoRegistradores|v1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|25~regout\);

-- Location: LCCOMB_X27_Y23_N24
\inst15|u_3|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_1|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux6~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux6~19_combout\,
	combout => \inst15|u_3|u_1|s~0_combout\);

-- Location: LCCOMB_X36_Y17_N20
\BancoRegistradores|inst1|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|25~regout\,
	datad => \BancoRegistradores|s3|25~regout\,
	combout => \BancoRegistradores|inst1|Mux6~7_combout\);

-- Location: LCCOMB_X28_Y16_N14
\BancoRegistradores|inst1|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|25~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a0|25~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|25~regout\,
	datac => \BancoRegistradores|a0|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux6~12_combout\);

-- Location: LCCOMB_X29_Y16_N14
\BancoRegistradores|inst1|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~13_combout\ = (\BancoRegistradores|inst1|Mux6~12_combout\ & ((\BancoRegistradores|a3|25~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux6~12_combout\ & (((\BancoRegistradores|a2|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|25~regout\,
	datab => \BancoRegistradores|inst1|Mux6~12_combout\,
	datac => \BancoRegistradores|a2|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux6~13_combout\);

-- Location: LCFF_X38_Y23_N21
\BancoRegistradores|s6|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|24~regout\);

-- Location: LCCOMB_X37_Y23_N26
\BancoRegistradores|inst2|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|24~regout\,
	datad => \BancoRegistradores|s6|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y21_N24
\BancoRegistradores|inst2|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux7~0_combout\ & ((\BancoRegistradores|fp|24~regout\))) # (!\BancoRegistradores|inst2|Mux7~0_combout\ & 
-- (\BancoRegistradores|k0|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|24~regout\,
	datac => \BancoRegistradores|fp|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~0_combout\,
	combout => \BancoRegistradores|inst2|Mux7~1_combout\);

-- Location: LCFF_X36_Y21_N7
\BancoRegistradores|s5|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|24~regout\);

-- Location: LCFF_X37_Y21_N7
\BancoRegistradores|t9|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|24~regout\);

-- Location: LCFF_X37_Y21_N5
\BancoRegistradores|s1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|24~regout\);

-- Location: LCCOMB_X37_Y21_N4
\BancoRegistradores|inst2|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|24~regout\,
	datad => \BancoRegistradores|t9|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~2_combout\);

-- Location: LCFF_X36_Y21_N5
\BancoRegistradores|sp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|24~regout\);

-- Location: LCCOMB_X36_Y21_N4
\BancoRegistradores|inst2|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux7~2_combout\ & ((\BancoRegistradores|sp|24~regout\))) # (!\BancoRegistradores|inst2|Mux7~2_combout\ & 
-- (\BancoRegistradores|s5|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~2_combout\,
	combout => \BancoRegistradores|inst2|Mux7~3_combout\);

-- Location: LCFF_X34_Y23_N23
\BancoRegistradores|t8|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|24~regout\);

-- Location: LCFF_X35_Y23_N23
\BancoRegistradores|s0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|24~regout\);

-- Location: LCCOMB_X35_Y23_N22
\BancoRegistradores|inst2|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|24~regout\,
	datad => \BancoRegistradores|t8|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~4_combout\);

-- Location: LCCOMB_X34_Y23_N4
\BancoRegistradores|inst2|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux7~4_combout\ & ((\BancoRegistradores|gp|24~regout\))) # (!\BancoRegistradores|inst2|Mux7~4_combout\ & 
-- (\BancoRegistradores|s4|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|24~regout\,
	datac => \BancoRegistradores|gp|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~4_combout\,
	combout => \BancoRegistradores|inst2|Mux7~5_combout\);

-- Location: LCCOMB_X28_Y23_N24
\BancoRegistradores|inst2|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux7~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux7~5_combout\,
	datad => \BancoRegistradores|inst2|Mux7~3_combout\,
	combout => \BancoRegistradores|inst2|Mux7~6_combout\);

-- Location: LCFF_X38_Y21_N11
\BancoRegistradores|k1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|24~regout\);

-- Location: LCCOMB_X38_Y25_N4
\BancoRegistradores|inst2|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s3|24~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s7|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~7_combout\);

-- Location: LCCOMB_X37_Y25_N2
\BancoRegistradores|inst2|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux7~7_combout\ & (\BancoRegistradores|ra|24~regout\)) # (!\BancoRegistradores|inst2|Mux7~7_combout\ & 
-- ((\BancoRegistradores|k1|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~7_combout\,
	combout => \BancoRegistradores|inst2|Mux7~8_combout\);

-- Location: LCCOMB_X27_Y23_N10
\BancoRegistradores|inst2|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux7~6_combout\ & (\BancoRegistradores|inst2|Mux7~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux7~6_combout\ & ((\BancoRegistradores|inst2|Mux7~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux7~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux7~1_combout\,
	datad => \BancoRegistradores|inst2|Mux7~6_combout\,
	combout => \BancoRegistradores|inst2|Mux7~9_combout\);

-- Location: LCFF_X34_Y17_N17
\BancoRegistradores|v1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|24~regout\);

-- Location: LCFF_X36_Y18_N17
\BancoRegistradores|t7|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|24~regout\);

-- Location: LCCOMB_X36_Y20_N0
\BancoRegistradores|inst1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|24~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|24~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|24~regout\,
	datac => \BancoRegistradores|t1|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux7~0_combout\);

-- Location: LCCOMB_X37_Y21_N6
\BancoRegistradores|inst1|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s1|24~regout\,
	datac => \BancoRegistradores|t9|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux7~2_combout\);

-- Location: LCCOMB_X37_Y21_N14
\BancoRegistradores|inst1|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux7~2_combout\ & (\BancoRegistradores|sp|24~regout\)) # (!\BancoRegistradores|inst1|Mux7~2_combout\ & 
-- ((\BancoRegistradores|s5|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux7~2_combout\,
	datac => \BancoRegistradores|sp|24~regout\,
	datad => \BancoRegistradores|s5|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~3_combout\);

-- Location: LCCOMB_X34_Y23_N22
\BancoRegistradores|inst1|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t8|24~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|24~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux7~6_combout\);

-- Location: LCCOMB_X37_Y18_N16
\BancoRegistradores|inst1|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|24~regout\,
	datad => \BancoRegistradores|t6|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~17_combout\);

-- Location: LCCOMB_X36_Y18_N16
\BancoRegistradores|inst1|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~18_combout\ = (\BancoRegistradores|inst1|Mux7~17_combout\ & (((\BancoRegistradores|t7|24~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux7~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t7|24~regout\,
	datad => \BancoRegistradores|t5|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~18_combout\);

-- Location: LCFF_X36_Y24_N13
\BancoRegistradores|t2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|23~regout\);

-- Location: LCFF_X34_Y22_N1
\BancoRegistradores|t1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|23~regout\);

-- Location: LCFF_X23_Y21_N7
\BancoRegistradores|sp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|23~regout\);

-- Location: LCFF_X34_Y25_N11
\BancoRegistradores|gp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|23~regout\);

-- Location: LCFF_X31_Y26_N13
\BancoRegistradores|k1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|23~regout\);

-- Location: LCFF_X27_Y24_N17
\BancoRegistradores|a1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|23~regout\);

-- Location: LCFF_X37_Y20_N7
\BancoRegistradores|t5|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|23~regout\);

-- Location: LCFF_X36_Y24_N9
\BancoRegistradores|t6|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|23~regout\);

-- Location: LCFF_X37_Y20_N5
\BancoRegistradores|t4|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|23~regout\);

-- Location: LCCOMB_X37_Y20_N2
\BancoRegistradores|inst2|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|23~regout\,
	datad => \BancoRegistradores|t6|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~17_combout\);

-- Location: LCFF_X34_Y17_N15
\BancoRegistradores|t7|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|23~regout\);

-- Location: LCCOMB_X37_Y20_N6
\BancoRegistradores|inst2|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux8~17_combout\ & (\BancoRegistradores|t7|23~regout\)) # (!\BancoRegistradores|inst2|Mux8~17_combout\ & 
-- ((\BancoRegistradores|t5|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~17_combout\,
	combout => \BancoRegistradores|inst2|Mux8~18_combout\);

-- Location: LCCOMB_X38_Y23_N26
\BancoRegistradores|inst1|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # (\BancoRegistradores|s6|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|23~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s6|23~regout\,
	combout => \BancoRegistradores|inst1|Mux8~5_combout\);

-- Location: LCCOMB_X36_Y23_N2
\BancoRegistradores|inst1|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~6_combout\ = (\BancoRegistradores|inst1|Mux8~5_combout\ & (((\BancoRegistradores|fp|23~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux8~5_combout\ 
-- & (\BancoRegistradores|k0|23~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~5_combout\,
	datab => \BancoRegistradores|k0|23~regout\,
	datac => \BancoRegistradores|fp|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux8~6_combout\);

-- Location: LCCOMB_X23_Y21_N16
\BancoRegistradores|inst1|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|23~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|23~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|23~regout\,
	datac => \BancoRegistradores|t9|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux8~7_combout\);

-- Location: LCCOMB_X22_Y21_N16
\BancoRegistradores|inst1|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~8_combout\ = (\BancoRegistradores|inst1|Mux8~7_combout\ & (((\BancoRegistradores|sp|23~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux8~7_combout\ 
-- & (\BancoRegistradores|s5|23~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~7_combout\,
	datab => \BancoRegistradores|s5|23~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|sp|23~regout\,
	combout => \BancoRegistradores|inst1|Mux8~8_combout\);

-- Location: LCCOMB_X34_Y25_N14
\BancoRegistradores|inst1|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s0|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux8~9_combout\);

-- Location: LCCOMB_X34_Y25_N10
\BancoRegistradores|inst1|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~10_combout\ = (\BancoRegistradores|inst1|Mux8~9_combout\ & (((\BancoRegistradores|gp|23~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux8~9_combout\ & (\BancoRegistradores|s4|23~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~9_combout\,
	datab => \BancoRegistradores|s4|23~regout\,
	datac => \BancoRegistradores|gp|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux8~10_combout\);

-- Location: LCCOMB_X36_Y23_N8
\BancoRegistradores|inst1|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|inst1|Mux8~8_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux8~8_combout\,
	datad => \BancoRegistradores|inst1|Mux8~10_combout\,
	combout => \BancoRegistradores|inst1|Mux8~11_combout\);

-- Location: LCCOMB_X32_Y26_N0
\BancoRegistradores|inst1|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|23~regout\,
	datad => \BancoRegistradores|s3|23~regout\,
	combout => \BancoRegistradores|inst1|Mux8~12_combout\);

-- Location: LCCOMB_X31_Y26_N12
\BancoRegistradores|inst1|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux8~12_combout\ & ((\BancoRegistradores|ra|23~regout\))) # (!\BancoRegistradores|inst1|Mux8~12_combout\ 
-- & (\BancoRegistradores|k1|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux8~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux8~12_combout\,
	datac => \BancoRegistradores|k1|23~regout\,
	datad => \BancoRegistradores|ra|23~regout\,
	combout => \BancoRegistradores|inst1|Mux8~13_combout\);

-- Location: LCCOMB_X36_Y23_N6
\BancoRegistradores|inst1|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~14_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux8~11_combout\ & ((\BancoRegistradores|inst1|Mux8~13_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux8~11_combout\ & (\BancoRegistradores|inst1|Mux8~6_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux8~11_combout\,
	datad => \BancoRegistradores|inst1|Mux8~13_combout\,
	combout => \BancoRegistradores|inst1|Mux8~14_combout\);

-- Location: LCCOMB_X36_Y24_N26
\BancoRegistradores|inst1|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~15_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux8~15_combout\);

-- Location: LCCOMB_X35_Y22_N20
\BancoRegistradores|inst1|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~16_combout\ = (\BancoRegistradores|inst1|Mux8~15_combout\ & (((\BancoRegistradores|t3|23~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux8~15_combout\ & (\BancoRegistradores|t1|23~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|23~regout\,
	datab => \BancoRegistradores|inst1|Mux8~15_combout\,
	datac => \BancoRegistradores|t3|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux8~16_combout\);

-- Location: LCCOMB_X27_Y24_N10
\BancoRegistradores|inst1|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|23~regout\,
	datac => \BancoRegistradores|a1|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux8~17_combout\);

-- Location: LCCOMB_X27_Y25_N2
\BancoRegistradores|inst1|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux8~17_combout\ & (\BancoRegistradores|a3|23~regout\)) # (!\BancoRegistradores|inst1|Mux8~17_combout\ & 
-- ((\BancoRegistradores|a2|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|23~regout\,
	datab => \BancoRegistradores|a2|23~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux8~17_combout\,
	combout => \BancoRegistradores|inst1|Mux8~18_combout\);

-- Location: LCCOMB_X28_Y17_N8
\BancoRegistradores|inst1|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~19_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux8~18_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|23~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|inst1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|23~regout\,
	datad => \BancoRegistradores|inst1|Mux8~18_combout\,
	combout => \BancoRegistradores|inst1|Mux8~19_combout\);

-- Location: LCCOMB_X34_Y17_N28
\BancoRegistradores|inst1|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~20_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux8~19_combout\ & ((\BancoRegistradores|v1|23~regout\))) # (!\BancoRegistradores|inst1|Mux8~19_combout\ & 
-- (\BancoRegistradores|v0|23~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|23~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|23~regout\,
	datad => \BancoRegistradores|inst1|Mux8~19_combout\,
	combout => \BancoRegistradores|inst1|Mux8~20_combout\);

-- Location: LCCOMB_X36_Y23_N12
\BancoRegistradores|inst1|Mux8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~21_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- ((\BancoRegistradores|inst1|Mux8~16_combout\))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux8~20_combout\,
	datad => \BancoRegistradores|inst1|Mux8~16_combout\,
	combout => \BancoRegistradores|inst1|Mux8~21_combout\);

-- Location: LCCOMB_X37_Y20_N4
\BancoRegistradores|inst1|Mux8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~22_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux8~22_combout\);

-- Location: LCCOMB_X36_Y24_N16
\BancoRegistradores|inst1|Mux8~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~23_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux8~22_combout\ & ((\BancoRegistradores|t7|23~regout\))) # (!\BancoRegistradores|inst1|Mux8~22_combout\ 
-- & (\BancoRegistradores|t6|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|23~regout\,
	datac => \BancoRegistradores|t7|23~regout\,
	datad => \BancoRegistradores|inst1|Mux8~22_combout\,
	combout => \BancoRegistradores|inst1|Mux8~23_combout\);

-- Location: LCCOMB_X36_Y23_N30
\BancoRegistradores|inst1|Mux8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~24_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~21_combout\ & ((\BancoRegistradores|inst1|Mux8~23_combout\))) # (!\BancoRegistradores|inst1|Mux8~21_combout\ & 
-- (\BancoRegistradores|inst1|Mux8~14_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux8~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~14_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux8~23_combout\,
	datad => \BancoRegistradores|inst1|Mux8~21_combout\,
	combout => \BancoRegistradores|inst1|Mux8~24_combout\);

-- Location: LCFF_X31_Y26_N15
\BancoRegistradores|k1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|22~regout\);

-- Location: LCFF_X32_Y26_N7
\BancoRegistradores|s7|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|22~regout\);

-- Location: LCFF_X31_Y26_N29
\BancoRegistradores|s3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|22~regout\);

-- Location: LCCOMB_X31_Y26_N28
\BancoRegistradores|inst2|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|22~regout\,
	datad => \BancoRegistradores|s7|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~7_combout\);

-- Location: LCFF_X32_Y26_N17
\BancoRegistradores|ra|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|22~regout\);

-- Location: LCCOMB_X31_Y26_N14
\BancoRegistradores|inst2|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux9~7_combout\ & (\BancoRegistradores|ra|22~regout\)) # (!\BancoRegistradores|inst2|Mux9~7_combout\ & 
-- ((\BancoRegistradores|k1|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~7_combout\,
	combout => \BancoRegistradores|inst2|Mux9~8_combout\);

-- Location: LCFF_X35_Y18_N17
\BancoRegistradores|t3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|22~regout\);

-- Location: LCFF_X27_Y25_N9
\BancoRegistradores|a2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|22~regout\);

-- Location: LCFF_X37_Y18_N3
\BancoRegistradores|t6|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|22~regout\);

-- Location: LCCOMB_X32_Y26_N6
\BancoRegistradores|inst1|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|22~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|22~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|22~regout\,
	datad => \BancoRegistradores|s3|22~regout\,
	combout => \BancoRegistradores|inst1|Mux9~9_combout\);

-- Location: LCCOMB_X32_Y26_N14
\BancoRegistradores|inst1|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux9~9_combout\ & ((\BancoRegistradores|ra|22~regout\))) # (!\BancoRegistradores|inst1|Mux9~9_combout\ & 
-- (\BancoRegistradores|k1|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k1|22~regout\,
	datac => \BancoRegistradores|ra|22~regout\,
	datad => \BancoRegistradores|inst1|Mux9~9_combout\,
	combout => \BancoRegistradores|inst1|Mux9~10_combout\);

-- Location: LCCOMB_X27_Y25_N8
\BancoRegistradores|inst1|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|22~regout\,
	datac => \BancoRegistradores|a2|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux9~12_combout\);

-- Location: LCCOMB_X28_Y25_N24
\BancoRegistradores|inst1|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux9~12_combout\ & ((\BancoRegistradores|a3|22~regout\))) # (!\BancoRegistradores|inst1|Mux9~12_combout\ 
-- & (\BancoRegistradores|a1|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|22~regout\,
	datab => \BancoRegistradores|a3|22~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux9~12_combout\,
	combout => \BancoRegistradores|inst1|Mux9~13_combout\);

-- Location: LCCOMB_X28_Y17_N4
\BancoRegistradores|inst1|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux9~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|22~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|inst1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|22~regout\,
	datad => \BancoRegistradores|inst1|Mux9~13_combout\,
	combout => \BancoRegistradores|inst1|Mux9~14_combout\);

-- Location: LCCOMB_X37_Y18_N2
\BancoRegistradores|inst1|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|22~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|22~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|22~regout\,
	datad => \BancoRegistradores|t4|22~regout\,
	combout => \BancoRegistradores|inst1|Mux9~17_combout\);

-- Location: LCCOMB_X37_Y18_N4
\BancoRegistradores|inst1|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux9~17_combout\ & (\BancoRegistradores|t7|22~regout\)) # (!\BancoRegistradores|inst1|Mux9~17_combout\ & 
-- ((\BancoRegistradores|t5|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|22~regout\,
	datad => \BancoRegistradores|inst1|Mux9~17_combout\,
	combout => \BancoRegistradores|inst1|Mux9~18_combout\);

-- Location: LCFF_X35_Y21_N5
\BancoRegistradores|t2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|21~regout\);

-- Location: LCFF_X35_Y22_N11
\BancoRegistradores|t0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|21~regout\);

-- Location: LCCOMB_X35_Y22_N10
\BancoRegistradores|inst2|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|21~regout\,
	datad => \BancoRegistradores|t1|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~0_combout\);

-- Location: LCCOMB_X35_Y22_N8
\BancoRegistradores|inst2|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux10~0_combout\ & ((\BancoRegistradores|t3|21~regout\))) # (!\BancoRegistradores|inst2|Mux10~0_combout\ 
-- & (\BancoRegistradores|t2|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~0_combout\,
	combout => \BancoRegistradores|inst2|Mux10~1_combout\);

-- Location: LCFF_X23_Y21_N5
\BancoRegistradores|t9|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|21~regout\);

-- Location: LCFF_X22_Y21_N25
\BancoRegistradores|s1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|21~regout\);

-- Location: LCCOMB_X22_Y21_N10
\BancoRegistradores|inst2|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|21~regout\,
	datad => \BancoRegistradores|t9|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~2_combout\);

-- Location: LCCOMB_X23_Y21_N10
\BancoRegistradores|inst2|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux10~2_combout\ & ((\BancoRegistradores|sp|21~regout\))) # (!\BancoRegistradores|inst2|Mux10~2_combout\ 
-- & (\BancoRegistradores|s5|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~2_combout\,
	combout => \BancoRegistradores|inst2|Mux10~3_combout\);

-- Location: LCFF_X32_Y25_N1
\BancoRegistradores|fp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|21~regout\);

-- Location: LCFF_X34_Y24_N29
\BancoRegistradores|s4|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|21~regout\);

-- Location: LCFF_X31_Y18_N7
\BancoRegistradores|a1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|21~regout\);

-- Location: LCCOMB_X33_Y25_N28
\BancoRegistradores|inst1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|21~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s2|21~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|21~regout\,
	datac => \BancoRegistradores|s2|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux10~0_combout\);

-- Location: LCCOMB_X32_Y25_N0
\BancoRegistradores|inst1|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux10~0_combout\ & ((\BancoRegistradores|fp|21~regout\))) # (!\BancoRegistradores|inst1|Mux10~0_combout\ 
-- & (\BancoRegistradores|k0|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|21~regout\,
	datac => \BancoRegistradores|fp|21~regout\,
	datad => \BancoRegistradores|inst1|Mux10~0_combout\,
	combout => \BancoRegistradores|inst1|Mux10~1_combout\);

-- Location: LCCOMB_X23_Y21_N4
\BancoRegistradores|inst1|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|21~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|21~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|21~regout\,
	datac => \BancoRegistradores|t9|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux10~2_combout\);

-- Location: LCCOMB_X34_Y24_N14
\BancoRegistradores|inst1|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|21~regout\,
	datad => \BancoRegistradores|s0|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~4_combout\);

-- Location: LCCOMB_X34_Y24_N28
\BancoRegistradores|inst1|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux10~4_combout\ & ((\BancoRegistradores|gp|21~regout\))) # (!\BancoRegistradores|inst1|Mux10~4_combout\ 
-- & (\BancoRegistradores|s4|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux10~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux10~4_combout\,
	datac => \BancoRegistradores|s4|21~regout\,
	datad => \BancoRegistradores|gp|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~5_combout\);

-- Location: LCCOMB_X35_Y21_N4
\BancoRegistradores|inst1|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|21~regout\,
	datac => \BancoRegistradores|t2|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux10~10_combout\);

-- Location: LCCOMB_X31_Y18_N6
\BancoRegistradores|inst1|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a1|21~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|21~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|21~regout\,
	datac => \BancoRegistradores|a1|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux10~12_combout\);

-- Location: LCCOMB_X34_Y18_N16
\BancoRegistradores|inst1|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux10~12_combout\ & ((\BancoRegistradores|a3|21~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux10~12_combout\ & (\BancoRegistradores|a2|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux10~12_combout\,
	datac => \BancoRegistradores|a2|21~regout\,
	datad => \BancoRegistradores|a3|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~13_combout\);

-- Location: LCCOMB_X36_Y22_N28
\BancoRegistradores|inst1|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|21~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|21~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|21~regout\,
	datad => \BancoRegistradores|t4|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~17_combout\);

-- Location: LCCOMB_X36_Y22_N14
\BancoRegistradores|inst1|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux10~17_combout\ & ((\BancoRegistradores|t7|21~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux10~17_combout\ & (\BancoRegistradores|t6|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|21~regout\,
	datac => \BancoRegistradores|t7|21~regout\,
	datad => \BancoRegistradores|inst1|Mux10~17_combout\,
	combout => \BancoRegistradores|inst1|Mux10~18_combout\);

-- Location: LCFF_X23_Y22_N5
\BancoRegistradores|t9|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|20~regout\);

-- Location: LCFF_X22_Y22_N15
\BancoRegistradores|s1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|20~regout\);

-- Location: LCCOMB_X22_Y22_N12
\BancoRegistradores|inst2|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|20~regout\,
	datad => \BancoRegistradores|t9|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~2_combout\);

-- Location: LCCOMB_X34_Y25_N20
\BancoRegistradores|inst2|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|20~regout\,
	datad => \BancoRegistradores|t8|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~4_combout\);

-- Location: LCFF_X31_Y26_N9
\BancoRegistradores|k1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|20~regout\);

-- Location: LCFF_X31_Y26_N31
\BancoRegistradores|s3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|20~regout\);

-- Location: LCCOMB_X31_Y26_N30
\BancoRegistradores|inst2|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s7|20~regout\,
	datac => \BancoRegistradores|s3|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux11~7_combout\);

-- Location: LCCOMB_X31_Y26_N8
\BancoRegistradores|inst2|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux11~7_combout\ & (\BancoRegistradores|ra|20~regout\)) # (!\BancoRegistradores|inst2|Mux11~7_combout\ & 
-- ((\BancoRegistradores|k1|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|20~regout\,
	datac => \BancoRegistradores|k1|20~regout\,
	datad => \BancoRegistradores|inst2|Mux11~7_combout\,
	combout => \BancoRegistradores|inst2|Mux11~8_combout\);

-- Location: LCFF_X28_Y22_N31
\BancoRegistradores|t2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|20~regout\);

-- Location: LCFF_X25_Y22_N21
\BancoRegistradores|t0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|20~regout\);

-- Location: LCCOMB_X25_Y22_N20
\BancoRegistradores|inst2|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux11~10_combout\);

-- Location: LCFF_X34_Y18_N21
\BancoRegistradores|a3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|20~regout\);

-- Location: LCCOMB_X36_Y18_N8
\BancoRegistradores|inst2|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|20~regout\,
	datad => \BancoRegistradores|t5|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~17_combout\);

-- Location: LCCOMB_X36_Y18_N2
\BancoRegistradores|inst2|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~18_combout\ = (\BancoRegistradores|inst2|Mux11~17_combout\ & (((\BancoRegistradores|t7|20~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|inst2|Mux11~17_combout\ & (\BancoRegistradores|t6|20~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|20~regout\,
	datab => \BancoRegistradores|inst2|Mux11~17_combout\,
	datac => \BancoRegistradores|t7|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux11~18_combout\);

-- Location: LCCOMB_X34_Y22_N20
\BancoRegistradores|inst1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|20~regout\,
	datad => \BancoRegistradores|t0|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~0_combout\);

-- Location: LCCOMB_X28_Y22_N12
\BancoRegistradores|inst1|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~1_combout\ = (\BancoRegistradores|inst1|Mux11~0_combout\ & ((\BancoRegistradores|t3|20~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux11~0_combout\ & (((\BancoRegistradores|t2|20~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|20~regout\,
	datab => \BancoRegistradores|t2|20~regout\,
	datac => \BancoRegistradores|inst1|Mux11~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux11~1_combout\);

-- Location: LCCOMB_X23_Y22_N4
\BancoRegistradores|inst1|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|20~regout\,
	datad => \BancoRegistradores|s1|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~2_combout\);

-- Location: LCCOMB_X23_Y22_N12
\BancoRegistradores|inst1|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux11~2_combout\ & ((\BancoRegistradores|sp|20~regout\))) # (!\BancoRegistradores|inst1|Mux11~2_combout\ 
-- & (\BancoRegistradores|s5|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux11~2_combout\,
	datac => \BancoRegistradores|s5|20~regout\,
	datad => \BancoRegistradores|sp|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~3_combout\);

-- Location: LCCOMB_X36_Y25_N24
\BancoRegistradores|inst1|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s2|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|20~regout\,
	datad => \BancoRegistradores|s2|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~4_combout\);

-- Location: LCCOMB_X31_Y18_N30
\BancoRegistradores|inst1|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|20~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a0|20~regout\,
	datad => \BancoRegistradores|a2|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~12_combout\);

-- Location: LCCOMB_X31_Y18_N22
\BancoRegistradores|inst1|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux11~12_combout\ & ((\BancoRegistradores|a3|20~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux11~12_combout\ & (\BancoRegistradores|a1|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|20~regout\,
	datad => \BancoRegistradores|inst1|Mux11~12_combout\,
	combout => \BancoRegistradores|inst1|Mux11~13_combout\);

-- Location: LCCOMB_X28_Y18_N0
\BancoRegistradores|inst1|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & (\BancoRegistradores|inst1|Mux11~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- ((\BancoRegistradores|at|20~regout\))))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux11~13_combout\,
	datac => \BancoRegistradores|at|20~regout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux11~14_combout\);

-- Location: LCFF_X22_Y22_N7
\BancoRegistradores|s5|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|19~regout\);

-- Location: LCFF_X23_Y22_N7
\BancoRegistradores|t9|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|19~regout\);

-- Location: LCFF_X22_Y22_N25
\BancoRegistradores|s1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|19~regout\);

-- Location: LCCOMB_X22_Y22_N10
\BancoRegistradores|inst2|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|19~regout\,
	datad => \BancoRegistradores|t9|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~2_combout\);

-- Location: LCFF_X23_Y22_N29
\BancoRegistradores|sp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|19~regout\);

-- Location: LCCOMB_X22_Y22_N6
\BancoRegistradores|inst2|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~3_combout\ = (\BancoRegistradores|inst2|Mux12~2_combout\ & (((\BancoRegistradores|sp|19~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|inst2|Mux12~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s5|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux12~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|19~regout\,
	datad => \BancoRegistradores|sp|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~3_combout\);

-- Location: LCFF_X27_Y17_N17
\BancoRegistradores|a3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|19~regout\);

-- Location: LCCOMB_X30_Y22_N4
\inst15|u_2|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_3|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux12~19_combout\,
	datab => \inst17|o_ALUSrc~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst15|u_2|u_3|s~0_combout\);

-- Location: LCCOMB_X36_Y25_N6
\BancoRegistradores|inst1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y22_N6
\BancoRegistradores|inst1|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|19~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|19~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|19~regout\,
	datad => \BancoRegistradores|s1|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~2_combout\);

-- Location: LCCOMB_X23_Y22_N28
\BancoRegistradores|inst1|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~3_combout\ = (\BancoRegistradores|inst1|Mux12~2_combout\ & (((\BancoRegistradores|sp|19~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|inst1|Mux12~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s5|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|19~regout\,
	datad => \BancoRegistradores|s5|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~3_combout\);

-- Location: LCCOMB_X34_Y24_N0
\BancoRegistradores|inst1|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|19~regout\,
	datad => \BancoRegistradores|s0|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~4_combout\);

-- Location: LCCOMB_X35_Y25_N24
\BancoRegistradores|inst1|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux12~4_combout\ & (\BancoRegistradores|gp|19~regout\)) # (!\BancoRegistradores|inst1|Mux12~4_combout\ & 
-- ((\BancoRegistradores|s4|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|19~regout\,
	datac => \BancoRegistradores|s4|19~regout\,
	datad => \BancoRegistradores|inst1|Mux12~4_combout\,
	combout => \BancoRegistradores|inst1|Mux12~5_combout\);

-- Location: LCCOMB_X33_Y25_N20
\BancoRegistradores|inst1|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux12~3_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & \BancoRegistradores|inst1|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux12~5_combout\,
	combout => \BancoRegistradores|inst1|Mux12~6_combout\);

-- Location: LCCOMB_X28_Y19_N14
\BancoRegistradores|inst1|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a1|19~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|19~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|19~regout\,
	datac => \BancoRegistradores|a1|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux12~12_combout\);

-- Location: LCCOMB_X27_Y19_N10
\BancoRegistradores|inst1|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux12~12_combout\ & (\BancoRegistradores|a3|19~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux12~12_combout\ & ((\BancoRegistradores|a2|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux12~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux12~12_combout\,
	datac => \BancoRegistradores|a3|19~regout\,
	datad => \BancoRegistradores|a2|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~13_combout\);

-- Location: LCFF_X23_Y22_N21
\BancoRegistradores|sp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|18~regout\);

-- Location: LCFF_X35_Y25_N11
\BancoRegistradores|s0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|18~regout\);

-- Location: LCFF_X28_Y24_N25
\BancoRegistradores|gp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|18~regout\);

-- Location: LCFF_X31_Y22_N21
\BancoRegistradores|v1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|18~regout\);

-- Location: LCFF_X34_Y21_N11
\BancoRegistradores|a2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|18~regout\);

-- Location: LCCOMB_X23_Y22_N10
\BancoRegistradores|inst1|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux13~2_combout\);

-- Location: LCCOMB_X23_Y22_N2
\BancoRegistradores|inst1|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux13~2_combout\ & ((\BancoRegistradores|sp|18~regout\))) # (!\BancoRegistradores|inst1|Mux13~2_combout\ 
-- & (\BancoRegistradores|s5|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|18~regout\,
	datad => \BancoRegistradores|inst1|Mux13~2_combout\,
	combout => \BancoRegistradores|inst1|Mux13~3_combout\);

-- Location: LCCOMB_X36_Y25_N20
\BancoRegistradores|inst1|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s2|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|18~regout\,
	datad => \BancoRegistradores|s2|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~4_combout\);

-- Location: LCCOMB_X35_Y25_N2
\BancoRegistradores|inst1|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~5_combout\ = (\BancoRegistradores|inst1|Mux13~4_combout\ & (((\BancoRegistradores|fp|18~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux13~4_combout\ & (\BancoRegistradores|k0|18~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|18~regout\,
	datab => \BancoRegistradores|inst1|Mux13~4_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|fp|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~5_combout\);

-- Location: LCCOMB_X34_Y24_N8
\BancoRegistradores|inst1|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|18~regout\,
	datad => \BancoRegistradores|s0|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~6_combout\);

-- Location: LCCOMB_X34_Y24_N22
\BancoRegistradores|inst1|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux13~6_combout\ & ((\BancoRegistradores|gp|18~regout\))) # (!\BancoRegistradores|inst1|Mux13~6_combout\ 
-- & (\BancoRegistradores|s4|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux13~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux13~6_combout\,
	datac => \BancoRegistradores|s4|18~regout\,
	datad => \BancoRegistradores|gp|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~7_combout\);

-- Location: LCCOMB_X35_Y25_N28
\BancoRegistradores|inst1|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux13~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux13~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux13~7_combout\,
	datad => \BancoRegistradores|inst1|Mux13~5_combout\,
	combout => \BancoRegistradores|inst1|Mux13~8_combout\);

-- Location: LCCOMB_X29_Y26_N12
\BancoRegistradores|inst1|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|18~regout\,
	datad => \BancoRegistradores|s3|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~9_combout\);

-- Location: LCCOMB_X30_Y26_N8
\BancoRegistradores|inst1|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~10_combout\ = (\BancoRegistradores|inst1|Mux13~9_combout\ & (((\BancoRegistradores|ra|18~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux13~9_combout\ & (\BancoRegistradores|k1|18~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|18~regout\,
	datab => \BancoRegistradores|inst1|Mux13~9_combout\,
	datac => \BancoRegistradores|ra|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux13~10_combout\);

-- Location: LCCOMB_X34_Y21_N30
\BancoRegistradores|inst1|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux13~8_combout\ & ((\BancoRegistradores|inst1|Mux13~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux13~8_combout\ & (\BancoRegistradores|inst1|Mux13~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux13~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux13~10_combout\,
	datad => \BancoRegistradores|inst1|Mux13~8_combout\,
	combout => \BancoRegistradores|inst1|Mux13~11_combout\);

-- Location: LCCOMB_X29_Y24_N26
\BancoRegistradores|inst1|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|a2|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~12_combout\);

-- Location: LCCOMB_X29_Y24_N8
\BancoRegistradores|inst1|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux13~12_combout\ & ((\BancoRegistradores|a3|18~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux13~12_combout\ & (\BancoRegistradores|a1|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|18~regout\,
	datad => \BancoRegistradores|inst1|Mux13~12_combout\,
	combout => \BancoRegistradores|inst1|Mux13~13_combout\);

-- Location: LCCOMB_X30_Y24_N12
\BancoRegistradores|inst1|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & (\BancoRegistradores|inst1|Mux13~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- ((\BancoRegistradores|at|18~regout\))))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux13~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|at|18~regout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux13~14_combout\);

-- Location: LCCOMB_X31_Y22_N16
\BancoRegistradores|inst1|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~15_combout\ = (\BancoRegistradores|inst1|Mux13~14_combout\ & ((\BancoRegistradores|v1|18~regout\) # ((!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux13~14_combout\ & 
-- (((\BancoRegistradores|v0|18~regout\ & \BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|18~regout\,
	datab => \BancoRegistradores|v0|18~regout\,
	datac => \BancoRegistradores|inst1|Mux13~14_combout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux13~15_combout\);

-- Location: LCCOMB_X34_Y21_N24
\BancoRegistradores|inst1|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux8~1_combout\) # (\BancoRegistradores|inst1|Mux13~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux13~15_combout\ & (!\BancoRegistradores|inst1|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux13~15_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux8~1_combout\,
	datad => \BancoRegistradores|inst1|Mux13~11_combout\,
	combout => \BancoRegistradores|inst1|Mux13~16_combout\);

-- Location: LCFF_X31_Y24_N21
\BancoRegistradores|t2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|17~regout\);

-- Location: LCFF_X34_Y22_N9
\BancoRegistradores|t1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|17~regout\);

-- Location: LCFF_X35_Y22_N23
\BancoRegistradores|t0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|17~regout\);

-- Location: LCCOMB_X35_Y22_N22
\BancoRegistradores|inst2|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|17~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t0|17~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux14~0_combout\);

-- Location: LCFF_X35_Y22_N13
\BancoRegistradores|t3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|17~regout\);

-- Location: LCCOMB_X35_Y22_N12
\BancoRegistradores|inst2|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux14~0_combout\ & ((\BancoRegistradores|t3|17~regout\))) # (!\BancoRegistradores|inst2|Mux14~0_combout\ 
-- & (\BancoRegistradores|t2|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~0_combout\,
	combout => \BancoRegistradores|inst2|Mux14~1_combout\);

-- Location: LCFF_X22_Y20_N9
\BancoRegistradores|sp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|17~regout\);

-- Location: LCFF_X29_Y23_N3
\BancoRegistradores|ra|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|17~regout\);

-- Location: LCFF_X34_Y18_N3
\BancoRegistradores|a3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|17~regout\);

-- Location: LCFF_X31_Y23_N9
\BancoRegistradores|t5|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|17~regout\);

-- Location: LCCOMB_X38_Y23_N16
\BancoRegistradores|inst1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|17~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~0_combout\);

-- Location: LCCOMB_X37_Y23_N18
\BancoRegistradores|inst1|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~1_combout\ = (\BancoRegistradores|inst1|Mux14~0_combout\ & ((\BancoRegistradores|fp|17~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux14~0_combout\ & (((\BancoRegistradores|k0|17~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~0_combout\,
	datab => \BancoRegistradores|fp|17~regout\,
	datac => \BancoRegistradores|k0|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux14~1_combout\);

-- Location: LCCOMB_X23_Y20_N22
\BancoRegistradores|inst1|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|17~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|17~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux14~2_combout\);

-- Location: LCCOMB_X22_Y20_N8
\BancoRegistradores|inst1|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~3_combout\ = (\BancoRegistradores|inst1|Mux14~2_combout\ & (((\BancoRegistradores|sp|17~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux14~2_combout\ & (\BancoRegistradores|s5|17~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~2_combout\,
	datab => \BancoRegistradores|s5|17~regout\,
	datac => \BancoRegistradores|sp|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux14~3_combout\);

-- Location: LCCOMB_X34_Y24_N10
\BancoRegistradores|inst1|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|17~regout\,
	datac => \BancoRegistradores|t8|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux14~4_combout\);

-- Location: LCCOMB_X33_Y24_N26
\BancoRegistradores|inst1|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux14~4_combout\ & (\BancoRegistradores|gp|17~regout\)) # (!\BancoRegistradores|inst1|Mux14~4_combout\ & 
-- ((\BancoRegistradores|s4|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|17~regout\,
	datac => \BancoRegistradores|inst1|Mux14~4_combout\,
	datad => \BancoRegistradores|s4|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~5_combout\);

-- Location: LCCOMB_X33_Y16_N12
\BancoRegistradores|inst1|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|inst1|Mux14~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux14~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux14~5_combout\,
	datad => \BancoRegistradores|inst1|Mux14~3_combout\,
	combout => \BancoRegistradores|inst1|Mux14~6_combout\);

-- Location: LCCOMB_X29_Y23_N4
\BancoRegistradores|inst1|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|17~regout\,
	datad => \BancoRegistradores|s3|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~7_combout\);

-- Location: LCCOMB_X29_Y23_N2
\BancoRegistradores|inst1|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~8_combout\ = (\BancoRegistradores|inst1|Mux14~7_combout\ & (((\BancoRegistradores|ra|17~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|inst1|Mux14~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k1|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|17~regout\,
	datad => \BancoRegistradores|k1|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~8_combout\);

-- Location: LCCOMB_X33_Y16_N30
\BancoRegistradores|inst1|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux14~6_combout\ & ((\BancoRegistradores|inst1|Mux14~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux14~6_combout\ & (\BancoRegistradores|inst1|Mux14~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux14~8_combout\,
	datad => \BancoRegistradores|inst1|Mux14~6_combout\,
	combout => \BancoRegistradores|inst1|Mux14~9_combout\);

-- Location: LCCOMB_X31_Y24_N20
\BancoRegistradores|inst1|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|17~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|17~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|17~regout\,
	datad => \BancoRegistradores|t0|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~10_combout\);

-- Location: LCCOMB_X34_Y22_N8
\BancoRegistradores|inst1|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~11_combout\ = (\BancoRegistradores|inst1|Mux14~10_combout\ & ((\BancoRegistradores|t3|17~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux14~10_combout\ & (((\BancoRegistradores|t1|17~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|17~regout\,
	datab => \BancoRegistradores|inst1|Mux14~10_combout\,
	datac => \BancoRegistradores|t1|17~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux14~11_combout\);

-- Location: LCCOMB_X35_Y20_N4
\BancoRegistradores|inst1|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|a1|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a0|17~regout\,
	datad => \BancoRegistradores|a1|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~12_combout\);

-- Location: LCCOMB_X34_Y18_N12
\BancoRegistradores|inst1|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux14~12_combout\ & ((\BancoRegistradores|a3|17~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux14~12_combout\ & (\BancoRegistradores|a2|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|17~regout\,
	datac => \BancoRegistradores|a3|17~regout\,
	datad => \BancoRegistradores|inst1|Mux14~12_combout\,
	combout => \BancoRegistradores|inst1|Mux14~13_combout\);

-- Location: LCCOMB_X34_Y17_N24
\BancoRegistradores|inst1|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux14~13_combout\) # ((!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (((\BancoRegistradores|inst1|Mux8~3_combout\ & \BancoRegistradores|at|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|at|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~14_combout\);

-- Location: LCCOMB_X34_Y17_N18
\BancoRegistradores|inst1|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux14~14_combout\ & (\BancoRegistradores|v1|17~regout\)) # (!\BancoRegistradores|inst1|Mux14~14_combout\ & 
-- ((\BancoRegistradores|v0|17~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|17~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|inst1|Mux14~14_combout\,
	datad => \BancoRegistradores|v0|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~15_combout\);

-- Location: LCCOMB_X34_Y16_N6
\BancoRegistradores|inst1|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- ((\BancoRegistradores|inst1|Mux14~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux14~15_combout\,
	datad => \BancoRegistradores|inst1|Mux14~11_combout\,
	combout => \BancoRegistradores|inst1|Mux14~16_combout\);

-- Location: LCCOMB_X36_Y18_N0
\BancoRegistradores|inst1|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t4|17~regout\,
	datad => \BancoRegistradores|t5|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~17_combout\);

-- Location: LCCOMB_X37_Y18_N14
\BancoRegistradores|inst1|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux14~17_combout\ & ((\BancoRegistradores|t7|17~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux14~17_combout\ & (\BancoRegistradores|t6|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux14~17_combout\,
	datad => \BancoRegistradores|t7|17~regout\,
	combout => \BancoRegistradores|inst1|Mux14~18_combout\);

-- Location: LCCOMB_X34_Y16_N20
\BancoRegistradores|inst1|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux14~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux14~16_combout\ & (\BancoRegistradores|inst1|Mux14~18_combout\)) # (!\BancoRegistradores|inst1|Mux14~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux14~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux14~18_combout\,
	datac => \BancoRegistradores|inst1|Mux14~9_combout\,
	datad => \BancoRegistradores|inst1|Mux14~16_combout\,
	combout => \BancoRegistradores|inst1|Mux14~19_combout\);

-- Location: LCFF_X22_Y20_N19
\BancoRegistradores|s1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|16~regout\);

-- Location: LCCOMB_X22_Y20_N18
\BancoRegistradores|inst2|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|16~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|16~regout\,
	datad => \BancoRegistradores|t9|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~2_combout\);

-- Location: LCCOMB_X23_Y20_N26
\BancoRegistradores|inst2|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux15~2_combout\ & (\BancoRegistradores|sp|16~regout\)) # (!\BancoRegistradores|inst2|Mux15~2_combout\ & 
-- ((\BancoRegistradores|s5|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~2_combout\,
	combout => \BancoRegistradores|inst2|Mux15~3_combout\);

-- Location: LCCOMB_X35_Y24_N28
\BancoRegistradores|inst2|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t8|16~regout\,
	datad => \BancoRegistradores|s0|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~4_combout\);

-- Location: LCCOMB_X35_Y24_N6
\BancoRegistradores|inst2|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux15~4_combout\ & ((\BancoRegistradores|gp|16~regout\))) # (!\BancoRegistradores|inst2|Mux15~4_combout\ 
-- & (\BancoRegistradores|s4|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|16~regout\,
	datab => \BancoRegistradores|gp|16~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|inst2|Mux15~4_combout\,
	combout => \BancoRegistradores|inst2|Mux15~5_combout\);

-- Location: LCCOMB_X27_Y18_N12
\BancoRegistradores|inst2|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux15~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux15~3_combout\,
	datad => \BancoRegistradores|inst2|Mux15~5_combout\,
	combout => \BancoRegistradores|inst2|Mux15~6_combout\);

-- Location: LCFF_X27_Y18_N5
\BancoRegistradores|v0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|16~regout\);

-- Location: LCFF_X34_Y16_N23
\BancoRegistradores|t7|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|16~regout\);

-- Location: LCCOMB_X27_Y16_N4
\BancoRegistradores|inst1|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|16~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|16~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|16~regout\,
	datad => \BancoRegistradores|t4|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~17_combout\);

-- Location: LCCOMB_X27_Y16_N8
\BancoRegistradores|inst1|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux15~17_combout\ & ((\BancoRegistradores|t7|16~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux15~17_combout\ & (\BancoRegistradores|t5|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux15~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux15~17_combout\,
	datac => \BancoRegistradores|t5|16~regout\,
	datad => \BancoRegistradores|t7|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~18_combout\);

-- Location: LCCOMB_X35_Y22_N6
\BancoRegistradores|inst2|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|15~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t0|15~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux16~0_combout\);

-- Location: LCFF_X32_Y25_N21
\BancoRegistradores|fp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|15~regout\);

-- Location: LCFF_X31_Y16_N21
\BancoRegistradores|t5|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|15~regout\);

-- Location: LCFF_X31_Y16_N15
\BancoRegistradores|t6|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|15~regout\);

-- Location: LCFF_X32_Y16_N3
\BancoRegistradores|t4|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|15~regout\);

-- Location: LCCOMB_X32_Y16_N2
\BancoRegistradores|inst2|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|15~regout\,
	datad => \BancoRegistradores|t6|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~17_combout\);

-- Location: LCFF_X32_Y24_N13
\BancoRegistradores|t7|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|15~regout\);

-- Location: LCCOMB_X32_Y24_N26
\BancoRegistradores|inst2|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux16~17_combout\ & ((\BancoRegistradores|t7|15~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux16~17_combout\ & (\BancoRegistradores|t5|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux16~17_combout\,
	datad => \BancoRegistradores|t7|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~18_combout\);

-- Location: LCCOMB_X23_Y20_N24
\BancoRegistradores|inst1|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|15~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|15~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux16~2_combout\);

-- Location: LCCOMB_X28_Y26_N22
\BancoRegistradores|inst1|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s3|15~regout\,
	datad => \BancoRegistradores|s7|15~regout\,
	combout => \BancoRegistradores|inst1|Mux16~7_combout\);

-- Location: LCCOMB_X28_Y26_N24
\BancoRegistradores|inst1|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux16~7_combout\ & (\BancoRegistradores|ra|15~regout\)) # (!\BancoRegistradores|inst1|Mux16~7_combout\ & 
-- ((\BancoRegistradores|k1|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|ra|15~regout\,
	datac => \BancoRegistradores|k1|15~regout\,
	datad => \BancoRegistradores|inst1|Mux16~7_combout\,
	combout => \BancoRegistradores|inst1|Mux16~8_combout\);

-- Location: LCCOMB_X31_Y18_N24
\BancoRegistradores|inst1|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|a1|15~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|15~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|15~regout\,
	datac => \BancoRegistradores|a1|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux16~12_combout\);

-- Location: LCCOMB_X30_Y17_N10
\BancoRegistradores|inst1|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux16~12_combout\ & (\BancoRegistradores|a3|15~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux16~12_combout\ & ((\BancoRegistradores|a2|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|15~regout\,
	datac => \BancoRegistradores|a2|15~regout\,
	datad => \BancoRegistradores|inst1|Mux16~12_combout\,
	combout => \BancoRegistradores|inst1|Mux16~13_combout\);

-- Location: LCCOMB_X28_Y21_N16
\BancoRegistradores|inst1|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux16~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|15~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|15~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux16~13_combout\,
	combout => \BancoRegistradores|inst1|Mux16~14_combout\);

-- Location: LCCOMB_X31_Y16_N20
\BancoRegistradores|inst1|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|15~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|15~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|15~regout\,
	datad => \BancoRegistradores|t4|15~regout\,
	combout => \BancoRegistradores|inst1|Mux16~17_combout\);

-- Location: LCCOMB_X31_Y16_N14
\BancoRegistradores|inst1|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~18_combout\ = (\BancoRegistradores|inst1|Mux16~17_combout\ & ((\BancoRegistradores|t7|15~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux16~17_combout\ & (((\BancoRegistradores|t6|15~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux16~17_combout\,
	datab => \BancoRegistradores|t7|15~regout\,
	datac => \BancoRegistradores|t6|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux16~18_combout\);

-- Location: LCFF_X24_Y21_N17
\BancoRegistradores|s5|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|14~regout\);

-- Location: LCFF_X35_Y24_N17
\BancoRegistradores|s4|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|14~regout\);

-- Location: LCFF_X34_Y24_N17
\BancoRegistradores|t8|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|14~regout\);

-- Location: LCFF_X35_Y24_N19
\BancoRegistradores|s0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|14~regout\);

-- Location: LCCOMB_X35_Y24_N18
\BancoRegistradores|inst2|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|14~regout\,
	datad => \BancoRegistradores|t8|14~regout\,
	combout => \BancoRegistradores|inst2|Mux17~4_combout\);

-- Location: LCFF_X33_Y24_N19
\BancoRegistradores|gp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|14~regout\);

-- Location: LCCOMB_X35_Y24_N16
\BancoRegistradores|inst2|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux17~4_combout\ & (\BancoRegistradores|gp|14~regout\)) # (!\BancoRegistradores|inst2|Mux17~4_combout\ & 
-- ((\BancoRegistradores|s4|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~4_combout\,
	combout => \BancoRegistradores|inst2|Mux17~5_combout\);

-- Location: LCFF_X28_Y26_N5
\BancoRegistradores|k1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|14~regout\);

-- Location: LCFF_X29_Y26_N15
\BancoRegistradores|s7|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|14~regout\);

-- Location: LCFF_X28_Y26_N19
\BancoRegistradores|s3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|14~regout\);

-- Location: LCCOMB_X28_Y26_N18
\BancoRegistradores|inst2|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|14~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s3|14~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s7|14~regout\,
	datac => \BancoRegistradores|s3|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux17~7_combout\);

-- Location: LCFF_X29_Y23_N1
\BancoRegistradores|ra|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|14~regout\);

-- Location: LCCOMB_X29_Y23_N0
\BancoRegistradores|inst2|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux17~7_combout\ & ((\BancoRegistradores|ra|14~regout\))) # (!\BancoRegistradores|inst2|Mux17~7_combout\ 
-- & (\BancoRegistradores|k1|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~7_combout\,
	combout => \BancoRegistradores|inst2|Mux17~8_combout\);

-- Location: LCFF_X31_Y24_N3
\BancoRegistradores|t1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|14~regout\);

-- Location: LCCOMB_X31_Y24_N2
\BancoRegistradores|inst1|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|14~regout\,
	datad => \BancoRegistradores|t0|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~0_combout\);

-- Location: LCCOMB_X31_Y24_N26
\BancoRegistradores|inst1|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux17~0_combout\ & ((\BancoRegistradores|t3|14~regout\))) # (!\BancoRegistradores|inst1|Mux17~0_combout\ 
-- & (\BancoRegistradores|t2|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|14~regout\,
	datad => \BancoRegistradores|inst1|Mux17~0_combout\,
	combout => \BancoRegistradores|inst1|Mux17~1_combout\);

-- Location: LCCOMB_X24_Y21_N20
\BancoRegistradores|inst1|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|14~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s1|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t9|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s1|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~2_combout\);

-- Location: LCCOMB_X24_Y21_N16
\BancoRegistradores|inst1|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~3_combout\ = (\BancoRegistradores|inst1|Mux17~2_combout\ & (((\BancoRegistradores|sp|14~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|inst1|Mux17~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s5|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux17~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|14~regout\,
	datad => \BancoRegistradores|sp|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~3_combout\);

-- Location: LCCOMB_X36_Y25_N22
\BancoRegistradores|inst1|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s2|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|14~regout\,
	datad => \BancoRegistradores|s2|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~4_combout\);

-- Location: LCCOMB_X32_Y25_N14
\BancoRegistradores|inst1|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux17~4_combout\ & ((\BancoRegistradores|fp|14~regout\))) # (!\BancoRegistradores|inst1|Mux17~4_combout\ 
-- & (\BancoRegistradores|k0|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|14~regout\,
	datad => \BancoRegistradores|inst1|Mux17~4_combout\,
	combout => \BancoRegistradores|inst1|Mux17~5_combout\);

-- Location: LCCOMB_X34_Y24_N16
\BancoRegistradores|inst1|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|14~regout\,
	datad => \BancoRegistradores|s0|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~6_combout\);

-- Location: LCCOMB_X33_Y24_N8
\BancoRegistradores|inst1|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~7_combout\ = (\BancoRegistradores|inst1|Mux17~6_combout\ & ((\BancoRegistradores|gp|14~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux17~6_combout\ & (((\BancoRegistradores|s4|14~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux17~6_combout\,
	datab => \BancoRegistradores|gp|14~regout\,
	datac => \BancoRegistradores|s4|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux17~7_combout\);

-- Location: LCCOMB_X32_Y23_N26
\BancoRegistradores|inst1|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux17~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux17~5_combout\,
	datad => \BancoRegistradores|inst1|Mux17~7_combout\,
	combout => \BancoRegistradores|inst1|Mux17~8_combout\);

-- Location: LCCOMB_X28_Y26_N28
\BancoRegistradores|inst1|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|14~regout\,
	datad => \BancoRegistradores|s3|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~9_combout\);

-- Location: LCCOMB_X28_Y26_N4
\BancoRegistradores|inst1|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux17~9_combout\ & (\BancoRegistradores|ra|14~regout\)) # (!\BancoRegistradores|inst1|Mux17~9_combout\ 
-- & ((\BancoRegistradores|k1|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux17~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|14~regout\,
	datad => \BancoRegistradores|inst1|Mux17~9_combout\,
	combout => \BancoRegistradores|inst1|Mux17~10_combout\);

-- Location: LCCOMB_X32_Y23_N12
\BancoRegistradores|inst1|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux17~8_combout\ & ((\BancoRegistradores|inst1|Mux17~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux17~8_combout\ & (\BancoRegistradores|inst1|Mux17~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux17~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux17~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux17~10_combout\,
	datad => \BancoRegistradores|inst1|Mux17~8_combout\,
	combout => \BancoRegistradores|inst1|Mux17~11_combout\);

-- Location: LCFF_X31_Y24_N5
\BancoRegistradores|t2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|13~regout\);

-- Location: LCFF_X25_Y24_N13
\BancoRegistradores|t0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t0|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|13~regout\);

-- Location: LCFF_X28_Y21_N7
\BancoRegistradores|v1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|13~regout\);

-- Location: LCFF_X32_Y16_N17
\BancoRegistradores|t6|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|13~regout\);

-- Location: LCFF_X32_Y16_N15
\BancoRegistradores|t4|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|13~regout\);

-- Location: LCCOMB_X32_Y16_N14
\BancoRegistradores|inst2|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|13~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t4|13~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux18~17_combout\);

-- Location: LCCOMB_X36_Y25_N8
\BancoRegistradores|inst1|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s6|13~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|13~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s2|13~regout\,
	datac => \BancoRegistradores|s6|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux18~0_combout\);

-- Location: LCCOMB_X31_Y24_N4
\BancoRegistradores|inst1|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|13~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|13~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|13~regout\,
	datad => \BancoRegistradores|t0|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~10_combout\);

-- Location: LCCOMB_X31_Y24_N6
\BancoRegistradores|inst1|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux18~10_combout\ & ((\BancoRegistradores|t3|13~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux18~10_combout\ & (\BancoRegistradores|t1|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux18~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux18~10_combout\,
	datac => \BancoRegistradores|t1|13~regout\,
	datad => \BancoRegistradores|t3|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~11_combout\);

-- Location: LCCOMB_X32_Y16_N28
\BancoRegistradores|inst1|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t4|13~regout\,
	datad => \BancoRegistradores|t5|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~17_combout\);

-- Location: LCCOMB_X32_Y24_N24
\BancoRegistradores|inst1|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux18~17_combout\ & ((\BancoRegistradores|t7|13~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux18~17_combout\ & (\BancoRegistradores|t6|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux18~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux18~17_combout\,
	datac => \BancoRegistradores|t6|13~regout\,
	datad => \BancoRegistradores|t7|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~18_combout\);

-- Location: LCFF_X33_Y22_N3
\BancoRegistradores|k0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|12~regout\);

-- Location: LCFF_X21_Y19_N15
\BancoRegistradores|t9|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|12~regout\);

-- Location: LCFF_X22_Y19_N5
\BancoRegistradores|s1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|12~regout\);

-- Location: LCCOMB_X21_Y19_N20
\BancoRegistradores|inst2|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux19~2_combout\);

-- Location: LCFF_X33_Y24_N11
\BancoRegistradores|gp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|12~regout\);

-- Location: LCFF_X28_Y23_N11
\BancoRegistradores|k1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|12~regout\);

-- Location: LCFF_X29_Y25_N9
\BancoRegistradores|s7|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|12~regout\);

-- Location: LCFF_X28_Y23_N21
\BancoRegistradores|s3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|12~regout\);

-- Location: LCCOMB_X28_Y23_N20
\BancoRegistradores|inst2|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|12~regout\,
	datad => \BancoRegistradores|s7|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~7_combout\);

-- Location: LCFF_X29_Y25_N7
\BancoRegistradores|ra|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|12~regout\);

-- Location: LCCOMB_X28_Y23_N10
\BancoRegistradores|inst2|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~8_combout\ = (\BancoRegistradores|inst2|Mux19~7_combout\ & (((\BancoRegistradores|ra|12~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\BancoRegistradores|inst2|Mux19~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|k1|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux19~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|12~regout\,
	datad => \BancoRegistradores|ra|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~8_combout\);

-- Location: LCFF_X24_Y19_N13
\BancoRegistradores|t1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|12~regout\);

-- Location: LCFF_X32_Y16_N23
\BancoRegistradores|t6|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|12~regout\);

-- Location: LCFF_X27_Y16_N15
\BancoRegistradores|t5|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|12~regout\);

-- Location: LCFF_X27_Y16_N25
\BancoRegistradores|t4|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|12~regout\);

-- Location: LCCOMB_X27_Y16_N24
\BancoRegistradores|inst2|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|12~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t4|12~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|12~regout\,
	datac => \BancoRegistradores|t4|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux19~17_combout\);

-- Location: LCFF_X24_Y16_N29
\BancoRegistradores|t7|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|12~regout\);

-- Location: LCCOMB_X24_Y16_N26
\BancoRegistradores|inst2|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux19~17_combout\ & (\BancoRegistradores|t7|12~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux19~17_combout\ & ((\BancoRegistradores|t6|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|12~regout\,
	datac => \BancoRegistradores|inst2|Mux19~17_combout\,
	datad => \BancoRegistradores|t6|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~18_combout\);

-- Location: LCCOMB_X24_Y19_N12
\BancoRegistradores|inst1|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|12~regout\,
	datad => \BancoRegistradores|t0|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~0_combout\);

-- Location: LCCOMB_X24_Y19_N26
\BancoRegistradores|inst1|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux19~0_combout\ & (\BancoRegistradores|t3|12~regout\)) # (!\BancoRegistradores|inst1|Mux19~0_combout\ & 
-- ((\BancoRegistradores|t2|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|12~regout\,
	datac => \BancoRegistradores|t2|12~regout\,
	datad => \BancoRegistradores|inst1|Mux19~0_combout\,
	combout => \BancoRegistradores|inst1|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y19_N20
\BancoRegistradores|inst1|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|12~regout\,
	datad => \BancoRegistradores|t9|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~2_combout\);

-- Location: LCCOMB_X22_Y19_N6
\BancoRegistradores|inst1|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux19~2_combout\ & ((\BancoRegistradores|sp|12~regout\))) # (!\BancoRegistradores|inst1|Mux19~2_combout\ 
-- & (\BancoRegistradores|s5|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|12~regout\,
	datac => \BancoRegistradores|inst1|Mux19~2_combout\,
	datad => \BancoRegistradores|sp|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~3_combout\);

-- Location: LCCOMB_X33_Y22_N0
\BancoRegistradores|inst1|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|12~regout\,
	datad => \BancoRegistradores|s2|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~4_combout\);

-- Location: LCCOMB_X33_Y22_N2
\BancoRegistradores|inst1|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux19~4_combout\ & (\BancoRegistradores|fp|12~regout\)) # (!\BancoRegistradores|inst1|Mux19~4_combout\ & 
-- ((\BancoRegistradores|k0|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|12~regout\,
	datac => \BancoRegistradores|k0|12~regout\,
	datad => \BancoRegistradores|inst1|Mux19~4_combout\,
	combout => \BancoRegistradores|inst1|Mux19~5_combout\);

-- Location: LCCOMB_X34_Y24_N24
\BancoRegistradores|inst1|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|12~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|12~regout\,
	datac => \BancoRegistradores|t8|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux19~6_combout\);

-- Location: LCCOMB_X33_Y24_N24
\BancoRegistradores|inst1|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux19~6_combout\ & ((\BancoRegistradores|gp|12~regout\))) # (!\BancoRegistradores|inst1|Mux19~6_combout\ 
-- & (\BancoRegistradores|s4|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|12~regout\,
	datac => \BancoRegistradores|inst1|Mux19~6_combout\,
	datad => \BancoRegistradores|gp|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~7_combout\);

-- Location: LCCOMB_X33_Y24_N22
\BancoRegistradores|inst1|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux19~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux19~7_combout\,
	datad => \BancoRegistradores|inst1|Mux19~5_combout\,
	combout => \BancoRegistradores|inst1|Mux19~8_combout\);

-- Location: LCCOMB_X29_Y25_N24
\BancoRegistradores|inst1|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s7|12~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|12~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux19~9_combout\);

-- Location: LCCOMB_X29_Y25_N30
\BancoRegistradores|inst1|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux19~9_combout\ & (\BancoRegistradores|ra|12~regout\)) # (!\BancoRegistradores|inst1|Mux19~9_combout\ 
-- & ((\BancoRegistradores|k1|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|inst1|Mux19~9_combout\,
	datad => \BancoRegistradores|k1|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~10_combout\);

-- Location: LCCOMB_X29_Y19_N10
\BancoRegistradores|inst1|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux19~8_combout\ & ((\BancoRegistradores|inst1|Mux19~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux19~8_combout\ & (\BancoRegistradores|inst1|Mux19~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux19~3_combout\,
	datac => \BancoRegistradores|inst1|Mux19~10_combout\,
	datad => \BancoRegistradores|inst1|Mux19~8_combout\,
	combout => \BancoRegistradores|inst1|Mux19~11_combout\);

-- Location: LCCOMB_X29_Y16_N22
\BancoRegistradores|inst1|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|a2|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|12~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|12~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a2|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~12_combout\);

-- Location: LCCOMB_X29_Y16_N4
\BancoRegistradores|inst1|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux19~12_combout\ & ((\BancoRegistradores|a3|12~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux19~12_combout\ & (\BancoRegistradores|a1|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux19~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux19~12_combout\,
	datac => \BancoRegistradores|a1|12~regout\,
	datad => \BancoRegistradores|a3|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~13_combout\);

-- Location: LCCOMB_X29_Y19_N8
\BancoRegistradores|inst1|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux19~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|12~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|12~regout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|inst1|Mux19~13_combout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux19~14_combout\);

-- Location: LCCOMB_X29_Y19_N14
\BancoRegistradores|inst1|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux19~14_combout\ & ((\BancoRegistradores|v1|12~regout\))) # (!\BancoRegistradores|inst1|Mux19~14_combout\ & 
-- (\BancoRegistradores|v0|12~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|v0|12~regout\,
	datac => \BancoRegistradores|inst1|Mux19~14_combout\,
	datad => \BancoRegistradores|v1|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~15_combout\);

-- Location: LCCOMB_X29_Y19_N20
\BancoRegistradores|inst1|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux19~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux19~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux19~15_combout\,
	datad => \BancoRegistradores|inst1|Mux19~11_combout\,
	combout => \BancoRegistradores|inst1|Mux19~16_combout\);

-- Location: LCCOMB_X32_Y16_N8
\BancoRegistradores|inst1|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t4|12~regout\,
	datad => \BancoRegistradores|t6|12~regout\,
	combout => \BancoRegistradores|inst1|Mux19~17_combout\);

-- Location: LCCOMB_X27_Y16_N14
\BancoRegistradores|inst1|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux19~17_combout\ & (\BancoRegistradores|t7|12~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux19~17_combout\ & ((\BancoRegistradores|t5|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|12~regout\,
	datac => \BancoRegistradores|t5|12~regout\,
	datad => \BancoRegistradores|inst1|Mux19~17_combout\,
	combout => \BancoRegistradores|inst1|Mux19~18_combout\);

-- Location: LCCOMB_X29_Y19_N30
\BancoRegistradores|inst1|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux19~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux19~16_combout\ & ((\BancoRegistradores|inst1|Mux19~18_combout\))) # (!\BancoRegistradores|inst1|Mux19~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux19~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux19~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux19~16_combout\,
	datad => \BancoRegistradores|inst1|Mux19~18_combout\,
	combout => \BancoRegistradores|inst1|Mux19~19_combout\);

-- Location: LCCOMB_X22_Y20_N24
\BancoRegistradores|inst2|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|t9|11~regout\,
	datac => \BancoRegistradores|s1|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux20~2_combout\);

-- Location: LCFF_X32_Y16_N7
\BancoRegistradores|t6|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|11~regout\);

-- Location: LCFF_X24_Y16_N1
\BancoRegistradores|t7|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|11~regout\);

-- Location: LCCOMB_X29_Y26_N6
\BancoRegistradores|inst1|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|11~regout\,
	datad => \BancoRegistradores|s3|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~7_combout\);

-- Location: LCCOMB_X29_Y23_N12
\BancoRegistradores|inst1|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux20~7_combout\ & (\BancoRegistradores|ra|11~regout\)) # (!\BancoRegistradores|inst1|Mux20~7_combout\ & 
-- ((\BancoRegistradores|k1|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|11~regout\,
	datad => \BancoRegistradores|inst1|Mux20~7_combout\,
	combout => \BancoRegistradores|inst1|Mux20~8_combout\);

-- Location: LCCOMB_X24_Y19_N8
\BancoRegistradores|inst1|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t2|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t2|11~regout\,
	datad => \BancoRegistradores|t0|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~10_combout\);

-- Location: LCCOMB_X32_Y16_N0
\BancoRegistradores|inst1|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t5|11~regout\,
	datac => \BancoRegistradores|t4|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux20~17_combout\);

-- Location: LCCOMB_X32_Y16_N10
\BancoRegistradores|inst1|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux20~17_combout\ & ((\BancoRegistradores|t7|11~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux20~17_combout\ & (\BancoRegistradores|t6|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t7|11~regout\,
	datad => \BancoRegistradores|inst1|Mux20~17_combout\,
	combout => \BancoRegistradores|inst1|Mux20~18_combout\);

-- Location: LCFF_X33_Y16_N5
\BancoRegistradores|k0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|10~regout\);

-- Location: LCFF_X23_Y21_N13
\BancoRegistradores|t9|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|10~regout\);

-- Location: LCFF_X29_Y15_N13
\BancoRegistradores|k1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|10~regout\);

-- Location: LCFF_X29_Y26_N9
\BancoRegistradores|s7|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|10~regout\);

-- Location: LCFF_X30_Y26_N21
\BancoRegistradores|s3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|10~regout\);

-- Location: LCCOMB_X30_Y26_N18
\BancoRegistradores|inst2|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|10~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|10~regout\,
	datad => \BancoRegistradores|s7|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~7_combout\);

-- Location: LCFF_X29_Y15_N15
\BancoRegistradores|ra|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|10~regout\);

-- Location: LCCOMB_X29_Y15_N8
\BancoRegistradores|inst2|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux21~7_combout\ & ((\BancoRegistradores|ra|10~regout\))) # (!\BancoRegistradores|inst2|Mux21~7_combout\ 
-- & (\BancoRegistradores|k1|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|10~regout\,
	datad => \BancoRegistradores|inst2|Mux21~7_combout\,
	combout => \BancoRegistradores|inst2|Mux21~8_combout\);

-- Location: LCFF_X24_Y16_N11
\BancoRegistradores|t2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|10~regout\);

-- Location: LCFF_X25_Y18_N21
\BancoRegistradores|t0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|10~regout\);

-- Location: LCCOMB_X25_Y18_N20
\BancoRegistradores|inst2|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|10~regout\,
	datad => \BancoRegistradores|t2|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~10_combout\);

-- Location: LCFF_X32_Y17_N11
\BancoRegistradores|v1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|10~regout\);

-- Location: LCFF_X29_Y24_N11
\BancoRegistradores|t6|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|10~regout\);

-- Location: LCFF_X33_Y16_N27
\BancoRegistradores|t5|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|10~regout\);

-- Location: LCFF_X29_Y24_N1
\BancoRegistradores|t4|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|10~regout\);

-- Location: LCCOMB_X29_Y24_N0
\BancoRegistradores|inst2|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t5|10~regout\,
	datac => \BancoRegistradores|t4|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux21~17_combout\);

-- Location: LCFF_X32_Y24_N21
\BancoRegistradores|t7|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|10~regout\);

-- Location: LCCOMB_X29_Y24_N6
\BancoRegistradores|inst2|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux21~17_combout\ & ((\BancoRegistradores|t7|10~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux21~17_combout\ & (\BancoRegistradores|t6|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|10~regout\,
	datab => \BancoRegistradores|t7|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux21~17_combout\,
	combout => \BancoRegistradores|inst2|Mux21~18_combout\);

-- Location: LCCOMB_X24_Y19_N0
\BancoRegistradores|inst1|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|10~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|10~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|10~regout\,
	datac => \BancoRegistradores|t1|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux21~0_combout\);

-- Location: LCCOMB_X24_Y16_N4
\BancoRegistradores|inst1|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux21~0_combout\ & ((\BancoRegistradores|t3|10~regout\))) # (!\BancoRegistradores|inst1|Mux21~0_combout\ 
-- & (\BancoRegistradores|t2|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|10~regout\,
	datad => \BancoRegistradores|inst1|Mux21~0_combout\,
	combout => \BancoRegistradores|inst1|Mux21~1_combout\);

-- Location: LCCOMB_X23_Y21_N12
\BancoRegistradores|inst1|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|10~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|10~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|10~regout\,
	datac => \BancoRegistradores|t9|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux21~2_combout\);

-- Location: LCCOMB_X23_Y21_N26
\BancoRegistradores|inst1|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~3_combout\ = (\BancoRegistradores|inst1|Mux21~2_combout\ & (((\BancoRegistradores|sp|10~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|inst1|Mux21~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s5|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux21~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|sp|10~regout\,
	datad => \BancoRegistradores|s5|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~3_combout\);

-- Location: LCCOMB_X33_Y22_N8
\BancoRegistradores|inst1|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|10~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s6|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux21~4_combout\);

-- Location: LCCOMB_X33_Y16_N16
\BancoRegistradores|inst1|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux21~4_combout\ & (\BancoRegistradores|fp|10~regout\)) # (!\BancoRegistradores|inst1|Mux21~4_combout\ & 
-- ((\BancoRegistradores|k0|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|10~regout\,
	datab => \BancoRegistradores|k0|10~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|inst1|Mux21~4_combout\,
	combout => \BancoRegistradores|inst1|Mux21~5_combout\);

-- Location: LCCOMB_X34_Y23_N6
\BancoRegistradores|inst1|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|10~regout\,
	datad => \BancoRegistradores|s0|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~6_combout\);

-- Location: LCCOMB_X33_Y16_N22
\BancoRegistradores|inst1|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux21~6_combout\ & (\BancoRegistradores|gp|10~regout\)) # (!\BancoRegistradores|inst1|Mux21~6_combout\ & 
-- ((\BancoRegistradores|s4|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|10~regout\,
	datac => \BancoRegistradores|s4|10~regout\,
	datad => \BancoRegistradores|inst1|Mux21~6_combout\,
	combout => \BancoRegistradores|inst1|Mux21~7_combout\);

-- Location: LCCOMB_X33_Y16_N20
\BancoRegistradores|inst1|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux21~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux21~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux21~5_combout\,
	datad => \BancoRegistradores|inst1|Mux21~7_combout\,
	combout => \BancoRegistradores|inst1|Mux21~8_combout\);

-- Location: LCCOMB_X29_Y26_N8
\BancoRegistradores|inst1|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|10~regout\,
	datad => \BancoRegistradores|s3|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~9_combout\);

-- Location: LCCOMB_X29_Y15_N6
\BancoRegistradores|inst1|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux21~9_combout\ & ((\BancoRegistradores|ra|10~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux21~9_combout\ & (\BancoRegistradores|k1|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|10~regout\,
	datad => \BancoRegistradores|inst1|Mux21~9_combout\,
	combout => \BancoRegistradores|inst1|Mux21~10_combout\);

-- Location: LCCOMB_X33_Y16_N6
\BancoRegistradores|inst1|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~11_combout\ = (\BancoRegistradores|inst1|Mux21~8_combout\ & (((\BancoRegistradores|inst1|Mux21~10_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux21~8_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux21~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux21~10_combout\,
	datad => \BancoRegistradores|inst1|Mux21~3_combout\,
	combout => \BancoRegistradores|inst1|Mux21~11_combout\);

-- Location: LCCOMB_X28_Y16_N30
\BancoRegistradores|inst1|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|10~regout\,
	datad => \BancoRegistradores|a2|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~12_combout\);

-- Location: LCCOMB_X28_Y16_N28
\BancoRegistradores|inst1|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux21~12_combout\ & ((\BancoRegistradores|a3|10~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux21~12_combout\ & (\BancoRegistradores|a1|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a1|10~regout\,
	datac => \BancoRegistradores|a3|10~regout\,
	datad => \BancoRegistradores|inst1|Mux21~12_combout\,
	combout => \BancoRegistradores|inst1|Mux21~13_combout\);

-- Location: LCCOMB_X31_Y17_N8
\BancoRegistradores|inst1|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux21~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|10~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|10~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux21~13_combout\,
	combout => \BancoRegistradores|inst1|Mux21~14_combout\);

-- Location: LCCOMB_X32_Y17_N22
\BancoRegistradores|inst1|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux21~14_combout\ & (\BancoRegistradores|v1|10~regout\)) # (!\BancoRegistradores|inst1|Mux21~14_combout\ & 
-- ((\BancoRegistradores|v0|10~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|10~regout\,
	datab => \BancoRegistradores|v0|10~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|inst1|Mux21~14_combout\,
	combout => \BancoRegistradores|inst1|Mux21~15_combout\);

-- Location: LCCOMB_X33_Y16_N0
\BancoRegistradores|inst1|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux8~0_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- ((\BancoRegistradores|inst1|Mux21~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux21~15_combout\,
	datad => \BancoRegistradores|inst1|Mux21~11_combout\,
	combout => \BancoRegistradores|inst1|Mux21~16_combout\);

-- Location: LCCOMB_X33_Y16_N14
\BancoRegistradores|inst1|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|10~regout\,
	datad => \BancoRegistradores|t4|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~17_combout\);

-- Location: LCCOMB_X33_Y16_N8
\BancoRegistradores|inst1|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux21~17_combout\ & ((\BancoRegistradores|t7|10~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux21~17_combout\ & (\BancoRegistradores|t5|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t5|10~regout\,
	datac => \BancoRegistradores|inst1|Mux21~17_combout\,
	datad => \BancoRegistradores|t7|10~regout\,
	combout => \BancoRegistradores|inst1|Mux21~18_combout\);

-- Location: LCCOMB_X33_Y16_N10
\BancoRegistradores|inst1|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux21~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux21~16_combout\ & (\BancoRegistradores|inst1|Mux21~18_combout\)) # (!\BancoRegistradores|inst1|Mux21~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux21~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux21~18_combout\,
	datac => \BancoRegistradores|inst1|Mux21~1_combout\,
	datad => \BancoRegistradores|inst1|Mux21~16_combout\,
	combout => \BancoRegistradores|inst1|Mux21~19_combout\);

-- Location: LCFF_X28_Y18_N25
\BancoRegistradores|t2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|09~regout\);

-- Location: LCFF_X28_Y18_N23
\BancoRegistradores|t0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|09~regout\);

-- Location: LCCOMB_X28_Y18_N16
\BancoRegistradores|inst2|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t1|09~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|09~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|09~regout\,
	datab => \BancoRegistradores|t1|09~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux22~0_combout\);

-- Location: LCCOMB_X32_Y17_N20
\BancoRegistradores|inst2|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux22~0_combout\ & ((\BancoRegistradores|t3|09~regout\))) # (!\BancoRegistradores|inst2|Mux22~0_combout\ 
-- & (\BancoRegistradores|t2|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~0_combout\,
	combout => \BancoRegistradores|inst2|Mux22~1_combout\);

-- Location: LCCOMB_X24_Y17_N26
\BancoRegistradores|inst2|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|09~regout\,
	datad => \BancoRegistradores|t9|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~2_combout\);

-- Location: LCFF_X23_Y21_N9
\BancoRegistradores|sp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|09~regout\);

-- Location: LCCOMB_X24_Y17_N8
\BancoRegistradores|inst2|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux22~2_combout\ & (\BancoRegistradores|sp|09~regout\)) # (!\BancoRegistradores|inst2|Mux22~2_combout\ & 
-- ((\BancoRegistradores|s5|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|09~regout\,
	datac => \BancoRegistradores|s5|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~2_combout\,
	combout => \BancoRegistradores|inst2|Mux22~3_combout\);

-- Location: LCFF_X33_Y23_N21
\BancoRegistradores|k0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|09~regout\);

-- Location: LCFF_X33_Y22_N11
\BancoRegistradores|s6|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|09~regout\);

-- Location: LCFF_X32_Y22_N17
\BancoRegistradores|s2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|09~regout\);

-- Location: LCCOMB_X32_Y22_N16
\BancoRegistradores|inst2|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|09~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s2|09~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s6|09~regout\,
	datac => \BancoRegistradores|s2|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux22~4_combout\);

-- Location: LCFF_X32_Y22_N31
\BancoRegistradores|fp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|09~regout\);

-- Location: LCCOMB_X32_Y22_N30
\BancoRegistradores|inst2|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~5_combout\ = (\BancoRegistradores|inst2|Mux22~4_combout\ & (((\BancoRegistradores|fp|09~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\BancoRegistradores|inst2|Mux22~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|k0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux22~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|09~regout\,
	datad => \BancoRegistradores|k0|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~5_combout\);

-- Location: LCCOMB_X33_Y22_N10
\BancoRegistradores|inst1|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|09~regout\,
	datad => \BancoRegistradores|s2|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~0_combout\);

-- Location: LCCOMB_X33_Y23_N10
\BancoRegistradores|inst1|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux22~0_combout\ & ((\BancoRegistradores|fp|09~regout\))) # (!\BancoRegistradores|inst1|Mux22~0_combout\ 
-- & (\BancoRegistradores|k0|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|inst1|Mux22~0_combout\,
	datad => \BancoRegistradores|fp|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~1_combout\);

-- Location: LCCOMB_X28_Y18_N2
\BancoRegistradores|inst1|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|09~regout\,
	datad => \BancoRegistradores|t0|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~10_combout\);

-- Location: LCCOMB_X28_Y23_N4
\BancoRegistradores|inst2|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|08~regout\,
	datad => \BancoRegistradores|s7|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~7_combout\);

-- Location: LCCOMB_X30_Y25_N28
\BancoRegistradores|inst2|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux23~7_combout\ & (\BancoRegistradores|ra|08~regout\)) # (!\BancoRegistradores|inst2|Mux23~7_combout\ & 
-- ((\BancoRegistradores|k1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|08~regout\,
	datad => \BancoRegistradores|inst2|Mux23~7_combout\,
	combout => \BancoRegistradores|inst2|Mux23~8_combout\);

-- Location: LCFF_X28_Y21_N13
\BancoRegistradores|v1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|08~regout\);

-- Location: LCCOMB_X27_Y16_N10
\BancoRegistradores|inst2|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|08~regout\,
	datad => \BancoRegistradores|t5|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~17_combout\);

-- Location: LCCOMB_X32_Y16_N24
\BancoRegistradores|inst2|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~18_combout\ = (\BancoRegistradores|inst2|Mux23~17_combout\ & (((\BancoRegistradores|t7|08~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\BancoRegistradores|inst2|Mux23~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux23~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|08~regout\,
	datad => \BancoRegistradores|t7|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~18_combout\);

-- Location: LCFF_X24_Y18_N21
\BancoRegistradores|t9|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|07~regout\);

-- Location: LCFF_X23_Y18_N25
\BancoRegistradores|s1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|07~regout\);

-- Location: LCCOMB_X23_Y18_N10
\BancoRegistradores|inst2|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|07~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|07~regout\,
	datad => \BancoRegistradores|t9|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~2_combout\);

-- Location: LCFF_X32_Y24_N1
\BancoRegistradores|t5|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|07~regout\);

-- Location: LCFF_X25_Y20_N7
\BancoRegistradores|t6|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|07~regout\);

-- Location: LCFF_X25_Y20_N29
\BancoRegistradores|t4|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|07~regout\);

-- Location: LCCOMB_X25_Y20_N26
\BancoRegistradores|inst2|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|07~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|t4|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t4|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~17_combout\);

-- Location: LCFF_X32_Y24_N31
\BancoRegistradores|t7|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|07~regout\);

-- Location: LCCOMB_X32_Y24_N4
\BancoRegistradores|inst2|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~18_combout\ = (\BancoRegistradores|inst2|Mux24~17_combout\ & ((\BancoRegistradores|t7|07~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\BancoRegistradores|inst2|Mux24~17_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|t5|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux24~17_combout\,
	datab => \BancoRegistradores|t7|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t5|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~18_combout\);

-- Location: LCCOMB_X24_Y18_N18
\BancoRegistradores|inst1|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s1|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|07~regout\,
	datad => \BancoRegistradores|s1|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~2_combout\);

-- Location: LCCOMB_X24_Y21_N10
\BancoRegistradores|inst1|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux24~2_combout\ & ((\BancoRegistradores|sp|07~regout\))) # (!\BancoRegistradores|inst1|Mux24~2_combout\ 
-- & (\BancoRegistradores|s5|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|inst1|Mux24~2_combout\,
	datad => \BancoRegistradores|sp|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~3_combout\);

-- Location: LCCOMB_X24_Y20_N6
\BancoRegistradores|inst1|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|07~regout\,
	datad => \BancoRegistradores|s0|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~4_combout\);

-- Location: LCCOMB_X25_Y21_N16
\BancoRegistradores|inst1|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~5_combout\ = (\BancoRegistradores|inst1|Mux24~4_combout\ & (((\BancoRegistradores|gp|07~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (!\BancoRegistradores|inst1|Mux24~4_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s4|07~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|07~regout\,
	datad => \BancoRegistradores|gp|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~5_combout\);

-- Location: LCCOMB_X25_Y21_N6
\BancoRegistradores|inst1|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux24~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux24~3_combout\,
	combout => \BancoRegistradores|inst1|Mux24~6_combout\);

-- Location: LCCOMB_X32_Y24_N22
\BancoRegistradores|inst1|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t5|07~regout\,
	datac => \BancoRegistradores|t4|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux24~17_combout\);

-- Location: LCCOMB_X25_Y21_N20
\BancoRegistradores|inst1|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux24~17_combout\ & ((\BancoRegistradores|t7|07~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux24~17_combout\ & (\BancoRegistradores|t6|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux24~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t7|07~regout\,
	datad => \BancoRegistradores|inst1|Mux24~17_combout\,
	combout => \BancoRegistradores|inst1|Mux24~18_combout\);

-- Location: LCFF_X29_Y23_N27
\BancoRegistradores|s7|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|06~regout\);

-- Location: LCFF_X28_Y23_N15
\BancoRegistradores|s3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|06~regout\);

-- Location: LCCOMB_X29_Y23_N20
\BancoRegistradores|inst2|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s7|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~7_combout\);

-- Location: LCFF_X27_Y17_N11
\BancoRegistradores|a3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|06~regout\);

-- Location: LCFF_X31_Y16_N17
\BancoRegistradores|t6|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|06~regout\);

-- Location: LCFF_X30_Y16_N17
\BancoRegistradores|t4|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|06~regout\);

-- Location: LCCOMB_X30_Y16_N16
\BancoRegistradores|inst2|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|06~regout\,
	datad => \BancoRegistradores|t5|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~17_combout\);

-- Location: LCCOMB_X30_Y16_N10
\BancoRegistradores|inst2|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~18_combout\ = (\BancoRegistradores|inst2|Mux25~17_combout\ & (((\BancoRegistradores|t7|06~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|inst2|Mux25~17_combout\ & (\BancoRegistradores|t6|06~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|06~regout\,
	datab => \BancoRegistradores|inst2|Mux25~17_combout\,
	datac => \BancoRegistradores|t7|06~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux25~18_combout\);

-- Location: LCCOMB_X29_Y23_N26
\BancoRegistradores|inst1|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|06~regout\,
	datad => \BancoRegistradores|s3|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~9_combout\);

-- Location: LCCOMB_X30_Y25_N2
\BancoRegistradores|inst1|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux25~9_combout\ & (\BancoRegistradores|ra|06~regout\)) # (!\BancoRegistradores|inst1|Mux25~9_combout\ 
-- & ((\BancoRegistradores|k1|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|06~regout\,
	datad => \BancoRegistradores|inst1|Mux25~9_combout\,
	combout => \BancoRegistradores|inst1|Mux25~10_combout\);

-- Location: LCCOMB_X31_Y16_N16
\BancoRegistradores|inst1|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|06~regout\,
	datad => \BancoRegistradores|t4|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~17_combout\);

-- Location: LCFF_X30_Y21_N13
\BancoRegistradores|gp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|05~regout\);

-- Location: LCFF_X29_Y16_N17
\BancoRegistradores|a1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|05~regout\);

-- Location: LCCOMB_X30_Y16_N0
\BancoRegistradores|inst2|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t6|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|05~regout\,
	datad => \BancoRegistradores|t6|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~17_combout\);

-- Location: LCCOMB_X31_Y16_N4
\BancoRegistradores|inst2|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~18_combout\ = (\BancoRegistradores|inst2|Mux26~17_combout\ & (((\BancoRegistradores|t7|05~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|inst2|Mux26~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux26~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|05~regout\,
	datad => \BancoRegistradores|t7|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~18_combout\);

-- Location: LCCOMB_X29_Y22_N30
\BancoRegistradores|inst1|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|05~regout\,
	datad => \BancoRegistradores|s2|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~0_combout\);

-- Location: LCCOMB_X28_Y22_N16
\BancoRegistradores|inst1|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux26~0_combout\ & ((\BancoRegistradores|fp|05~regout\))) # (!\BancoRegistradores|inst1|Mux26~0_combout\ 
-- & (\BancoRegistradores|k0|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|05~regout\,
	datac => \BancoRegistradores|fp|05~regout\,
	datad => \BancoRegistradores|inst1|Mux26~0_combout\,
	combout => \BancoRegistradores|inst1|Mux26~1_combout\);

-- Location: LCCOMB_X29_Y18_N24
\BancoRegistradores|inst1|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a1|05~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~12_combout\);

-- Location: LCCOMB_X29_Y18_N22
\BancoRegistradores|inst1|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux26~12_combout\ & (\BancoRegistradores|a3|05~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux26~12_combout\ & ((\BancoRegistradores|a2|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|05~regout\,
	datac => \BancoRegistradores|inst1|Mux26~12_combout\,
	datad => \BancoRegistradores|a2|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~13_combout\);

-- Location: LCCOMB_X29_Y18_N12
\BancoRegistradores|inst1|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux26~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|05~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|05~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux26~13_combout\,
	combout => \BancoRegistradores|inst1|Mux26~14_combout\);

-- Location: LCFF_X24_Y18_N11
\BancoRegistradores|t1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|03~regout\);

-- Location: LCCOMB_X25_Y22_N6
\BancoRegistradores|inst2|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t0|03~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux28~0_combout\);

-- Location: LCCOMB_X25_Y22_N24
\BancoRegistradores|inst2|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux28~0_combout\ & ((\BancoRegistradores|t3|03~regout\))) # (!\BancoRegistradores|inst2|Mux28~0_combout\ 
-- & (\BancoRegistradores|t2|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~0_combout\,
	combout => \BancoRegistradores|inst2|Mux28~1_combout\);

-- Location: LCFF_X23_Y21_N1
\BancoRegistradores|sp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|03~regout\);

-- Location: LCFF_X30_Y25_N17
\BancoRegistradores|k1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|03~regout\);

-- Location: LCFF_X28_Y26_N13
\BancoRegistradores|s3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|03~regout\);

-- Location: LCCOMB_X29_Y22_N28
\BancoRegistradores|inst1|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|03~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|03~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|03~regout\,
	datad => \BancoRegistradores|s2|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~0_combout\);

-- Location: LCCOMB_X23_Y21_N22
\BancoRegistradores|inst1|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|03~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|03~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t9|03~regout\,
	datac => \BancoRegistradores|s1|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux28~2_combout\);

-- Location: LCCOMB_X23_Y21_N0
\BancoRegistradores|inst1|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux28~2_combout\ & (\BancoRegistradores|sp|03~regout\)) # (!\BancoRegistradores|inst1|Mux28~2_combout\ & 
-- ((\BancoRegistradores|s5|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux28~2_combout\,
	datac => \BancoRegistradores|sp|03~regout\,
	datad => \BancoRegistradores|s5|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~3_combout\);

-- Location: LCCOMB_X29_Y26_N2
\BancoRegistradores|inst1|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s3|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s7|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s3|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~7_combout\);

-- Location: LCCOMB_X30_Y25_N26
\BancoRegistradores|inst1|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux28~7_combout\ & ((\BancoRegistradores|ra|03~regout\))) # (!\BancoRegistradores|inst1|Mux28~7_combout\ 
-- & (\BancoRegistradores|k1|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|03~regout\,
	datad => \BancoRegistradores|inst1|Mux28~7_combout\,
	combout => \BancoRegistradores|inst1|Mux28~8_combout\);

-- Location: LCFF_X23_Y18_N13
\BancoRegistradores|s1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|02~regout\);

-- Location: LCFF_X25_Y18_N25
\BancoRegistradores|t3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|02~regout\);

-- Location: LCFF_X30_Y19_N13
\BancoRegistradores|a3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|02~regout\);

-- Location: LCCOMB_X30_Y16_N14
\BancoRegistradores|inst2|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|02~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|02~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|02~regout\,
	datad => \BancoRegistradores|t4|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~17_combout\);

-- Location: LCFF_X30_Y16_N21
\BancoRegistradores|t7|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|02~regout\);

-- Location: LCCOMB_X30_Y16_N2
\BancoRegistradores|inst2|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux29~17_combout\ & (\BancoRegistradores|t7|02~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux29~17_combout\ & ((\BancoRegistradores|t6|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux29~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux29~17_combout\,
	datad => \BancoRegistradores|t6|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~18_combout\);

-- Location: LCCOMB_X24_Y19_N18
\BancoRegistradores|inst1|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|02~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|02~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|02~regout\,
	datad => \BancoRegistradores|t0|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~0_combout\);

-- Location: LCCOMB_X24_Y19_N6
\BancoRegistradores|inst1|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux29~0_combout\ & (\BancoRegistradores|t3|02~regout\)) # (!\BancoRegistradores|inst1|Mux29~0_combout\ & 
-- ((\BancoRegistradores|t2|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t3|02~regout\,
	datac => \BancoRegistradores|t2|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~0_combout\,
	combout => \BancoRegistradores|inst1|Mux29~1_combout\);

-- Location: LCCOMB_X23_Y22_N14
\BancoRegistradores|inst1|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|02~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s1|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t9|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s1|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~2_combout\);

-- Location: LCCOMB_X24_Y22_N2
\BancoRegistradores|inst1|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux29~2_combout\ & ((\BancoRegistradores|sp|02~regout\))) # (!\BancoRegistradores|inst1|Mux29~2_combout\ 
-- & (\BancoRegistradores|s5|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|02~regout\,
	datac => \BancoRegistradores|sp|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~2_combout\,
	combout => \BancoRegistradores|inst1|Mux29~3_combout\);

-- Location: LCCOMB_X36_Y17_N18
\BancoRegistradores|inst1|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|00~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s3|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s7|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s3|00~regout\,
	combout => \BancoRegistradores|inst1|Mux31~7_combout\);

-- Location: LCCOMB_X36_Y17_N6
\BancoRegistradores|inst1|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux31~7_combout\ & ((\BancoRegistradores|ra|00~regout\))) # (!\BancoRegistradores|inst1|Mux31~7_combout\ 
-- & (\BancoRegistradores|k1|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~7_combout\,
	combout => \BancoRegistradores|inst1|Mux31~8_combout\);

-- Location: LCFF_X36_Y18_N31
\BancoRegistradores|t7|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|00~regout\);

-- Location: LCCOMB_X31_Y21_N2
\BancoRegistradores|inst2|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s6|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~9_combout\);

-- Location: LCCOMB_X31_Y21_N20
\BancoRegistradores|inst2|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux31~9_combout\ & ((\BancoRegistradores|fp|00~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux31~9_combout\ & (\BancoRegistradores|k0|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|00~regout\,
	datab => \BancoRegistradores|fp|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|inst2|Mux31~9_combout\,
	combout => \BancoRegistradores|inst2|Mux31~10_combout\);

-- Location: LCCOMB_X36_Y18_N4
\BancoRegistradores|inst2|Mux31~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~28_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|00~regout\,
	datad => \BancoRegistradores|t5|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~28_combout\);

-- Location: LCCOMB_X36_Y18_N30
\BancoRegistradores|inst2|Mux31~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~29_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux31~28_combout\ & (\BancoRegistradores|t7|00~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux31~28_combout\ & ((\BancoRegistradores|t6|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux31~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux31~28_combout\,
	datac => \BancoRegistradores|t7|00~regout\,
	datad => \BancoRegistradores|t6|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~29_combout\);

-- Location: LCFF_X30_Y20_N21
\BancoRegistradores|v1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|01~regout\);

-- Location: LCFF_X27_Y16_N31
\BancoRegistradores|t5|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|01~regout\);

-- Location: LCFF_X31_Y16_N11
\BancoRegistradores|t6|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|01~regout\);

-- Location: LCFF_X27_Y16_N21
\BancoRegistradores|t4|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|01~regout\);

-- Location: LCCOMB_X27_Y16_N6
\BancoRegistradores|inst2|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|01~regout\,
	datad => \BancoRegistradores|t6|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~17_combout\);

-- Location: LCFF_X30_Y16_N25
\BancoRegistradores|t7|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|01~regout\);

-- Location: LCCOMB_X27_Y16_N28
\BancoRegistradores|inst2|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux30~17_combout\ & ((\BancoRegistradores|t7|01~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux30~17_combout\ & (\BancoRegistradores|t5|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|01~regout\,
	datac => \BancoRegistradores|t7|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~17_combout\,
	combout => \BancoRegistradores|inst2|Mux30~18_combout\);

-- Location: LCCOMB_X27_Y16_N2
\BancoRegistradores|inst1|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t5|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~17_combout\);

-- Location: LCCOMB_X31_Y16_N10
\BancoRegistradores|inst1|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux30~17_combout\ & (\BancoRegistradores|t7|01~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux30~17_combout\ & ((\BancoRegistradores|t6|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|01~regout\,
	datac => \BancoRegistradores|t6|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~17_combout\,
	combout => \BancoRegistradores|inst1|Mux30~18_combout\);

-- Location: LCFF_X24_Y21_N9
\BancoRegistradores|s5|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|30~regout\);

-- Location: LCFF_X23_Y21_N21
\BancoRegistradores|t9|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|30~regout\);

-- Location: LCFF_X24_Y21_N23
\BancoRegistradores|s1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|30~regout\);

-- Location: LCCOMB_X24_Y21_N22
\BancoRegistradores|inst1|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|30~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|30~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux1~2_combout\);

-- Location: LCFF_X23_Y21_N31
\BancoRegistradores|sp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|30~regout\);

-- Location: LCCOMB_X24_Y21_N8
\BancoRegistradores|inst1|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux1~2_combout\ & (\BancoRegistradores|sp|30~regout\)) # (!\BancoRegistradores|inst1|Mux1~2_combout\ & 
-- ((\BancoRegistradores|s5|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|30~regout\,
	datad => \BancoRegistradores|inst1|Mux1~2_combout\,
	combout => \BancoRegistradores|inst1|Mux1~3_combout\);

-- Location: LCFF_X24_Y24_N13
\BancoRegistradores|s6|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|30~regout\);

-- Location: LCFF_X24_Y24_N11
\BancoRegistradores|s2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|30~regout\);

-- Location: LCCOMB_X28_Y24_N6
\BancoRegistradores|inst1|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s6|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~4_combout\);

-- Location: LCFF_X28_Y24_N9
\BancoRegistradores|gp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|30~regout\);

-- Location: LCFF_X28_Y23_N7
\BancoRegistradores|s3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|30~regout\);

-- Location: LCFF_X29_Y25_N19
\BancoRegistradores|ra|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|30~regout\);

-- Location: LCCOMB_X31_Y16_N26
\BancoRegistradores|inst1|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t6|30~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|30~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux1~17_combout\);

-- Location: LCCOMB_X24_Y24_N8
\BancoRegistradores|inst2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s6|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~0_combout\);

-- Location: LCCOMB_X28_Y24_N22
\BancoRegistradores|inst2|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux1~0_combout\ & ((\BancoRegistradores|fp|30~regout\))) # (!\BancoRegistradores|inst2|Mux1~0_combout\ & 
-- (\BancoRegistradores|k0|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|30~regout\,
	datac => \BancoRegistradores|inst2|Mux1~0_combout\,
	datad => \BancoRegistradores|fp|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~1_combout\);

-- Location: LCCOMB_X24_Y21_N12
\BancoRegistradores|inst2|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|30~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|30~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|t9|30~regout\,
	datad => \BancoRegistradores|s1|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~2_combout\);

-- Location: LCCOMB_X24_Y21_N6
\BancoRegistradores|inst2|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux1~2_combout\ & (\BancoRegistradores|sp|30~regout\)) # (!\BancoRegistradores|inst2|Mux1~2_combout\ & 
-- ((\BancoRegistradores|s5|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~2_combout\,
	combout => \BancoRegistradores|inst2|Mux1~3_combout\);

-- Location: LCCOMB_X28_Y20_N18
\BancoRegistradores|inst2|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|30~regout\,
	datad => \BancoRegistradores|t8|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~4_combout\);

-- Location: LCCOMB_X28_Y20_N16
\BancoRegistradores|inst2|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux1~4_combout\ & (\BancoRegistradores|gp|30~regout\)) # (!\BancoRegistradores|inst2|Mux1~4_combout\ & 
-- ((\BancoRegistradores|s4|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~4_combout\,
	combout => \BancoRegistradores|inst2|Mux1~5_combout\);

-- Location: LCCOMB_X27_Y22_N20
\BancoRegistradores|inst2|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux1~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux1~5_combout\,
	datad => \BancoRegistradores|inst2|Mux1~3_combout\,
	combout => \BancoRegistradores|inst2|Mux1~6_combout\);

-- Location: LCCOMB_X28_Y23_N6
\BancoRegistradores|inst2|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|30~regout\,
	datad => \BancoRegistradores|s7|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~7_combout\);

-- Location: LCCOMB_X28_Y23_N12
\BancoRegistradores|inst2|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~8_combout\ = (\BancoRegistradores|inst2|Mux1~7_combout\ & ((\BancoRegistradores|ra|30~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # (!\BancoRegistradores|inst2|Mux1~7_combout\ 
-- & (((\BancoRegistradores|k1|30~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux1~7_combout\,
	datab => \BancoRegistradores|ra|30~regout\,
	datac => \BancoRegistradores|k1|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y22_N10
\BancoRegistradores|inst2|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux1~6_combout\ & (\BancoRegistradores|inst2|Mux1~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux1~6_combout\ & ((\BancoRegistradores|inst2|Mux1~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux1~8_combout\,
	datac => \BancoRegistradores|inst2|Mux1~6_combout\,
	datad => \BancoRegistradores|inst2|Mux1~1_combout\,
	combout => \BancoRegistradores|inst2|Mux1~9_combout\);

-- Location: LCCOMB_X31_Y19_N12
\inst15|u_3|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_6|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux1~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \BancoRegistradores|inst2|Mux1~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst15|u_3|u_6|s~0_combout\);

-- Location: LCCOMB_X35_Y19_N6
\inst2|f_0:30:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:30:u_x|u_1|Mux0~0_combout\ = \BancoRegistradores|inst1|Mux1~19_combout\ $ (((!\inst18|op[0]~0_combout\ & (\inst18|op\(2) $ (!\inst15|u_3|u_6|s~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst18|op[0]~0_combout\,
	datac => \BancoRegistradores|inst1|Mux1~19_combout\,
	datad => \inst15|u_3|u_6|s~0_combout\,
	combout => \inst2|f_0:30:u_x|u_1|Mux0~0_combout\);

-- Location: LCFF_X23_Y22_N17
\BancoRegistradores|sp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|31~regout\);

-- Location: LCCOMB_X32_Y26_N22
\BancoRegistradores|inst1|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|31~regout\,
	datad => \BancoRegistradores|s3|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~9_combout\);

-- Location: LCCOMB_X32_Y26_N30
\BancoRegistradores|inst1|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux0~9_combout\ & ((\BancoRegistradores|ra|31~regout\))) # (!\BancoRegistradores|inst1|Mux0~9_combout\ & 
-- (\BancoRegistradores|k1|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux0~9_combout\,
	datac => \BancoRegistradores|k1|31~regout\,
	datad => \BancoRegistradores|ra|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~10_combout\);

-- Location: LCFF_X36_Y22_N11
\BancoRegistradores|t5|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|31~regout\);

-- Location: LCCOMB_X32_Y16_N30
\BancoRegistradores|inst2|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|31~regout\,
	datad => \BancoRegistradores|t6|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~17_combout\);

-- Location: LCCOMB_X36_Y22_N30
\BancoRegistradores|inst2|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux0~17_combout\ & ((\BancoRegistradores|t7|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~17_combout\ 
-- & (\BancoRegistradores|t5|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~17_combout\,
	combout => \BancoRegistradores|inst2|Mux0~18_combout\);

-- Location: LCCOMB_X30_Y19_N20
\36~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~3_combout\ = (\36~1_combout\ & \36~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~1_combout\,
	datad => \36~2_combout\,
	combout => \36~3_combout\);

-- Location: LCCOMB_X33_Y17_N2
\inst2|f_0:12:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:12:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux19~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_1|u_4|s~0_combout\ $ (\inst2|f_0:11:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux19~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_1|u_4|s~0_combout\,
	datad => \inst2|f_0:11:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:12:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y17_N24
\inst2|f_0:12:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:12:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (\inst2|f_0:12:u_x|u_0|o_DOUT~0_combout\ & (!\inst18|op[0]~0_combout\))) # (!\inst18|op\(1) & (((\inst18|op[0]~0_combout\ & \BancoRegistradores|inst1|Mux19~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst2|f_0:12:u_x|u_0|o_DOUT~0_combout\,
	datac => \inst18|op[0]~0_combout\,
	datad => \BancoRegistradores|inst1|Mux19~19_combout\,
	combout => \inst2|f_0:12:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y21_N2
\36~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~4_combout\ = (!\inst2|f_0:11:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:13:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:14:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:12:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:11:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:13:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:14:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:12:u_x|u_1|Mux0~0_combout\,
	combout => \36~4_combout\);

-- Location: LCCOMB_X34_Y21_N0
\inst2|f_0:19:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:19:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux12~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_2|u_3|s~0_combout\ $ (\inst2|f_0:18:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_3|s~0_combout\,
	datad => \inst2|f_0:18:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:19:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y21_N22
\inst2|f_0:19:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:19:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (!\inst18|op[0]~0_combout\ & ((\inst2|f_0:19:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux12~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst18|op[0]~0_combout\,
	datac => \BancoRegistradores|inst1|Mux12~19_combout\,
	datad => \inst2|f_0:19:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:19:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y21_N4
\36~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~5_combout\ = (!\inst2|f_0:18:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:15:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:16:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:19:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:18:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:15:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:16:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:19:u_x|u_1|Mux0~0_combout\,
	combout => \36~5_combout\);

-- Location: LCCOMB_X33_Y21_N8
\36~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~6_combout\ = (\36~4_combout\ & \36~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \36~4_combout\,
	datad => \36~5_combout\,
	combout => \36~6_combout\);

-- Location: LCCOMB_X33_Y19_N8
\36~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~8_combout\ = (!\inst2|f_0:1:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:17:u_x|u_1|Mux0~0_combout\ & (\36~7_combout\ & \36~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:1:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:17:u_x|u_1|Mux0~0_combout\,
	datac => \36~7_combout\,
	datad => \36~6_combout\,
	combout => \36~8_combout\);

-- Location: LCCOMB_X33_Y19_N30
\36~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~9_combout\ = (\inst17|Equal3~0_combout\ & (\36~3_combout\ & (\36~8_combout\ & !\inst2|f_0:2:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal3~0_combout\,
	datab => \36~3_combout\,
	datac => \36~8_combout\,
	datad => \inst2|f_0:2:u_x|u_1|Mux0~0_combout\,
	combout => \36~9_combout\);

-- Location: LCCOMB_X35_Y19_N20
\36~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~10_combout\ = (!\inst2|f_0:29:u_x|u_1|Mux0~1_combout\ & (\36~9_combout\ & (!\inst2|f_0:28:u_x|u_1|Mux0~0_combout\ & \36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:29:u_x|u_1|Mux0~1_combout\,
	datab => \36~9_combout\,
	datac => \inst2|f_0:28:u_x|u_1|Mux0~0_combout\,
	datad => \36~0_combout\,
	combout => \36~10_combout\);

-- Location: LCCOMB_X36_Y16_N6
\inst6|f_0:17:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:17:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst6|f_0:16:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(17) $ (\inst7|f_0:16:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst6|f_0:16:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(17) $ (\inst7|f_0:16:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \ProgramCounter|133|dffs\(17),
	datac => \inst6|f_0:16:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:16:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:17:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N10
\inst6|f_0:29:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:29:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:28:u_1|o_DOUT~0_combout\) # ((\inst7|f_0:29:u_1|o_DOUT~0_combout\) # (\inst6|f_0:27:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst7|f_0:28:u_1|o_DOUT~0_combout\ & (\inst7|f_0:29:u_1|o_DOUT~0_combout\ & \inst6|f_0:27:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:28:u_1|o_DOUT~0_combout\,
	datac => \inst7|f_0:29:u_1|o_DOUT~0_combout\,
	datad => \inst6|f_0:27:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:29:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N12
\inst7|f_0:15:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:15:u_1|o_DOUT~0_combout\ = \inst7|f_0:14:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|f_0:14:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(15),
	combout => \inst7|f_0:15:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N26
\inst7|f_0:14:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:14:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(14) $ (((\ProgramCounter|133|dffs\(13) & (\inst7|f_0:11:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(14),
	datad => \ProgramCounter|133|dffs\(12),
	combout => \inst7|f_0:14:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N28
\inst7|f_0:13:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:13:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(13) $ (((\ProgramCounter|133|dffs\(12) & \inst7|f_0:11:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \ProgramCounter|133|dffs\(12),
	datac => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:13:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N0
\inst7|f_0:8:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:8:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(8) $ (((\inst7|f_0:5:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(6) & \ProgramCounter|133|dffs\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(6),
	datac => \ProgramCounter|133|dffs\(7),
	datad => \ProgramCounter|133|dffs\(8),
	combout => \inst7|f_0:8:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N6
\inst7|f_0:7:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:7:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(7) $ (((\inst7|f_0:5:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(7),
	datad => \ProgramCounter|133|dffs\(6),
	combout => \inst7|f_0:7:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X30_Y19_N0
\35|18|28|5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~1_combout\ = \35|18|28|5~0_combout\ $ (((\36~3_combout\ & (\inst6|f_0:4:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~3_combout\,
	datab => \inst6|f_0:4:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datad => \35|18|28|5~0_combout\,
	combout => \35|18|28|5~1_combout\);

-- Location: LCCOMB_X31_Y19_N24
\35|18|28|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~2_combout\ = (\36~13_combout\ & ((\35|18|28|5~1_combout\))) # (!\36~13_combout\ & (\35|18|28|5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|18|28|5~0_combout\,
	datac => \35|18|28|5~1_combout\,
	datad => \36~13_combout\,
	combout => \35|18|28|5~2_combout\);

-- Location: LCCOMB_X32_Y19_N16
\35|18|25|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~2_combout\ = (\36~12_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1) $ (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0) & !\ProgramCounter|133|dffs\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	datac => \36~12_combout\,
	datad => \ProgramCounter|133|dffs\(2),
	combout => \35|18|25|5~2_combout\);

-- Location: LCCOMB_X25_Y17_N6
\BancoRegistradores|inst|u_4|o_SEL2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_4|o_SEL2~13_combout\ = (!\inst14|u_1|5~0_combout\ & ((\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11))) # (!\inst17|Equal0~1_combout\ & 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datab => \inst14|u_1|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clock~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clock,
	combout => \clock~combout\);

-- Location: LCCOMB_X37_Y20_N12
\BancoRegistradores|t5|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|t5|28~feeder_combout\);

-- Location: LCCOMB_X36_Y23_N16
\BancoRegistradores|fp|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|fp|28~feeder_combout\);

-- Location: LCCOMB_X36_Y20_N8
\BancoRegistradores|t1|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|t1|27~feeder_combout\);

-- Location: LCCOMB_X35_Y21_N24
\BancoRegistradores|gp|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|gp|26~feeder_combout\);

-- Location: LCCOMB_X37_Y18_N6
\BancoRegistradores|t6|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|t6|26~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N24
\BancoRegistradores|v1|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|v1|25~feeder_combout\);

-- Location: LCCOMB_X38_Y21_N10
\BancoRegistradores|k1|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|k1|24~feeder_combout\);

-- Location: LCCOMB_X38_Y23_N20
\BancoRegistradores|s6|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|s6|24~feeder_combout\);

-- Location: LCCOMB_X34_Y17_N14
\BancoRegistradores|t7|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|t7|23~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N12
\BancoRegistradores|t2|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|t2|23~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N8
\BancoRegistradores|t6|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|t6|23~feeder_combout\);

-- Location: LCCOMB_X27_Y24_N16
\BancoRegistradores|a1|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|a1|23~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N16
\BancoRegistradores|ra|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|22~feeder_combout\ = \inst13|u_2|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_6|s~0_combout\,
	combout => \BancoRegistradores|ra|22~feeder_combout\);

-- Location: LCCOMB_X22_Y21_N24
\BancoRegistradores|s1|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|21~feeder_combout\ = \inst13|u_2|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_5|s~0_combout\,
	combout => \BancoRegistradores|s1|21~feeder_combout\);

-- Location: LCCOMB_X28_Y22_N30
\BancoRegistradores|t2|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|20~feeder_combout\ = \inst13|u_2|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_4|s~0_combout\,
	combout => \BancoRegistradores|t2|20~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N16
\BancoRegistradores|a3|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|19~feeder_combout\ = \inst13|u_2|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_3|s~0_combout\,
	combout => \BancoRegistradores|a3|19~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N10
\BancoRegistradores|a2|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|a2|18~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N20
\BancoRegistradores|v1|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|v1|18~feeder_combout\);

-- Location: LCCOMB_X31_Y23_N8
\BancoRegistradores|t5|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|17~feeder_combout\ = \inst13|u_2|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_1|s~0_combout\,
	combout => \BancoRegistradores|t5|17~feeder_combout\);

-- Location: LCCOMB_X34_Y16_N22
\BancoRegistradores|t7|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|t7|16~feeder_combout\);

-- Location: LCCOMB_X27_Y18_N4
\BancoRegistradores|v0|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|v0|16~feeder_combout\);

-- Location: LCCOMB_X32_Y24_N12
\BancoRegistradores|t7|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|t7|15~feeder_combout\);

-- Location: LCCOMB_X29_Y26_N14
\BancoRegistradores|s7|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|s7|14~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N18
\BancoRegistradores|gp|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|gp|14~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N6
\BancoRegistradores|v1|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|v1|13~feeder_combout\);

-- Location: LCCOMB_X25_Y24_N12
\BancoRegistradores|t0|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t0|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|t0|13~feeder_combout\);

-- Location: LCCOMB_X32_Y16_N22
\BancoRegistradores|t6|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|t6|12~feeder_combout\);

-- Location: LCCOMB_X33_Y24_N10
\BancoRegistradores|gp|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|gp|12~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N6
\BancoRegistradores|ra|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|ra|12~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N8
\BancoRegistradores|s7|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|s7|12~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N28
\BancoRegistradores|t7|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|t7|12~feeder_combout\);

-- Location: LCCOMB_X21_Y19_N14
\BancoRegistradores|t9|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|t9|12~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N4
\BancoRegistradores|k0|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|k0|10~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N26
\BancoRegistradores|t5|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|t5|10~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N12
\BancoRegistradores|k1|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|k1|10~feeder_combout\);

-- Location: LCCOMB_X29_Y15_N14
\BancoRegistradores|ra|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|ra|10~feeder_combout\);

-- Location: LCCOMB_X24_Y16_N10
\BancoRegistradores|t2|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|t2|10~feeder_combout\);

-- Location: LCCOMB_X33_Y23_N20
\BancoRegistradores|k0|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|k0|09~feeder_combout\);

-- Location: LCCOMB_X28_Y21_N12
\BancoRegistradores|v1|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|v1|08~feeder_combout\);

-- Location: LCCOMB_X24_Y18_N20
\BancoRegistradores|t9|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|t9|07~feeder_combout\);

-- Location: LCCOMB_X23_Y18_N24
\BancoRegistradores|s1|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|s1|07~feeder_combout\);

-- Location: LCCOMB_X27_Y17_N10
\BancoRegistradores|a3|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|06~feeder_combout\ = \inst13|u_0|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_6|s~0_combout\,
	combout => \BancoRegistradores|a3|06~feeder_combout\);

-- Location: LCCOMB_X28_Y23_N14
\BancoRegistradores|s3|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|06~feeder_combout\ = \inst13|u_0|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_6|s~0_combout\,
	combout => \BancoRegistradores|s3|06~feeder_combout\);

-- Location: LCCOMB_X30_Y21_N12
\BancoRegistradores|gp|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|gp|05~feeder_combout\);

-- Location: LCCOMB_X28_Y26_N12
\BancoRegistradores|s3|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|s3|03~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\BancoRegistradores|v1|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|v1|01~feeder_combout\);

-- Location: LCCOMB_X30_Y16_N24
\BancoRegistradores|t7|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|t7|01~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N20
\BancoRegistradores|t4|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|t4|01~feeder_combout\);

-- Location: LCCOMB_X27_Y16_N30
\BancoRegistradores|t5|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|t5|01~feeder_combout\);

-- Location: LCCOMB_X29_Y25_N18
\BancoRegistradores|ra|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|ra|30~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N12
\BancoRegistradores|s6|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|s6|30~feeder_combout\);

-- Location: LCCOMB_X24_Y24_N10
\BancoRegistradores|s2|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|s2|30~feeder_combout\);

-- Location: LCCOMB_X23_Y22_N16
\BancoRegistradores|sp|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|sp|31~feeder_combout\);

-- Location: LCCOMB_X36_Y22_N10
\BancoRegistradores|t5|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t5|31~feeder_combout\);

-- Location: CLKDELAYCTRL_G7
\clock~clk_delay_ctrl\ : cycloneii_clk_delay_ctrl
-- pragma translate_off
GENERIC MAP (
	delay_chain_mode => "none",
	use_new_style_dq_detection => "false")
-- pragma translate_on
PORT MAP (
	clk => \clock~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	clkout => \clock~clk_delay_ctrl_clkout\);

-- Location: CLKCTRL_G7
\clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clock~clkctrl_outclk\);

-- Location: LCCOMB_X30_Y19_N22
\35|18|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~0_combout\ = \ProgramCounter|133|dffs\(5) $ (((\ProgramCounter|133|dffs\(4) & (\ProgramCounter|133|dffs\(2) & \ProgramCounter|133|dffs\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(4),
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ProgramCounter|133|dffs\(3),
	datad => \ProgramCounter|133|dffs\(5),
	combout => \35|18|28|5~0_combout\);

-- Location: LCCOMB_X30_Y19_N12
\inst7|f_0:4:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:4:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(4) $ (((\ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(4),
	datab => \ProgramCounter|133|dffs\(3),
	datad => \ProgramCounter|133|dffs\(2),
	combout => \inst7|f_0:4:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X30_Y19_N18
\inst6|f_0:3:u_1|o_COUT~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:3:u_1|o_COUT~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0) & (!\ProgramCounter|133|dffs\(2) & ((\ProgramCounter|133|dffs\(3)) # 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ProgramCounter|133|dffs\(3),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	combout => \inst6|f_0:3:u_1|o_COUT~1_combout\);

-- Location: LCCOMB_X30_Y19_N30
\inst6|f_0:4:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:4:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) & ((\inst6|f_0:3:u_1|o_COUT~0_combout\) # ((\inst7|f_0:4:u_1|o_DOUT~0_combout\) # (\inst6|f_0:3:u_1|o_COUT~1_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) & (\inst7|f_0:4:u_1|o_DOUT~0_combout\ & ((\inst6|f_0:3:u_1|o_COUT~0_combout\) # (\inst6|f_0:3:u_1|o_COUT~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:3:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst7|f_0:4:u_1|o_DOUT~0_combout\,
	datad => \inst6|f_0:3:u_1|o_COUT~1_combout\,
	combout => \inst6|f_0:4:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\inst7|f_0:8:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:8:u_1|o_COUT~0_combout\ = (\inst7|f_0:5:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(7) & (\ProgramCounter|133|dffs\(8) & \ProgramCounter|133|dffs\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(7),
	datac => \ProgramCounter|133|dffs\(8),
	datad => \ProgramCounter|133|dffs\(6),
	combout => \inst7|f_0:8:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N28
\inst7|f_0:9:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:9:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(9) $ (\inst7|f_0:8:u_1|o_COUT~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(9),
	datad => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:9:u_1|o_DOUT~0_combout\);

-- Location: M4K_X26_Y18
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000088020000800400100020004000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom03.mif",
	init_file_layout => "port_a",
	logical_ram_name => "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 14,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portaaddr => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000213808CA127408050201308048201108040",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "rom03.mif",
	init_file_layout => "port_a",
	logical_ram_name => "instruction_memory:InstructionMemory|rom:MemoriaRom|altsyncram:altsyncram_component|altsyncram_1h91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \ALT_INV_clock~clkctrl_outclk\,
	portaaddr => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X31_Y19_N20
\inst17|o_ALUSrc~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_ALUSrc~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	combout => \inst17|o_ALUSrc~0_combout\);

-- Location: LCCOMB_X31_Y19_N18
\inst17|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|Equal1~0_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & (\inst17|o_ALUSrc~0_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & 
-- !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datab => \inst17|o_ALUSrc~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst17|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y18_N30
\BancoRegistradores|inst2|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux31~5_combout\);

-- Location: LCCOMB_X37_Y18_N28
\BancoRegistradores|t6|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|t6|00~feeder_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\reset~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_reset,
	combout => \reset~combout\);

-- Location: LCCOMB_X31_Y20_N12
\inst4|inst~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst~0_combout\ = !\inst4|inst~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst~regout\,
	combout => \inst4|inst~0_combout\);

-- Location: LCFF_X31_Y20_N13
\inst4|inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst~regout\);

-- Location: LCCOMB_X31_Y20_N28
\inst4|inst1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst1~0_combout\ = \inst4|inst1~regout\ $ (\inst4|inst~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst1~regout\,
	datad => \inst4|inst~regout\,
	combout => \inst4|inst1~0_combout\);

-- Location: LCFF_X31_Y20_N29
\inst4|inst1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst1~regout\);

-- Location: LCCOMB_X31_Y20_N16
\inst4|inst2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst4|inst2~0_combout\ = \inst4|inst2~regout\ $ (\inst4|inst1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst4|inst2~regout\,
	datad => \inst4|inst1~regout\,
	combout => \inst4|inst2~0_combout\);

-- Location: LCFF_X31_Y20_N17
\inst4|inst2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clock~clkctrl_outclk\,
	datain => \inst4|inst2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst4|inst2~regout\);

-- Location: LCCOMB_X31_Y20_N8
\inst17|o_RegWrite~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_RegWrite~0_combout\ = (!\inst4|inst2~regout\ & ((\inst17|Equal1~0_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \inst17|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst17|Equal1~0_combout\,
	datac => \inst4|inst2~regout\,
	datad => \inst17|Equal0~0_combout\,
	combout => \inst17|o_RegWrite~0_combout\);

-- Location: LCCOMB_X25_Y17_N2
\BancoRegistradores|139~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|139~0_combout\ = (\inst17|o_RegWrite~0_combout\ & ((\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))) # (!\inst17|Equal0~1_combout\ & 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal0~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \inst17|o_RegWrite~0_combout\,
	combout => \BancoRegistradores|139~0_combout\);

-- Location: LCCOMB_X25_Y17_N18
\inst14|u_3|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst14|u_3|5~0_combout\ = (\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14))) # (!\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \inst17|Equal0~1_combout\,
	combout => \inst14|u_3|5~0_combout\);

-- Location: LCCOMB_X25_Y17_N14
\BancoRegistradores|inst|u_0|o_SEL2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_0|o_SEL2~0_combout\ = (\inst14|u_3|5~0_combout\ & ((\inst17|Equal0~1_combout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst17|Equal0~1_combout\ & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datab => \inst14|u_3|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\);

-- Location: LCCOMB_X25_Y19_N14
\inst14|u_0|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst14|u_0|5~0_combout\ = (\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11))) # (!\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \inst17|Equal0~1_combout\,
	combout => \inst14|u_0|5~0_combout\);

-- Location: LCCOMB_X25_Y20_N10
\BancoRegistradores|inst|u_4|o_SEL2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_4|o_SEL2~12_combout\ = (!\inst14|u_0|5~0_combout\ & ((\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))) # (!\inst17|Equal0~1_combout\ & 
-- ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \inst14|u_0|5~0_combout\,
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\);

-- Location: LCCOMB_X25_Y17_N4
\BancoRegistradores|131\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|131~combout\ = (\BancoRegistradores|139~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|inst|u_4|o_SEL2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|139~0_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	combout => \BancoRegistradores|131~combout\);

-- Location: LCFF_X37_Y18_N29
\BancoRegistradores|t6|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|00~regout\);

-- Location: LCCOMB_X37_Y18_N30
\BancoRegistradores|t5|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|t5|00~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N30
\BancoRegistradores|132\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|132~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|132~combout\);

-- Location: LCFF_X37_Y18_N31
\BancoRegistradores|t5|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|00~regout\);

-- Location: LCCOMB_X25_Y20_N28
\inst14|u_1|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst14|u_1|5~0_combout\ = (\inst17|Equal0~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))) # (!\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datab => \inst17|Equal0~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \inst14|u_1|5~0_combout\);

-- Location: LCCOMB_X25_Y20_N18
\BancoRegistradores|134~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|134~0_combout\ = (!\inst14|u_0|5~0_combout\ & (!\inst14|u_1|5~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|139~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \inst14|u_1|5~0_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|134~0_combout\);

-- Location: LCFF_X36_Y18_N5
\BancoRegistradores|t4|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|00~regout\);

-- Location: LCCOMB_X37_Y18_N12
\BancoRegistradores|inst1|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t5|00~regout\,
	datac => \BancoRegistradores|t4|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux31~17_combout\);

-- Location: LCCOMB_X37_Y18_N22
\BancoRegistradores|inst1|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux31~17_combout\ & (\BancoRegistradores|t7|00~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux31~17_combout\ & ((\BancoRegistradores|t6|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|00~regout\,
	datab => \BancoRegistradores|t6|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux31~17_combout\,
	combout => \BancoRegistradores|inst1|Mux31~18_combout\);

-- Location: LCCOMB_X25_Y17_N24
\BancoRegistradores|inst|u_0|o_SEL2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_0|o_SEL2~2_combout\ = (\inst14|u_3|5~0_combout\ & ((\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst17|Equal0~1_combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datab => \inst14|u_3|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\);

-- Location: LCCOMB_X24_Y20_N2
\BancoRegistradores|138\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|138~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~12_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|138~combout\);

-- Location: LCFF_X31_Y21_N1
\BancoRegistradores|fp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|00~regout\);

-- Location: LCCOMB_X25_Y17_N20
\BancoRegistradores|144~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|144~0_combout\ = (\inst17|o_RegWrite~0_combout\ & ((\inst17|Equal0~1_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))) # (!\inst17|Equal0~1_combout\ & 
-- ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal0~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \inst17|o_RegWrite~0_combout\,
	combout => \BancoRegistradores|144~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\BancoRegistradores|144\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|144~combout\ = (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & (\BancoRegistradores|144~0_combout\ & \BancoRegistradores|inst|u_4|o_SEL2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datac => \BancoRegistradores|144~0_combout\,
	datad => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	combout => \BancoRegistradores|144~combout\);

-- Location: LCFF_X33_Y22_N29
\BancoRegistradores|k0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|00~regout\);

-- Location: LCCOMB_X25_Y17_N12
\BancoRegistradores|inst|u_0|o_SEL2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_0|o_SEL2~1_combout\ = (!\inst14|u_3|5~0_combout\ & ((\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst17|Equal0~1_combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datab => \inst14|u_3|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\);

-- Location: LCCOMB_X25_Y20_N14
\BancoRegistradores|146\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|146~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~12_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|146~combout\);

-- Location: LCFF_X33_Y22_N19
\BancoRegistradores|s6|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|00~regout\);

-- Location: LCCOMB_X24_Y20_N26
\BancoRegistradores|152\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|152~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~12_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|152~combout\);

-- Location: LCFF_X31_Y21_N11
\BancoRegistradores|s2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|00~regout\);

-- Location: LCCOMB_X33_Y22_N12
\BancoRegistradores|inst1|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|00~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|00~regout\,
	combout => \BancoRegistradores|inst1|Mux31~0_combout\);

-- Location: LCCOMB_X33_Y22_N28
\BancoRegistradores|inst1|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux31~0_combout\ & (\BancoRegistradores|fp|00~regout\)) # (!\BancoRegistradores|inst1|Mux31~0_combout\ & 
-- ((\BancoRegistradores|k0|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|00~regout\,
	datac => \BancoRegistradores|k0|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~0_combout\,
	combout => \BancoRegistradores|inst1|Mux31~1_combout\);

-- Location: LCCOMB_X24_Y20_N30
\BancoRegistradores|145~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|145~0_combout\ = (!\inst14|u_0|5~0_combout\ & (!\inst14|u_1|5~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & \BancoRegistradores|144~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \inst14|u_1|5~0_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|145~0_combout\);

-- Location: LCFF_X32_Y18_N31
\BancoRegistradores|t8|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|00~regout\);

-- Location: LCCOMB_X25_Y21_N8
\BancoRegistradores|s4|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|s4|00~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N16
\BancoRegistradores|149~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|149~0_combout\ = (!\inst14|u_0|5~0_combout\ & (!\inst14|u_1|5~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|139~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \inst14|u_1|5~0_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|149~0_combout\);

-- Location: LCFF_X25_Y21_N9
\BancoRegistradores|s4|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|00~regout\);

-- Location: LCCOMB_X25_Y21_N18
\BancoRegistradores|s0|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|s0|00~feeder_combout\);

-- Location: LCCOMB_X24_Y20_N28
\BancoRegistradores|153~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|153~0_combout\ = (!\inst14|u_0|5~0_combout\ & (!\inst14|u_1|5~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|144~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \inst14|u_1|5~0_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|153~0_combout\);

-- Location: LCFF_X25_Y21_N19
\BancoRegistradores|s0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|00~regout\);

-- Location: LCCOMB_X25_Y21_N0
\BancoRegistradores|inst1|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s4|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s4|00~regout\,
	datad => \BancoRegistradores|s0|00~regout\,
	combout => \BancoRegistradores|inst1|Mux31~4_combout\);

-- Location: LCCOMB_X32_Y18_N8
\BancoRegistradores|inst1|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux31~4_combout\ & (\BancoRegistradores|gp|00~regout\)) # (!\BancoRegistradores|inst1|Mux31~4_combout\ & 
-- ((\BancoRegistradores|t8|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|00~regout\,
	datab => \BancoRegistradores|t8|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|inst1|Mux31~4_combout\,
	combout => \BancoRegistradores|inst1|Mux31~5_combout\);

-- Location: LCCOMB_X24_Y20_N0
\BancoRegistradores|148\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|148~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|148~combout\);

-- Location: LCFF_X32_Y21_N25
\BancoRegistradores|s5|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|00~regout\);

-- Location: LCCOMB_X24_Y20_N24
\BancoRegistradores|140\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|140~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|140~combout\);

-- Location: LCFF_X36_Y21_N23
\BancoRegistradores|sp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|00~regout\);

-- Location: LCCOMB_X24_Y17_N30
\BancoRegistradores|151\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|151~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|151~combout\);

-- Location: LCFF_X37_Y21_N23
\BancoRegistradores|s1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|00~regout\);

-- Location: LCCOMB_X24_Y17_N24
\BancoRegistradores|143\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|143~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|143~combout\);

-- Location: LCFF_X37_Y21_N29
\BancoRegistradores|t9|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|00~regout\);

-- Location: LCCOMB_X37_Y21_N28
\BancoRegistradores|inst1|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s1|00~regout\,
	datac => \BancoRegistradores|t9|00~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux31~2_combout\);

-- Location: LCCOMB_X36_Y21_N22
\BancoRegistradores|inst1|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux31~2_combout\ & ((\BancoRegistradores|sp|00~regout\))) # (!\BancoRegistradores|inst1|Mux31~2_combout\ 
-- & (\BancoRegistradores|s5|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|00~regout\,
	datac => \BancoRegistradores|sp|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~2_combout\,
	combout => \BancoRegistradores|inst1|Mux31~3_combout\);

-- Location: LCCOMB_X32_Y18_N10
\BancoRegistradores|inst1|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|inst1|Mux31~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux31~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux31~5_combout\,
	datad => \BancoRegistradores|inst1|Mux31~3_combout\,
	combout => \BancoRegistradores|inst1|Mux31~6_combout\);

-- Location: LCCOMB_X32_Y18_N20
\BancoRegistradores|inst1|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux31~6_combout\ & (\BancoRegistradores|inst1|Mux31~8_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux31~6_combout\ & ((\BancoRegistradores|inst1|Mux31~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux31~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux31~1_combout\,
	datad => \BancoRegistradores|inst1|Mux31~6_combout\,
	combout => \BancoRegistradores|inst1|Mux31~9_combout\);

-- Location: LCCOMB_X29_Y19_N22
\BancoRegistradores|inst1|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|inst1|Mux8~1_combout\);

-- Location: LCCOMB_X24_Y20_N22
\BancoRegistradores|136\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|136~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|136~combout\);

-- Location: LCFF_X36_Y20_N27
\BancoRegistradores|t1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|00~regout\);

-- Location: LCCOMB_X35_Y18_N24
\BancoRegistradores|t2|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|t2|00~feeder_combout\);

-- Location: LCCOMB_X25_Y20_N6
\BancoRegistradores|135\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|135~combout\ = (\BancoRegistradores|144~0_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|inst|u_4|o_SEL2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|144~0_combout\,
	datab => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	combout => \BancoRegistradores|135~combout\);

-- Location: LCFF_X35_Y18_N25
\BancoRegistradores|t2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|00~regout\);

-- Location: LCCOMB_X24_Y18_N22
\BancoRegistradores|137~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|137~0_combout\ = (!\inst14|u_1|5~0_combout\ & (!\inst14|u_0|5~0_combout\ & (\BancoRegistradores|144~0_combout\ & \BancoRegistradores|inst|u_0|o_SEL2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_1|5~0_combout\,
	datab => \inst14|u_0|5~0_combout\,
	datac => \BancoRegistradores|144~0_combout\,
	datad => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	combout => \BancoRegistradores|137~0_combout\);

-- Location: LCFF_X36_Y20_N29
\BancoRegistradores|t0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|00~regout\);

-- Location: LCCOMB_X35_Y18_N22
\BancoRegistradores|inst1|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t2|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t2|00~regout\,
	datad => \BancoRegistradores|t0|00~regout\,
	combout => \BancoRegistradores|inst1|Mux31~10_combout\);

-- Location: LCCOMB_X35_Y18_N26
\BancoRegistradores|inst1|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux31~10_combout\ & (\BancoRegistradores|t3|00~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux31~10_combout\ & ((\BancoRegistradores|t1|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|00~regout\,
	datab => \BancoRegistradores|t1|00~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux31~10_combout\,
	combout => \BancoRegistradores|inst1|Mux31~11_combout\);

-- Location: LCCOMB_X29_Y19_N12
\BancoRegistradores|inst1|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~2_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux8~2_combout\);

-- Location: LCCOMB_X25_Y19_N24
\BancoRegistradores|inst|u_4|o_SEL2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst|u_4|o_SEL2~14_combout\ = (\inst14|u_1|5~0_combout\ & ((\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11)))) # (!\inst17|Equal0~1_combout\ & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_1|5~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\);

-- Location: LCCOMB_X25_Y17_N22
\BancoRegistradores|125~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|125~0_combout\ = (!\inst14|u_3|5~0_combout\ & ((\inst17|Equal0~1_combout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)))) # (!\inst17|Equal0~1_combout\ & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datab => \inst14|u_3|5~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst17|Equal0~1_combout\,
	combout => \BancoRegistradores|125~0_combout\);

-- Location: LCCOMB_X24_Y17_N2
\BancoRegistradores|126~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|126~0_combout\ = (\BancoRegistradores|144~0_combout\ & (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & \BancoRegistradores|125~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|144~0_combout\,
	datac => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datad => \BancoRegistradores|125~0_combout\,
	combout => \BancoRegistradores|126~0_combout\);

-- Location: LCFF_X32_Y18_N19
\BancoRegistradores|v1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|00~regout\);

-- Location: LCCOMB_X29_Y18_N6
\BancoRegistradores|inst1|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux8~4_combout\);

-- Location: LCCOMB_X24_Y17_N20
\BancoRegistradores|122~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|122~0_combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|125~0_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|122~0_combout\);

-- Location: LCFF_X30_Y18_N27
\BancoRegistradores|at|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|00~regout\);

-- Location: LCCOMB_X24_Y17_N10
\BancoRegistradores|129~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|129~0_combout\ = (\BancoRegistradores|139~0_combout\ & (\BancoRegistradores|125~0_combout\ & \BancoRegistradores|inst|u_4|o_SEL2~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|139~0_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datac => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	combout => \BancoRegistradores|129~0_combout\);

-- Location: LCFF_X32_Y20_N19
\BancoRegistradores|a3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|00~regout\);

-- Location: LCCOMB_X33_Y18_N4
\BancoRegistradores|a2|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|a2|00~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N10
\BancoRegistradores|128~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|128~0_combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~12_combout\ & (\BancoRegistradores|125~0_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datac => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|128~0_combout\);

-- Location: LCFF_X33_Y18_N5
\BancoRegistradores|a2|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|00~regout\);

-- Location: LCCOMB_X33_Y18_N14
\BancoRegistradores|a1|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|a1|00~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N28
\BancoRegistradores|124~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|124~0_combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~13_combout\ & (\BancoRegistradores|125~0_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_4|o_SEL2~13_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|124~0_combout\);

-- Location: LCFF_X33_Y18_N15
\BancoRegistradores|a1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|00~regout\);

-- Location: LCCOMB_X25_Y17_N16
\BancoRegistradores|125~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|125~1_combout\ = (!\inst14|u_0|5~0_combout\ & (\BancoRegistradores|125~0_combout\ & (\BancoRegistradores|139~0_combout\ & !\inst14|u_1|5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datac => \BancoRegistradores|139~0_combout\,
	datad => \inst14|u_1|5~0_combout\,
	combout => \BancoRegistradores|125~1_combout\);

-- Location: LCFF_X32_Y19_N19
\BancoRegistradores|a0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|00~regout\);

-- Location: LCCOMB_X33_Y18_N28
\BancoRegistradores|inst1|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|00~regout\,
	datad => \BancoRegistradores|a0|00~regout\,
	combout => \BancoRegistradores|inst1|Mux31~12_combout\);

-- Location: LCCOMB_X33_Y18_N30
\BancoRegistradores|inst1|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux31~12_combout\ & (\BancoRegistradores|a3|00~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux31~12_combout\ & ((\BancoRegistradores|a2|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|00~regout\,
	datac => \BancoRegistradores|a2|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~12_combout\,
	combout => \BancoRegistradores|inst1|Mux31~13_combout\);

-- Location: LCCOMB_X32_Y18_N0
\BancoRegistradores|inst1|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux31~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|00~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|inst1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~13_combout\,
	combout => \BancoRegistradores|inst1|Mux31~14_combout\);

-- Location: LCCOMB_X32_Y18_N6
\BancoRegistradores|inst1|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux31~14_combout\ & ((\BancoRegistradores|v1|00~regout\))) # (!\BancoRegistradores|inst1|Mux31~14_combout\ & 
-- (\BancoRegistradores|v0|00~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux31~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|00~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|00~regout\,
	datad => \BancoRegistradores|inst1|Mux31~14_combout\,
	combout => \BancoRegistradores|inst1|Mux31~15_combout\);

-- Location: LCCOMB_X32_Y18_N28
\BancoRegistradores|inst1|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux31~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux31~11_combout\,
	datad => \BancoRegistradores|inst1|Mux31~15_combout\,
	combout => \BancoRegistradores|inst1|Mux31~16_combout\);

-- Location: LCCOMB_X32_Y18_N26
\BancoRegistradores|inst1|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux31~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux31~16_combout\ & (\BancoRegistradores|inst1|Mux31~18_combout\)) # (!\BancoRegistradores|inst1|Mux31~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux31~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux31~18_combout\,
	datac => \BancoRegistradores|inst1|Mux31~9_combout\,
	datad => \BancoRegistradores|inst1|Mux31~16_combout\,
	combout => \BancoRegistradores|inst1|Mux31~19_combout\);

-- Location: LCCOMB_X31_Y19_N8
\inst17|o_ALUSrc~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_ALUSrc~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	combout => \inst17|o_ALUSrc~2_combout\);

-- Location: LCCOMB_X31_Y19_N26
\inst17|o_ALUSrc~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_ALUSrc~3_combout\ = (\inst17|o_ALUSrc~2_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~2_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	combout => \inst17|o_ALUSrc~3_combout\);

-- Location: LCCOMB_X27_Y18_N24
\BancoRegistradores|inst2|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~4_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20) & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux31~4_combout\);

-- Location: LCCOMB_X31_Y20_N30
\inst2|f_0:1:u_x|w_Bxor\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:1:u_x|w_Bxor~combout\ = \inst18|op\(2) $ (((\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1)) # (!\BancoRegistradores|inst2|Mux30~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \inst18|op\(2),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	datad => \BancoRegistradores|inst2|Mux30~19_combout\,
	combout => \inst2|f_0:1:u_x|w_Bxor~combout\);

-- Location: LCCOMB_X32_Y20_N28
\inst15|u_0|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_0|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0)) # (!\BancoRegistradores|inst2|Mux31~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datad => \BancoRegistradores|inst2|Mux31~30_combout\,
	combout => \inst15|u_0|u_0|s~0_combout\);

-- Location: LCCOMB_X32_Y20_N0
\inst2|u_0|u_0|o_COUT~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_0|u_0|o_COUT~1_combout\ = (\BancoRegistradores|inst1|Mux31~19_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datac => \BancoRegistradores|inst1|Mux31~19_combout\,
	datad => \inst15|u_0|u_0|s~0_combout\,
	combout => \inst2|u_0|u_0|o_COUT~1_combout\);

-- Location: LCCOMB_X29_Y19_N16
\BancoRegistradores|inst1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	combout => \BancoRegistradores|inst1|Mux8~0_combout\);

-- Location: LCFF_X28_Y22_N23
\BancoRegistradores|t2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|01~regout\);

-- Location: LCFF_X25_Y22_N11
\BancoRegistradores|t0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|01~regout\);

-- Location: LCCOMB_X28_Y22_N4
\BancoRegistradores|inst1|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|01~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|01~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t2|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t0|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~10_combout\);

-- Location: LCCOMB_X31_Y24_N14
\BancoRegistradores|inst1|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux30~10_combout\ & ((\BancoRegistradores|t3|01~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux30~10_combout\ & (\BancoRegistradores|t1|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t3|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~10_combout\,
	combout => \BancoRegistradores|inst1|Mux30~11_combout\);

-- Location: LCCOMB_X25_Y17_N0
\BancoRegistradores|123~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|123~0_combout\ = (\BancoRegistradores|144~0_combout\ & (\BancoRegistradores|125~0_combout\ & \BancoRegistradores|inst|u_4|o_SEL2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|144~0_combout\,
	datab => \BancoRegistradores|125~0_combout\,
	datad => \BancoRegistradores|inst|u_4|o_SEL2~12_combout\,
	combout => \BancoRegistradores|123~0_combout\);

-- Location: LCFF_X31_Y20_N27
\BancoRegistradores|v0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|01~regout\);

-- Location: LCCOMB_X30_Y20_N22
\BancoRegistradores|at|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|at|01~feeder_combout\);

-- Location: LCFF_X30_Y20_N23
\BancoRegistradores|at|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|01~regout\);

-- Location: LCFF_X28_Y19_N13
\BancoRegistradores|a0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|01~regout\);

-- Location: LCFF_X28_Y19_N7
\BancoRegistradores|a1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|01~regout\);

-- Location: LCCOMB_X29_Y17_N24
\BancoRegistradores|inst1|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|01~regout\,
	datad => \BancoRegistradores|a1|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~12_combout\);

-- Location: LCCOMB_X29_Y17_N12
\BancoRegistradores|a2|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|a2|01~feeder_combout\);

-- Location: LCFF_X29_Y17_N13
\BancoRegistradores|a2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|01~regout\);

-- Location: LCCOMB_X29_Y17_N18
\BancoRegistradores|inst1|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux30~12_combout\ & (\BancoRegistradores|a3|01~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux30~12_combout\ & ((\BancoRegistradores|a2|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux30~12_combout\,
	datad => \BancoRegistradores|a2|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~13_combout\);

-- Location: LCCOMB_X30_Y20_N12
\BancoRegistradores|inst1|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux30~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|01~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|at|01~regout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux30~13_combout\,
	combout => \BancoRegistradores|inst1|Mux30~14_combout\);

-- Location: LCCOMB_X30_Y20_N30
\BancoRegistradores|inst1|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux30~14_combout\ & (\BancoRegistradores|v1|01~regout\)) # (!\BancoRegistradores|inst1|Mux30~14_combout\ & 
-- ((\BancoRegistradores|v0|01~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|01~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v0|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~14_combout\,
	combout => \BancoRegistradores|inst1|Mux30~15_combout\);

-- Location: LCCOMB_X30_Y20_N24
\BancoRegistradores|inst1|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\) # ((\BancoRegistradores|inst1|Mux30~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux30~11_combout\,
	datad => \BancoRegistradores|inst1|Mux30~15_combout\,
	combout => \BancoRegistradores|inst1|Mux30~16_combout\);

-- Location: LCCOMB_X28_Y23_N8
\BancoRegistradores|k1|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|k1|01~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N0
\BancoRegistradores|141\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|141~combout\ = (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datac => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|141~combout\);

-- Location: LCFF_X28_Y23_N9
\BancoRegistradores|k1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|01~regout\);

-- Location: LCCOMB_X28_Y23_N18
\BancoRegistradores|s3|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|s3|01~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N14
\BancoRegistradores|150\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|150~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|150~combout\);

-- Location: LCFF_X28_Y23_N19
\BancoRegistradores|s3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|01~regout\);

-- Location: LCCOMB_X29_Y23_N16
\BancoRegistradores|inst1|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|01~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s3|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s3|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~7_combout\);

-- Location: LCCOMB_X30_Y20_N28
\BancoRegistradores|inst1|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux30~7_combout\ & (\BancoRegistradores|ra|01~regout\)) # (!\BancoRegistradores|inst1|Mux30~7_combout\ & 
-- ((\BancoRegistradores|k1|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k1|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~7_combout\,
	combout => \BancoRegistradores|inst1|Mux30~8_combout\);

-- Location: LCFF_X28_Y22_N29
\BancoRegistradores|k0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|01~regout\);

-- Location: LCFF_X32_Y22_N5
\BancoRegistradores|fp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|01~regout\);

-- Location: LCFF_X29_Y22_N9
\BancoRegistradores|s6|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|01~regout\);

-- Location: LCFF_X32_Y22_N25
\BancoRegistradores|s2|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|01~regout\);

-- Location: LCCOMB_X29_Y22_N22
\BancoRegistradores|inst1|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|01~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|01~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|01~regout\,
	datad => \BancoRegistradores|s2|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y22_N2
\BancoRegistradores|inst1|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux30~0_combout\ & ((\BancoRegistradores|fp|01~regout\))) # (!\BancoRegistradores|inst1|Mux30~0_combout\ 
-- & (\BancoRegistradores|k0|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|01~regout\,
	datac => \BancoRegistradores|fp|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~0_combout\,
	combout => \BancoRegistradores|inst1|Mux30~1_combout\);

-- Location: LCCOMB_X23_Y20_N0
\BancoRegistradores|s5|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|s5|01~feeder_combout\);

-- Location: LCFF_X23_Y20_N1
\BancoRegistradores|s5|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|01~regout\);

-- Location: LCCOMB_X22_Y20_N4
\BancoRegistradores|s1|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|s1|01~feeder_combout\);

-- Location: LCFF_X22_Y20_N5
\BancoRegistradores|s1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|01~regout\);

-- Location: LCCOMB_X23_Y20_N30
\BancoRegistradores|t9|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|t9|01~feeder_combout\);

-- Location: LCFF_X23_Y20_N31
\BancoRegistradores|t9|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|01~regout\);

-- Location: LCCOMB_X23_Y20_N8
\BancoRegistradores|inst1|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|01~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|01~regout\,
	datad => \BancoRegistradores|t9|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~2_combout\);

-- Location: LCCOMB_X22_Y20_N16
\BancoRegistradores|sp|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|sp|01~feeder_combout\);

-- Location: LCFF_X22_Y20_N17
\BancoRegistradores|sp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|01~regout\);

-- Location: LCCOMB_X23_Y20_N10
\BancoRegistradores|inst1|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux30~2_combout\ & ((\BancoRegistradores|sp|01~regout\))) # (!\BancoRegistradores|inst1|Mux30~2_combout\ 
-- & (\BancoRegistradores|s5|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|01~regout\,
	datac => \BancoRegistradores|inst1|Mux30~2_combout\,
	datad => \BancoRegistradores|sp|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~3_combout\);

-- Location: LCCOMB_X30_Y21_N28
\BancoRegistradores|gp|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|gp|01~feeder_combout\);

-- Location: LCCOMB_X25_Y17_N8
\BancoRegistradores|142~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|142~0_combout\ = (!\inst14|u_0|5~0_combout\ & (!\inst14|u_1|5~0_combout\ & (\BancoRegistradores|139~0_combout\ & \BancoRegistradores|inst|u_0|o_SEL2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst14|u_0|5~0_combout\,
	datab => \inst14|u_1|5~0_combout\,
	datac => \BancoRegistradores|139~0_combout\,
	datad => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	combout => \BancoRegistradores|142~0_combout\);

-- Location: LCFF_X30_Y21_N29
\BancoRegistradores|gp|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|01~regout\);

-- Location: LCFF_X34_Y24_N27
\BancoRegistradores|s4|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|01~regout\);

-- Location: LCFF_X34_Y24_N5
\BancoRegistradores|t8|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|01~regout\);

-- Location: LCCOMB_X30_Y21_N4
\BancoRegistradores|s0|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|s0|01~feeder_combout\);

-- Location: LCFF_X30_Y21_N5
\BancoRegistradores|s0|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|01~regout\);

-- Location: LCCOMB_X34_Y24_N6
\BancoRegistradores|inst1|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|01~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s0|01~regout\,
	combout => \BancoRegistradores|inst1|Mux30~4_combout\);

-- Location: LCCOMB_X34_Y24_N26
\BancoRegistradores|inst1|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux30~4_combout\ & (\BancoRegistradores|gp|01~regout\)) # (!\BancoRegistradores|inst1|Mux30~4_combout\ & 
-- ((\BancoRegistradores|s4|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|01~regout\,
	datac => \BancoRegistradores|s4|01~regout\,
	datad => \BancoRegistradores|inst1|Mux30~4_combout\,
	combout => \BancoRegistradores|inst1|Mux30~5_combout\);

-- Location: LCCOMB_X30_Y20_N10
\BancoRegistradores|inst1|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux30~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux30~3_combout\,
	datad => \BancoRegistradores|inst1|Mux30~5_combout\,
	combout => \BancoRegistradores|inst1|Mux30~6_combout\);

-- Location: LCCOMB_X30_Y20_N26
\BancoRegistradores|inst1|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux30~6_combout\ & (\BancoRegistradores|inst1|Mux30~8_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux30~6_combout\ & ((\BancoRegistradores|inst1|Mux30~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux30~8_combout\,
	datac => \BancoRegistradores|inst1|Mux30~1_combout\,
	datad => \BancoRegistradores|inst1|Mux30~6_combout\,
	combout => \BancoRegistradores|inst1|Mux30~9_combout\);

-- Location: LCCOMB_X30_Y20_N14
\BancoRegistradores|inst1|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux30~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux30~16_combout\ & (\BancoRegistradores|inst1|Mux30~18_combout\)) # (!\BancoRegistradores|inst1|Mux30~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux30~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux30~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux30~16_combout\,
	datad => \BancoRegistradores|inst1|Mux30~9_combout\,
	combout => \BancoRegistradores|inst1|Mux30~19_combout\);

-- Location: LCCOMB_X30_Y20_N8
\inst2|f_0:1:u_x|u_0|o_DOUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:1:u_x|u_0|o_DOUT~combout\ = \inst2|f_0:1:u_x|w_Bxor~combout\ $ (\BancoRegistradores|inst1|Mux30~19_combout\ $ (((\inst2|u_0|u_0|o_COUT~0_combout\) # (\inst2|u_0|u_0|o_COUT~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|u_0|u_0|o_COUT~0_combout\,
	datab => \inst2|f_0:1:u_x|w_Bxor~combout\,
	datac => \inst2|u_0|u_0|o_COUT~1_combout\,
	datad => \BancoRegistradores|inst1|Mux30~19_combout\,
	combout => \inst2|f_0:1:u_x|u_0|o_DOUT~combout\);

-- Location: LCCOMB_X30_Y20_N18
\inst2|f_0:1:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:1:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (((!\inst18|op\(1) & \BancoRegistradores|inst1|Mux30~19_combout\)))) # (!\inst18|op[0]~0_combout\ & (\inst2|f_0:1:u_x|u_0|o_DOUT~combout\ & (\inst18|op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst2|f_0:1:u_x|u_0|o_DOUT~combout\,
	datac => \inst18|op\(1),
	datad => \BancoRegistradores|inst1|Mux30~19_combout\,
	combout => \inst2|f_0:1:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y19_N28
\inst13|u_0|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_1|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1)) # (!\inst2|f_0:1:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(1),
	datab => \inst2|f_0:1:u_x|u_1|Mux0~0_combout\,
	datad => \inst17|Equal1~0_combout\,
	combout => \inst13|u_0|u_1|s~0_combout\);

-- Location: LCCOMB_X24_Y17_N28
\BancoRegistradores|133\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|133~combout\ = (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & \BancoRegistradores|144~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datac => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datad => \BancoRegistradores|144~0_combout\,
	combout => \BancoRegistradores|133~combout\);

-- Location: LCFF_X25_Y22_N27
\BancoRegistradores|t3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|01~regout\);

-- Location: LCFF_X31_Y24_N17
\BancoRegistradores|t1|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|01~regout\);

-- Location: LCCOMB_X25_Y22_N0
\BancoRegistradores|inst2|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t1|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~0_combout\);

-- Location: LCCOMB_X25_Y22_N26
\BancoRegistradores|inst2|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux30~0_combout\ & ((\BancoRegistradores|t3|01~regout\))) # (!\BancoRegistradores|inst2|Mux30~0_combout\ 
-- & (\BancoRegistradores|t2|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~0_combout\,
	combout => \BancoRegistradores|inst2|Mux30~1_combout\);

-- Location: LCCOMB_X30_Y18_N8
\BancoRegistradores|inst2|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~6_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux31~6_combout\);

-- Location: LCCOMB_X30_Y18_N18
\BancoRegistradores|inst2|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux31~7_combout\);

-- Location: LCCOMB_X29_Y17_N6
\BancoRegistradores|a3|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|a3|01~feeder_combout\);

-- Location: LCFF_X29_Y17_N7
\BancoRegistradores|a3|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|01~regout\);

-- Location: LCCOMB_X28_Y19_N18
\BancoRegistradores|inst2|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a2|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~12_combout\);

-- Location: LCCOMB_X28_Y19_N0
\BancoRegistradores|inst2|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux30~12_combout\ & ((\BancoRegistradores|a3|01~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux30~12_combout\ & (\BancoRegistradores|a1|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a3|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~12_combout\,
	combout => \BancoRegistradores|inst2|Mux30~13_combout\);

-- Location: LCCOMB_X30_Y20_N16
\BancoRegistradores|inst2|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux30~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|01~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|01~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux30~13_combout\,
	combout => \BancoRegistradores|inst2|Mux30~14_combout\);

-- Location: LCCOMB_X31_Y20_N20
\BancoRegistradores|inst2|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux30~14_combout\ & (\BancoRegistradores|v1|01~regout\)) # (!\BancoRegistradores|inst2|Mux30~14_combout\ & 
-- ((\BancoRegistradores|v0|01~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|01~regout\,
	datab => \BancoRegistradores|v0|01~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux30~14_combout\,
	combout => \BancoRegistradores|inst2|Mux30~15_combout\);

-- Location: LCCOMB_X29_Y23_N14
\BancoRegistradores|ra|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|ra|01~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N4
\BancoRegistradores|139\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|139~combout\ = (\BancoRegistradores|inst|u_0|o_SEL2~2_combout\ & (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_0|o_SEL2~2_combout\,
	datac => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|139~combout\);

-- Location: LCFF_X29_Y23_N15
\BancoRegistradores|ra|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|01~regout\);

-- Location: LCCOMB_X29_Y23_N24
\BancoRegistradores|s7|01~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|01~feeder_combout\ = \inst13|u_0|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_1|s~0_combout\,
	combout => \BancoRegistradores|s7|01~feeder_combout\);

-- Location: LCCOMB_X24_Y19_N16
\BancoRegistradores|147\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|147~combout\ = (\BancoRegistradores|inst|u_0|o_SEL2~1_combout\ & (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_0|o_SEL2~1_combout\,
	datab => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|147~combout\);

-- Location: LCFF_X29_Y23_N25
\BancoRegistradores|s7|01\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|01~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|01~regout\);

-- Location: LCCOMB_X28_Y23_N0
\BancoRegistradores|inst2|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s7|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|01~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s3|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s7|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~9_combout\);

-- Location: LCCOMB_X28_Y23_N2
\BancoRegistradores|inst2|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux30~9_combout\ & ((\BancoRegistradores|ra|01~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux30~9_combout\ & (\BancoRegistradores|k1|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|01~regout\,
	datac => \BancoRegistradores|ra|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~9_combout\,
	combout => \BancoRegistradores|inst2|Mux30~10_combout\);

-- Location: LCCOMB_X22_Y20_N2
\BancoRegistradores|inst2|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s1|01~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t9|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~2_combout\);

-- Location: LCCOMB_X22_Y20_N26
\BancoRegistradores|inst2|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux30~2_combout\ & ((\BancoRegistradores|sp|01~regout\))) # (!\BancoRegistradores|inst2|Mux30~2_combout\ 
-- & (\BancoRegistradores|s5|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|01~regout\,
	datac => \BancoRegistradores|sp|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~2_combout\,
	combout => \BancoRegistradores|inst2|Mux30~3_combout\);

-- Location: LCCOMB_X32_Y22_N10
\BancoRegistradores|inst2|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|01~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|01~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|01~regout\,
	datad => \BancoRegistradores|s6|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~4_combout\);

-- Location: LCCOMB_X32_Y22_N2
\BancoRegistradores|inst2|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux30~4_combout\ & ((\BancoRegistradores|fp|01~regout\))) # (!\BancoRegistradores|inst2|Mux30~4_combout\ 
-- & (\BancoRegistradores|k0|01~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|01~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~4_combout\,
	combout => \BancoRegistradores|inst2|Mux30~5_combout\);

-- Location: LCCOMB_X30_Y21_N6
\BancoRegistradores|inst2|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|01~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|01~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|01~regout\,
	datad => \BancoRegistradores|t8|01~regout\,
	combout => \BancoRegistradores|inst2|Mux30~6_combout\);

-- Location: LCCOMB_X30_Y21_N10
\BancoRegistradores|inst2|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux30~6_combout\ & (\BancoRegistradores|gp|01~regout\)) # (!\BancoRegistradores|inst2|Mux30~6_combout\ & 
-- ((\BancoRegistradores|s4|01~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|01~regout\,
	datac => \BancoRegistradores|s4|01~regout\,
	datad => \BancoRegistradores|inst2|Mux30~6_combout\,
	combout => \BancoRegistradores|inst2|Mux30~7_combout\);

-- Location: LCCOMB_X31_Y20_N22
\BancoRegistradores|inst2|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux30~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux30~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux30~5_combout\,
	datad => \BancoRegistradores|inst2|Mux30~7_combout\,
	combout => \BancoRegistradores|inst2|Mux30~8_combout\);

-- Location: LCCOMB_X31_Y20_N18
\BancoRegistradores|inst2|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux30~8_combout\ & (\BancoRegistradores|inst2|Mux30~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux30~8_combout\ & ((\BancoRegistradores|inst2|Mux30~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux30~10_combout\,
	datac => \BancoRegistradores|inst2|Mux30~3_combout\,
	datad => \BancoRegistradores|inst2|Mux30~8_combout\,
	combout => \BancoRegistradores|inst2|Mux30~11_combout\);

-- Location: LCCOMB_X31_Y20_N6
\BancoRegistradores|inst2|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux30~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux30~15_combout\,
	datad => \BancoRegistradores|inst2|Mux30~11_combout\,
	combout => \BancoRegistradores|inst2|Mux30~16_combout\);

-- Location: LCCOMB_X31_Y20_N10
\BancoRegistradores|inst2|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux30~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux30~16_combout\ & (\BancoRegistradores|inst2|Mux30~18_combout\)) # (!\BancoRegistradores|inst2|Mux30~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux30~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux30~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux30~1_combout\,
	datad => \BancoRegistradores|inst2|Mux30~16_combout\,
	combout => \BancoRegistradores|inst2|Mux30~19_combout\);

-- Location: LCFF_X31_Y16_N13
\BancoRegistradores|t6|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|03~regout\);

-- Location: LCFF_X30_Y16_N9
\BancoRegistradores|t4|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|03~regout\);

-- Location: LCCOMB_X30_Y16_N8
\BancoRegistradores|inst2|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|t4|03~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|03~regout\,
	datac => \BancoRegistradores|t4|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux28~17_combout\);

-- Location: LCFF_X31_Y16_N31
\BancoRegistradores|t5|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|03~regout\);

-- Location: LCCOMB_X30_Y16_N26
\BancoRegistradores|inst2|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux28~17_combout\ & (\BancoRegistradores|t7|03~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux28~17_combout\ & ((\BancoRegistradores|t5|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux28~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux28~17_combout\,
	datac => \BancoRegistradores|t7|03~regout\,
	datad => \BancoRegistradores|t5|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~18_combout\);

-- Location: LCFF_X31_Y20_N3
\BancoRegistradores|v0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|03~regout\);

-- Location: LCCOMB_X30_Y18_N4
\BancoRegistradores|inst2|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux31~8_combout\);

-- Location: LCFF_X31_Y22_N29
\BancoRegistradores|a3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|03~regout\);

-- Location: LCFF_X30_Y17_N3
\BancoRegistradores|a2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|03~regout\);

-- Location: LCFF_X30_Y17_N29
\BancoRegistradores|a0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|03~regout\);

-- Location: LCCOMB_X30_Y17_N2
\BancoRegistradores|inst2|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|03~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|03~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|03~regout\,
	datad => \BancoRegistradores|a0|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~12_combout\);

-- Location: LCCOMB_X29_Y20_N26
\BancoRegistradores|inst2|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux28~12_combout\ & ((\BancoRegistradores|a3|03~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux28~12_combout\ & (\BancoRegistradores|a1|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a3|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~12_combout\,
	combout => \BancoRegistradores|inst2|Mux28~13_combout\);

-- Location: LCCOMB_X29_Y20_N20
\BancoRegistradores|inst2|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux28~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|03~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|03~regout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux28~13_combout\,
	combout => \BancoRegistradores|inst2|Mux28~14_combout\);

-- Location: LCCOMB_X31_Y20_N24
\BancoRegistradores|inst2|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux28~14_combout\ & (\BancoRegistradores|v1|03~regout\)) # (!\BancoRegistradores|inst2|Mux28~14_combout\ & 
-- ((\BancoRegistradores|v0|03~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|03~regout\,
	datab => \BancoRegistradores|v0|03~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux28~14_combout\,
	combout => \BancoRegistradores|inst2|Mux28~15_combout\);

-- Location: LCCOMB_X24_Y21_N4
\BancoRegistradores|s5|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|s5|03~feeder_combout\);

-- Location: LCFF_X24_Y21_N5
\BancoRegistradores|s5|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|03~regout\);

-- Location: LCCOMB_X24_Y21_N14
\BancoRegistradores|s1|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|s1|03~feeder_combout\);

-- Location: LCFF_X24_Y21_N15
\BancoRegistradores|s1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|03~regout\);

-- Location: LCFF_X23_Y21_N19
\BancoRegistradores|t9|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|03~regout\);

-- Location: LCCOMB_X24_Y21_N0
\BancoRegistradores|inst2|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|03~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|03~regout\,
	datad => \BancoRegistradores|t9|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~2_combout\);

-- Location: LCCOMB_X24_Y21_N26
\BancoRegistradores|inst2|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux28~2_combout\ & (\BancoRegistradores|sp|03~regout\)) # (!\BancoRegistradores|inst2|Mux28~2_combout\ & 
-- ((\BancoRegistradores|s5|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~2_combout\,
	combout => \BancoRegistradores|inst2|Mux28~3_combout\);

-- Location: LCCOMB_X31_Y21_N8
\BancoRegistradores|fp|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|fp|03~feeder_combout\);

-- Location: LCFF_X31_Y21_N9
\BancoRegistradores|fp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|03~regout\);

-- Location: LCFF_X29_Y22_N3
\BancoRegistradores|s2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|03~regout\);

-- Location: LCFF_X29_Y22_N29
\BancoRegistradores|s6|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|03~regout\);

-- Location: LCCOMB_X29_Y22_N2
\BancoRegistradores|inst2|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|03~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|03~regout\,
	datad => \BancoRegistradores|s6|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~4_combout\);

-- Location: LCCOMB_X28_Y24_N14
\BancoRegistradores|inst2|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux28~4_combout\ & ((\BancoRegistradores|fp|03~regout\))) # (!\BancoRegistradores|inst2|Mux28~4_combout\ 
-- & (\BancoRegistradores|k0|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~4_combout\,
	combout => \BancoRegistradores|inst2|Mux28~5_combout\);

-- Location: LCFF_X28_Y20_N15
\BancoRegistradores|s4|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|03~regout\);

-- Location: LCCOMB_X28_Y20_N20
\BancoRegistradores|s0|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|s0|03~feeder_combout\);

-- Location: LCFF_X28_Y20_N21
\BancoRegistradores|s0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|03~regout\);

-- Location: LCFF_X24_Y20_N23
\BancoRegistradores|t8|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|03~regout\);

-- Location: LCCOMB_X28_Y20_N6
\BancoRegistradores|inst2|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|03~regout\,
	datad => \BancoRegistradores|t8|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~6_combout\);

-- Location: LCCOMB_X28_Y24_N2
\BancoRegistradores|inst2|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux28~6_combout\ & (\BancoRegistradores|gp|03~regout\)) # (!\BancoRegistradores|inst2|Mux28~6_combout\ & 
-- ((\BancoRegistradores|s4|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~6_combout\,
	combout => \BancoRegistradores|inst2|Mux28~7_combout\);

-- Location: LCCOMB_X28_Y24_N4
\BancoRegistradores|inst2|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux28~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux28~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux28~5_combout\,
	datad => \BancoRegistradores|inst2|Mux28~7_combout\,
	combout => \BancoRegistradores|inst2|Mux28~8_combout\);

-- Location: LCFF_X29_Y25_N5
\BancoRegistradores|ra|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|03~regout\);

-- Location: LCCOMB_X29_Y26_N28
\BancoRegistradores|s7|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|s7|03~feeder_combout\);

-- Location: LCFF_X29_Y26_N29
\BancoRegistradores|s7|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|03~regout\);

-- Location: LCCOMB_X28_Y26_N26
\BancoRegistradores|inst2|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s7|03~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|03~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s7|03~regout\,
	combout => \BancoRegistradores|inst2|Mux28~9_combout\);

-- Location: LCCOMB_X29_Y25_N10
\BancoRegistradores|inst2|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux28~9_combout\ & ((\BancoRegistradores|ra|03~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux28~9_combout\ & (\BancoRegistradores|k1|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|03~regout\,
	datad => \BancoRegistradores|inst2|Mux28~9_combout\,
	combout => \BancoRegistradores|inst2|Mux28~10_combout\);

-- Location: LCCOMB_X28_Y24_N10
\BancoRegistradores|inst2|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux28~8_combout\ & ((\BancoRegistradores|inst2|Mux28~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux28~8_combout\ & (\BancoRegistradores|inst2|Mux28~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux28~3_combout\,
	datac => \BancoRegistradores|inst2|Mux28~8_combout\,
	datad => \BancoRegistradores|inst2|Mux28~10_combout\,
	combout => \BancoRegistradores|inst2|Mux28~11_combout\);

-- Location: LCCOMB_X29_Y20_N6
\BancoRegistradores|inst2|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux28~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux28~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux28~15_combout\,
	datad => \BancoRegistradores|inst2|Mux28~11_combout\,
	combout => \BancoRegistradores|inst2|Mux28~16_combout\);

-- Location: LCCOMB_X29_Y20_N0
\BancoRegistradores|inst2|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux28~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux28~16_combout\ & ((\BancoRegistradores|inst2|Mux28~18_combout\))) # (!\BancoRegistradores|inst2|Mux28~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux28~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux28~1_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux28~18_combout\,
	datad => \BancoRegistradores|inst2|Mux28~16_combout\,
	combout => \BancoRegistradores|inst2|Mux28~19_combout\);

-- Location: LCFF_X30_Y16_N29
\BancoRegistradores|t4|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|04~regout\);

-- Location: LCFF_X31_Y16_N25
\BancoRegistradores|t5|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|04~regout\);

-- Location: LCCOMB_X30_Y16_N28
\BancoRegistradores|inst2|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|04~regout\,
	datad => \BancoRegistradores|t5|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~17_combout\);

-- Location: LCFF_X31_Y16_N3
\BancoRegistradores|t6|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|04~regout\);

-- Location: LCCOMB_X30_Y16_N6
\BancoRegistradores|inst2|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux27~17_combout\ & (\BancoRegistradores|t7|04~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux27~17_combout\ & ((\BancoRegistradores|t6|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux27~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux27~17_combout\,
	datac => \BancoRegistradores|t7|04~regout\,
	datad => \BancoRegistradores|t6|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~18_combout\);

-- Location: LCFF_X27_Y21_N1
\BancoRegistradores|fp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|04~regout\);

-- Location: LCFF_X29_Y22_N17
\BancoRegistradores|s6|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|04~regout\);

-- Location: LCFF_X29_Y22_N7
\BancoRegistradores|s2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|04~regout\);

-- Location: LCCOMB_X29_Y22_N16
\BancoRegistradores|inst2|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|04~regout\,
	datad => \BancoRegistradores|s2|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~0_combout\);

-- Location: LCFF_X28_Y22_N19
\BancoRegistradores|k0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|04~regout\);

-- Location: LCCOMB_X27_Y21_N2
\BancoRegistradores|inst2|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux27~0_combout\ & (\BancoRegistradores|fp|04~regout\)) # (!\BancoRegistradores|inst2|Mux27~0_combout\ & 
-- ((\BancoRegistradores|k0|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|04~regout\,
	datac => \BancoRegistradores|inst2|Mux27~0_combout\,
	datad => \BancoRegistradores|k0|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~1_combout\);

-- Location: LCCOMB_X27_Y26_N30
\BancoRegistradores|ra|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|ra|04~feeder_combout\);

-- Location: LCFF_X27_Y26_N31
\BancoRegistradores|ra|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|04~regout\);

-- Location: LCCOMB_X29_Y26_N0
\BancoRegistradores|s7|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|s7|04~feeder_combout\);

-- Location: LCFF_X29_Y26_N1
\BancoRegistradores|s7|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|04~regout\);

-- Location: LCFF_X28_Y26_N11
\BancoRegistradores|s3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|04~regout\);

-- Location: LCCOMB_X28_Y26_N8
\BancoRegistradores|inst2|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s7|04~regout\,
	datad => \BancoRegistradores|s3|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~7_combout\);

-- Location: LCFF_X28_Y26_N21
\BancoRegistradores|k1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|04~regout\);

-- Location: LCCOMB_X27_Y26_N20
\BancoRegistradores|inst2|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux27~7_combout\ & (\BancoRegistradores|ra|04~regout\)) # (!\BancoRegistradores|inst2|Mux27~7_combout\ & 
-- ((\BancoRegistradores|k1|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|04~regout\,
	datac => \BancoRegistradores|inst2|Mux27~7_combout\,
	datad => \BancoRegistradores|k1|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~8_combout\);

-- Location: LCFF_X28_Y20_N25
\BancoRegistradores|s4|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|04~regout\);

-- Location: LCFF_X27_Y21_N17
\BancoRegistradores|gp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|04~regout\);

-- Location: LCFF_X28_Y20_N11
\BancoRegistradores|s0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|04~regout\);

-- Location: LCFF_X24_Y20_N9
\BancoRegistradores|t8|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|04~regout\);

-- Location: LCCOMB_X28_Y20_N10
\BancoRegistradores|inst2|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|04~regout\,
	datad => \BancoRegistradores|t8|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~4_combout\);

-- Location: LCCOMB_X27_Y21_N22
\BancoRegistradores|inst2|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux27~4_combout\ & ((\BancoRegistradores|gp|04~regout\))) # (!\BancoRegistradores|inst2|Mux27~4_combout\ 
-- & (\BancoRegistradores|s4|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|04~regout\,
	datac => \BancoRegistradores|gp|04~regout\,
	datad => \BancoRegistradores|inst2|Mux27~4_combout\,
	combout => \BancoRegistradores|inst2|Mux27~5_combout\);

-- Location: LCFF_X24_Y22_N31
\BancoRegistradores|sp|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|04~regout\);

-- Location: LCFF_X24_Y22_N21
\BancoRegistradores|s5|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|04~regout\);

-- Location: LCFF_X22_Y22_N17
\BancoRegistradores|s1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|04~regout\);

-- Location: LCCOMB_X23_Y22_N24
\BancoRegistradores|t9|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|t9|04~feeder_combout\);

-- Location: LCFF_X23_Y22_N25
\BancoRegistradores|t9|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|04~regout\);

-- Location: LCCOMB_X22_Y22_N26
\BancoRegistradores|inst2|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|04~regout\,
	datad => \BancoRegistradores|t9|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y22_N24
\BancoRegistradores|inst2|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux27~2_combout\ & (\BancoRegistradores|sp|04~regout\)) # (!\BancoRegistradores|inst2|Mux27~2_combout\ & 
-- ((\BancoRegistradores|s5|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|04~regout\,
	datac => \BancoRegistradores|s5|04~regout\,
	datad => \BancoRegistradores|inst2|Mux27~2_combout\,
	combout => \BancoRegistradores|inst2|Mux27~3_combout\);

-- Location: LCCOMB_X27_Y20_N22
\BancoRegistradores|inst2|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux27~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux27~5_combout\,
	datad => \BancoRegistradores|inst2|Mux27~3_combout\,
	combout => \BancoRegistradores|inst2|Mux27~6_combout\);

-- Location: LCCOMB_X27_Y20_N16
\BancoRegistradores|inst2|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux27~6_combout\ & ((\BancoRegistradores|inst2|Mux27~8_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux27~6_combout\ & (\BancoRegistradores|inst2|Mux27~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux27~1_combout\,
	datac => \BancoRegistradores|inst2|Mux27~8_combout\,
	datad => \BancoRegistradores|inst2|Mux27~6_combout\,
	combout => \BancoRegistradores|inst2|Mux27~9_combout\);

-- Location: LCCOMB_X27_Y20_N30
\BancoRegistradores|t3|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|t3|04~feeder_combout\);

-- Location: LCFF_X27_Y20_N31
\BancoRegistradores|t3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|04~regout\);

-- Location: LCFF_X24_Y20_N27
\BancoRegistradores|t1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|04~regout\);

-- Location: LCFF_X25_Y22_N29
\BancoRegistradores|t0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|04~regout\);

-- Location: LCFF_X28_Y22_N21
\BancoRegistradores|t2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|04~regout\);

-- Location: LCCOMB_X25_Y22_N28
\BancoRegistradores|inst2|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|04~regout\,
	datad => \BancoRegistradores|t2|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~10_combout\);

-- Location: LCCOMB_X27_Y20_N24
\BancoRegistradores|inst2|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux27~10_combout\ & (\BancoRegistradores|t3|04~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux27~10_combout\ & ((\BancoRegistradores|t1|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|04~regout\,
	datac => \BancoRegistradores|t1|04~regout\,
	datad => \BancoRegistradores|inst2|Mux27~10_combout\,
	combout => \BancoRegistradores|inst2|Mux27~11_combout\);

-- Location: LCFF_X30_Y18_N7
\BancoRegistradores|v0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|04~regout\);

-- Location: LCCOMB_X31_Y17_N2
\BancoRegistradores|at|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|at|04~feeder_combout\);

-- Location: LCFF_X31_Y17_N3
\BancoRegistradores|at|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|04~regout\);

-- Location: LCFF_X30_Y17_N27
\BancoRegistradores|a2|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|04~regout\);

-- Location: LCFF_X30_Y17_N13
\BancoRegistradores|a0|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|04~regout\);

-- Location: LCCOMB_X31_Y17_N4
\BancoRegistradores|a1|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|a1|04~feeder_combout\);

-- Location: LCFF_X31_Y17_N5
\BancoRegistradores|a1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|04~regout\);

-- Location: LCCOMB_X30_Y17_N12
\BancoRegistradores|inst2|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|04~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|04~regout\,
	datad => \BancoRegistradores|a1|04~regout\,
	combout => \BancoRegistradores|inst2|Mux27~12_combout\);

-- Location: LCCOMB_X30_Y17_N26
\BancoRegistradores|inst2|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux27~12_combout\ & (\BancoRegistradores|a3|04~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux27~12_combout\ & ((\BancoRegistradores|a2|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|04~regout\,
	datad => \BancoRegistradores|inst2|Mux27~12_combout\,
	combout => \BancoRegistradores|inst2|Mux27~13_combout\);

-- Location: LCCOMB_X31_Y17_N6
\BancoRegistradores|inst2|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux27~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|04~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|04~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux27~13_combout\,
	combout => \BancoRegistradores|inst2|Mux27~14_combout\);

-- Location: LCCOMB_X30_Y18_N6
\BancoRegistradores|inst2|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux27~14_combout\ & (\BancoRegistradores|v1|04~regout\)) # (!\BancoRegistradores|inst2|Mux27~14_combout\ & 
-- ((\BancoRegistradores|v0|04~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|04~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|04~regout\,
	datad => \BancoRegistradores|inst2|Mux27~14_combout\,
	combout => \BancoRegistradores|inst2|Mux27~15_combout\);

-- Location: LCCOMB_X27_Y20_N10
\BancoRegistradores|inst2|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux27~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux27~11_combout\,
	datad => \BancoRegistradores|inst2|Mux27~15_combout\,
	combout => \BancoRegistradores|inst2|Mux27~16_combout\);

-- Location: LCCOMB_X27_Y20_N0
\BancoRegistradores|inst2|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux27~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux27~16_combout\ & (\BancoRegistradores|inst2|Mux27~18_combout\)) # (!\BancoRegistradores|inst2|Mux27~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux27~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux27~18_combout\,
	datac => \BancoRegistradores|inst2|Mux27~9_combout\,
	datad => \BancoRegistradores|inst2|Mux27~16_combout\,
	combout => \BancoRegistradores|inst2|Mux27~19_combout\);

-- Location: LCCOMB_X25_Y25_N12
\BancoRegistradores|fp|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|fp|08~feeder_combout\);

-- Location: LCFF_X25_Y25_N13
\BancoRegistradores|fp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|08~regout\);

-- Location: LCFF_X30_Y25_N5
\BancoRegistradores|k0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|08~regout\);

-- Location: LCFF_X29_Y22_N21
\BancoRegistradores|s6|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|08~regout\);

-- Location: LCFF_X29_Y22_N19
\BancoRegistradores|s2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|08~regout\);

-- Location: LCCOMB_X29_Y22_N20
\BancoRegistradores|inst2|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|08~regout\,
	datad => \BancoRegistradores|s2|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~0_combout\);

-- Location: LCCOMB_X30_Y25_N18
\BancoRegistradores|inst2|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux23~0_combout\ & (\BancoRegistradores|fp|08~regout\)) # (!\BancoRegistradores|inst2|Mux23~0_combout\ & 
-- ((\BancoRegistradores|k0|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|08~regout\,
	datac => \BancoRegistradores|k0|08~regout\,
	datad => \BancoRegistradores|inst2|Mux23~0_combout\,
	combout => \BancoRegistradores|inst2|Mux23~1_combout\);

-- Location: LCFF_X24_Y22_N15
\BancoRegistradores|sp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|08~regout\);

-- Location: LCFF_X23_Y18_N9
\BancoRegistradores|s1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|08~regout\);

-- Location: LCCOMB_X23_Y18_N26
\BancoRegistradores|inst2|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|08~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s1|08~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux23~2_combout\);

-- Location: LCCOMB_X24_Y22_N14
\BancoRegistradores|inst2|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux23~2_combout\ & ((\BancoRegistradores|sp|08~regout\))) # (!\BancoRegistradores|inst2|Mux23~2_combout\ 
-- & (\BancoRegistradores|s5|08~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|08~regout\,
	datad => \BancoRegistradores|inst2|Mux23~2_combout\,
	combout => \BancoRegistradores|inst2|Mux23~3_combout\);

-- Location: LCFF_X25_Y23_N5
\BancoRegistradores|s0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|08~regout\);

-- Location: LCFF_X24_Y23_N15
\BancoRegistradores|t8|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|08~regout\);

-- Location: LCCOMB_X25_Y23_N14
\BancoRegistradores|inst2|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|08~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~4_combout\);

-- Location: LCFF_X25_Y23_N11
\BancoRegistradores|s4|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|08~regout\);

-- Location: LCCOMB_X32_Y21_N0
\BancoRegistradores|inst2|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux23~4_combout\ & (\BancoRegistradores|gp|08~regout\)) # (!\BancoRegistradores|inst2|Mux23~4_combout\ & 
-- ((\BancoRegistradores|s4|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|inst2|Mux23~4_combout\,
	datad => \BancoRegistradores|s4|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~5_combout\);

-- Location: LCCOMB_X32_Y21_N22
\BancoRegistradores|inst2|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux23~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux23~3_combout\,
	datad => \BancoRegistradores|inst2|Mux23~5_combout\,
	combout => \BancoRegistradores|inst2|Mux23~6_combout\);

-- Location: LCCOMB_X32_Y21_N8
\BancoRegistradores|inst2|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux23~6_combout\ & (\BancoRegistradores|inst2|Mux23~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux23~6_combout\ & ((\BancoRegistradores|inst2|Mux23~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux23~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux23~1_combout\,
	datad => \BancoRegistradores|inst2|Mux23~6_combout\,
	combout => \BancoRegistradores|inst2|Mux23~9_combout\);

-- Location: LCCOMB_X28_Y18_N8
\BancoRegistradores|t2|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|t2|08~feeder_combout\);

-- Location: LCFF_X28_Y18_N9
\BancoRegistradores|t2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|08~regout\);

-- Location: LCCOMB_X25_Y18_N8
\BancoRegistradores|inst2|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|08~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|08~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|08~regout\,
	datad => \BancoRegistradores|t2|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~10_combout\);

-- Location: LCFF_X24_Y18_N13
\BancoRegistradores|t1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|08~regout\);

-- Location: LCCOMB_X24_Y18_N2
\BancoRegistradores|inst2|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux23~10_combout\ & (\BancoRegistradores|t3|08~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux23~10_combout\ & ((\BancoRegistradores|t1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux23~10_combout\,
	datad => \BancoRegistradores|t1|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~11_combout\);

-- Location: LCCOMB_X28_Y21_N26
\BancoRegistradores|v0|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|v0|08~feeder_combout\);

-- Location: LCFF_X28_Y21_N27
\BancoRegistradores|v0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|08~regout\);

-- Location: LCCOMB_X27_Y17_N18
\BancoRegistradores|a3|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|a3|08~feeder_combout\);

-- Location: LCFF_X27_Y17_N19
\BancoRegistradores|a3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|08~regout\);

-- Location: LCCOMB_X27_Y17_N20
\BancoRegistradores|a2|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|a2|08~feeder_combout\);

-- Location: LCFF_X27_Y17_N21
\BancoRegistradores|a2|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|08~regout\);

-- Location: LCFF_X28_Y19_N5
\BancoRegistradores|a0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|08~regout\);

-- Location: LCFF_X28_Y19_N23
\BancoRegistradores|a1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|08~regout\);

-- Location: LCCOMB_X28_Y19_N4
\BancoRegistradores|inst2|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|08~regout\,
	datad => \BancoRegistradores|a1|08~regout\,
	combout => \BancoRegistradores|inst2|Mux23~12_combout\);

-- Location: LCCOMB_X27_Y17_N0
\BancoRegistradores|inst2|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux23~12_combout\ & (\BancoRegistradores|a3|08~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux23~12_combout\ & ((\BancoRegistradores|a2|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|08~regout\,
	datac => \BancoRegistradores|a2|08~regout\,
	datad => \BancoRegistradores|inst2|Mux23~12_combout\,
	combout => \BancoRegistradores|inst2|Mux23~13_combout\);

-- Location: LCCOMB_X27_Y18_N18
\BancoRegistradores|inst2|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux23~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|08~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (((\BancoRegistradores|inst2|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|08~regout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|inst2|Mux31~8_combout\,
	datad => \BancoRegistradores|inst2|Mux23~13_combout\,
	combout => \BancoRegistradores|inst2|Mux23~14_combout\);

-- Location: LCCOMB_X28_Y21_N14
\BancoRegistradores|inst2|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux23~14_combout\ & (\BancoRegistradores|v1|08~regout\)) # (!\BancoRegistradores|inst2|Mux23~14_combout\ & 
-- ((\BancoRegistradores|v0|08~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|08~regout\,
	datab => \BancoRegistradores|v0|08~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux23~14_combout\,
	combout => \BancoRegistradores|inst2|Mux23~15_combout\);

-- Location: LCCOMB_X32_Y21_N30
\BancoRegistradores|inst2|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux23~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux23~11_combout\,
	datad => \BancoRegistradores|inst2|Mux23~15_combout\,
	combout => \BancoRegistradores|inst2|Mux23~16_combout\);

-- Location: LCCOMB_X32_Y21_N20
\BancoRegistradores|inst2|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux23~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux23~16_combout\ & (\BancoRegistradores|inst2|Mux23~18_combout\)) # (!\BancoRegistradores|inst2|Mux23~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux23~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux23~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux23~9_combout\,
	datad => \BancoRegistradores|inst2|Mux23~16_combout\,
	combout => \BancoRegistradores|inst2|Mux23~19_combout\);

-- Location: LCCOMB_X32_Y21_N26
\inst15|u_1|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_0|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8)) # (!\BancoRegistradores|inst2|Mux23~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	datac => \BancoRegistradores|inst2|Mux23~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_1|u_0|s~0_combout\);

-- Location: LCCOMB_X27_Y21_N20
\BancoRegistradores|fp|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|fp|07~feeder_combout\);

-- Location: LCFF_X27_Y21_N21
\BancoRegistradores|fp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|07~regout\);

-- Location: LCFF_X25_Y25_N25
\BancoRegistradores|k0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|07~regout\);

-- Location: LCFF_X29_Y22_N15
\BancoRegistradores|s2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|07~regout\);

-- Location: LCFF_X29_Y22_N5
\BancoRegistradores|s6|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|07~regout\);

-- Location: LCCOMB_X29_Y22_N4
\BancoRegistradores|inst1|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s2|07~regout\,
	datac => \BancoRegistradores|s6|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux24~0_combout\);

-- Location: LCCOMB_X25_Y25_N2
\BancoRegistradores|inst1|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux24~0_combout\ & (\BancoRegistradores|fp|07~regout\)) # (!\BancoRegistradores|inst1|Mux24~0_combout\ & 
-- ((\BancoRegistradores|k0|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|07~regout\,
	datac => \BancoRegistradores|k0|07~regout\,
	datad => \BancoRegistradores|inst1|Mux24~0_combout\,
	combout => \BancoRegistradores|inst1|Mux24~1_combout\);

-- Location: LCFF_X30_Y26_N27
\BancoRegistradores|ra|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|07~regout\);

-- Location: LCCOMB_X29_Y25_N0
\BancoRegistradores|s7|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|s7|07~feeder_combout\);

-- Location: LCFF_X29_Y25_N1
\BancoRegistradores|s7|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|07~regout\);

-- Location: LCCOMB_X29_Y25_N22
\BancoRegistradores|inst1|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # (\BancoRegistradores|s7|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|07~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s7|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~7_combout\);

-- Location: LCCOMB_X30_Y25_N24
\BancoRegistradores|inst1|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux24~7_combout\ & ((\BancoRegistradores|ra|07~regout\))) # (!\BancoRegistradores|inst1|Mux24~7_combout\ 
-- & (\BancoRegistradores|k1|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|07~regout\,
	datad => \BancoRegistradores|inst1|Mux24~7_combout\,
	combout => \BancoRegistradores|inst1|Mux24~8_combout\);

-- Location: LCCOMB_X25_Y21_N4
\BancoRegistradores|inst1|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~9_combout\ = (\BancoRegistradores|inst1|Mux24~6_combout\ & (((\BancoRegistradores|inst1|Mux24~8_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (!\BancoRegistradores|inst1|Mux24~6_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux24~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~6_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux24~1_combout\,
	datad => \BancoRegistradores|inst1|Mux24~8_combout\,
	combout => \BancoRegistradores|inst1|Mux24~9_combout\);

-- Location: LCFF_X25_Y18_N17
\BancoRegistradores|t3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|07~regout\);

-- Location: LCFF_X25_Y18_N3
\BancoRegistradores|t0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|07~regout\);

-- Location: LCCOMB_X28_Y18_N6
\BancoRegistradores|inst1|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|07~regout\,
	datad => \BancoRegistradores|t2|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~10_combout\);

-- Location: LCCOMB_X24_Y18_N0
\BancoRegistradores|inst1|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux24~10_combout\ & ((\BancoRegistradores|t3|07~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux24~10_combout\ & (\BancoRegistradores|t1|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t3|07~regout\,
	datad => \BancoRegistradores|inst1|Mux24~10_combout\,
	combout => \BancoRegistradores|inst1|Mux24~11_combout\);

-- Location: LCFF_X28_Y21_N23
\BancoRegistradores|v0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|07~regout\);

-- Location: LCFF_X31_Y17_N21
\BancoRegistradores|at|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|07~regout\);

-- Location: LCCOMB_X27_Y25_N6
\BancoRegistradores|a0|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|a0|07~feeder_combout\);

-- Location: LCFF_X27_Y25_N7
\BancoRegistradores|a0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|07~regout\);

-- Location: LCCOMB_X27_Y17_N14
\BancoRegistradores|inst1|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~12_combout\);

-- Location: LCCOMB_X27_Y25_N24
\BancoRegistradores|a2|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|a2|07~feeder_combout\);

-- Location: LCFF_X27_Y25_N25
\BancoRegistradores|a2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|07~regout\);

-- Location: LCCOMB_X27_Y17_N28
\BancoRegistradores|inst1|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux24~12_combout\ & (\BancoRegistradores|a3|07~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux24~12_combout\ & ((\BancoRegistradores|a2|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|07~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux24~12_combout\,
	datad => \BancoRegistradores|a2|07~regout\,
	combout => \BancoRegistradores|inst1|Mux24~13_combout\);

-- Location: LCCOMB_X28_Y17_N10
\BancoRegistradores|inst1|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux24~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|07~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|inst1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|07~regout\,
	datad => \BancoRegistradores|inst1|Mux24~13_combout\,
	combout => \BancoRegistradores|inst1|Mux24~14_combout\);

-- Location: LCCOMB_X28_Y21_N4
\BancoRegistradores|inst1|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux24~14_combout\ & (\BancoRegistradores|v1|07~regout\)) # (!\BancoRegistradores|inst1|Mux24~14_combout\ & 
-- ((\BancoRegistradores|v0|07~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|07~regout\,
	datab => \BancoRegistradores|v0|07~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|inst1|Mux24~14_combout\,
	combout => \BancoRegistradores|inst1|Mux24~15_combout\);

-- Location: LCCOMB_X25_Y21_N2
\BancoRegistradores|inst1|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\) # ((\BancoRegistradores|inst1|Mux24~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux24~11_combout\,
	datad => \BancoRegistradores|inst1|Mux24~15_combout\,
	combout => \BancoRegistradores|inst1|Mux24~16_combout\);

-- Location: LCCOMB_X25_Y21_N30
\BancoRegistradores|inst1|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux24~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux24~16_combout\ & (\BancoRegistradores|inst1|Mux24~18_combout\)) # (!\BancoRegistradores|inst1|Mux24~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux24~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux24~9_combout\,
	datad => \BancoRegistradores|inst1|Mux24~16_combout\,
	combout => \BancoRegistradores|inst1|Mux24~19_combout\);

-- Location: LCFF_X25_Y18_N19
\BancoRegistradores|t0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|06~regout\);

-- Location: LCFF_X24_Y20_N3
\BancoRegistradores|t1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|06~regout\);

-- Location: LCCOMB_X25_Y18_N18
\BancoRegistradores|inst1|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|06~regout\,
	datad => \BancoRegistradores|t1|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~0_combout\);

-- Location: LCFF_X25_Y18_N7
\BancoRegistradores|t3|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|06~regout\);

-- Location: LCCOMB_X24_Y16_N2
\BancoRegistradores|t2|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|06~feeder_combout\ = \inst13|u_0|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_6|s~0_combout\,
	combout => \BancoRegistradores|t2|06~feeder_combout\);

-- Location: LCFF_X24_Y16_N3
\BancoRegistradores|t2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|06~regout\);

-- Location: LCCOMB_X25_Y18_N6
\BancoRegistradores|inst1|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux25~0_combout\ & (\BancoRegistradores|t3|06~regout\)) # (!\BancoRegistradores|inst1|Mux25~0_combout\ & 
-- ((\BancoRegistradores|t2|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux25~0_combout\,
	datac => \BancoRegistradores|t3|06~regout\,
	datad => \BancoRegistradores|t2|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~1_combout\);

-- Location: LCFF_X31_Y16_N19
\BancoRegistradores|t5|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|06~regout\);

-- Location: LCCOMB_X24_Y17_N16
\BancoRegistradores|130\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|130~combout\ = (\BancoRegistradores|inst|u_0|o_SEL2~0_combout\ & (\BancoRegistradores|inst|u_4|o_SEL2~14_combout\ & \BancoRegistradores|139~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst|u_0|o_SEL2~0_combout\,
	datac => \BancoRegistradores|inst|u_4|o_SEL2~14_combout\,
	datad => \BancoRegistradores|139~0_combout\,
	combout => \BancoRegistradores|130~combout\);

-- Location: LCFF_X30_Y16_N11
\BancoRegistradores|t7|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|06~regout\);

-- Location: LCCOMB_X31_Y16_N18
\BancoRegistradores|inst1|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~18_combout\ = (\BancoRegistradores|inst1|Mux25~17_combout\ & (((\BancoRegistradores|t7|06~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux25~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux25~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|06~regout\,
	datad => \BancoRegistradores|t7|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~18_combout\);

-- Location: LCFF_X29_Y18_N15
\BancoRegistradores|v1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|06~regout\);

-- Location: LCFF_X30_Y18_N13
\BancoRegistradores|at|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|06~regout\);

-- Location: LCCOMB_X29_Y18_N16
\BancoRegistradores|inst1|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux8~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & 
-- \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux8~3_combout\);

-- Location: LCFF_X25_Y17_N19
\BancoRegistradores|a1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|06~regout\);

-- Location: LCFF_X30_Y17_N9
\BancoRegistradores|a0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|06~regout\);

-- Location: LCFF_X30_Y17_N31
\BancoRegistradores|a2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|06~regout\);

-- Location: LCCOMB_X27_Y17_N12
\BancoRegistradores|inst1|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|06~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a0|06~regout\,
	datad => \BancoRegistradores|a2|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~12_combout\);

-- Location: LCCOMB_X27_Y17_N26
\BancoRegistradores|inst1|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux25~12_combout\ & (\BancoRegistradores|a3|06~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux25~12_combout\ & ((\BancoRegistradores|a1|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|06~regout\,
	datad => \BancoRegistradores|inst1|Mux25~12_combout\,
	combout => \BancoRegistradores|inst1|Mux25~13_combout\);

-- Location: LCCOMB_X29_Y18_N4
\BancoRegistradores|inst1|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux25~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|06~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|06~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux25~13_combout\,
	combout => \BancoRegistradores|inst1|Mux25~14_combout\);

-- Location: LCCOMB_X29_Y18_N26
\BancoRegistradores|inst1|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~15_combout\ = (\BancoRegistradores|inst1|Mux25~14_combout\ & (((\BancoRegistradores|v1|06~regout\) # (!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux25~14_combout\ & 
-- (\BancoRegistradores|v0|06~regout\ & ((\BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|06~regout\,
	datab => \BancoRegistradores|v1|06~regout\,
	datac => \BancoRegistradores|inst1|Mux25~14_combout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux25~15_combout\);

-- Location: LCFF_X24_Y22_N27
\BancoRegistradores|s5|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|06~regout\);

-- Location: LCFF_X24_Y18_N31
\BancoRegistradores|t9|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|06~regout\);

-- Location: LCFF_X23_Y18_N29
\BancoRegistradores|s1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|06~regout\);

-- Location: LCCOMB_X24_Y18_N4
\BancoRegistradores|inst1|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|06~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s1|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t9|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s1|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~2_combout\);

-- Location: LCFF_X24_Y22_N13
\BancoRegistradores|sp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|06~regout\);

-- Location: LCCOMB_X24_Y22_N28
\BancoRegistradores|inst1|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux25~2_combout\ & ((\BancoRegistradores|sp|06~regout\))) # (!\BancoRegistradores|inst1|Mux25~2_combout\ 
-- & (\BancoRegistradores|s5|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|06~regout\,
	datac => \BancoRegistradores|inst1|Mux25~2_combout\,
	datad => \BancoRegistradores|sp|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~3_combout\);

-- Location: LCCOMB_X27_Y21_N4
\BancoRegistradores|fp|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|06~feeder_combout\ = \inst13|u_0|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_6|s~0_combout\,
	combout => \BancoRegistradores|fp|06~feeder_combout\);

-- Location: LCFF_X27_Y21_N5
\BancoRegistradores|fp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|06~regout\);

-- Location: LCFF_X29_Y22_N27
\BancoRegistradores|s2|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|06~regout\);

-- Location: LCFF_X29_Y22_N13
\BancoRegistradores|s6|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|06~regout\);

-- Location: LCCOMB_X29_Y22_N26
\BancoRegistradores|inst1|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s6|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s2|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|06~regout\,
	datad => \BancoRegistradores|s6|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~4_combout\);

-- Location: LCCOMB_X27_Y21_N14
\BancoRegistradores|inst1|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux25~4_combout\ & (\BancoRegistradores|fp|06~regout\)) # (!\BancoRegistradores|inst1|Mux25~4_combout\ & 
-- ((\BancoRegistradores|k0|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|06~regout\,
	datac => \BancoRegistradores|inst1|Mux25~4_combout\,
	datad => \BancoRegistradores|k0|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~5_combout\);

-- Location: LCCOMB_X27_Y21_N18
\BancoRegistradores|gp|06~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|06~feeder_combout\ = \inst13|u_0|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_6|s~0_combout\,
	combout => \BancoRegistradores|gp|06~feeder_combout\);

-- Location: LCFF_X27_Y21_N19
\BancoRegistradores|gp|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|06~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|06~regout\);

-- Location: LCFF_X25_Y21_N29
\BancoRegistradores|s4|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|06~regout\);

-- Location: LCFF_X24_Y20_N1
\BancoRegistradores|t8|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|06~regout\);

-- Location: LCFF_X25_Y21_N11
\BancoRegistradores|s0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|06~regout\);

-- Location: LCCOMB_X24_Y20_N10
\BancoRegistradores|inst1|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|06~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s0|06~regout\,
	combout => \BancoRegistradores|inst1|Mux25~6_combout\);

-- Location: LCCOMB_X25_Y21_N28
\BancoRegistradores|inst1|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux25~6_combout\ & (\BancoRegistradores|gp|06~regout\)) # (!\BancoRegistradores|inst1|Mux25~6_combout\ & 
-- ((\BancoRegistradores|s4|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|06~regout\,
	datac => \BancoRegistradores|s4|06~regout\,
	datad => \BancoRegistradores|inst1|Mux25~6_combout\,
	combout => \BancoRegistradores|inst1|Mux25~7_combout\);

-- Location: LCCOMB_X25_Y21_N22
\BancoRegistradores|inst1|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux25~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux25~5_combout\,
	datad => \BancoRegistradores|inst1|Mux25~7_combout\,
	combout => \BancoRegistradores|inst1|Mux25~8_combout\);

-- Location: LCCOMB_X29_Y22_N24
\BancoRegistradores|inst1|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux25~8_combout\ & (\BancoRegistradores|inst1|Mux25~10_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux25~8_combout\ & ((\BancoRegistradores|inst1|Mux25~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux25~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux25~3_combout\,
	datad => \BancoRegistradores|inst1|Mux25~8_combout\,
	combout => \BancoRegistradores|inst1|Mux25~11_combout\);

-- Location: LCCOMB_X29_Y18_N28
\BancoRegistradores|inst1|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux8~0_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- ((\BancoRegistradores|inst1|Mux25~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux25~15_combout\,
	datac => \BancoRegistradores|inst1|Mux8~0_combout\,
	datad => \BancoRegistradores|inst1|Mux25~11_combout\,
	combout => \BancoRegistradores|inst1|Mux25~16_combout\);

-- Location: LCCOMB_X29_Y18_N10
\BancoRegistradores|inst1|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux25~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux25~16_combout\ & ((\BancoRegistradores|inst1|Mux25~18_combout\))) # (!\BancoRegistradores|inst1|Mux25~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux25~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux25~1_combout\,
	datac => \BancoRegistradores|inst1|Mux25~18_combout\,
	datad => \BancoRegistradores|inst1|Mux25~16_combout\,
	combout => \BancoRegistradores|inst1|Mux25~19_combout\);

-- Location: LCFF_X30_Y16_N19
\BancoRegistradores|t7|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|05~regout\);

-- Location: LCFF_X31_Y16_N7
\BancoRegistradores|t6|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|05~regout\);

-- Location: LCFF_X31_Y16_N5
\BancoRegistradores|t5|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|05~regout\);

-- Location: LCFF_X30_Y16_N1
\BancoRegistradores|t4|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|05~regout\);

-- Location: LCCOMB_X31_Y16_N28
\BancoRegistradores|inst1|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t5|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t5|05~regout\,
	datac => \BancoRegistradores|t4|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux26~17_combout\);

-- Location: LCCOMB_X31_Y16_N6
\BancoRegistradores|inst1|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux26~17_combout\ & (\BancoRegistradores|t7|05~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux26~17_combout\ & ((\BancoRegistradores|t6|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|05~regout\,
	datac => \BancoRegistradores|t6|05~regout\,
	datad => \BancoRegistradores|inst1|Mux26~17_combout\,
	combout => \BancoRegistradores|inst1|Mux26~18_combout\);

-- Location: LCFF_X28_Y23_N17
\BancoRegistradores|k1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|05~regout\);

-- Location: LCFF_X29_Y23_N7
\BancoRegistradores|ra|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|05~regout\);

-- Location: LCFF_X29_Y23_N29
\BancoRegistradores|s7|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|05~regout\);

-- Location: LCFF_X28_Y23_N27
\BancoRegistradores|s3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|05~regout\);

-- Location: LCCOMB_X29_Y23_N28
\BancoRegistradores|inst1|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|05~regout\,
	datad => \BancoRegistradores|s3|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~7_combout\);

-- Location: LCCOMB_X29_Y23_N6
\BancoRegistradores|inst1|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux26~7_combout\ & ((\BancoRegistradores|ra|05~regout\))) # (!\BancoRegistradores|inst1|Mux26~7_combout\ 
-- & (\BancoRegistradores|k1|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k1|05~regout\,
	datac => \BancoRegistradores|ra|05~regout\,
	datad => \BancoRegistradores|inst1|Mux26~7_combout\,
	combout => \BancoRegistradores|inst1|Mux26~8_combout\);

-- Location: LCCOMB_X37_Y22_N14
\BancoRegistradores|s4|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|s4|05~feeder_combout\);

-- Location: LCFF_X37_Y22_N15
\BancoRegistradores|s4|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|05~regout\);

-- Location: LCCOMB_X34_Y26_N20
\BancoRegistradores|s0|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|s0|05~feeder_combout\);

-- Location: LCFF_X34_Y26_N21
\BancoRegistradores|s0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|05~regout\);

-- Location: LCCOMB_X29_Y26_N10
\BancoRegistradores|inst1|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|05~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|05~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t8|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s0|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~4_combout\);

-- Location: LCCOMB_X30_Y21_N8
\BancoRegistradores|inst1|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux26~4_combout\ & (\BancoRegistradores|gp|05~regout\)) # (!\BancoRegistradores|inst1|Mux26~4_combout\ & 
-- ((\BancoRegistradores|s4|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|05~regout\,
	datad => \BancoRegistradores|inst1|Mux26~4_combout\,
	combout => \BancoRegistradores|inst1|Mux26~5_combout\);

-- Location: LCFF_X23_Y18_N21
\BancoRegistradores|s1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|05~regout\);

-- Location: LCCOMB_X24_Y18_N6
\BancoRegistradores|t9|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|t9|05~feeder_combout\);

-- Location: LCFF_X24_Y18_N7
\BancoRegistradores|t9|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|05~regout\);

-- Location: LCCOMB_X24_Y18_N16
\BancoRegistradores|inst1|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s1|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s1|05~regout\,
	datad => \BancoRegistradores|t9|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~2_combout\);

-- Location: LCCOMB_X24_Y22_N22
\BancoRegistradores|s5|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|s5|05~feeder_combout\);

-- Location: LCFF_X24_Y22_N23
\BancoRegistradores|s5|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|05~regout\);

-- Location: LCCOMB_X30_Y21_N26
\BancoRegistradores|inst1|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux26~2_combout\ & (\BancoRegistradores|sp|05~regout\)) # (!\BancoRegistradores|inst1|Mux26~2_combout\ & 
-- ((\BancoRegistradores|s5|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|inst1|Mux26~2_combout\,
	datad => \BancoRegistradores|s5|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~3_combout\);

-- Location: LCCOMB_X30_Y21_N2
\BancoRegistradores|inst1|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux26~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux26~5_combout\,
	datad => \BancoRegistradores|inst1|Mux26~3_combout\,
	combout => \BancoRegistradores|inst1|Mux26~6_combout\);

-- Location: LCCOMB_X30_Y21_N24
\BancoRegistradores|inst1|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux26~6_combout\ & ((\BancoRegistradores|inst1|Mux26~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux26~6_combout\ & (\BancoRegistradores|inst1|Mux26~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux26~1_combout\,
	datab => \BancoRegistradores|inst1|Mux26~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux26~6_combout\,
	combout => \BancoRegistradores|inst1|Mux26~9_combout\);

-- Location: LCFF_X29_Y18_N9
\BancoRegistradores|v1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|05~regout\);

-- Location: LCFF_X30_Y18_N31
\BancoRegistradores|v0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|05~regout\);

-- Location: LCCOMB_X29_Y18_N30
\BancoRegistradores|inst1|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~15_combout\ = (\BancoRegistradores|inst1|Mux26~14_combout\ & (((\BancoRegistradores|v1|05~regout\)) # (!\BancoRegistradores|inst1|Mux8~2_combout\))) # (!\BancoRegistradores|inst1|Mux26~14_combout\ & 
-- (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|v0|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux26~14_combout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|05~regout\,
	datad => \BancoRegistradores|v0|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~15_combout\);

-- Location: LCFF_X24_Y19_N15
\BancoRegistradores|t2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|05~regout\);

-- Location: LCCOMB_X24_Y19_N14
\BancoRegistradores|inst1|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t2|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|05~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t2|05~regout\,
	datad => \BancoRegistradores|t0|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~10_combout\);

-- Location: LCFF_X24_Y19_N25
\BancoRegistradores|t1|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|05~regout\);

-- Location: LCFF_X25_Y22_N31
\BancoRegistradores|t3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|05~regout\);

-- Location: LCCOMB_X24_Y19_N24
\BancoRegistradores|inst1|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux26~10_combout\ & ((\BancoRegistradores|t3|05~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux26~10_combout\ & (\BancoRegistradores|t1|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux26~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux26~10_combout\,
	datac => \BancoRegistradores|t1|05~regout\,
	datad => \BancoRegistradores|t3|05~regout\,
	combout => \BancoRegistradores|inst1|Mux26~11_combout\);

-- Location: LCCOMB_X30_Y21_N22
\BancoRegistradores|inst1|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- ((\BancoRegistradores|inst1|Mux26~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux26~15_combout\,
	datad => \BancoRegistradores|inst1|Mux26~11_combout\,
	combout => \BancoRegistradores|inst1|Mux26~16_combout\);

-- Location: LCCOMB_X30_Y21_N16
\BancoRegistradores|inst1|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux26~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux26~16_combout\ & (\BancoRegistradores|inst1|Mux26~18_combout\)) # (!\BancoRegistradores|inst1|Mux26~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux26~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux26~18_combout\,
	datac => \BancoRegistradores|inst1|Mux26~9_combout\,
	datad => \BancoRegistradores|inst1|Mux26~16_combout\,
	combout => \BancoRegistradores|inst1|Mux26~19_combout\);

-- Location: LCCOMB_X32_Y22_N6
\inst15|u_0|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_5|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5)) # (!\BancoRegistradores|inst2|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	datad => \BancoRegistradores|inst2|Mux26~19_combout\,
	combout => \inst15|u_0|u_5|s~0_combout\);

-- Location: LCCOMB_X27_Y20_N2
\inst15|u_0|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_4|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4)) # (!\BancoRegistradores|inst2|Mux27~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux27~19_combout\,
	combout => \inst15|u_0|u_4|s~0_combout\);

-- Location: LCCOMB_X29_Y20_N18
\inst15|u_0|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_3|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3)) # (!\BancoRegistradores|inst2|Mux28~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datad => \BancoRegistradores|inst2|Mux28~19_combout\,
	combout => \inst15|u_0|u_3|s~0_combout\);

-- Location: LCFF_X31_Y16_N23
\BancoRegistradores|t6|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|02~regout\);

-- Location: LCFF_X30_Y16_N13
\BancoRegistradores|t4|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|02~regout\);

-- Location: LCCOMB_X31_Y16_N22
\BancoRegistradores|inst1|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|02~regout\,
	datad => \BancoRegistradores|t4|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~17_combout\);

-- Location: LCFF_X31_Y16_N1
\BancoRegistradores|t5|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|02~regout\);

-- Location: LCCOMB_X31_Y16_N0
\BancoRegistradores|inst1|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~18_combout\ = (\BancoRegistradores|inst1|Mux29~17_combout\ & ((\BancoRegistradores|t7|02~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux29~17_combout\ & (((\BancoRegistradores|t5|02~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|02~regout\,
	datab => \BancoRegistradores|inst1|Mux29~17_combout\,
	datac => \BancoRegistradores|t5|02~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux29~18_combout\);

-- Location: LCFF_X31_Y22_N5
\BancoRegistradores|v1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|02~regout\);

-- Location: LCFF_X30_Y18_N1
\BancoRegistradores|v0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|02~regout\);

-- Location: LCFF_X30_Y18_N23
\BancoRegistradores|at|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|02~regout\);

-- Location: LCFF_X30_Y19_N27
\BancoRegistradores|a1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|02~regout\);

-- Location: LCFF_X30_Y17_N1
\BancoRegistradores|a0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|02~regout\);

-- Location: LCFF_X30_Y17_N19
\BancoRegistradores|a2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|02~regout\);

-- Location: LCCOMB_X30_Y17_N6
\BancoRegistradores|inst1|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|02~regout\,
	datad => \BancoRegistradores|a2|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~12_combout\);

-- Location: LCCOMB_X30_Y19_N10
\BancoRegistradores|inst1|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux29~12_combout\ & (\BancoRegistradores|a3|02~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux29~12_combout\ & ((\BancoRegistradores|a1|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~12_combout\,
	combout => \BancoRegistradores|inst1|Mux29~13_combout\);

-- Location: LCCOMB_X30_Y19_N28
\BancoRegistradores|inst1|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux29~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|02~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (\BancoRegistradores|inst1|Mux8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~13_combout\,
	combout => \BancoRegistradores|inst1|Mux29~14_combout\);

-- Location: LCCOMB_X31_Y22_N24
\BancoRegistradores|inst1|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux29~14_combout\ & (\BancoRegistradores|v1|02~regout\)) # (!\BancoRegistradores|inst1|Mux29~14_combout\ & 
-- ((\BancoRegistradores|v0|02~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|v1|02~regout\,
	datac => \BancoRegistradores|v0|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~14_combout\,
	combout => \BancoRegistradores|inst1|Mux29~15_combout\);

-- Location: LCCOMB_X30_Y25_N0
\BancoRegistradores|k1|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|k1|02~feeder_combout\);

-- Location: LCFF_X30_Y25_N1
\BancoRegistradores|k1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|02~regout\);

-- Location: LCCOMB_X29_Y26_N4
\BancoRegistradores|s7|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|s7|02~feeder_combout\);

-- Location: LCFF_X29_Y26_N5
\BancoRegistradores|s7|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|02~regout\);

-- Location: LCCOMB_X30_Y26_N24
\BancoRegistradores|s3|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|s3|02~feeder_combout\);

-- Location: LCFF_X30_Y26_N25
\BancoRegistradores|s3|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|02~regout\);

-- Location: LCCOMB_X29_Y26_N18
\BancoRegistradores|inst1|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # ((\BancoRegistradores|s7|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s3|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|02~regout\,
	datad => \BancoRegistradores|s3|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~9_combout\);

-- Location: LCCOMB_X30_Y26_N6
\BancoRegistradores|inst1|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux29~9_combout\ & (\BancoRegistradores|ra|02~regout\)) # (!\BancoRegistradores|inst1|Mux29~9_combout\ 
-- & ((\BancoRegistradores|k1|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|02~regout\,
	datab => \BancoRegistradores|k1|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|inst1|Mux29~9_combout\,
	combout => \BancoRegistradores|inst1|Mux29~10_combout\);

-- Location: LCCOMB_X30_Y25_N20
\BancoRegistradores|k0|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|k0|02~feeder_combout\);

-- Location: LCFF_X30_Y25_N21
\BancoRegistradores|k0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|02~regout\);

-- Location: LCFF_X29_Y22_N11
\BancoRegistradores|s2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|02~regout\);

-- Location: LCFF_X29_Y22_N1
\BancoRegistradores|s6|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|02~regout\);

-- Location: LCCOMB_X29_Y22_N10
\BancoRegistradores|inst1|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|02~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|02~regout\,
	datad => \BancoRegistradores|s6|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~4_combout\);

-- Location: LCCOMB_X31_Y25_N14
\BancoRegistradores|inst1|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux29~4_combout\ & (\BancoRegistradores|fp|02~regout\)) # (!\BancoRegistradores|inst1|Mux29~4_combout\ & 
-- ((\BancoRegistradores|k0|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|fp|02~regout\,
	datac => \BancoRegistradores|k0|02~regout\,
	datad => \BancoRegistradores|inst1|Mux29~4_combout\,
	combout => \BancoRegistradores|inst1|Mux29~5_combout\);

-- Location: LCCOMB_X27_Y26_N2
\BancoRegistradores|t8|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|t8|02~feeder_combout\);

-- Location: LCFF_X27_Y26_N3
\BancoRegistradores|t8|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|02~regout\);

-- Location: LCFF_X28_Y20_N23
\BancoRegistradores|s0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|02~regout\);

-- Location: LCCOMB_X27_Y26_N16
\BancoRegistradores|inst1|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|02~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s0|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s0|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~6_combout\);

-- Location: LCFF_X28_Y20_N1
\BancoRegistradores|s4|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|02~regout\);

-- Location: LCCOMB_X31_Y25_N0
\BancoRegistradores|inst1|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux29~6_combout\ & (\BancoRegistradores|gp|02~regout\)) # (!\BancoRegistradores|inst1|Mux29~6_combout\ & 
-- ((\BancoRegistradores|s4|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|inst1|Mux29~6_combout\,
	datad => \BancoRegistradores|s4|02~regout\,
	combout => \BancoRegistradores|inst1|Mux29~7_combout\);

-- Location: LCCOMB_X31_Y25_N26
\BancoRegistradores|inst1|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux29~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux29~5_combout\,
	datad => \BancoRegistradores|inst1|Mux29~7_combout\,
	combout => \BancoRegistradores|inst1|Mux29~8_combout\);

-- Location: LCCOMB_X31_Y22_N6
\BancoRegistradores|inst1|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux29~8_combout\ & ((\BancoRegistradores|inst1|Mux29~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux29~8_combout\ & (\BancoRegistradores|inst1|Mux29~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux29~3_combout\,
	datab => \BancoRegistradores|inst1|Mux29~10_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux29~8_combout\,
	combout => \BancoRegistradores|inst1|Mux29~11_combout\);

-- Location: LCCOMB_X31_Y22_N10
\BancoRegistradores|inst1|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux29~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux29~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux29~15_combout\,
	datad => \BancoRegistradores|inst1|Mux29~11_combout\,
	combout => \BancoRegistradores|inst1|Mux29~16_combout\);

-- Location: LCCOMB_X31_Y22_N8
\BancoRegistradores|inst1|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux29~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux29~16_combout\ & ((\BancoRegistradores|inst1|Mux29~18_combout\))) # (!\BancoRegistradores|inst1|Mux29~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux29~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux29~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux29~18_combout\,
	datad => \BancoRegistradores|inst1|Mux29~16_combout\,
	combout => \BancoRegistradores|inst1|Mux29~19_combout\);

-- Location: LCCOMB_X32_Y20_N14
\inst2|u_0|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_0|u_0|o_COUT~0_combout\ = (\inst18|op\(2) & ((\BancoRegistradores|inst1|Mux31~19_combout\) # (!\inst15|u_0|u_0|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datac => \BancoRegistradores|inst1|Mux31~19_combout\,
	datad => \inst15|u_0|u_0|s~0_combout\,
	combout => \inst2|u_0|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X32_Y20_N26
\inst2|f_0:1:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:1:u_x|u_0|o_COUT~0_combout\ = (\inst2|f_0:1:u_x|w_Bxor~combout\ & ((\BancoRegistradores|inst1|Mux30~19_combout\) # ((\inst2|u_0|u_0|o_COUT~0_combout\) # (\inst2|u_0|u_0|o_COUT~1_combout\)))) # (!\inst2|f_0:1:u_x|w_Bxor~combout\ & 
-- (\BancoRegistradores|inst1|Mux30~19_combout\ & ((\inst2|u_0|u_0|o_COUT~0_combout\) # (\inst2|u_0|u_0|o_COUT~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:1:u_x|w_Bxor~combout\,
	datab => \BancoRegistradores|inst1|Mux30~19_combout\,
	datac => \inst2|u_0|u_0|o_COUT~0_combout\,
	datad => \inst2|u_0|u_0|o_COUT~1_combout\,
	combout => \inst2|f_0:1:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X32_Y20_N12
\inst2|f_0:2:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:2:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux29~19_combout\ & ((\inst2|f_0:1:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_0|u_2|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux29~19_combout\ & 
-- (\inst2|f_0:1:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_0|u_2|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_0|u_2|s~0_combout\,
	datab => \inst18|op\(2),
	datac => \BancoRegistradores|inst1|Mux29~19_combout\,
	datad => \inst2|f_0:1:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:2:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X32_Y20_N30
\inst2|f_0:3:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:3:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux28~19_combout\ & ((\inst2|f_0:2:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_0|u_3|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux28~19_combout\ & 
-- (\inst2|f_0:2:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_3|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux28~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_0|u_3|s~0_combout\,
	datad => \inst2|f_0:2:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:3:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\inst2|f_0:4:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:4:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux27~19_combout\ & ((\inst2|f_0:3:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_0|u_4|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux27~19_combout\ & 
-- (\inst2|f_0:3:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux27~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_0|u_4|s~0_combout\,
	datad => \inst2|f_0:3:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:4:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N12
\inst2|f_0:5:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:5:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux26~19_combout\ & ((\inst2|f_0:4:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_0|u_5|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux26~19_combout\ & 
-- (\inst2|f_0:4:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_5|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux26~19_combout\,
	datac => \inst15|u_0|u_5|s~0_combout\,
	datad => \inst2|f_0:4:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:5:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N6
\inst2|f_0:6:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:6:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux25~19_combout\ & ((\inst2|f_0:5:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_0|u_6|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux25~19_combout\ & 
-- (\inst2|f_0:5:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_6|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_0|u_6|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux25~19_combout\,
	datad => \inst2|f_0:5:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:6:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N0
\inst2|f_0:7:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:7:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux24~19_combout\ & ((\inst2|f_0:6:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_0|u_7|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux24~19_combout\ & 
-- (\inst2|f_0:6:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_0|u_7|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_0|u_7|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux24~19_combout\,
	datad => \inst2|f_0:6:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:7:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N30
\inst2|f_0:8:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:8:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux23~19_combout\ & ((\inst2|f_0:7:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_0|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux23~19_combout\ & 
-- (\inst2|f_0:7:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux23~19_combout\,
	datac => \inst15|u_1|u_0|s~0_combout\,
	datad => \inst2|f_0:7:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:8:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N28
\inst2|f_0:9:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:9:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux22~19_combout\ & ((\inst2|f_0:8:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_1|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux22~19_combout\ & 
-- (\inst2|f_0:8:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_1|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux22~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_1|u_1|s~0_combout\,
	datad => \inst2|f_0:8:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:9:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X29_Y21_N30
\inst15|u_1|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_2|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10)) # (!\BancoRegistradores|inst2|Mux21~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	datac => \BancoRegistradores|inst2|Mux21~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_1|u_2|s~0_combout\);

-- Location: LCCOMB_X29_Y20_N16
\inst2|f_0:10:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:10:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux21~19_combout\ $ (\inst2|f_0:9:u_x|u_0|o_COUT~0_combout\ $ (\inst18|op\(2) $ (\inst15|u_1|u_2|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux21~19_combout\,
	datab => \inst2|f_0:9:u_x|u_0|o_COUT~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst15|u_1|u_2|s~0_combout\,
	combout => \inst2|f_0:10:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X30_Y19_N4
\inst2|f_0:10:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:10:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:10:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux21~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux21~19_combout\,
	datab => \inst18|op\(1),
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:10:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:10:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y21_N16
\inst13|u_1|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_2|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10)) # (!\inst2|f_0:10:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(10),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:10:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_2|s~0_combout\);

-- Location: LCFF_X33_Y23_N17
\BancoRegistradores|s2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|10~regout\);

-- Location: LCFF_X33_Y22_N9
\BancoRegistradores|s6|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|10~regout\);

-- Location: LCCOMB_X33_Y23_N22
\BancoRegistradores|inst2|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|10~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|10~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|10~regout\,
	datad => \BancoRegistradores|s6|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~0_combout\);

-- Location: LCCOMB_X33_Y24_N0
\BancoRegistradores|fp|10~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|10~feeder_combout\ = \inst13|u_1|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_2|s~0_combout\,
	combout => \BancoRegistradores|fp|10~feeder_combout\);

-- Location: LCFF_X33_Y24_N1
\BancoRegistradores|fp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|10~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|10~regout\);

-- Location: LCCOMB_X33_Y24_N2
\BancoRegistradores|inst2|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux21~0_combout\ & ((\BancoRegistradores|fp|10~regout\))) # (!\BancoRegistradores|inst2|Mux21~0_combout\ 
-- & (\BancoRegistradores|k0|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|inst2|Mux21~0_combout\,
	datad => \BancoRegistradores|fp|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~1_combout\);

-- Location: LCFF_X24_Y21_N29
\BancoRegistradores|s1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|10~regout\);

-- Location: LCCOMB_X24_Y21_N28
\BancoRegistradores|inst2|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|t9|10~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s1|10~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t9|10~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux21~2_combout\);

-- Location: LCFF_X24_Y21_N19
\BancoRegistradores|s5|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|10~regout\);

-- Location: LCFF_X23_Y21_N27
\BancoRegistradores|sp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|10~regout\);

-- Location: LCCOMB_X24_Y21_N18
\BancoRegistradores|inst2|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux21~2_combout\ & ((\BancoRegistradores|sp|10~regout\))) # (!\BancoRegistradores|inst2|Mux21~2_combout\ 
-- & (\BancoRegistradores|s5|10~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|inst2|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|inst2|Mux21~2_combout\,
	datac => \BancoRegistradores|s5|10~regout\,
	datad => \BancoRegistradores|sp|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~3_combout\);

-- Location: LCFF_X32_Y21_N5
\BancoRegistradores|gp|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|10~regout\);

-- Location: LCFF_X25_Y23_N3
\BancoRegistradores|s4|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|10~regout\);

-- Location: LCFF_X34_Y23_N7
\BancoRegistradores|t8|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|10~regout\);

-- Location: LCFF_X25_Y23_N13
\BancoRegistradores|s0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|10~regout\);

-- Location: LCCOMB_X25_Y23_N12
\BancoRegistradores|inst2|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|10~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|s0|10~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|t8|10~regout\,
	datac => \BancoRegistradores|s0|10~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux21~4_combout\);

-- Location: LCCOMB_X25_Y23_N2
\BancoRegistradores|inst2|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux21~4_combout\ & (\BancoRegistradores|gp|10~regout\)) # (!\BancoRegistradores|inst2|Mux21~4_combout\ & 
-- ((\BancoRegistradores|s4|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|10~regout\,
	datac => \BancoRegistradores|s4|10~regout\,
	datad => \BancoRegistradores|inst2|Mux21~4_combout\,
	combout => \BancoRegistradores|inst2|Mux21~5_combout\);

-- Location: LCCOMB_X29_Y21_N6
\BancoRegistradores|inst2|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux21~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux21~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux21~3_combout\,
	datad => \BancoRegistradores|inst2|Mux21~5_combout\,
	combout => \BancoRegistradores|inst2|Mux21~6_combout\);

-- Location: LCCOMB_X29_Y21_N24
\BancoRegistradores|inst2|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux21~6_combout\ & (\BancoRegistradores|inst2|Mux21~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux21~6_combout\ & ((\BancoRegistradores|inst2|Mux21~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux21~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux21~1_combout\,
	datad => \BancoRegistradores|inst2|Mux21~6_combout\,
	combout => \BancoRegistradores|inst2|Mux21~9_combout\);

-- Location: LCFF_X25_Y18_N23
\BancoRegistradores|t3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|10~regout\);

-- Location: LCFF_X24_Y19_N1
\BancoRegistradores|t1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|10~regout\);

-- Location: LCCOMB_X25_Y18_N22
\BancoRegistradores|inst2|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~11_combout\ = (\BancoRegistradores|inst2|Mux21~10_combout\ & (((\BancoRegistradores|t3|10~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|inst2|Mux21~10_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux21~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t3|10~regout\,
	datad => \BancoRegistradores|t1|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~11_combout\);

-- Location: LCFF_X32_Y17_N5
\BancoRegistradores|v0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|10~regout\);

-- Location: LCFF_X31_Y17_N15
\BancoRegistradores|at|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|10~regout\);

-- Location: LCFF_X28_Y16_N29
\BancoRegistradores|a3|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|10~regout\);

-- Location: LCFF_X29_Y17_N21
\BancoRegistradores|a2|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|10~regout\);

-- Location: LCFF_X28_Y16_N9
\BancoRegistradores|a0|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|10~regout\);

-- Location: LCFF_X29_Y16_N31
\BancoRegistradores|a1|10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|10~regout\);

-- Location: LCCOMB_X28_Y16_N10
\BancoRegistradores|inst2|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|10~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|10~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|10~regout\,
	datad => \BancoRegistradores|a1|10~regout\,
	combout => \BancoRegistradores|inst2|Mux21~12_combout\);

-- Location: LCCOMB_X29_Y17_N20
\BancoRegistradores|inst2|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux21~12_combout\ & (\BancoRegistradores|a3|10~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux21~12_combout\ & ((\BancoRegistradores|a2|10~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a3|10~regout\,
	datac => \BancoRegistradores|a2|10~regout\,
	datad => \BancoRegistradores|inst2|Mux21~12_combout\,
	combout => \BancoRegistradores|inst2|Mux21~13_combout\);

-- Location: LCCOMB_X31_Y17_N14
\BancoRegistradores|inst2|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux21~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|10~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|10~regout\,
	datad => \BancoRegistradores|inst2|Mux21~13_combout\,
	combout => \BancoRegistradores|inst2|Mux21~14_combout\);

-- Location: LCCOMB_X32_Y17_N8
\BancoRegistradores|inst2|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux21~14_combout\ & (\BancoRegistradores|v1|10~regout\)) # (!\BancoRegistradores|inst2|Mux21~14_combout\ & 
-- ((\BancoRegistradores|v0|10~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|10~regout\,
	datab => \BancoRegistradores|v0|10~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux21~14_combout\,
	combout => \BancoRegistradores|inst2|Mux21~15_combout\);

-- Location: LCCOMB_X29_Y21_N18
\BancoRegistradores|inst2|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux31~4_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux21~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux21~11_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux21~15_combout\,
	combout => \BancoRegistradores|inst2|Mux21~16_combout\);

-- Location: LCCOMB_X29_Y21_N20
\BancoRegistradores|inst2|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux21~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux21~16_combout\ & (\BancoRegistradores|inst2|Mux21~18_combout\)) # (!\BancoRegistradores|inst2|Mux21~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux21~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux21~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux21~9_combout\,
	datad => \BancoRegistradores|inst2|Mux21~16_combout\,
	combout => \BancoRegistradores|inst2|Mux21~19_combout\);

-- Location: LCCOMB_X33_Y20_N10
\inst2|f_0:10:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:10:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux21~19_combout\ & ((\inst2|f_0:9:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_1|u_2|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux21~19_combout\ & 
-- (\inst2|f_0:9:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_1|u_2|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux21~19_combout\,
	datab => \inst15|u_1|u_2|s~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:9:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:10:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X25_Y19_N22
\inst15|u_1|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_3|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11)) # (!\BancoRegistradores|inst2|Mux20~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datac => \BancoRegistradores|inst2|Mux20~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_1|u_3|s~0_combout\);

-- Location: LCCOMB_X33_Y17_N22
\inst2|f_0:11:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:11:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux20~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:10:u_x|u_0|o_COUT~0_combout\ $ (\inst15|u_1|u_3|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux20~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst2|f_0:10:u_x|u_0|o_COUT~0_combout\,
	datad => \inst15|u_1|u_3|s~0_combout\,
	combout => \inst2|f_0:11:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y17_N0
\inst2|f_0:11:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:11:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux20~19_combout\ & (!\inst18|op\(1)))) # (!\inst18|op[0]~0_combout\ & (((\inst18|op\(1) & \inst2|f_0:11:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux20~19_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst18|op\(1),
	datad => \inst2|f_0:11:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:11:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X29_Y23_N10
\inst13|u_1|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_3|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11)) # (!\inst2|f_0:11:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(11),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:11:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_3|s~0_combout\);

-- Location: LCCOMB_X25_Y16_N8
\BancoRegistradores|t5|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|t5|11~feeder_combout\);

-- Location: LCFF_X25_Y16_N9
\BancoRegistradores|t5|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|11~regout\);

-- Location: LCCOMB_X25_Y16_N26
\BancoRegistradores|t4|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|t4|11~feeder_combout\);

-- Location: LCFF_X25_Y16_N27
\BancoRegistradores|t4|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|11~regout\);

-- Location: LCCOMB_X25_Y16_N0
\BancoRegistradores|inst2|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|11~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|t4|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t4|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~17_combout\);

-- Location: LCCOMB_X25_Y16_N30
\BancoRegistradores|inst2|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux20~17_combout\ & (\BancoRegistradores|t7|11~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux20~17_combout\ & ((\BancoRegistradores|t5|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~17_combout\,
	combout => \BancoRegistradores|inst2|Mux20~18_combout\);

-- Location: LCFF_X24_Y19_N9
\BancoRegistradores|t2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|11~regout\);

-- Location: LCCOMB_X23_Y19_N20
\BancoRegistradores|t3|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|t3|11~feeder_combout\);

-- Location: LCFF_X23_Y19_N21
\BancoRegistradores|t3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|11~regout\);

-- Location: LCFF_X24_Y19_N11
\BancoRegistradores|t1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|11~regout\);

-- Location: LCCOMB_X23_Y19_N12
\BancoRegistradores|t0|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t0|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|t0|11~feeder_combout\);

-- Location: LCFF_X23_Y19_N13
\BancoRegistradores|t0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t0|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|11~regout\);

-- Location: LCCOMB_X23_Y19_N10
\BancoRegistradores|inst2|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|11~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|t0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t0|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~0_combout\);

-- Location: LCCOMB_X23_Y19_N2
\BancoRegistradores|inst2|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux20~0_combout\ & ((\BancoRegistradores|t3|11~regout\))) # (!\BancoRegistradores|inst2|Mux20~0_combout\ 
-- & (\BancoRegistradores|t2|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|11~regout\,
	datac => \BancoRegistradores|t3|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~0_combout\,
	combout => \BancoRegistradores|inst2|Mux20~1_combout\);

-- Location: LCCOMB_X32_Y17_N26
\BancoRegistradores|v1|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|v1|11~feeder_combout\);

-- Location: LCFF_X32_Y17_N27
\BancoRegistradores|v1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|11~regout\);

-- Location: LCFF_X31_Y17_N25
\BancoRegistradores|at|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|11~regout\);

-- Location: LCCOMB_X29_Y17_N30
\BancoRegistradores|a3|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|a3|11~feeder_combout\);

-- Location: LCFF_X29_Y17_N31
\BancoRegistradores|a3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|11~regout\);

-- Location: LCFF_X31_Y17_N27
\BancoRegistradores|a1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|11~regout\);

-- Location: LCFF_X30_Y17_N23
\BancoRegistradores|a0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|11~regout\);

-- Location: LCCOMB_X30_Y17_N22
\BancoRegistradores|inst2|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|11~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|a0|11~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux20~12_combout\);

-- Location: LCCOMB_X31_Y17_N26
\BancoRegistradores|inst2|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux20~12_combout\ & (\BancoRegistradores|a3|11~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux20~12_combout\ & ((\BancoRegistradores|a1|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|11~regout\,
	datac => \BancoRegistradores|a1|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~12_combout\,
	combout => \BancoRegistradores|inst2|Mux20~13_combout\);

-- Location: LCCOMB_X31_Y17_N24
\BancoRegistradores|inst2|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux20~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|11~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~13_combout\,
	combout => \BancoRegistradores|inst2|Mux20~14_combout\);

-- Location: LCCOMB_X32_Y17_N12
\BancoRegistradores|inst2|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux20~14_combout\ & ((\BancoRegistradores|v1|11~regout\))) # (!\BancoRegistradores|inst2|Mux20~14_combout\ & 
-- (\BancoRegistradores|v0|11~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|11~regout\,
	datab => \BancoRegistradores|v1|11~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux20~14_combout\,
	combout => \BancoRegistradores|inst2|Mux20~15_combout\);

-- Location: LCFF_X25_Y23_N19
\BancoRegistradores|s0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|11~regout\);

-- Location: LCCOMB_X24_Y23_N16
\BancoRegistradores|t8|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|t8|11~feeder_combout\);

-- Location: LCFF_X24_Y23_N17
\BancoRegistradores|t8|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|11~regout\);

-- Location: LCCOMB_X25_Y23_N8
\BancoRegistradores|inst2|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|11~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~6_combout\);

-- Location: LCFF_X25_Y23_N29
\BancoRegistradores|s4|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|11~regout\);

-- Location: LCCOMB_X33_Y17_N6
\BancoRegistradores|gp|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|gp|11~feeder_combout\);

-- Location: LCFF_X33_Y17_N7
\BancoRegistradores|gp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|11~regout\);

-- Location: LCCOMB_X25_Y23_N28
\BancoRegistradores|inst2|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux20~6_combout\ & ((\BancoRegistradores|gp|11~regout\))) # (!\BancoRegistradores|inst2|Mux20~6_combout\ 
-- & (\BancoRegistradores|s4|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|inst2|Mux20~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|inst2|Mux20~6_combout\,
	datac => \BancoRegistradores|s4|11~regout\,
	datad => \BancoRegistradores|gp|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~7_combout\);

-- Location: LCCOMB_X33_Y23_N8
\BancoRegistradores|k0|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|k0|11~feeder_combout\);

-- Location: LCFF_X33_Y23_N9
\BancoRegistradores|k0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|11~regout\);

-- Location: LCFF_X32_Y22_N1
\BancoRegistradores|fp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|11~regout\);

-- Location: LCCOMB_X33_Y23_N18
\BancoRegistradores|s2|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|s2|11~feeder_combout\);

-- Location: LCFF_X33_Y23_N19
\BancoRegistradores|s2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|11~regout\);

-- Location: LCFF_X33_Y22_N7
\BancoRegistradores|s6|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|11~regout\);

-- Location: LCCOMB_X33_Y23_N28
\BancoRegistradores|inst2|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|11~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~4_combout\);

-- Location: LCCOMB_X33_Y23_N6
\BancoRegistradores|inst2|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux20~4_combout\ & ((\BancoRegistradores|fp|11~regout\))) # (!\BancoRegistradores|inst2|Mux20~4_combout\ 
-- & (\BancoRegistradores|k0|11~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|11~regout\,
	datac => \BancoRegistradores|fp|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~4_combout\,
	combout => \BancoRegistradores|inst2|Mux20~5_combout\);

-- Location: LCCOMB_X25_Y19_N18
\BancoRegistradores|inst2|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux20~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux20~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux20~7_combout\,
	datad => \BancoRegistradores|inst2|Mux20~5_combout\,
	combout => \BancoRegistradores|inst2|Mux20~8_combout\);

-- Location: LCFF_X22_Y20_N11
\BancoRegistradores|sp|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|11~regout\);

-- Location: LCFF_X23_Y20_N17
\BancoRegistradores|s5|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|11~regout\);

-- Location: LCCOMB_X22_Y20_N10
\BancoRegistradores|inst2|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~3_combout\ = (\BancoRegistradores|inst2|Mux20~2_combout\ & (((\BancoRegistradores|sp|11~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|inst2|Mux20~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s5|11~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux20~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|11~regout\,
	datad => \BancoRegistradores|s5|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~3_combout\);

-- Location: LCFF_X29_Y23_N11
\BancoRegistradores|ra|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|11~regout\);

-- Location: LCFF_X28_Y23_N31
\BancoRegistradores|k1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|11~regout\);

-- Location: LCFF_X28_Y26_N15
\BancoRegistradores|s3|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|11~regout\);

-- Location: LCFF_X29_Y26_N7
\BancoRegistradores|s7|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|11~regout\);

-- Location: LCCOMB_X28_Y26_N14
\BancoRegistradores|inst2|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|11~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|11~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|11~regout\,
	datad => \BancoRegistradores|s7|11~regout\,
	combout => \BancoRegistradores|inst2|Mux20~9_combout\);

-- Location: LCCOMB_X28_Y23_N30
\BancoRegistradores|inst2|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux20~9_combout\ & (\BancoRegistradores|ra|11~regout\)) # (!\BancoRegistradores|inst2|Mux20~9_combout\ 
-- & ((\BancoRegistradores|k1|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|11~regout\,
	datac => \BancoRegistradores|k1|11~regout\,
	datad => \BancoRegistradores|inst2|Mux20~9_combout\,
	combout => \BancoRegistradores|inst2|Mux20~10_combout\);

-- Location: LCCOMB_X25_Y19_N28
\BancoRegistradores|inst2|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux20~8_combout\ & ((\BancoRegistradores|inst2|Mux20~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux20~8_combout\ & (\BancoRegistradores|inst2|Mux20~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux20~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux20~8_combout\,
	datac => \BancoRegistradores|inst2|Mux20~3_combout\,
	datad => \BancoRegistradores|inst2|Mux20~10_combout\,
	combout => \BancoRegistradores|inst2|Mux20~11_combout\);

-- Location: LCCOMB_X25_Y19_N30
\BancoRegistradores|inst2|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux31~5_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- ((\BancoRegistradores|inst2|Mux20~11_combout\))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux20~15_combout\,
	datad => \BancoRegistradores|inst2|Mux20~11_combout\,
	combout => \BancoRegistradores|inst2|Mux20~16_combout\);

-- Location: LCCOMB_X25_Y19_N8
\BancoRegistradores|inst2|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux20~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux20~16_combout\ & (\BancoRegistradores|inst2|Mux20~18_combout\)) # (!\BancoRegistradores|inst2|Mux20~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux20~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux20~18_combout\,
	datac => \BancoRegistradores|inst2|Mux20~1_combout\,
	datad => \BancoRegistradores|inst2|Mux20~16_combout\,
	combout => \BancoRegistradores|inst2|Mux20~19_combout\);

-- Location: LCFF_X35_Y18_N15
\BancoRegistradores|t3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|31~regout\);

-- Location: LCFF_X34_Y22_N25
\BancoRegistradores|t0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|31~regout\);

-- Location: LCCOMB_X34_Y22_N2
\BancoRegistradores|t1|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t1|31~feeder_combout\);

-- Location: LCFF_X34_Y22_N3
\BancoRegistradores|t1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|31~regout\);

-- Location: LCCOMB_X34_Y22_N18
\BancoRegistradores|inst2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|31~regout\,
	datad => \BancoRegistradores|t1|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y18_N30
\BancoRegistradores|inst2|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux0~0_combout\ & ((\BancoRegistradores|t3|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~0_combout\ & 
-- (\BancoRegistradores|t2|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|31~regout\,
	datab => \BancoRegistradores|t3|31~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux0~0_combout\,
	combout => \BancoRegistradores|inst2|Mux0~1_combout\);

-- Location: LCCOMB_X30_Y22_N0
\BancoRegistradores|v0|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|v0|31~feeder_combout\);

-- Location: LCFF_X30_Y22_N1
\BancoRegistradores|v0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|31~regout\);

-- Location: LCCOMB_X31_Y22_N14
\BancoRegistradores|v1|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|v1|31~feeder_combout\);

-- Location: LCFF_X31_Y22_N15
\BancoRegistradores|v1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|31~regout\);

-- Location: LCFF_X27_Y19_N7
\BancoRegistradores|a2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|31~regout\);

-- Location: LCFF_X28_Y19_N11
\BancoRegistradores|a0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|31~regout\);

-- Location: LCCOMB_X28_Y19_N24
\BancoRegistradores|inst2|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a0|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a2|31~regout\,
	datad => \BancoRegistradores|a0|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~12_combout\);

-- Location: LCCOMB_X31_Y22_N12
\BancoRegistradores|a3|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|a3|31~feeder_combout\);

-- Location: LCFF_X31_Y22_N13
\BancoRegistradores|a3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|31~regout\);

-- Location: LCCOMB_X28_Y19_N26
\BancoRegistradores|inst2|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux0~12_combout\ & ((\BancoRegistradores|a3|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~12_combout\ 
-- & (\BancoRegistradores|a1|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux0~12_combout\,
	datad => \BancoRegistradores|a3|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~13_combout\);

-- Location: LCCOMB_X31_Y23_N26
\BancoRegistradores|inst2|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux0~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|31~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (((\BancoRegistradores|inst2|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|31~regout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|inst2|Mux31~8_combout\,
	datad => \BancoRegistradores|inst2|Mux0~13_combout\,
	combout => \BancoRegistradores|inst2|Mux0~14_combout\);

-- Location: LCCOMB_X31_Y23_N16
\BancoRegistradores|inst2|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux0~14_combout\ & ((\BancoRegistradores|v1|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~14_combout\ & 
-- (\BancoRegistradores|v0|31~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v0|31~regout\,
	datac => \BancoRegistradores|v1|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~14_combout\,
	combout => \BancoRegistradores|inst2|Mux0~15_combout\);

-- Location: LCCOMB_X32_Y26_N28
\BancoRegistradores|ra|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|ra|31~feeder_combout\);

-- Location: LCFF_X32_Y26_N29
\BancoRegistradores|ra|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|31~regout\);

-- Location: LCFF_X31_Y26_N1
\BancoRegistradores|k1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|31~regout\);

-- Location: LCFF_X31_Y26_N3
\BancoRegistradores|s3|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|31~regout\);

-- Location: LCCOMB_X32_Y26_N20
\BancoRegistradores|s7|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|s7|31~feeder_combout\);

-- Location: LCFF_X32_Y26_N21
\BancoRegistradores|s7|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|31~regout\);

-- Location: LCCOMB_X31_Y26_N2
\BancoRegistradores|inst2|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|31~regout\,
	datad => \BancoRegistradores|s7|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~9_combout\);

-- Location: LCCOMB_X31_Y26_N0
\BancoRegistradores|inst2|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux0~9_combout\ & (\BancoRegistradores|ra|31~regout\)) # (!\BancoRegistradores|inst2|Mux0~9_combout\ & 
-- ((\BancoRegistradores|k1|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|31~regout\,
	datac => \BancoRegistradores|k1|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~9_combout\,
	combout => \BancoRegistradores|inst2|Mux0~10_combout\);

-- Location: LCCOMB_X22_Y22_N4
\BancoRegistradores|s5|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|s5|31~feeder_combout\);

-- Location: LCFF_X22_Y22_N5
\BancoRegistradores|s5|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|31~regout\);

-- Location: LCCOMB_X23_Y22_N8
\BancoRegistradores|t9|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t9|31~feeder_combout\);

-- Location: LCFF_X23_Y22_N9
\BancoRegistradores|t9|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|31~regout\);

-- Location: LCCOMB_X22_Y22_N22
\BancoRegistradores|s1|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|s1|31~feeder_combout\);

-- Location: LCFF_X22_Y22_N23
\BancoRegistradores|s1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|31~regout\);

-- Location: LCCOMB_X22_Y22_N0
\BancoRegistradores|inst2|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|31~regout\,
	datad => \BancoRegistradores|s1|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~2_combout\);

-- Location: LCCOMB_X22_Y22_N2
\BancoRegistradores|inst2|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux0~2_combout\ & (\BancoRegistradores|sp|31~regout\)) # (!\BancoRegistradores|inst2|Mux0~2_combout\ & 
-- ((\BancoRegistradores|s5|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~2_combout\,
	combout => \BancoRegistradores|inst2|Mux0~3_combout\);

-- Location: LCCOMB_X34_Y23_N20
\BancoRegistradores|gp|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|gp|31~feeder_combout\);

-- Location: LCFF_X34_Y23_N21
\BancoRegistradores|gp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|31~regout\);

-- Location: LCFF_X35_Y25_N23
\BancoRegistradores|s0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|31~regout\);

-- Location: LCCOMB_X34_Y23_N24
\BancoRegistradores|t8|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t8|31~feeder_combout\);

-- Location: LCFF_X34_Y23_N25
\BancoRegistradores|t8|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|31~regout\);

-- Location: LCCOMB_X35_Y25_N12
\BancoRegistradores|inst2|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|31~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|31~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~6_combout\);

-- Location: LCCOMB_X35_Y25_N18
\BancoRegistradores|inst2|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux0~6_combout\ & ((\BancoRegistradores|gp|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~6_combout\ & 
-- (\BancoRegistradores|s4|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|gp|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~6_combout\,
	combout => \BancoRegistradores|inst2|Mux0~7_combout\);

-- Location: LCCOMB_X33_Y22_N22
\BancoRegistradores|k0|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|k0|31~feeder_combout\);

-- Location: LCFF_X33_Y22_N23
\BancoRegistradores|k0|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|31~regout\);

-- Location: LCCOMB_X32_Y25_N4
\BancoRegistradores|fp|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|fp|31~feeder_combout\);

-- Location: LCFF_X32_Y25_N5
\BancoRegistradores|fp|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|31~regout\);

-- Location: LCCOMB_X33_Y25_N16
\BancoRegistradores|s2|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|s2|31~feeder_combout\);

-- Location: LCFF_X33_Y25_N17
\BancoRegistradores|s2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|31~regout\);

-- Location: LCCOMB_X33_Y22_N4
\BancoRegistradores|s6|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|s6|31~feeder_combout\);

-- Location: LCFF_X33_Y22_N5
\BancoRegistradores|s6|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|31~regout\);

-- Location: LCCOMB_X33_Y25_N18
\BancoRegistradores|inst2|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|31~regout\,
	datad => \BancoRegistradores|s6|31~regout\,
	combout => \BancoRegistradores|inst2|Mux0~4_combout\);

-- Location: LCCOMB_X32_Y25_N6
\BancoRegistradores|inst2|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux0~4_combout\ & ((\BancoRegistradores|fp|31~regout\))) # (!\BancoRegistradores|inst2|Mux0~4_combout\ & 
-- (\BancoRegistradores|k0|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|31~regout\,
	datac => \BancoRegistradores|fp|31~regout\,
	datad => \BancoRegistradores|inst2|Mux0~4_combout\,
	combout => \BancoRegistradores|inst2|Mux0~5_combout\);

-- Location: LCCOMB_X31_Y23_N4
\BancoRegistradores|inst2|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux0~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux0~7_combout\,
	datad => \BancoRegistradores|inst2|Mux0~5_combout\,
	combout => \BancoRegistradores|inst2|Mux0~8_combout\);

-- Location: LCCOMB_X30_Y23_N22
\BancoRegistradores|inst2|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux0~8_combout\ & (\BancoRegistradores|inst2|Mux0~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux0~8_combout\ & ((\BancoRegistradores|inst2|Mux0~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux0~10_combout\,
	datac => \BancoRegistradores|inst2|Mux0~3_combout\,
	datad => \BancoRegistradores|inst2|Mux0~8_combout\,
	combout => \BancoRegistradores|inst2|Mux0~11_combout\);

-- Location: LCCOMB_X30_Y23_N28
\BancoRegistradores|inst2|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux0~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux0~15_combout\,
	datad => \BancoRegistradores|inst2|Mux0~11_combout\,
	combout => \BancoRegistradores|inst2|Mux0~16_combout\);

-- Location: LCCOMB_X30_Y23_N6
\BancoRegistradores|inst2|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux0~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux0~16_combout\ & (\BancoRegistradores|inst2|Mux0~18_combout\)) # (!\BancoRegistradores|inst2|Mux0~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux0~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux0~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux0~1_combout\,
	datad => \BancoRegistradores|inst2|Mux0~16_combout\,
	combout => \BancoRegistradores|inst2|Mux0~19_combout\);

-- Location: LCCOMB_X28_Y19_N2
\inst13|u_3|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_6|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30)) # (!\inst2|f_0:30:u_x|u_1|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(30),
	datad => \inst2|f_0:30:u_x|u_1|Mux0~1_combout\,
	combout => \inst13|u_3|u_6|s~0_combout\);

-- Location: LCCOMB_X31_Y16_N8
\BancoRegistradores|t6|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|t6|30~feeder_combout\);

-- Location: LCFF_X31_Y16_N9
\BancoRegistradores|t6|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|30~regout\);

-- Location: LCFF_X30_Y16_N5
\BancoRegistradores|t7|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|30~regout\);

-- Location: LCFF_X30_Y16_N31
\BancoRegistradores|t4|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|30~regout\);

-- Location: LCCOMB_X31_Y23_N28
\BancoRegistradores|t5|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|t5|30~feeder_combout\);

-- Location: LCFF_X31_Y23_N29
\BancoRegistradores|t5|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|30~regout\);

-- Location: LCCOMB_X30_Y16_N30
\BancoRegistradores|inst2|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|30~regout\,
	datad => \BancoRegistradores|t5|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~17_combout\);

-- Location: LCCOMB_X30_Y16_N22
\BancoRegistradores|inst2|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux1~17_combout\ & ((\BancoRegistradores|t7|30~regout\))) # (!\BancoRegistradores|inst2|Mux1~17_combout\ 
-- & (\BancoRegistradores|t6|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|30~regout\,
	datac => \BancoRegistradores|t7|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~17_combout\,
	combout => \BancoRegistradores|inst2|Mux1~18_combout\);

-- Location: LCFF_X24_Y19_N3
\BancoRegistradores|t1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|30~regout\);

-- Location: LCFF_X25_Y22_N23
\BancoRegistradores|t3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|30~regout\);

-- Location: LCFF_X25_Y22_N13
\BancoRegistradores|t0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|30~regout\);

-- Location: LCFF_X24_Y19_N29
\BancoRegistradores|t2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|30~regout\);

-- Location: LCCOMB_X25_Y22_N12
\BancoRegistradores|inst2|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|30~regout\,
	datad => \BancoRegistradores|t2|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~10_combout\);

-- Location: LCCOMB_X25_Y22_N22
\BancoRegistradores|inst2|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux1~10_combout\ & ((\BancoRegistradores|t3|30~regout\))) # (!\BancoRegistradores|inst2|Mux1~10_combout\ 
-- & (\BancoRegistradores|t1|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|30~regout\,
	datac => \BancoRegistradores|t3|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~10_combout\,
	combout => \BancoRegistradores|inst2|Mux1~11_combout\);

-- Location: LCCOMB_X28_Y21_N18
\BancoRegistradores|v1|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|v1|30~feeder_combout\);

-- Location: LCFF_X28_Y21_N19
\BancoRegistradores|v1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|30~regout\);

-- Location: LCFF_X27_Y22_N15
\BancoRegistradores|at|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|30~regout\);

-- Location: LCCOMB_X28_Y25_N16
\BancoRegistradores|a3|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|a3|30~feeder_combout\);

-- Location: LCFF_X28_Y25_N17
\BancoRegistradores|a3|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|30~regout\);

-- Location: LCFF_X27_Y25_N5
\BancoRegistradores|a0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|30~regout\);

-- Location: LCFF_X28_Y19_N3
\BancoRegistradores|a1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|30~regout\);

-- Location: LCCOMB_X27_Y25_N12
\BancoRegistradores|inst2|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|30~regout\,
	datad => \BancoRegistradores|a1|30~regout\,
	combout => \BancoRegistradores|inst2|Mux1~12_combout\);

-- Location: LCCOMB_X27_Y25_N26
\BancoRegistradores|inst2|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux1~12_combout\ & ((\BancoRegistradores|a3|30~regout\))) # (!\BancoRegistradores|inst2|Mux1~12_combout\ 
-- & (\BancoRegistradores|a2|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a3|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~12_combout\,
	combout => \BancoRegistradores|inst2|Mux1~13_combout\);

-- Location: LCCOMB_X27_Y22_N12
\BancoRegistradores|inst2|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux1~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|30~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|30~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux1~13_combout\,
	combout => \BancoRegistradores|inst2|Mux1~14_combout\);

-- Location: LCCOMB_X27_Y22_N18
\BancoRegistradores|inst2|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux1~14_combout\ & ((\BancoRegistradores|v1|30~regout\))) # (!\BancoRegistradores|inst2|Mux1~14_combout\ & 
-- (\BancoRegistradores|v0|30~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|30~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v1|30~regout\,
	datad => \BancoRegistradores|inst2|Mux1~14_combout\,
	combout => \BancoRegistradores|inst2|Mux1~15_combout\);

-- Location: LCCOMB_X27_Y22_N28
\BancoRegistradores|inst2|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux1~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux1~11_combout\,
	datad => \BancoRegistradores|inst2|Mux1~15_combout\,
	combout => \BancoRegistradores|inst2|Mux1~16_combout\);

-- Location: LCCOMB_X27_Y22_N26
\BancoRegistradores|inst2|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux1~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux1~16_combout\ & ((\BancoRegistradores|inst2|Mux1~18_combout\))) # (!\BancoRegistradores|inst2|Mux1~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux1~9_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux1~9_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux1~18_combout\,
	datad => \BancoRegistradores|inst2|Mux1~16_combout\,
	combout => \BancoRegistradores|inst2|Mux1~19_combout\);

-- Location: LCCOMB_X28_Y21_N22
\inst13|u_0|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_5|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5)) # (!\inst2|f_0:5:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:5:u_x|u_1|Mux0~0_combout\,
	datab => \inst17|Equal1~0_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(5),
	combout => \inst13|u_0|u_5|s~0_combout\);

-- Location: LCFF_X25_Y22_N5
\BancoRegistradores|t0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|05~regout\);

-- Location: LCCOMB_X25_Y22_N4
\BancoRegistradores|inst2|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|05~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t0|05~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux26~0_combout\);

-- Location: LCCOMB_X25_Y22_N30
\BancoRegistradores|inst2|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~1_combout\ = (\BancoRegistradores|inst2|Mux26~0_combout\ & (((\BancoRegistradores|t3|05~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|inst2|Mux26~0_combout\ & (\BancoRegistradores|t2|05~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|05~regout\,
	datab => \BancoRegistradores|inst2|Mux26~0_combout\,
	datac => \BancoRegistradores|t3|05~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux26~1_combout\);

-- Location: LCCOMB_X24_Y22_N4
\BancoRegistradores|sp|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|sp|05~feeder_combout\);

-- Location: LCFF_X24_Y22_N5
\BancoRegistradores|sp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|05~regout\);

-- Location: LCCOMB_X23_Y18_N18
\BancoRegistradores|inst2|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|05~regout\,
	datad => \BancoRegistradores|t9|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~2_combout\);

-- Location: LCCOMB_X24_Y22_N6
\BancoRegistradores|inst2|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux26~2_combout\ & ((\BancoRegistradores|sp|05~regout\))) # (!\BancoRegistradores|inst2|Mux26~2_combout\ 
-- & (\BancoRegistradores|s5|05~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|05~regout\,
	datac => \BancoRegistradores|sp|05~regout\,
	datad => \BancoRegistradores|inst2|Mux26~2_combout\,
	combout => \BancoRegistradores|inst2|Mux26~3_combout\);

-- Location: LCCOMB_X28_Y23_N26
\BancoRegistradores|inst2|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|05~regout\,
	datad => \BancoRegistradores|s7|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~9_combout\);

-- Location: LCCOMB_X28_Y23_N16
\BancoRegistradores|inst2|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux26~9_combout\ & (\BancoRegistradores|ra|05~regout\)) # (!\BancoRegistradores|inst2|Mux26~9_combout\ 
-- & ((\BancoRegistradores|k1|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|05~regout\,
	datad => \BancoRegistradores|inst2|Mux26~9_combout\,
	combout => \BancoRegistradores|inst2|Mux26~10_combout\);

-- Location: LCFF_X32_Y22_N21
\BancoRegistradores|s2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|05~regout\);

-- Location: LCFF_X29_Y22_N31
\BancoRegistradores|s6|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|05~regout\);

-- Location: LCCOMB_X32_Y22_N26
\BancoRegistradores|inst2|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|05~regout\,
	datad => \BancoRegistradores|s6|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~4_combout\);

-- Location: LCFF_X32_Y22_N29
\BancoRegistradores|fp|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|05~regout\);

-- Location: LCCOMB_X28_Y22_N14
\BancoRegistradores|k0|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|k0|05~feeder_combout\);

-- Location: LCFF_X28_Y22_N15
\BancoRegistradores|k0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|05~regout\);

-- Location: LCCOMB_X32_Y22_N28
\BancoRegistradores|inst2|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux26~4_combout\ & (\BancoRegistradores|fp|05~regout\)) # (!\BancoRegistradores|inst2|Mux26~4_combout\ & 
-- ((\BancoRegistradores|k0|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|inst2|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|inst2|Mux26~4_combout\,
	datac => \BancoRegistradores|fp|05~regout\,
	datad => \BancoRegistradores|k0|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~5_combout\);

-- Location: LCCOMB_X29_Y26_N24
\BancoRegistradores|t8|05~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|05~feeder_combout\ = \inst13|u_0|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_5|s~0_combout\,
	combout => \BancoRegistradores|t8|05~feeder_combout\);

-- Location: LCFF_X29_Y26_N25
\BancoRegistradores|t8|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|05~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|05~regout\);

-- Location: LCCOMB_X34_Y26_N18
\BancoRegistradores|inst2|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|05~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~6_combout\);

-- Location: LCCOMB_X37_Y22_N12
\BancoRegistradores|inst2|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux26~6_combout\ & (\BancoRegistradores|gp|05~regout\)) # (!\BancoRegistradores|inst2|Mux26~6_combout\ & 
-- ((\BancoRegistradores|s4|05~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|05~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|05~regout\,
	datad => \BancoRegistradores|inst2|Mux26~6_combout\,
	combout => \BancoRegistradores|inst2|Mux26~7_combout\);

-- Location: LCCOMB_X32_Y22_N22
\BancoRegistradores|inst2|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux26~5_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|inst2|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux26~5_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|inst2|Mux26~7_combout\,
	combout => \BancoRegistradores|inst2|Mux26~8_combout\);

-- Location: LCCOMB_X32_Y22_N8
\BancoRegistradores|inst2|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux26~8_combout\ & ((\BancoRegistradores|inst2|Mux26~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux26~8_combout\ & (\BancoRegistradores|inst2|Mux26~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux26~3_combout\,
	datac => \BancoRegistradores|inst2|Mux26~10_combout\,
	datad => \BancoRegistradores|inst2|Mux26~8_combout\,
	combout => \BancoRegistradores|inst2|Mux26~11_combout\);

-- Location: LCFF_X30_Y18_N29
\BancoRegistradores|at|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|05~regout\);

-- Location: LCFF_X28_Y16_N7
\BancoRegistradores|a3|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|05~regout\);

-- Location: LCFF_X28_Y16_N5
\BancoRegistradores|a0|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|05~regout\);

-- Location: LCFF_X29_Y18_N19
\BancoRegistradores|a2|05\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|05~regout\);

-- Location: LCCOMB_X28_Y16_N4
\BancoRegistradores|inst2|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|05~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|05~regout\,
	datad => \BancoRegistradores|a2|05~regout\,
	combout => \BancoRegistradores|inst2|Mux26~12_combout\);

-- Location: LCCOMB_X29_Y16_N26
\BancoRegistradores|inst2|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~13_combout\ = (\BancoRegistradores|inst2|Mux26~12_combout\ & (((\BancoRegistradores|a3|05~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\BancoRegistradores|inst2|Mux26~12_combout\ & (\BancoRegistradores|a1|05~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|05~regout\,
	datab => \BancoRegistradores|a3|05~regout\,
	datac => \BancoRegistradores|inst2|Mux26~12_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux26~13_combout\);

-- Location: LCCOMB_X30_Y18_N28
\BancoRegistradores|inst2|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux26~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|05~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|05~regout\,
	datad => \BancoRegistradores|inst2|Mux26~13_combout\,
	combout => \BancoRegistradores|inst2|Mux26~14_combout\);

-- Location: LCCOMB_X30_Y18_N30
\BancoRegistradores|inst2|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux26~14_combout\ & (\BancoRegistradores|v1|05~regout\)) # (!\BancoRegistradores|inst2|Mux26~14_combout\ & 
-- ((\BancoRegistradores|v0|05~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|05~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|05~regout\,
	datad => \BancoRegistradores|inst2|Mux26~14_combout\,
	combout => \BancoRegistradores|inst2|Mux26~15_combout\);

-- Location: LCCOMB_X32_Y22_N18
\BancoRegistradores|inst2|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux26~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux26~11_combout\,
	datad => \BancoRegistradores|inst2|Mux26~15_combout\,
	combout => \BancoRegistradores|inst2|Mux26~16_combout\);

-- Location: LCCOMB_X32_Y22_N12
\BancoRegistradores|inst2|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux26~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux26~16_combout\ & (\BancoRegistradores|inst2|Mux26~18_combout\)) # (!\BancoRegistradores|inst2|Mux26~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux26~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux26~18_combout\,
	datab => \BancoRegistradores|inst2|Mux26~1_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux26~16_combout\,
	combout => \BancoRegistradores|inst2|Mux26~19_combout\);

-- Location: LCCOMB_X31_Y22_N4
\inst13|u_0|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_2|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2)) # (!\inst2|f_0:2:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(2),
	datad => \inst2|f_0:2:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_0|u_2|s~0_combout\);

-- Location: LCFF_X31_Y25_N31
\BancoRegistradores|fp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|02~regout\);

-- Location: LCCOMB_X29_Y22_N0
\BancoRegistradores|inst2|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|02~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|02~regout\,
	datad => \BancoRegistradores|s2|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~0_combout\);

-- Location: LCCOMB_X30_Y25_N6
\BancoRegistradores|inst2|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux29~0_combout\ & ((\BancoRegistradores|fp|02~regout\))) # (!\BancoRegistradores|inst2|Mux29~0_combout\ 
-- & (\BancoRegistradores|k0|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|02~regout\,
	datab => \BancoRegistradores|fp|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|inst2|Mux29~0_combout\,
	combout => \BancoRegistradores|inst2|Mux29~1_combout\);

-- Location: LCCOMB_X30_Y26_N16
\BancoRegistradores|ra|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|ra|02~feeder_combout\);

-- Location: LCFF_X30_Y26_N17
\BancoRegistradores|ra|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|02~regout\);

-- Location: LCCOMB_X30_Y26_N10
\BancoRegistradores|inst2|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s7|02~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|02~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|02~regout\,
	datab => \BancoRegistradores|s7|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux29~7_combout\);

-- Location: LCCOMB_X30_Y25_N30
\BancoRegistradores|inst2|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux29~7_combout\ & ((\BancoRegistradores|ra|02~regout\))) # (!\BancoRegistradores|inst2|Mux29~7_combout\ 
-- & (\BancoRegistradores|k1|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|02~regout\,
	datac => \BancoRegistradores|ra|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~7_combout\,
	combout => \BancoRegistradores|inst2|Mux29~8_combout\);

-- Location: LCFF_X23_Y18_N1
\BancoRegistradores|sp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|02~regout\);

-- Location: LCFF_X24_Y22_N1
\BancoRegistradores|s5|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|02~regout\);

-- Location: LCCOMB_X23_Y22_N0
\BancoRegistradores|t9|02~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t9|02~feeder_combout\ = \inst13|u_0|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_2|s~0_combout\,
	combout => \BancoRegistradores|t9|02~feeder_combout\);

-- Location: LCFF_X23_Y22_N1
\BancoRegistradores|t9|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t9|02~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|02~regout\);

-- Location: LCCOMB_X23_Y18_N30
\BancoRegistradores|inst2|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|02~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~2_combout\);

-- Location: LCCOMB_X23_Y18_N2
\BancoRegistradores|inst2|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux29~2_combout\ & (\BancoRegistradores|sp|02~regout\)) # (!\BancoRegistradores|inst2|Mux29~2_combout\ & 
-- ((\BancoRegistradores|s5|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|sp|02~regout\,
	datac => \BancoRegistradores|s5|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~2_combout\,
	combout => \BancoRegistradores|inst2|Mux29~3_combout\);

-- Location: LCFF_X31_Y25_N17
\BancoRegistradores|gp|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|02~regout\);

-- Location: LCCOMB_X28_Y20_N28
\BancoRegistradores|inst2|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|02~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|02~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~4_combout\);

-- Location: LCCOMB_X28_Y20_N2
\BancoRegistradores|inst2|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux29~4_combout\ & ((\BancoRegistradores|gp|02~regout\))) # (!\BancoRegistradores|inst2|Mux29~4_combout\ 
-- & (\BancoRegistradores|s4|02~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|02~regout\,
	datac => \BancoRegistradores|gp|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~4_combout\,
	combout => \BancoRegistradores|inst2|Mux29~5_combout\);

-- Location: LCCOMB_X31_Y18_N12
\BancoRegistradores|inst2|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux29~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux29~3_combout\,
	datad => \BancoRegistradores|inst2|Mux29~5_combout\,
	combout => \BancoRegistradores|inst2|Mux29~6_combout\);

-- Location: LCCOMB_X31_Y18_N14
\BancoRegistradores|inst2|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux29~6_combout\ & ((\BancoRegistradores|inst2|Mux29~8_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux29~6_combout\ & (\BancoRegistradores|inst2|Mux29~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux29~1_combout\,
	datac => \BancoRegistradores|inst2|Mux29~8_combout\,
	datad => \BancoRegistradores|inst2|Mux29~6_combout\,
	combout => \BancoRegistradores|inst2|Mux29~9_combout\);

-- Location: LCFF_X24_Y19_N19
\BancoRegistradores|t1|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|02~regout\);

-- Location: LCFF_X25_Y18_N5
\BancoRegistradores|t0|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|02~regout\);

-- Location: LCFF_X24_Y19_N17
\BancoRegistradores|t2|02\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|02~regout\);

-- Location: LCCOMB_X25_Y18_N10
\BancoRegistradores|inst2|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|02~regout\,
	datad => \BancoRegistradores|t2|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~10_combout\);

-- Location: LCCOMB_X25_Y18_N14
\BancoRegistradores|inst2|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux29~10_combout\ & (\BancoRegistradores|t3|02~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux29~10_combout\ & ((\BancoRegistradores|t1|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~10_combout\,
	combout => \BancoRegistradores|inst2|Mux29~11_combout\);

-- Location: LCCOMB_X30_Y17_N0
\BancoRegistradores|inst2|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|02~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|02~regout\,
	datad => \BancoRegistradores|a1|02~regout\,
	combout => \BancoRegistradores|inst2|Mux29~12_combout\);

-- Location: LCCOMB_X30_Y17_N18
\BancoRegistradores|inst2|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux29~12_combout\ & (\BancoRegistradores|a3|02~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux29~12_combout\ & ((\BancoRegistradores|a2|02~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|02~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~12_combout\,
	combout => \BancoRegistradores|inst2|Mux29~13_combout\);

-- Location: LCCOMB_X30_Y18_N22
\BancoRegistradores|inst2|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux29~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|02~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~13_combout\,
	combout => \BancoRegistradores|inst2|Mux29~14_combout\);

-- Location: LCCOMB_X30_Y18_N0
\BancoRegistradores|inst2|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux29~14_combout\ & (\BancoRegistradores|v1|02~regout\)) # (!\BancoRegistradores|inst2|Mux29~14_combout\ & 
-- ((\BancoRegistradores|v0|02~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|02~regout\,
	datac => \BancoRegistradores|v0|02~regout\,
	datad => \BancoRegistradores|inst2|Mux29~14_combout\,
	combout => \BancoRegistradores|inst2|Mux29~15_combout\);

-- Location: LCCOMB_X30_Y18_N16
\BancoRegistradores|inst2|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux29~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux29~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux29~11_combout\,
	datad => \BancoRegistradores|inst2|Mux29~15_combout\,
	combout => \BancoRegistradores|inst2|Mux29~16_combout\);

-- Location: LCCOMB_X31_Y18_N0
\BancoRegistradores|inst2|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux29~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux29~16_combout\ & (\BancoRegistradores|inst2|Mux29~18_combout\)) # (!\BancoRegistradores|inst2|Mux29~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux29~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux29~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux29~9_combout\,
	datad => \BancoRegistradores|inst2|Mux29~16_combout\,
	combout => \BancoRegistradores|inst2|Mux29~19_combout\);

-- Location: LCCOMB_X25_Y18_N24
\inst13|u_1|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_1|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9)) # (!\inst2|f_0:9:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(9),
	datad => \inst2|f_0:9:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_1|s~0_combout\);

-- Location: LCFF_X31_Y15_N1
\BancoRegistradores|t7|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|09~regout\);

-- Location: LCFF_X27_Y16_N17
\BancoRegistradores|t4|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|09~regout\);

-- Location: LCCOMB_X32_Y16_N20
\BancoRegistradores|t6|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|t6|09~feeder_combout\);

-- Location: LCFF_X32_Y16_N21
\BancoRegistradores|t6|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|09~regout\);

-- Location: LCCOMB_X27_Y16_N16
\BancoRegistradores|inst2|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|09~regout\,
	datad => \BancoRegistradores|t6|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~17_combout\);

-- Location: LCCOMB_X27_Y16_N18
\BancoRegistradores|t5|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|t5|09~feeder_combout\);

-- Location: LCFF_X27_Y16_N19
\BancoRegistradores|t5|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|09~regout\);

-- Location: LCCOMB_X31_Y15_N22
\BancoRegistradores|inst2|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux22~17_combout\ & (\BancoRegistradores|t7|09~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux22~17_combout\ & ((\BancoRegistradores|t5|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|09~regout\,
	datac => \BancoRegistradores|inst2|Mux22~17_combout\,
	datad => \BancoRegistradores|t5|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~18_combout\);

-- Location: LCCOMB_X25_Y23_N26
\BancoRegistradores|s4|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s4|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|s4|09~feeder_combout\);

-- Location: LCFF_X25_Y23_N27
\BancoRegistradores|s4|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s4|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|09~regout\);

-- Location: LCCOMB_X24_Y23_N20
\BancoRegistradores|gp|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|gp|09~feeder_combout\);

-- Location: LCFF_X24_Y23_N21
\BancoRegistradores|gp|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|09~regout\);

-- Location: LCCOMB_X25_Y23_N0
\BancoRegistradores|s0|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|s0|09~feeder_combout\);

-- Location: LCFF_X25_Y23_N1
\BancoRegistradores|s0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|09~regout\);

-- Location: LCCOMB_X24_Y23_N26
\BancoRegistradores|t8|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|t8|09~feeder_combout\);

-- Location: LCFF_X24_Y23_N27
\BancoRegistradores|t8|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|09~regout\);

-- Location: LCCOMB_X25_Y23_N22
\BancoRegistradores|inst2|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s0|09~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~6_combout\);

-- Location: LCCOMB_X25_Y23_N24
\BancoRegistradores|inst2|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux22~6_combout\ & ((\BancoRegistradores|gp|09~regout\))) # (!\BancoRegistradores|inst2|Mux22~6_combout\ 
-- & (\BancoRegistradores|s4|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|09~regout\,
	datac => \BancoRegistradores|gp|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~6_combout\,
	combout => \BancoRegistradores|inst2|Mux22~7_combout\);

-- Location: LCCOMB_X32_Y17_N14
\BancoRegistradores|inst2|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux22~5_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & \BancoRegistradores|inst2|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux22~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|inst2|Mux22~7_combout\,
	combout => \BancoRegistradores|inst2|Mux22~8_combout\);

-- Location: LCFF_X31_Y15_N29
\BancoRegistradores|k1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|09~regout\);

-- Location: LCFF_X30_Y26_N13
\BancoRegistradores|s3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|09~regout\);

-- Location: LCFF_X29_Y26_N27
\BancoRegistradores|s7|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|09~regout\);

-- Location: LCCOMB_X30_Y26_N12
\BancoRegistradores|inst2|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|09~regout\,
	datad => \BancoRegistradores|s7|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~9_combout\);

-- Location: LCCOMB_X32_Y15_N24
\BancoRegistradores|ra|09~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|09~feeder_combout\ = \inst13|u_1|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_1|s~0_combout\,
	combout => \BancoRegistradores|ra|09~feeder_combout\);

-- Location: LCFF_X32_Y15_N25
\BancoRegistradores|ra|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|09~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|09~regout\);

-- Location: LCCOMB_X31_Y15_N14
\BancoRegistradores|inst2|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux22~9_combout\ & ((\BancoRegistradores|ra|09~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux22~9_combout\ & (\BancoRegistradores|k1|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|09~regout\,
	datac => \BancoRegistradores|inst2|Mux22~9_combout\,
	datad => \BancoRegistradores|ra|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~10_combout\);

-- Location: LCCOMB_X32_Y17_N16
\BancoRegistradores|inst2|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux22~8_combout\ & ((\BancoRegistradores|inst2|Mux22~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux22~8_combout\ & (\BancoRegistradores|inst2|Mux22~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux22~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux22~8_combout\,
	datad => \BancoRegistradores|inst2|Mux22~10_combout\,
	combout => \BancoRegistradores|inst2|Mux22~11_combout\);

-- Location: LCFF_X32_Y17_N1
\BancoRegistradores|v1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|09~regout\);

-- Location: LCFF_X32_Y17_N7
\BancoRegistradores|v0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|09~regout\);

-- Location: LCFF_X31_Y17_N11
\BancoRegistradores|at|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|09~regout\);

-- Location: LCFF_X29_Y17_N9
\BancoRegistradores|a3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|09~regout\);

-- Location: LCFF_X31_Y17_N13
\BancoRegistradores|a1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|09~regout\);

-- Location: LCFF_X30_Y17_N15
\BancoRegistradores|a0|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|09~regout\);

-- Location: LCFF_X29_Y17_N15
\BancoRegistradores|a2|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|09~regout\);

-- Location: LCCOMB_X30_Y17_N14
\BancoRegistradores|inst2|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|09~regout\,
	datad => \BancoRegistradores|a2|09~regout\,
	combout => \BancoRegistradores|inst2|Mux22~12_combout\);

-- Location: LCCOMB_X31_Y17_N12
\BancoRegistradores|inst2|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux22~12_combout\ & (\BancoRegistradores|a3|09~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux22~12_combout\ & ((\BancoRegistradores|a1|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|09~regout\,
	datac => \BancoRegistradores|a1|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~12_combout\,
	combout => \BancoRegistradores|inst2|Mux22~13_combout\);

-- Location: LCCOMB_X31_Y17_N10
\BancoRegistradores|inst2|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux22~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|09~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~13_combout\,
	combout => \BancoRegistradores|inst2|Mux22~14_combout\);

-- Location: LCCOMB_X32_Y17_N6
\BancoRegistradores|inst2|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux22~14_combout\ & (\BancoRegistradores|v1|09~regout\)) # (!\BancoRegistradores|inst2|Mux22~14_combout\ & 
-- ((\BancoRegistradores|v0|09~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|09~regout\,
	datac => \BancoRegistradores|v0|09~regout\,
	datad => \BancoRegistradores|inst2|Mux22~14_combout\,
	combout => \BancoRegistradores|inst2|Mux22~15_combout\);

-- Location: LCCOMB_X32_Y17_N18
\BancoRegistradores|inst2|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux22~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux22~11_combout\,
	datad => \BancoRegistradores|inst2|Mux22~15_combout\,
	combout => \BancoRegistradores|inst2|Mux22~16_combout\);

-- Location: LCCOMB_X32_Y17_N28
\BancoRegistradores|inst2|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux22~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux22~16_combout\ & ((\BancoRegistradores|inst2|Mux22~18_combout\))) # (!\BancoRegistradores|inst2|Mux22~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux22~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux22~1_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux22~18_combout\,
	datad => \BancoRegistradores|inst2|Mux22~16_combout\,
	combout => \BancoRegistradores|inst2|Mux22~19_combout\);

-- Location: LCCOMB_X32_Y17_N30
\inst15|u_1|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_1|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9)) # (!\BancoRegistradores|inst2|Mux22~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux22~19_combout\,
	combout => \inst15|u_1|u_1|s~0_combout\);

-- Location: LCCOMB_X33_Y20_N8
\inst2|f_0:9:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:9:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux22~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_1|u_1|s~0_combout\ $ (\inst2|f_0:8:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux22~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_1|u_1|s~0_combout\,
	datad => \inst2|f_0:8:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:9:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCFF_X24_Y18_N25
\BancoRegistradores|t1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|09~regout\);

-- Location: LCFF_X25_Y17_N1
\BancoRegistradores|t3|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|09~regout\);

-- Location: LCCOMB_X24_Y18_N24
\BancoRegistradores|inst1|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~11_combout\ = (\BancoRegistradores|inst1|Mux22~10_combout\ & (((\BancoRegistradores|t3|09~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux22~10_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux22~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t1|09~regout\,
	datad => \BancoRegistradores|t3|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~11_combout\);

-- Location: LCCOMB_X30_Y17_N4
\BancoRegistradores|inst1|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a0|09~regout\,
	datac => \BancoRegistradores|a1|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux22~12_combout\);

-- Location: LCCOMB_X29_Y17_N8
\BancoRegistradores|inst1|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux22~12_combout\ & ((\BancoRegistradores|a3|09~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux22~12_combout\ & (\BancoRegistradores|a2|09~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a2|09~regout\,
	datac => \BancoRegistradores|a3|09~regout\,
	datad => \BancoRegistradores|inst1|Mux22~12_combout\,
	combout => \BancoRegistradores|inst1|Mux22~13_combout\);

-- Location: LCCOMB_X31_Y17_N18
\BancoRegistradores|inst1|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux22~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|09~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|09~regout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux22~13_combout\,
	combout => \BancoRegistradores|inst1|Mux22~14_combout\);

-- Location: LCCOMB_X32_Y17_N0
\BancoRegistradores|inst1|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux22~14_combout\ & ((\BancoRegistradores|v1|09~regout\))) # (!\BancoRegistradores|inst1|Mux22~14_combout\ & 
-- (\BancoRegistradores|v0|09~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|v0|09~regout\,
	datac => \BancoRegistradores|v1|09~regout\,
	datad => \BancoRegistradores|inst1|Mux22~14_combout\,
	combout => \BancoRegistradores|inst1|Mux22~15_combout\);

-- Location: LCCOMB_X33_Y23_N26
\BancoRegistradores|inst1|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux22~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux22~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux22~11_combout\,
	datad => \BancoRegistradores|inst1|Mux22~15_combout\,
	combout => \BancoRegistradores|inst1|Mux22~16_combout\);

-- Location: LCCOMB_X27_Y16_N26
\BancoRegistradores|inst1|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t5|09~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|09~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t4|09~regout\,
	datad => \BancoRegistradores|t5|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~17_combout\);

-- Location: LCCOMB_X32_Y16_N26
\BancoRegistradores|inst1|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux22~17_combout\ & (\BancoRegistradores|t7|09~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux22~17_combout\ & ((\BancoRegistradores|t6|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|09~regout\,
	datac => \BancoRegistradores|t6|09~regout\,
	datad => \BancoRegistradores|inst1|Mux22~17_combout\,
	combout => \BancoRegistradores|inst1|Mux22~18_combout\);

-- Location: LCCOMB_X24_Y23_N2
\BancoRegistradores|inst1|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|09~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|09~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t8|09~regout\,
	datac => \BancoRegistradores|s0|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux22~4_combout\);

-- Location: LCCOMB_X24_Y23_N24
\BancoRegistradores|inst1|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux22~4_combout\ & (\BancoRegistradores|gp|09~regout\)) # (!\BancoRegistradores|inst1|Mux22~4_combout\ & 
-- ((\BancoRegistradores|s4|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|09~regout\,
	datac => \BancoRegistradores|s4|09~regout\,
	datad => \BancoRegistradores|inst1|Mux22~4_combout\,
	combout => \BancoRegistradores|inst1|Mux22~5_combout\);

-- Location: LCFF_X24_Y21_N31
\BancoRegistradores|s5|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|09~regout\);

-- Location: LCFF_X24_Y17_N25
\BancoRegistradores|s1|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|09~regout\);

-- Location: LCFF_X24_Y17_N19
\BancoRegistradores|t9|09\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|09~regout\);

-- Location: LCCOMB_X24_Y17_N6
\BancoRegistradores|inst1|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s1|09~regout\,
	datad => \BancoRegistradores|t9|09~regout\,
	combout => \BancoRegistradores|inst1|Mux22~2_combout\);

-- Location: LCCOMB_X24_Y21_N30
\BancoRegistradores|inst1|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux22~2_combout\ & (\BancoRegistradores|sp|09~regout\)) # (!\BancoRegistradores|inst1|Mux22~2_combout\ & 
-- ((\BancoRegistradores|s5|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|09~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|09~regout\,
	datad => \BancoRegistradores|inst1|Mux22~2_combout\,
	combout => \BancoRegistradores|inst1|Mux22~3_combout\);

-- Location: LCCOMB_X32_Y23_N30
\BancoRegistradores|inst1|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux22~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux22~5_combout\,
	datad => \BancoRegistradores|inst1|Mux22~3_combout\,
	combout => \BancoRegistradores|inst1|Mux22~6_combout\);

-- Location: LCCOMB_X29_Y26_N26
\BancoRegistradores|inst1|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|09~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|09~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|09~regout\,
	datac => \BancoRegistradores|s7|09~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux22~7_combout\);

-- Location: LCCOMB_X32_Y15_N22
\BancoRegistradores|inst1|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux22~7_combout\ & (\BancoRegistradores|ra|09~regout\)) # (!\BancoRegistradores|inst1|Mux22~7_combout\ & 
-- ((\BancoRegistradores|k1|09~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|09~regout\,
	datab => \BancoRegistradores|k1|09~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|inst1|Mux22~7_combout\,
	combout => \BancoRegistradores|inst1|Mux22~8_combout\);

-- Location: LCCOMB_X33_Y23_N12
\BancoRegistradores|inst1|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux22~6_combout\ & ((\BancoRegistradores|inst1|Mux22~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux22~6_combout\ & (\BancoRegistradores|inst1|Mux22~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux22~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux22~6_combout\,
	datad => \BancoRegistradores|inst1|Mux22~8_combout\,
	combout => \BancoRegistradores|inst1|Mux22~9_combout\);

-- Location: LCCOMB_X33_Y23_N4
\BancoRegistradores|inst1|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux22~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux22~16_combout\ & (\BancoRegistradores|inst1|Mux22~18_combout\)) # (!\BancoRegistradores|inst1|Mux22~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux22~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux22~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux22~16_combout\,
	datac => \BancoRegistradores|inst1|Mux22~18_combout\,
	datad => \BancoRegistradores|inst1|Mux22~9_combout\,
	combout => \BancoRegistradores|inst1|Mux22~19_combout\);

-- Location: LCCOMB_X33_Y20_N22
\inst2|f_0:9:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:9:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & ((\BancoRegistradores|inst1|Mux22~19_combout\)))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & (\inst2|f_0:9:u_x|u_0|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \inst2|f_0:9:u_x|u_0|o_DOUT~0_combout\,
	datad => \BancoRegistradores|inst1|Mux22~19_combout\,
	combout => \inst2|f_0:9:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y23_N10
\inst13|u_1|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_0|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8)) # (!\inst2|f_0:8:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datac => \inst2|f_0:8:u_x|u_1|Mux0~0_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(8),
	combout => \inst13|u_1|u_0|s~0_combout\);

-- Location: LCFF_X25_Y18_N9
\BancoRegistradores|t0|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|08~regout\);

-- Location: LCCOMB_X25_Y18_N0
\BancoRegistradores|inst1|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t1|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|08~regout\,
	datab => \BancoRegistradores|t0|08~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux23~0_combout\);

-- Location: LCFF_X25_Y18_N27
\BancoRegistradores|t3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|08~regout\);

-- Location: LCCOMB_X25_Y18_N26
\BancoRegistradores|inst1|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux23~0_combout\ & (\BancoRegistradores|t3|08~regout\)) # (!\BancoRegistradores|inst1|Mux23~0_combout\ & 
-- ((\BancoRegistradores|t2|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux23~0_combout\,
	datac => \BancoRegistradores|t3|08~regout\,
	datad => \BancoRegistradores|t2|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~1_combout\);

-- Location: LCFF_X32_Y24_N15
\BancoRegistradores|t7|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|08~regout\);

-- Location: LCFF_X27_Y16_N1
\BancoRegistradores|t5|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|08~regout\);

-- Location: LCFF_X32_Y16_N25
\BancoRegistradores|t6|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|08~regout\);

-- Location: LCFF_X27_Y16_N11
\BancoRegistradores|t4|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|08~regout\);

-- Location: LCCOMB_X27_Y16_N12
\BancoRegistradores|inst1|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|08~regout\,
	datad => \BancoRegistradores|t4|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~17_combout\);

-- Location: LCCOMB_X27_Y16_N0
\BancoRegistradores|inst1|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux23~17_combout\ & (\BancoRegistradores|t7|08~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux23~17_combout\ & ((\BancoRegistradores|t5|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|08~regout\,
	datac => \BancoRegistradores|t5|08~regout\,
	datad => \BancoRegistradores|inst1|Mux23~17_combout\,
	combout => \BancoRegistradores|inst1|Mux23~18_combout\);

-- Location: LCFF_X28_Y23_N5
\BancoRegistradores|s3|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|08~regout\);

-- Location: LCFF_X29_Y23_N23
\BancoRegistradores|s7|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|08~regout\);

-- Location: LCCOMB_X29_Y23_N22
\BancoRegistradores|inst1|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|08~regout\,
	datac => \BancoRegistradores|s7|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux23~9_combout\);

-- Location: LCFF_X29_Y23_N9
\BancoRegistradores|ra|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|08~regout\);

-- Location: LCFF_X30_Y25_N29
\BancoRegistradores|k1|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|08~regout\);

-- Location: LCCOMB_X29_Y23_N8
\BancoRegistradores|inst1|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux23~9_combout\ & (\BancoRegistradores|ra|08~regout\)) # (!\BancoRegistradores|inst1|Mux23~9_combout\ 
-- & ((\BancoRegistradores|k1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux23~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux23~9_combout\,
	datac => \BancoRegistradores|ra|08~regout\,
	datad => \BancoRegistradores|k1|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~10_combout\);

-- Location: LCCOMB_X29_Y22_N18
\BancoRegistradores|inst1|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|08~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|08~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s2|08~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux23~4_combout\);

-- Location: LCCOMB_X25_Y25_N6
\BancoRegistradores|inst1|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux23~4_combout\ & ((\BancoRegistradores|fp|08~regout\))) # (!\BancoRegistradores|inst1|Mux23~4_combout\ 
-- & (\BancoRegistradores|k0|08~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|08~regout\,
	datac => \BancoRegistradores|inst1|Mux23~4_combout\,
	datad => \BancoRegistradores|fp|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~5_combout\);

-- Location: LCCOMB_X32_Y21_N6
\BancoRegistradores|gp|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|gp|08~feeder_combout\);

-- Location: LCFF_X32_Y21_N7
\BancoRegistradores|gp|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|08~regout\);

-- Location: LCCOMB_X25_Y23_N16
\BancoRegistradores|inst1|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|08~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|08~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|t8|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~6_combout\);

-- Location: LCCOMB_X25_Y23_N6
\BancoRegistradores|inst1|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux23~6_combout\ & (\BancoRegistradores|gp|08~regout\)) # (!\BancoRegistradores|inst1|Mux23~6_combout\ & 
-- ((\BancoRegistradores|s4|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|08~regout\,
	datac => \BancoRegistradores|inst1|Mux23~6_combout\,
	datad => \BancoRegistradores|s4|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~7_combout\);

-- Location: LCCOMB_X25_Y23_N20
\BancoRegistradores|inst1|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux23~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux23~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux23~5_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux23~7_combout\,
	combout => \BancoRegistradores|inst1|Mux23~8_combout\);

-- Location: LCFF_X24_Y22_N17
\BancoRegistradores|s5|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|08~regout\);

-- Location: LCFF_X24_Y18_N27
\BancoRegistradores|t9|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|08~regout\);

-- Location: LCCOMB_X24_Y18_N28
\BancoRegistradores|inst1|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|08~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s1|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t9|08~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s1|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~2_combout\);

-- Location: LCCOMB_X24_Y22_N8
\BancoRegistradores|inst1|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux23~2_combout\ & (\BancoRegistradores|sp|08~regout\)) # (!\BancoRegistradores|inst1|Mux23~2_combout\ & 
-- ((\BancoRegistradores|s5|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|08~regout\,
	datac => \BancoRegistradores|s5|08~regout\,
	datad => \BancoRegistradores|inst1|Mux23~2_combout\,
	combout => \BancoRegistradores|inst1|Mux23~3_combout\);

-- Location: LCCOMB_X25_Y23_N30
\BancoRegistradores|inst1|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux23~8_combout\ & (\BancoRegistradores|inst1|Mux23~10_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux23~8_combout\ & ((\BancoRegistradores|inst1|Mux23~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux23~10_combout\,
	datac => \BancoRegistradores|inst1|Mux23~8_combout\,
	datad => \BancoRegistradores|inst1|Mux23~3_combout\,
	combout => \BancoRegistradores|inst1|Mux23~11_combout\);

-- Location: LCCOMB_X27_Y18_N20
\BancoRegistradores|at|08~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|08~feeder_combout\ = \inst13|u_1|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_0|s~0_combout\,
	combout => \BancoRegistradores|at|08~feeder_combout\);

-- Location: LCFF_X27_Y18_N21
\BancoRegistradores|at|08\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|08~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|08~regout\);

-- Location: LCCOMB_X27_Y17_N30
\BancoRegistradores|inst1|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|08~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|a0|08~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|08~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|08~regout\,
	combout => \BancoRegistradores|inst1|Mux23~12_combout\);

-- Location: LCCOMB_X28_Y19_N22
\BancoRegistradores|inst1|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux23~12_combout\ & (\BancoRegistradores|a3|08~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux23~12_combout\ & ((\BancoRegistradores|a1|08~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a3|08~regout\,
	datac => \BancoRegistradores|a1|08~regout\,
	datad => \BancoRegistradores|inst1|Mux23~12_combout\,
	combout => \BancoRegistradores|inst1|Mux23~13_combout\);

-- Location: LCCOMB_X28_Y18_N10
\BancoRegistradores|inst1|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux23~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|08~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|at|08~regout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux23~13_combout\,
	combout => \BancoRegistradores|inst1|Mux23~14_combout\);

-- Location: LCCOMB_X28_Y21_N20
\BancoRegistradores|inst1|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux23~14_combout\ & (\BancoRegistradores|v1|08~regout\)) # (!\BancoRegistradores|inst1|Mux23~14_combout\ & 
-- ((\BancoRegistradores|v0|08~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|08~regout\,
	datab => \BancoRegistradores|v0|08~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|inst1|Mux23~14_combout\,
	combout => \BancoRegistradores|inst1|Mux23~15_combout\);

-- Location: LCCOMB_X29_Y19_N0
\BancoRegistradores|inst1|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux23~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux23~11_combout\,
	datad => \BancoRegistradores|inst1|Mux23~15_combout\,
	combout => \BancoRegistradores|inst1|Mux23~16_combout\);

-- Location: LCCOMB_X29_Y19_N6
\BancoRegistradores|inst1|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux23~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux23~16_combout\ & ((\BancoRegistradores|inst1|Mux23~18_combout\))) # (!\BancoRegistradores|inst1|Mux23~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux23~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux23~1_combout\,
	datac => \BancoRegistradores|inst1|Mux23~18_combout\,
	datad => \BancoRegistradores|inst1|Mux23~16_combout\,
	combout => \BancoRegistradores|inst1|Mux23~19_combout\);

-- Location: LCCOMB_X33_Y20_N16
\inst2|f_0:8:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:8:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\BancoRegistradores|inst1|Mux23~19_combout\ $ (\inst15|u_1|u_0|s~0_combout\ $ (\inst2|f_0:7:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux23~19_combout\,
	datac => \inst15|u_1|u_0|s~0_combout\,
	datad => \inst2|f_0:7:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:8:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N26
\inst2|f_0:8:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:8:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & ((\BancoRegistradores|inst1|Mux23~19_combout\)))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & (\inst2|f_0:8:u_x|u_0|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \inst2|f_0:8:u_x|u_0|o_DOUT~0_combout\,
	datad => \BancoRegistradores|inst1|Mux23~19_combout\,
	combout => \inst2|f_0:8:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y20_N4
\inst13|u_0|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_7|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7)) # (!\inst2|f_0:7:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(7),
	datad => \inst2|f_0:7:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_0|u_7|s~0_combout\);

-- Location: LCCOMB_X28_Y18_N12
\BancoRegistradores|t2|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|t2|07~feeder_combout\);

-- Location: LCFF_X28_Y18_N13
\BancoRegistradores|t2|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|07~regout\);

-- Location: LCCOMB_X24_Y18_N14
\BancoRegistradores|t1|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|t1|07~feeder_combout\);

-- Location: LCFF_X24_Y18_N15
\BancoRegistradores|t1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|07~regout\);

-- Location: LCCOMB_X25_Y18_N2
\BancoRegistradores|inst2|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|07~regout\,
	datad => \BancoRegistradores|t1|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\BancoRegistradores|inst2|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux24~0_combout\ & ((\BancoRegistradores|t3|07~regout\))) # (!\BancoRegistradores|inst2|Mux24~0_combout\ 
-- & (\BancoRegistradores|t2|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|07~regout\,
	datac => \BancoRegistradores|t3|07~regout\,
	datad => \BancoRegistradores|inst2|Mux24~0_combout\,
	combout => \BancoRegistradores|inst2|Mux24~1_combout\);

-- Location: LCCOMB_X23_Y18_N4
\BancoRegistradores|sp|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|sp|07~feeder_combout\);

-- Location: LCFF_X23_Y18_N5
\BancoRegistradores|sp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|07~regout\);

-- Location: LCFF_X24_Y21_N25
\BancoRegistradores|s5|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|07~regout\);

-- Location: LCCOMB_X23_Y18_N6
\BancoRegistradores|inst2|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~3_combout\ = (\BancoRegistradores|inst2|Mux24~2_combout\ & (((\BancoRegistradores|sp|07~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|inst2|Mux24~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s5|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux24~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|07~regout\,
	datad => \BancoRegistradores|s5|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~3_combout\);

-- Location: LCCOMB_X29_Y22_N14
\BancoRegistradores|inst2|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|07~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|s2|07~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s6|07~regout\,
	datac => \BancoRegistradores|s2|07~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	combout => \BancoRegistradores|inst2|Mux24~4_combout\);

-- Location: LCCOMB_X27_Y21_N6
\BancoRegistradores|inst2|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux24~4_combout\ & ((\BancoRegistradores|fp|07~regout\))) # (!\BancoRegistradores|inst2|Mux24~4_combout\ 
-- & (\BancoRegistradores|k0|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|07~regout\,
	datac => \BancoRegistradores|fp|07~regout\,
	datad => \BancoRegistradores|inst2|Mux24~4_combout\,
	combout => \BancoRegistradores|inst2|Mux24~5_combout\);

-- Location: LCCOMB_X27_Y21_N28
\BancoRegistradores|gp|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|gp|07~feeder_combout\);

-- Location: LCFF_X27_Y21_N29
\BancoRegistradores|gp|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|07~regout\);

-- Location: LCFF_X25_Y21_N17
\BancoRegistradores|s4|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|07~regout\);

-- Location: LCFF_X24_Y20_N25
\BancoRegistradores|t8|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|07~regout\);

-- Location: LCFF_X25_Y21_N27
\BancoRegistradores|s0|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|07~regout\);

-- Location: LCCOMB_X25_Y21_N24
\BancoRegistradores|inst2|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|07~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t8|07~regout\,
	datad => \BancoRegistradores|s0|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~6_combout\);

-- Location: LCCOMB_X27_Y21_N30
\BancoRegistradores|inst2|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux24~6_combout\ & (\BancoRegistradores|gp|07~regout\)) # (!\BancoRegistradores|inst2|Mux24~6_combout\ & 
-- ((\BancoRegistradores|s4|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|07~regout\,
	datac => \BancoRegistradores|s4|07~regout\,
	datad => \BancoRegistradores|inst2|Mux24~6_combout\,
	combout => \BancoRegistradores|inst2|Mux24~7_combout\);

-- Location: LCCOMB_X29_Y20_N8
\BancoRegistradores|inst2|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux24~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux24~5_combout\,
	datad => \BancoRegistradores|inst2|Mux24~7_combout\,
	combout => \BancoRegistradores|inst2|Mux24~8_combout\);

-- Location: LCFF_X30_Y26_N3
\BancoRegistradores|s3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|07~regout\);

-- Location: LCCOMB_X30_Y26_N4
\BancoRegistradores|inst2|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|07~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|07~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s7|07~regout\,
	datad => \BancoRegistradores|s3|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~9_combout\);

-- Location: LCCOMB_X30_Y25_N10
\BancoRegistradores|k1|07~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|07~feeder_combout\ = \inst13|u_0|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_7|s~0_combout\,
	combout => \BancoRegistradores|k1|07~feeder_combout\);

-- Location: LCFF_X30_Y25_N11
\BancoRegistradores|k1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|07~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|07~regout\);

-- Location: LCCOMB_X30_Y26_N26
\BancoRegistradores|inst2|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux24~9_combout\ & (\BancoRegistradores|ra|07~regout\)) # (!\BancoRegistradores|inst2|Mux24~9_combout\ 
-- & ((\BancoRegistradores|k1|07~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|inst2|Mux24~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|inst2|Mux24~9_combout\,
	datac => \BancoRegistradores|ra|07~regout\,
	datad => \BancoRegistradores|k1|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~10_combout\);

-- Location: LCCOMB_X29_Y20_N14
\BancoRegistradores|inst2|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux24~8_combout\ & ((\BancoRegistradores|inst2|Mux24~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux24~8_combout\ & (\BancoRegistradores|inst2|Mux24~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux24~3_combout\,
	datac => \BancoRegistradores|inst2|Mux24~8_combout\,
	datad => \BancoRegistradores|inst2|Mux24~10_combout\,
	combout => \BancoRegistradores|inst2|Mux24~11_combout\);

-- Location: LCFF_X28_Y21_N9
\BancoRegistradores|v1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|07~regout\);

-- Location: LCFF_X31_Y17_N31
\BancoRegistradores|a1|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|07~regout\);

-- Location: LCCOMB_X27_Y25_N20
\BancoRegistradores|inst2|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|07~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|07~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a0|07~regout\,
	datab => \BancoRegistradores|a2|07~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux24~12_combout\);

-- Location: LCFF_X27_Y17_N25
\BancoRegistradores|a3|07\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|07~regout\);

-- Location: LCCOMB_X31_Y17_N0
\BancoRegistradores|inst2|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux24~12_combout\ & ((\BancoRegistradores|a3|07~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux24~12_combout\ & (\BancoRegistradores|a1|07~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a1|07~regout\,
	datac => \BancoRegistradores|inst2|Mux24~12_combout\,
	datad => \BancoRegistradores|a3|07~regout\,
	combout => \BancoRegistradores|inst2|Mux24~13_combout\);

-- Location: LCCOMB_X31_Y17_N20
\BancoRegistradores|inst2|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux24~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|07~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|07~regout\,
	datad => \BancoRegistradores|inst2|Mux24~13_combout\,
	combout => \BancoRegistradores|inst2|Mux24~14_combout\);

-- Location: LCCOMB_X28_Y21_N2
\BancoRegistradores|inst2|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux24~14_combout\ & ((\BancoRegistradores|v1|07~regout\))) # (!\BancoRegistradores|inst2|Mux24~14_combout\ & 
-- (\BancoRegistradores|v0|07~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v0|07~regout\,
	datac => \BancoRegistradores|v1|07~regout\,
	datad => \BancoRegistradores|inst2|Mux24~14_combout\,
	combout => \BancoRegistradores|inst2|Mux24~15_combout\);

-- Location: LCCOMB_X29_Y20_N28
\BancoRegistradores|inst2|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux24~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux24~11_combout\,
	datad => \BancoRegistradores|inst2|Mux24~15_combout\,
	combout => \BancoRegistradores|inst2|Mux24~16_combout\);

-- Location: LCCOMB_X29_Y20_N30
\BancoRegistradores|inst2|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux24~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux24~16_combout\ & (\BancoRegistradores|inst2|Mux24~18_combout\)) # (!\BancoRegistradores|inst2|Mux24~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux24~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux24~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux24~1_combout\,
	datad => \BancoRegistradores|inst2|Mux24~16_combout\,
	combout => \BancoRegistradores|inst2|Mux24~19_combout\);

-- Location: LCCOMB_X29_Y20_N24
\inst15|u_0|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_7|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7)) # (!\BancoRegistradores|inst2|Mux24~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux24~19_combout\,
	combout => \inst15|u_0|u_7|s~0_combout\);

-- Location: LCCOMB_X25_Y20_N12
\inst2|f_0:7:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:7:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux24~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_0|u_7|s~0_combout\ $ (\inst2|f_0:6:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_0|u_7|s~0_combout\,
	datad => \inst2|f_0:6:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:7:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X25_Y20_N2
\inst2|f_0:7:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:7:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:7:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux24~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux24~19_combout\,
	datab => \inst18|op\(1),
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:7:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:7:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y22_N12
\inst13|u_0|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_6|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6)) # (!\inst2|f_0:6:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(6),
	datad => \inst2|f_0:6:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_0|u_6|s~0_combout\);

-- Location: LCFF_X30_Y25_N23
\BancoRegistradores|k0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|06~regout\);

-- Location: LCCOMB_X29_Y22_N12
\BancoRegistradores|inst2|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s2|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s6|06~regout\,
	datad => \BancoRegistradores|s2|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~0_combout\);

-- Location: LCCOMB_X30_Y25_N8
\BancoRegistradores|inst2|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux25~0_combout\ & ((\BancoRegistradores|fp|06~regout\))) # (!\BancoRegistradores|inst2|Mux25~0_combout\ 
-- & (\BancoRegistradores|k0|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|06~regout\,
	datac => \BancoRegistradores|fp|06~regout\,
	datad => \BancoRegistradores|inst2|Mux25~0_combout\,
	combout => \BancoRegistradores|inst2|Mux25~1_combout\);

-- Location: LCFF_X29_Y23_N31
\BancoRegistradores|ra|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|06~regout\);

-- Location: LCFF_X30_Y25_N3
\BancoRegistradores|k1|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|06~regout\);

-- Location: LCCOMB_X29_Y23_N30
\BancoRegistradores|inst2|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~8_combout\ = (\BancoRegistradores|inst2|Mux25~7_combout\ & (((\BancoRegistradores|ra|06~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (!\BancoRegistradores|inst2|Mux25~7_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|k1|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux25~7_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|06~regout\,
	datad => \BancoRegistradores|k1|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~8_combout\);

-- Location: LCCOMB_X25_Y21_N12
\BancoRegistradores|inst2|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|06~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t8|06~regout\,
	datad => \BancoRegistradores|s0|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~4_combout\);

-- Location: LCCOMB_X27_Y21_N12
\BancoRegistradores|inst2|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux25~4_combout\ & (\BancoRegistradores|gp|06~regout\)) # (!\BancoRegistradores|inst2|Mux25~4_combout\ & 
-- ((\BancoRegistradores|s4|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|06~regout\,
	datac => \BancoRegistradores|s4|06~regout\,
	datad => \BancoRegistradores|inst2|Mux25~4_combout\,
	combout => \BancoRegistradores|inst2|Mux25~5_combout\);

-- Location: LCCOMB_X23_Y18_N14
\BancoRegistradores|inst2|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|06~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~2_combout\);

-- Location: LCCOMB_X24_Y22_N10
\BancoRegistradores|inst2|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux25~2_combout\ & (\BancoRegistradores|sp|06~regout\)) # (!\BancoRegistradores|inst2|Mux25~2_combout\ & 
-- ((\BancoRegistradores|s5|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|06~regout\,
	datab => \BancoRegistradores|s5|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|inst2|Mux25~2_combout\,
	combout => \BancoRegistradores|inst2|Mux25~3_combout\);

-- Location: LCCOMB_X30_Y23_N12
\BancoRegistradores|inst2|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux25~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux25~5_combout\,
	datad => \BancoRegistradores|inst2|Mux25~3_combout\,
	combout => \BancoRegistradores|inst2|Mux25~6_combout\);

-- Location: LCCOMB_X30_Y23_N14
\BancoRegistradores|inst2|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux25~6_combout\ & ((\BancoRegistradores|inst2|Mux25~8_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux25~6_combout\ & (\BancoRegistradores|inst2|Mux25~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux25~1_combout\,
	datac => \BancoRegistradores|inst2|Mux25~8_combout\,
	datad => \BancoRegistradores|inst2|Mux25~6_combout\,
	combout => \BancoRegistradores|inst2|Mux25~9_combout\);

-- Location: LCCOMB_X25_Y18_N12
\BancoRegistradores|inst2|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # (\BancoRegistradores|t2|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|06~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t0|06~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|t2|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~10_combout\);

-- Location: LCCOMB_X24_Y20_N16
\BancoRegistradores|inst2|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux25~10_combout\ & ((\BancoRegistradores|t3|06~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux25~10_combout\ & (\BancoRegistradores|t1|06~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux25~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t1|06~regout\,
	datac => \BancoRegistradores|inst2|Mux25~10_combout\,
	datad => \BancoRegistradores|t3|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~11_combout\);

-- Location: LCFF_X30_Y18_N11
\BancoRegistradores|v0|06\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|06~regout\);

-- Location: LCCOMB_X30_Y17_N8
\BancoRegistradores|inst2|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|06~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|06~regout\,
	datad => \BancoRegistradores|a1|06~regout\,
	combout => \BancoRegistradores|inst2|Mux25~12_combout\);

-- Location: LCCOMB_X30_Y17_N30
\BancoRegistradores|inst2|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux25~12_combout\ & (\BancoRegistradores|a3|06~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux25~12_combout\ & ((\BancoRegistradores|a2|06~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|06~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|06~regout\,
	datad => \BancoRegistradores|inst2|Mux25~12_combout\,
	combout => \BancoRegistradores|inst2|Mux25~13_combout\);

-- Location: LCCOMB_X30_Y18_N12
\BancoRegistradores|inst2|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux25~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|06~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|06~regout\,
	datad => \BancoRegistradores|inst2|Mux25~13_combout\,
	combout => \BancoRegistradores|inst2|Mux25~14_combout\);

-- Location: LCCOMB_X30_Y18_N10
\BancoRegistradores|inst2|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux25~14_combout\ & (\BancoRegistradores|v1|06~regout\)) # (!\BancoRegistradores|inst2|Mux25~14_combout\ & 
-- ((\BancoRegistradores|v0|06~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|06~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|06~regout\,
	datad => \BancoRegistradores|inst2|Mux25~14_combout\,
	combout => \BancoRegistradores|inst2|Mux25~15_combout\);

-- Location: LCCOMB_X30_Y23_N0
\BancoRegistradores|inst2|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux31~4_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux25~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux25~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux25~11_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux25~15_combout\,
	combout => \BancoRegistradores|inst2|Mux25~16_combout\);

-- Location: LCCOMB_X30_Y23_N10
\BancoRegistradores|inst2|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux25~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux25~16_combout\ & (\BancoRegistradores|inst2|Mux25~18_combout\)) # (!\BancoRegistradores|inst2|Mux25~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux25~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux25~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux25~9_combout\,
	datad => \BancoRegistradores|inst2|Mux25~16_combout\,
	combout => \BancoRegistradores|inst2|Mux25~19_combout\);

-- Location: LCCOMB_X30_Y23_N24
\inst15|u_0|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_6|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6)) # (!\BancoRegistradores|inst2|Mux25~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	datad => \BancoRegistradores|inst2|Mux25~19_combout\,
	combout => \inst15|u_0|u_6|s~0_combout\);

-- Location: LCCOMB_X33_Y20_N4
\inst2|f_0:6:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:6:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\inst15|u_0|u_6|s~0_combout\ $ (\BancoRegistradores|inst1|Mux25~19_combout\ $ (\inst2|f_0:5:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_0|u_6|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux25~19_combout\,
	datad => \inst2|f_0:5:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:6:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N18
\inst2|f_0:6:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:6:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & ((\BancoRegistradores|inst1|Mux25~19_combout\)))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & (\inst2|f_0:6:u_x|u_0|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \inst2|f_0:6:u_x|u_0|o_DOUT~0_combout\,
	datad => \BancoRegistradores|inst1|Mux25~19_combout\,
	combout => \inst2|f_0:6:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y20_N22
\inst13|u_0|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_4|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4)) # (!\inst2|f_0:4:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst2|f_0:4:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_0|u_4|s~0_combout\);

-- Location: LCFF_X30_Y16_N7
\BancoRegistradores|t7|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|04~regout\);

-- Location: LCCOMB_X31_Y16_N2
\BancoRegistradores|inst1|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t6|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t4|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t6|04~regout\,
	datad => \BancoRegistradores|t4|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~17_combout\);

-- Location: LCCOMB_X31_Y16_N24
\BancoRegistradores|inst1|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux27~17_combout\ & (\BancoRegistradores|t7|04~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux27~17_combout\ & ((\BancoRegistradores|t5|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|04~regout\,
	datac => \BancoRegistradores|t5|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~17_combout\,
	combout => \BancoRegistradores|inst1|Mux27~18_combout\);

-- Location: LCCOMB_X24_Y20_N4
\BancoRegistradores|inst1|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|04~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|04~regout\,
	datad => \BancoRegistradores|t1|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~0_combout\);

-- Location: LCCOMB_X28_Y22_N26
\BancoRegistradores|inst1|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux27~0_combout\ & ((\BancoRegistradores|t3|04~regout\))) # (!\BancoRegistradores|inst1|Mux27~0_combout\ 
-- & (\BancoRegistradores|t2|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux27~0_combout\,
	datad => \BancoRegistradores|t3|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~1_combout\);

-- Location: LCCOMB_X23_Y22_N30
\BancoRegistradores|inst1|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|04~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|04~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|04~regout\,
	datad => \BancoRegistradores|s1|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~2_combout\);

-- Location: LCCOMB_X24_Y22_N18
\BancoRegistradores|inst1|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux27~2_combout\ & ((\BancoRegistradores|sp|04~regout\))) # (!\BancoRegistradores|inst1|Mux27~2_combout\ 
-- & (\BancoRegistradores|s5|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|inst1|Mux27~2_combout\,
	datad => \BancoRegistradores|sp|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~3_combout\);

-- Location: LCCOMB_X29_Y26_N30
\BancoRegistradores|inst1|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|04~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s3|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s7|04~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s3|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~9_combout\);

-- Location: LCCOMB_X28_Y26_N2
\BancoRegistradores|inst1|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux27~9_combout\ & ((\BancoRegistradores|ra|04~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux27~9_combout\ & (\BancoRegistradores|k1|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|ra|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~9_combout\,
	combout => \BancoRegistradores|inst1|Mux27~10_combout\);

-- Location: LCCOMB_X28_Y20_N12
\BancoRegistradores|inst1|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|04~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|04~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|t8|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~6_combout\);

-- Location: LCCOMB_X28_Y20_N24
\BancoRegistradores|inst1|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux27~6_combout\ & (\BancoRegistradores|gp|04~regout\)) # (!\BancoRegistradores|inst1|Mux27~6_combout\ & 
-- ((\BancoRegistradores|s4|04~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|04~regout\,
	datac => \BancoRegistradores|s4|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~6_combout\,
	combout => \BancoRegistradores|inst1|Mux27~7_combout\);

-- Location: LCCOMB_X29_Y22_N6
\BancoRegistradores|inst1|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|04~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s2|04~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|04~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux27~4_combout\);

-- Location: LCCOMB_X28_Y22_N0
\BancoRegistradores|inst1|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux27~4_combout\ & ((\BancoRegistradores|fp|04~regout\))) # (!\BancoRegistradores|inst1|Mux27~4_combout\ 
-- & (\BancoRegistradores|k0|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|04~regout\,
	datac => \BancoRegistradores|fp|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~4_combout\,
	combout => \BancoRegistradores|inst1|Mux27~5_combout\);

-- Location: LCCOMB_X28_Y20_N26
\BancoRegistradores|inst1|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux27~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux27~7_combout\,
	datad => \BancoRegistradores|inst1|Mux27~5_combout\,
	combout => \BancoRegistradores|inst1|Mux27~8_combout\);

-- Location: LCCOMB_X28_Y20_N8
\BancoRegistradores|inst1|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux27~8_combout\ & ((\BancoRegistradores|inst1|Mux27~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux27~8_combout\ & (\BancoRegistradores|inst1|Mux27~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux27~3_combout\,
	datac => \BancoRegistradores|inst1|Mux27~10_combout\,
	datad => \BancoRegistradores|inst1|Mux27~8_combout\,
	combout => \BancoRegistradores|inst1|Mux27~11_combout\);

-- Location: LCCOMB_X29_Y18_N20
\BancoRegistradores|v1|04~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|04~feeder_combout\ = \inst13|u_0|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_4|s~0_combout\,
	combout => \BancoRegistradores|v1|04~feeder_combout\);

-- Location: LCFF_X29_Y18_N21
\BancoRegistradores|v1|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|04~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|04~regout\);

-- Location: LCFF_X29_Y17_N3
\BancoRegistradores|a3|04\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|04~regout\);

-- Location: LCCOMB_X29_Y17_N28
\BancoRegistradores|inst1|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|04~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|04~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|04~regout\,
	datad => \BancoRegistradores|a2|04~regout\,
	combout => \BancoRegistradores|inst1|Mux27~12_combout\);

-- Location: LCCOMB_X29_Y17_N2
\BancoRegistradores|inst1|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux27~12_combout\ & ((\BancoRegistradores|a3|04~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux27~12_combout\ & (\BancoRegistradores|a1|04~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|04~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~12_combout\,
	combout => \BancoRegistradores|inst1|Mux27~13_combout\);

-- Location: LCCOMB_X29_Y17_N10
\BancoRegistradores|inst1|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux27~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|04~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|at|04~regout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux27~13_combout\,
	combout => \BancoRegistradores|inst1|Mux27~14_combout\);

-- Location: LCCOMB_X29_Y18_N2
\BancoRegistradores|inst1|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux27~14_combout\ & ((\BancoRegistradores|v1|04~regout\))) # (!\BancoRegistradores|inst1|Mux27~14_combout\ & 
-- (\BancoRegistradores|v0|04~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|04~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|04~regout\,
	datad => \BancoRegistradores|inst1|Mux27~14_combout\,
	combout => \BancoRegistradores|inst1|Mux27~15_combout\);

-- Location: LCCOMB_X28_Y20_N30
\BancoRegistradores|inst1|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux8~0_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux27~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux27~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux27~11_combout\,
	datad => \BancoRegistradores|inst1|Mux27~15_combout\,
	combout => \BancoRegistradores|inst1|Mux27~16_combout\);

-- Location: LCCOMB_X28_Y20_N4
\BancoRegistradores|inst1|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux27~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux27~16_combout\ & (\BancoRegistradores|inst1|Mux27~18_combout\)) # (!\BancoRegistradores|inst1|Mux27~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux27~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux27~18_combout\,
	datac => \BancoRegistradores|inst1|Mux27~1_combout\,
	datad => \BancoRegistradores|inst1|Mux27~16_combout\,
	combout => \BancoRegistradores|inst1|Mux27~19_combout\);

-- Location: LCCOMB_X32_Y20_N8
\inst2|f_0:4:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:4:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\BancoRegistradores|inst1|Mux27~19_combout\ $ (\inst15|u_0|u_4|s~0_combout\ $ (\inst2|f_0:3:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux27~19_combout\,
	datac => \inst15|u_0|u_4|s~0_combout\,
	datad => \inst2|f_0:3:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:4:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X25_Y20_N30
\inst2|f_0:4:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:4:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux27~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:4:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux27~19_combout\,
	datad => \inst2|f_0:4:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:4:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y23_N20
\inst15|u_3|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_7|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux0~19_combout\,
	combout => \inst15|u_3|u_7|s~0_combout\);

-- Location: LCCOMB_X24_Y19_N20
\BancoRegistradores|inst1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t1|30~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|30~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|30~regout\,
	datab => \BancoRegistradores|t1|30~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux1~0_combout\);

-- Location: LCCOMB_X24_Y19_N30
\BancoRegistradores|inst1|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux1~0_combout\ & ((\BancoRegistradores|t3|30~regout\))) # (!\BancoRegistradores|inst1|Mux1~0_combout\ & 
-- (\BancoRegistradores|t2|30~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t2|30~regout\,
	datac => \BancoRegistradores|inst1|Mux1~0_combout\,
	datad => \BancoRegistradores|t3|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~1_combout\);

-- Location: LCFF_X27_Y22_N25
\BancoRegistradores|v0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|30~regout\);

-- Location: LCCOMB_X27_Y25_N10
\BancoRegistradores|a2|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|a2|30~feeder_combout\);

-- Location: LCFF_X27_Y25_N11
\BancoRegistradores|a2|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|30~regout\);

-- Location: LCCOMB_X27_Y25_N4
\BancoRegistradores|inst1|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|30~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|30~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a2|30~regout\,
	datac => \BancoRegistradores|a0|30~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux1~12_combout\);

-- Location: LCCOMB_X27_Y25_N30
\BancoRegistradores|inst1|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~13_combout\ = (\BancoRegistradores|inst1|Mux1~12_combout\ & ((\BancoRegistradores|a3|30~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux1~12_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & \BancoRegistradores|a1|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|30~regout\,
	datab => \BancoRegistradores|inst1|Mux1~12_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a1|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~13_combout\);

-- Location: LCCOMB_X27_Y22_N14
\BancoRegistradores|inst1|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & (\BancoRegistradores|inst1|Mux1~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- ((\BancoRegistradores|at|30~regout\))))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux1~13_combout\,
	datac => \BancoRegistradores|at|30~regout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux1~14_combout\);

-- Location: LCCOMB_X27_Y22_N24
\BancoRegistradores|inst1|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux1~14_combout\ & (\BancoRegistradores|v1|30~regout\)) # (!\BancoRegistradores|inst1|Mux1~14_combout\ & 
-- ((\BancoRegistradores|v0|30~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|v1|30~regout\,
	datac => \BancoRegistradores|v0|30~regout\,
	datad => \BancoRegistradores|inst1|Mux1~14_combout\,
	combout => \BancoRegistradores|inst1|Mux1~15_combout\);

-- Location: LCFF_X28_Y24_N29
\BancoRegistradores|k0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|30~regout\);

-- Location: LCCOMB_X31_Y21_N30
\BancoRegistradores|fp|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|fp|30~feeder_combout\);

-- Location: LCFF_X31_Y21_N31
\BancoRegistradores|fp|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|30~regout\);

-- Location: LCCOMB_X28_Y24_N28
\BancoRegistradores|inst1|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~5_combout\ = (\BancoRegistradores|inst1|Mux1~4_combout\ & (((\BancoRegistradores|fp|30~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # (!\BancoRegistradores|inst1|Mux1~4_combout\ 
-- & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|k0|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux1~4_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|30~regout\,
	datad => \BancoRegistradores|fp|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~5_combout\);

-- Location: LCFF_X28_Y20_N17
\BancoRegistradores|s4|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|30~regout\);

-- Location: LCFF_X28_Y20_N19
\BancoRegistradores|s0|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|30~regout\);

-- Location: LCCOMB_X24_Y20_N18
\BancoRegistradores|t8|30~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|30~feeder_combout\ = \inst13|u_3|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_6|s~0_combout\,
	combout => \BancoRegistradores|t8|30~feeder_combout\);

-- Location: LCFF_X24_Y20_N19
\BancoRegistradores|t8|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|30~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|30~regout\);

-- Location: LCCOMB_X24_Y20_N20
\BancoRegistradores|inst1|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|30~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s0|30~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s0|30~regout\,
	datad => \BancoRegistradores|t8|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~6_combout\);

-- Location: LCCOMB_X28_Y24_N26
\BancoRegistradores|inst1|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux1~6_combout\ & (\BancoRegistradores|gp|30~regout\)) # (!\BancoRegistradores|inst1|Mux1~6_combout\ & 
-- ((\BancoRegistradores|s4|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|30~regout\,
	datad => \BancoRegistradores|inst1|Mux1~6_combout\,
	combout => \BancoRegistradores|inst1|Mux1~7_combout\);

-- Location: LCCOMB_X28_Y24_N20
\BancoRegistradores|inst1|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux1~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux1~5_combout\,
	datad => \BancoRegistradores|inst1|Mux1~7_combout\,
	combout => \BancoRegistradores|inst1|Mux1~8_combout\);

-- Location: LCFF_X29_Y23_N19
\BancoRegistradores|s7|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|30~regout\);

-- Location: LCCOMB_X29_Y25_N20
\BancoRegistradores|inst1|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|30~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|30~regout\,
	datab => \BancoRegistradores|s7|30~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux1~9_combout\);

-- Location: LCFF_X28_Y23_N13
\BancoRegistradores|k1|30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|30~regout\);

-- Location: LCCOMB_X29_Y25_N12
\BancoRegistradores|inst1|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux1~9_combout\ & (\BancoRegistradores|ra|30~regout\)) # (!\BancoRegistradores|inst1|Mux1~9_combout\ & 
-- ((\BancoRegistradores|k1|30~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|30~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|inst1|Mux1~9_combout\,
	datad => \BancoRegistradores|k1|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~10_combout\);

-- Location: LCCOMB_X31_Y21_N12
\BancoRegistradores|inst1|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~11_combout\ = (\BancoRegistradores|inst1|Mux1~8_combout\ & (((\BancoRegistradores|inst1|Mux1~10_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux1~8_combout\ & (\BancoRegistradores|inst1|Mux1~3_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux1~3_combout\,
	datab => \BancoRegistradores|inst1|Mux1~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux1~10_combout\,
	combout => \BancoRegistradores|inst1|Mux1~11_combout\);

-- Location: LCCOMB_X24_Y19_N4
\BancoRegistradores|inst1|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux8~0_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- ((\BancoRegistradores|inst1|Mux1~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux1~15_combout\,
	datad => \BancoRegistradores|inst1|Mux1~11_combout\,
	combout => \BancoRegistradores|inst1|Mux1~16_combout\);

-- Location: LCCOMB_X30_Y16_N4
\BancoRegistradores|inst1|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~18_combout\ = (\BancoRegistradores|inst1|Mux1~17_combout\ & (((\BancoRegistradores|t7|30~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux1~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|30~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux1~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t7|30~regout\,
	datad => \BancoRegistradores|t5|30~regout\,
	combout => \BancoRegistradores|inst1|Mux1~18_combout\);

-- Location: LCCOMB_X24_Y19_N22
\BancoRegistradores|inst1|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux1~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux1~16_combout\ & ((\BancoRegistradores|inst1|Mux1~18_combout\))) # (!\BancoRegistradores|inst1|Mux1~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux1~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux1~1_combout\,
	datac => \BancoRegistradores|inst1|Mux1~16_combout\,
	datad => \BancoRegistradores|inst1|Mux1~18_combout\,
	combout => \BancoRegistradores|inst1|Mux1~19_combout\);

-- Location: LCCOMB_X32_Y19_N12
\inst2|f_0:30:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:30:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux1~19_combout\ & ((\inst2|f_0:29:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_3|u_6|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux1~19_combout\ & 
-- (\inst2|f_0:29:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_3|u_6|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_6|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux1~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:29:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:30:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X32_Y19_N30
\inst2|u_1|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_1|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux0~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_3|u_7|s~0_combout\ $ (\inst2|f_0:30:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux0~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_3|u_7|s~0_combout\,
	datad => \inst2|f_0:30:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|u_1|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X32_Y19_N8
\inst2|u_1|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_1|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux0~19_combout\ & (!\inst18|op\(1)))) # (!\inst18|op[0]~0_combout\ & (((\inst18|op\(1) & \inst2|u_1|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux0~19_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst18|op\(1),
	datad => \inst2|u_1|u_0|o_DOUT~0_combout\,
	combout => \inst2|u_1|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y22_N18
\inst13|u_3|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_7|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31)) # (!\inst2|u_1|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(31),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|u_1|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_7|s~0_combout\);

-- Location: LCCOMB_X32_Y16_N18
\BancoRegistradores|t6|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t6|31~feeder_combout\);

-- Location: LCFF_X32_Y16_N19
\BancoRegistradores|t6|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|31~regout\);

-- Location: LCFF_X32_Y16_N5
\BancoRegistradores|t4|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|31~regout\);

-- Location: LCCOMB_X32_Y16_N4
\BancoRegistradores|inst1|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|31~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t4|31~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t6|31~regout\,
	datac => \BancoRegistradores|t4|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux0~17_combout\);

-- Location: LCFF_X36_Y22_N21
\BancoRegistradores|t7|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|31~regout\);

-- Location: LCCOMB_X36_Y22_N20
\BancoRegistradores|inst1|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~18_combout\ = (\BancoRegistradores|inst1|Mux0~17_combout\ & (((\BancoRegistradores|t7|31~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux0~17_combout\ & (\BancoRegistradores|t5|31~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|31~regout\,
	datab => \BancoRegistradores|inst1|Mux0~17_combout\,
	datac => \BancoRegistradores|t7|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux0~18_combout\);

-- Location: LCCOMB_X34_Y22_N24
\BancoRegistradores|inst1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|31~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t0|31~regout\,
	datad => \BancoRegistradores|t1|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y18_N12
\BancoRegistradores|t2|31~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|31~feeder_combout\ = \inst13|u_3|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_7|s~0_combout\,
	combout => \BancoRegistradores|t2|31~feeder_combout\);

-- Location: LCFF_X35_Y18_N13
\BancoRegistradores|t2|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|31~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|31~regout\);

-- Location: LCCOMB_X35_Y18_N14
\BancoRegistradores|inst1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux0~0_combout\ & (\BancoRegistradores|t3|31~regout\)) # (!\BancoRegistradores|inst1|Mux0~0_combout\ & 
-- ((\BancoRegistradores|t2|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux0~0_combout\,
	datac => \BancoRegistradores|t3|31~regout\,
	datad => \BancoRegistradores|t2|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y22_N26
\BancoRegistradores|inst1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t9|31~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s1|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t9|31~regout\,
	datad => \BancoRegistradores|s1|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~2_combout\);

-- Location: LCCOMB_X23_Y22_N22
\BancoRegistradores|inst1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux0~2_combout\ & (\BancoRegistradores|sp|31~regout\)) # (!\BancoRegistradores|inst1|Mux0~2_combout\ & 
-- ((\BancoRegistradores|s5|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|31~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|31~regout\,
	datad => \BancoRegistradores|inst1|Mux0~2_combout\,
	combout => \BancoRegistradores|inst1|Mux0~3_combout\);

-- Location: LCCOMB_X33_Y22_N26
\BancoRegistradores|inst1|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|31~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|31~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s2|31~regout\,
	datad => \BancoRegistradores|s6|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~4_combout\);

-- Location: LCCOMB_X33_Y22_N16
\BancoRegistradores|inst1|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux0~4_combout\ & (\BancoRegistradores|fp|31~regout\)) # (!\BancoRegistradores|inst1|Mux0~4_combout\ & 
-- ((\BancoRegistradores|k0|31~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux0~4_combout\,
	datac => \BancoRegistradores|fp|31~regout\,
	datad => \BancoRegistradores|k0|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~5_combout\);

-- Location: LCFF_X35_Y25_N21
\BancoRegistradores|s4|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|31~regout\);

-- Location: LCCOMB_X34_Y23_N26
\BancoRegistradores|inst1|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t8|31~regout\,
	datad => \BancoRegistradores|s0|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~6_combout\);

-- Location: LCCOMB_X34_Y23_N2
\BancoRegistradores|inst1|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux0~6_combout\ & ((\BancoRegistradores|gp|31~regout\))) # (!\BancoRegistradores|inst1|Mux0~6_combout\ & 
-- (\BancoRegistradores|s4|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s4|31~regout\,
	datac => \BancoRegistradores|gp|31~regout\,
	datad => \BancoRegistradores|inst1|Mux0~6_combout\,
	combout => \BancoRegistradores|inst1|Mux0~7_combout\);

-- Location: LCCOMB_X33_Y22_N14
\BancoRegistradores|inst1|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux0~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux0~5_combout\,
	datad => \BancoRegistradores|inst1|Mux0~7_combout\,
	combout => \BancoRegistradores|inst1|Mux0~8_combout\);

-- Location: LCCOMB_X33_Y18_N20
\BancoRegistradores|inst1|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux0~8_combout\ & (\BancoRegistradores|inst1|Mux0~10_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux0~8_combout\ & ((\BancoRegistradores|inst1|Mux0~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux0~10_combout\,
	datab => \BancoRegistradores|inst1|Mux0~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux0~8_combout\,
	combout => \BancoRegistradores|inst1|Mux0~11_combout\);

-- Location: LCCOMB_X28_Y19_N10
\BancoRegistradores|inst1|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|31~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|31~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a2|31~regout\,
	datac => \BancoRegistradores|a0|31~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux0~12_combout\);

-- Location: LCFF_X28_Y19_N21
\BancoRegistradores|a1|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|31~regout\);

-- Location: LCCOMB_X28_Y19_N20
\BancoRegistradores|inst1|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux0~12_combout\ & ((\BancoRegistradores|a3|31~regout\))) # (!\BancoRegistradores|inst1|Mux0~12_combout\ 
-- & (\BancoRegistradores|a1|31~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux0~12_combout\,
	datac => \BancoRegistradores|a1|31~regout\,
	datad => \BancoRegistradores|a3|31~regout\,
	combout => \BancoRegistradores|inst1|Mux0~13_combout\);

-- Location: LCFF_X31_Y23_N11
\BancoRegistradores|at|31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|31~regout\);

-- Location: LCCOMB_X28_Y18_N20
\BancoRegistradores|inst1|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & (\BancoRegistradores|inst1|Mux0~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- ((\BancoRegistradores|at|31~regout\))))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|inst1|Mux0~13_combout\,
	datac => \BancoRegistradores|at|31~regout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux0~14_combout\);

-- Location: LCCOMB_X30_Y22_N6
\BancoRegistradores|inst1|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~15_combout\ = (\BancoRegistradores|inst1|Mux0~14_combout\ & ((\BancoRegistradores|v1|31~regout\) # ((!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux0~14_combout\ & 
-- (((\BancoRegistradores|v0|31~regout\ & \BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|31~regout\,
	datab => \BancoRegistradores|v0|31~regout\,
	datac => \BancoRegistradores|inst1|Mux0~14_combout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux0~15_combout\);

-- Location: LCCOMB_X33_Y18_N10
\BancoRegistradores|inst1|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux8~0_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux0~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux0~11_combout\,
	datad => \BancoRegistradores|inst1|Mux0~15_combout\,
	combout => \BancoRegistradores|inst1|Mux0~16_combout\);

-- Location: LCCOMB_X35_Y18_N28
\BancoRegistradores|inst1|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux0~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux0~16_combout\ & (\BancoRegistradores|inst1|Mux0~18_combout\)) # (!\BancoRegistradores|inst1|Mux0~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux0~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux0~18_combout\,
	datac => \BancoRegistradores|inst1|Mux0~1_combout\,
	datad => \BancoRegistradores|inst1|Mux0~16_combout\,
	combout => \BancoRegistradores|inst1|Mux0~19_combout\);

-- Location: LCCOMB_X34_Y18_N20
\inst2|u_0|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_0|u_1|Mux0~0_combout\ = \inst18|op\(2) $ (\BancoRegistradores|inst1|Mux0~19_combout\ $ (\inst15|u_3|u_7|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux0~19_combout\,
	datad => \inst15|u_3|u_7|s~0_combout\,
	combout => \inst2|u_0|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y19_N22
\inst2|u_0|u_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_0|u_1|Mux0~1_combout\ = (\inst18|op[0]~0_combout\ & ((\inst2|u_0|u_1|Mux0~0_combout\ $ (\inst2|f_0:30:u_x|u_0|o_COUT~0_combout\)))) # (!\inst18|op[0]~0_combout\ & (\inst15|u_0|u_0|s~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_0|u_0|s~0_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst2|u_0|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:30:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|u_0|u_1|Mux0~1_combout\);

-- Location: LCCOMB_X32_Y19_N20
\inst2|u_0|u_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|u_0|u_1|Mux0~2_combout\ = (\inst18|op\(1) & (\inst2|u_0|u_1|Mux0~1_combout\ $ (((!\inst18|op[0]~0_combout\ & \BancoRegistradores|inst1|Mux31~19_combout\))))) # (!\inst18|op\(1) & (\inst18|op[0]~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux31~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst18|op[0]~0_combout\,
	datac => \BancoRegistradores|inst1|Mux31~19_combout\,
	datad => \inst2|u_0|u_1|Mux0~1_combout\,
	combout => \inst2|u_0|u_1|Mux0~2_combout\);

-- Location: LCCOMB_X32_Y19_N18
\inst13|u_0|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_0|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0)) # (!\inst2|u_0|u_1|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \inst2|u_0|u_1|Mux0~2_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst13|u_0|u_0|s~0_combout\);

-- Location: LCCOMB_X35_Y18_N20
\BancoRegistradores|t3|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|t3|00~feeder_combout\);

-- Location: LCFF_X35_Y18_N21
\BancoRegistradores|t3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|00~regout\);

-- Location: LCCOMB_X36_Y20_N28
\BancoRegistradores|inst2|Mux31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~24_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|00~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|00~regout\,
	datad => \BancoRegistradores|t2|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~24_combout\);

-- Location: LCCOMB_X36_Y20_N26
\BancoRegistradores|inst2|Mux31~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~25_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux31~24_combout\ & (\BancoRegistradores|t3|00~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux31~24_combout\ & ((\BancoRegistradores|t1|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux31~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|00~regout\,
	datac => \BancoRegistradores|t1|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~24_combout\,
	combout => \BancoRegistradores|inst2|Mux31~25_combout\);

-- Location: LCCOMB_X36_Y20_N10
\BancoRegistradores|inst2|Mux31~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~31_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|inst2|Mux31~25_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|inst2|Mux31~25_combout\,
	combout => \BancoRegistradores|inst2|Mux31~31_combout\);

-- Location: LCFF_X32_Y20_N21
\BancoRegistradores|v0|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|00~regout\);

-- Location: LCCOMB_X32_Y20_N18
\BancoRegistradores|inst2|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~20_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a3|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a2|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a3|00~regout\,
	datad => \BancoRegistradores|a2|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~20_combout\);

-- Location: LCCOMB_X32_Y20_N4
\BancoRegistradores|inst2|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~21_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|a0|00~regout\) # (\BancoRegistradores|inst2|Mux31~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|a0|00~regout\,
	datac => \BancoRegistradores|inst2|Mux31~8_combout\,
	datad => \BancoRegistradores|inst2|Mux31~20_combout\,
	combout => \BancoRegistradores|inst2|Mux31~21_combout\);

-- Location: LCCOMB_X32_Y20_N6
\BancoRegistradores|inst2|Mux31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~22_combout\ = (\BancoRegistradores|inst2|Mux31~21_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux31~20_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a1|00~regout\) # (!\BancoRegistradores|inst2|Mux31~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a1|00~regout\,
	datac => \BancoRegistradores|inst2|Mux31~21_combout\,
	datad => \BancoRegistradores|inst2|Mux31~20_combout\,
	combout => \BancoRegistradores|inst2|Mux31~22_combout\);

-- Location: LCCOMB_X32_Y20_N20
\BancoRegistradores|inst2|Mux31~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~23_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux31~22_combout\ & (\BancoRegistradores|v1|00~regout\)) # (!\BancoRegistradores|inst2|Mux31~22_combout\ & 
-- ((\BancoRegistradores|v0|00~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|00~regout\,
	datac => \BancoRegistradores|v0|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~22_combout\,
	combout => \BancoRegistradores|inst2|Mux31~23_combout\);

-- Location: LCCOMB_X30_Y18_N26
\BancoRegistradores|inst2|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~19_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & ((!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & (\BancoRegistradores|at|00~regout\ & 
-- \BancoRegistradores|inst2|Mux31~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~7_combout\,
	combout => \BancoRegistradores|inst2|Mux31~19_combout\);

-- Location: LCCOMB_X32_Y18_N12
\BancoRegistradores|inst2|Mux31~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~26_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux31~19_combout\ & ((\BancoRegistradores|v1|00~regout\) # (!\BancoRegistradores|inst2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|v1|00~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux31~19_combout\,
	combout => \BancoRegistradores|inst2|Mux31~26_combout\);

-- Location: LCCOMB_X32_Y20_N24
\BancoRegistradores|inst2|Mux31~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~27_combout\ = (\BancoRegistradores|inst2|Mux31~31_combout\ & ((\BancoRegistradores|inst2|Mux31~26_combout\) # ((!\BancoRegistradores|inst2|Mux31~19_combout\ & \BancoRegistradores|inst2|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~19_combout\,
	datab => \BancoRegistradores|inst2|Mux31~31_combout\,
	datac => \BancoRegistradores|inst2|Mux31~23_combout\,
	datad => \BancoRegistradores|inst2|Mux31~26_combout\,
	combout => \BancoRegistradores|inst2|Mux31~27_combout\);

-- Location: LCCOMB_X36_Y17_N24
\BancoRegistradores|ra|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|ra|00~feeder_combout\);

-- Location: LCFF_X36_Y17_N25
\BancoRegistradores|ra|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|00~regout\);

-- Location: LCFF_X35_Y17_N9
\BancoRegistradores|k1|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|00~regout\);

-- Location: LCFF_X35_Y17_N27
\BancoRegistradores|s3|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|00~regout\);

-- Location: LCCOMB_X36_Y17_N4
\BancoRegistradores|s7|00~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|00~feeder_combout\ = \inst13|u_0|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_0|s~0_combout\,
	combout => \BancoRegistradores|s7|00~feeder_combout\);

-- Location: LCFF_X36_Y17_N5
\BancoRegistradores|s7|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|00~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|00~regout\);

-- Location: LCCOMB_X35_Y17_N26
\BancoRegistradores|inst2|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~16_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|00~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|00~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|00~regout\,
	datad => \BancoRegistradores|s7|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~16_combout\);

-- Location: LCCOMB_X35_Y17_N8
\BancoRegistradores|inst2|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux31~16_combout\ & (\BancoRegistradores|ra|00~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux31~16_combout\ & ((\BancoRegistradores|k1|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux31~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|00~regout\,
	datac => \BancoRegistradores|k1|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~16_combout\,
	combout => \BancoRegistradores|inst2|Mux31~17_combout\);

-- Location: LCFF_X32_Y21_N11
\BancoRegistradores|gp|00\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|00~regout\);

-- Location: LCCOMB_X25_Y21_N14
\BancoRegistradores|inst2|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s4|00~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s0|00~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|00~regout\,
	datad => \BancoRegistradores|s0|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~13_combout\);

-- Location: LCCOMB_X32_Y21_N14
\BancoRegistradores|inst2|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~14_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux31~13_combout\ & (\BancoRegistradores|gp|00~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux31~13_combout\ & ((\BancoRegistradores|t8|00~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|gp|00~regout\,
	datac => \BancoRegistradores|t8|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~13_combout\,
	combout => \BancoRegistradores|inst2|Mux31~14_combout\);

-- Location: LCCOMB_X37_Y21_N22
\BancoRegistradores|inst2|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t9|00~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|00~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s1|00~regout\,
	datad => \BancoRegistradores|t9|00~regout\,
	combout => \BancoRegistradores|inst2|Mux31~11_combout\);

-- Location: LCCOMB_X32_Y21_N12
\BancoRegistradores|inst2|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux31~11_combout\ & ((\BancoRegistradores|sp|00~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux31~11_combout\ & (\BancoRegistradores|s5|00~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|00~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|00~regout\,
	datad => \BancoRegistradores|inst2|Mux31~11_combout\,
	combout => \BancoRegistradores|inst2|Mux31~12_combout\);

-- Location: LCCOMB_X32_Y21_N28
\BancoRegistradores|inst2|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~15_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux31~12_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux31~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux31~14_combout\,
	datad => \BancoRegistradores|inst2|Mux31~12_combout\,
	combout => \BancoRegistradores|inst2|Mux31~15_combout\);

-- Location: LCCOMB_X32_Y21_N2
\BancoRegistradores|inst2|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux31~15_combout\ & ((\BancoRegistradores|inst2|Mux31~17_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux31~15_combout\ & (\BancoRegistradores|inst2|Mux31~10_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux31~17_combout\,
	datad => \BancoRegistradores|inst2|Mux31~15_combout\,
	combout => \BancoRegistradores|inst2|Mux31~18_combout\);

-- Location: LCCOMB_X32_Y20_N2
\BancoRegistradores|inst2|Mux31~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux31~30_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~27_combout\ & (\BancoRegistradores|inst2|Mux31~29_combout\)) # (!\BancoRegistradores|inst2|Mux31~27_combout\ & 
-- ((\BancoRegistradores|inst2|Mux31~18_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux31~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~29_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux31~27_combout\,
	datad => \BancoRegistradores|inst2|Mux31~18_combout\,
	combout => \BancoRegistradores|inst2|Mux31~30_combout\);

-- Location: LCCOMB_X25_Y20_N20
\inst13|u_0|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_0|u_3|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3)) # (!\inst2|f_0:3:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datab => \inst2|f_0:3:u_x|u_1|Mux0~0_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(3),
	combout => \inst13|u_0|u_3|s~0_combout\);

-- Location: LCFF_X30_Y16_N27
\BancoRegistradores|t7|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|03~regout\);

-- Location: LCCOMB_X31_Y16_N30
\BancoRegistradores|inst1|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t5|03~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|03~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|03~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t5|03~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux28~17_combout\);

-- Location: LCCOMB_X31_Y16_N12
\BancoRegistradores|inst1|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux28~17_combout\ & (\BancoRegistradores|t7|03~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux28~17_combout\ & ((\BancoRegistradores|t6|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|03~regout\,
	datac => \BancoRegistradores|t6|03~regout\,
	datad => \BancoRegistradores|inst1|Mux28~17_combout\,
	combout => \BancoRegistradores|inst1|Mux28~18_combout\);

-- Location: LCCOMB_X28_Y24_N12
\BancoRegistradores|k0|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|k0|03~feeder_combout\);

-- Location: LCFF_X28_Y24_N13
\BancoRegistradores|k0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|03~regout\);

-- Location: LCCOMB_X31_Y21_N26
\BancoRegistradores|inst1|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~1_combout\ = (\BancoRegistradores|inst1|Mux28~0_combout\ & (((\BancoRegistradores|fp|03~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|inst1|Mux28~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux28~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|03~regout\,
	datad => \BancoRegistradores|k0|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~1_combout\);

-- Location: LCCOMB_X28_Y24_N16
\BancoRegistradores|gp|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|gp|03~feeder_combout\);

-- Location: LCFF_X28_Y24_N17
\BancoRegistradores|gp|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|03~regout\);

-- Location: LCCOMB_X24_Y20_N12
\BancoRegistradores|inst1|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|03~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|t8|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s0|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~4_combout\);

-- Location: LCCOMB_X28_Y20_N14
\BancoRegistradores|inst1|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux28~4_combout\ & (\BancoRegistradores|gp|03~regout\)) # (!\BancoRegistradores|inst1|Mux28~4_combout\ & 
-- ((\BancoRegistradores|s4|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|03~regout\,
	datac => \BancoRegistradores|s4|03~regout\,
	datad => \BancoRegistradores|inst1|Mux28~4_combout\,
	combout => \BancoRegistradores|inst1|Mux28~5_combout\);

-- Location: LCCOMB_X31_Y21_N28
\BancoRegistradores|inst1|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux28~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux28~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux28~5_combout\,
	combout => \BancoRegistradores|inst1|Mux28~6_combout\);

-- Location: LCCOMB_X31_Y21_N14
\BancoRegistradores|inst1|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux28~6_combout\ & (\BancoRegistradores|inst1|Mux28~8_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux28~6_combout\ & ((\BancoRegistradores|inst1|Mux28~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux28~8_combout\,
	datab => \BancoRegistradores|inst1|Mux28~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux28~6_combout\,
	combout => \BancoRegistradores|inst1|Mux28~9_combout\);

-- Location: LCFF_X25_Y22_N25
\BancoRegistradores|t3|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|03~regout\);

-- Location: LCCOMB_X28_Y18_N4
\BancoRegistradores|t2|03~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|03~feeder_combout\ = \inst13|u_0|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_0|u_3|s~0_combout\,
	combout => \BancoRegistradores|t2|03~feeder_combout\);

-- Location: LCFF_X28_Y18_N5
\BancoRegistradores|t2|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|03~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|03~regout\);

-- Location: LCFF_X25_Y22_N7
\BancoRegistradores|t0|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|03~regout\);

-- Location: LCCOMB_X28_Y18_N26
\BancoRegistradores|inst1|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|03~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|03~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|03~regout\,
	datad => \BancoRegistradores|t0|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~10_combout\);

-- Location: LCCOMB_X24_Y18_N8
\BancoRegistradores|inst1|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux28~10_combout\ & ((\BancoRegistradores|t3|03~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux28~10_combout\ & (\BancoRegistradores|t1|03~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|03~regout\,
	datab => \BancoRegistradores|t3|03~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux28~10_combout\,
	combout => \BancoRegistradores|inst1|Mux28~11_combout\);

-- Location: LCFF_X31_Y22_N31
\BancoRegistradores|v1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|03~regout\);

-- Location: LCFF_X29_Y20_N23
\BancoRegistradores|at|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|03~regout\);

-- Location: LCFF_X29_Y20_N13
\BancoRegistradores|a1|03\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_0|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|03~regout\);

-- Location: LCCOMB_X30_Y17_N28
\BancoRegistradores|inst1|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a1|03~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a0|03~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a0|03~regout\,
	datad => \BancoRegistradores|a1|03~regout\,
	combout => \BancoRegistradores|inst1|Mux28~12_combout\);

-- Location: LCCOMB_X31_Y22_N2
\BancoRegistradores|inst1|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux28~12_combout\ & (\BancoRegistradores|a3|03~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux28~12_combout\ & ((\BancoRegistradores|a2|03~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a3|03~regout\,
	datac => \BancoRegistradores|a2|03~regout\,
	datad => \BancoRegistradores|inst1|Mux28~12_combout\,
	combout => \BancoRegistradores|inst1|Mux28~13_combout\);

-- Location: LCCOMB_X31_Y22_N0
\BancoRegistradores|inst1|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux28~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|03~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|at|03~regout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux28~13_combout\,
	combout => \BancoRegistradores|inst1|Mux28~14_combout\);

-- Location: LCCOMB_X31_Y22_N22
\BancoRegistradores|inst1|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux28~14_combout\ & (\BancoRegistradores|v1|03~regout\)) # (!\BancoRegistradores|inst1|Mux28~14_combout\ & 
-- ((\BancoRegistradores|v0|03~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|v1|03~regout\,
	datac => \BancoRegistradores|v0|03~regout\,
	datad => \BancoRegistradores|inst1|Mux28~14_combout\,
	combout => \BancoRegistradores|inst1|Mux28~15_combout\);

-- Location: LCCOMB_X30_Y21_N14
\BancoRegistradores|inst1|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux28~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux28~11_combout\,
	datad => \BancoRegistradores|inst1|Mux28~15_combout\,
	combout => \BancoRegistradores|inst1|Mux28~16_combout\);

-- Location: LCCOMB_X31_Y21_N16
\BancoRegistradores|inst1|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux28~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux28~16_combout\ & (\BancoRegistradores|inst1|Mux28~18_combout\)) # (!\BancoRegistradores|inst1|Mux28~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux28~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux28~18_combout\,
	datac => \BancoRegistradores|inst1|Mux28~9_combout\,
	datad => \BancoRegistradores|inst1|Mux28~16_combout\,
	combout => \BancoRegistradores|inst1|Mux28~19_combout\);

-- Location: LCCOMB_X32_Y20_N10
\inst2|f_0:3:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:3:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux28~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_0|u_3|s~0_combout\ $ (\inst2|f_0:2:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux28~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_0|u_3|s~0_combout\,
	datad => \inst2|f_0:2:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:3:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X25_Y20_N0
\inst2|f_0:3:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:3:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux28~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:3:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux28~19_combout\,
	datad => \inst2|f_0:3:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:3:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y23_N4
\BancoRegistradores|t7|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|t7|14~feeder_combout\);

-- Location: LCFF_X30_Y23_N5
\BancoRegistradores|t7|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|14~regout\);

-- Location: LCCOMB_X31_Y23_N20
\BancoRegistradores|inst1|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|t6|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|14~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t6|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~17_combout\);

-- Location: LCFF_X31_Y23_N7
\BancoRegistradores|t5|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|14~regout\);

-- Location: LCCOMB_X31_Y23_N30
\BancoRegistradores|inst1|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux17~17_combout\ & (\BancoRegistradores|t7|14~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux17~17_combout\ & ((\BancoRegistradores|t5|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t7|14~regout\,
	datac => \BancoRegistradores|inst1|Mux17~17_combout\,
	datad => \BancoRegistradores|t5|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~18_combout\);

-- Location: LCFF_X32_Y23_N1
\BancoRegistradores|at|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|14~regout\);

-- Location: LCCOMB_X33_Y21_N24
\BancoRegistradores|a0|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|a0|14~feeder_combout\);

-- Location: LCFF_X33_Y21_N25
\BancoRegistradores|a0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|14~regout\);

-- Location: LCCOMB_X34_Y18_N4
\BancoRegistradores|inst1|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a2|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a0|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|14~regout\,
	datab => \BancoRegistradores|a0|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux17~12_combout\);

-- Location: LCCOMB_X33_Y21_N20
\BancoRegistradores|a3|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|a3|14~feeder_combout\);

-- Location: LCFF_X33_Y21_N21
\BancoRegistradores|a3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|14~regout\);

-- Location: LCCOMB_X28_Y25_N12
\BancoRegistradores|inst1|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux17~12_combout\ & ((\BancoRegistradores|a3|14~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux17~12_combout\ & (\BancoRegistradores|a1|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux17~12_combout\,
	datad => \BancoRegistradores|a3|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~13_combout\);

-- Location: LCCOMB_X28_Y25_N2
\BancoRegistradores|inst1|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux17~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|14~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|14~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux17~13_combout\,
	combout => \BancoRegistradores|inst1|Mux17~14_combout\);

-- Location: LCFF_X32_Y23_N19
\BancoRegistradores|v0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|14~regout\);

-- Location: LCCOMB_X28_Y21_N28
\BancoRegistradores|inst1|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux17~14_combout\ & (\BancoRegistradores|v1|14~regout\)) # (!\BancoRegistradores|inst1|Mux17~14_combout\ & 
-- ((\BancoRegistradores|v0|14~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|14~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|inst1|Mux17~14_combout\,
	datad => \BancoRegistradores|v0|14~regout\,
	combout => \BancoRegistradores|inst1|Mux17~15_combout\);

-- Location: LCCOMB_X32_Y23_N10
\BancoRegistradores|inst1|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux8~0_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux17~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux17~11_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux8~0_combout\,
	datad => \BancoRegistradores|inst1|Mux17~15_combout\,
	combout => \BancoRegistradores|inst1|Mux17~16_combout\);

-- Location: LCCOMB_X32_Y23_N20
\BancoRegistradores|inst1|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux17~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux17~16_combout\ & ((\BancoRegistradores|inst1|Mux17~18_combout\))) # (!\BancoRegistradores|inst1|Mux17~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux17~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux17~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux17~18_combout\,
	datad => \BancoRegistradores|inst1|Mux17~16_combout\,
	combout => \BancoRegistradores|inst1|Mux17~19_combout\);

-- Location: LCFF_X32_Y25_N29
\BancoRegistradores|fp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|13~regout\);

-- Location: LCCOMB_X37_Y25_N24
\BancoRegistradores|k0|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|k0|13~feeder_combout\);

-- Location: LCFF_X37_Y25_N25
\BancoRegistradores|k0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|13~regout\);

-- Location: LCCOMB_X32_Y25_N2
\BancoRegistradores|inst1|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~1_combout\ = (\BancoRegistradores|inst1|Mux18~0_combout\ & ((\BancoRegistradores|fp|13~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux18~0_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|k0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux18~0_combout\,
	datab => \BancoRegistradores|fp|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|k0|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~1_combout\);

-- Location: LCCOMB_X29_Y25_N28
\BancoRegistradores|ra|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|ra|13~feeder_combout\);

-- Location: LCFF_X29_Y25_N29
\BancoRegistradores|ra|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|13~regout\);

-- Location: LCFF_X29_Y26_N17
\BancoRegistradores|s7|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|13~regout\);

-- Location: LCCOMB_X29_Y26_N16
\BancoRegistradores|inst1|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux18~7_combout\);

-- Location: LCFF_X30_Y25_N15
\BancoRegistradores|k1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|13~regout\);

-- Location: LCCOMB_X31_Y25_N4
\BancoRegistradores|inst1|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux18~7_combout\ & (\BancoRegistradores|ra|13~regout\)) # (!\BancoRegistradores|inst1|Mux18~7_combout\ & 
-- ((\BancoRegistradores|k1|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|ra|13~regout\,
	datac => \BancoRegistradores|inst1|Mux18~7_combout\,
	datad => \BancoRegistradores|k1|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~8_combout\);

-- Location: LCFF_X34_Y24_N19
\BancoRegistradores|t8|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|13~regout\);

-- Location: LCFF_X35_Y24_N3
\BancoRegistradores|s0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|13~regout\);

-- Location: LCCOMB_X34_Y24_N18
\BancoRegistradores|inst1|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|13~regout\,
	datad => \BancoRegistradores|s0|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~4_combout\);

-- Location: LCFF_X33_Y24_N15
\BancoRegistradores|gp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|13~regout\);

-- Location: LCCOMB_X33_Y24_N20
\BancoRegistradores|inst1|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~5_combout\ = (\BancoRegistradores|inst1|Mux18~4_combout\ & (((\BancoRegistradores|gp|13~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux18~4_combout\ & (\BancoRegistradores|s4|13~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|13~regout\,
	datab => \BancoRegistradores|inst1|Mux18~4_combout\,
	datac => \BancoRegistradores|gp|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux18~5_combout\);

-- Location: LCFF_X22_Y20_N7
\BancoRegistradores|sp|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|13~regout\);

-- Location: LCFF_X23_Y20_N13
\BancoRegistradores|s5|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|13~regout\);

-- Location: LCFF_X22_Y20_N13
\BancoRegistradores|s1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|13~regout\);

-- Location: LCFF_X23_Y20_N7
\BancoRegistradores|t9|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|13~regout\);

-- Location: LCCOMB_X23_Y20_N6
\BancoRegistradores|inst1|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|13~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|13~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|13~regout\,
	datac => \BancoRegistradores|t9|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux18~2_combout\);

-- Location: LCCOMB_X23_Y20_N12
\BancoRegistradores|inst1|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux18~2_combout\ & (\BancoRegistradores|sp|13~regout\)) # (!\BancoRegistradores|inst1|Mux18~2_combout\ & 
-- ((\BancoRegistradores|s5|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|sp|13~regout\,
	datac => \BancoRegistradores|s5|13~regout\,
	datad => \BancoRegistradores|inst1|Mux18~2_combout\,
	combout => \BancoRegistradores|inst1|Mux18~3_combout\);

-- Location: LCCOMB_X32_Y24_N10
\BancoRegistradores|inst1|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux18~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux18~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux18~5_combout\,
	datac => \BancoRegistradores|inst1|Mux18~3_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux18~6_combout\);

-- Location: LCCOMB_X32_Y24_N8
\BancoRegistradores|inst1|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux18~6_combout\ & ((\BancoRegistradores|inst1|Mux18~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux18~6_combout\ & (\BancoRegistradores|inst1|Mux18~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux18~1_combout\,
	datac => \BancoRegistradores|inst1|Mux18~8_combout\,
	datad => \BancoRegistradores|inst1|Mux18~6_combout\,
	combout => \BancoRegistradores|inst1|Mux18~9_combout\);

-- Location: LCCOMB_X29_Y19_N24
\BancoRegistradores|at|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|at|13~feeder_combout\);

-- Location: LCFF_X29_Y19_N25
\BancoRegistradores|at|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|13~regout\);

-- Location: LCCOMB_X27_Y17_N8
\BancoRegistradores|a3|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|a3|13~feeder_combout\);

-- Location: LCFF_X27_Y17_N9
\BancoRegistradores|a3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|13~regout\);

-- Location: LCFF_X25_Y19_N17
\BancoRegistradores|a1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|13~regout\);

-- Location: LCFF_X28_Y19_N17
\BancoRegistradores|a0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|13~regout\);

-- Location: LCCOMB_X27_Y19_N12
\BancoRegistradores|inst1|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|13~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|13~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|a1|13~regout\,
	datac => \BancoRegistradores|a0|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux18~12_combout\);

-- Location: LCCOMB_X27_Y17_N22
\BancoRegistradores|inst1|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux18~12_combout\ & ((\BancoRegistradores|a3|13~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux18~12_combout\ & (\BancoRegistradores|a2|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|a3|13~regout\,
	datad => \BancoRegistradores|inst1|Mux18~12_combout\,
	combout => \BancoRegistradores|inst1|Mux18~13_combout\);

-- Location: LCCOMB_X28_Y18_N18
\BancoRegistradores|inst1|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux18~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|13~regout\ & (\BancoRegistradores|inst1|Mux8~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|13~regout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|inst1|Mux18~13_combout\,
	combout => \BancoRegistradores|inst1|Mux18~14_combout\);

-- Location: LCCOMB_X29_Y19_N2
\BancoRegistradores|v0|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|v0|13~feeder_combout\);

-- Location: LCFF_X29_Y19_N3
\BancoRegistradores|v0|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|13~regout\);

-- Location: LCCOMB_X28_Y21_N0
\BancoRegistradores|inst1|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux18~14_combout\ & (\BancoRegistradores|v1|13~regout\)) # (!\BancoRegistradores|inst1|Mux18~14_combout\ & 
-- ((\BancoRegistradores|v0|13~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|13~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|inst1|Mux18~14_combout\,
	datad => \BancoRegistradores|v0|13~regout\,
	combout => \BancoRegistradores|inst1|Mux18~15_combout\);

-- Location: LCCOMB_X32_Y24_N2
\BancoRegistradores|inst1|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux18~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux18~11_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux18~15_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux18~16_combout\);

-- Location: LCCOMB_X32_Y24_N6
\BancoRegistradores|inst1|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux18~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux18~16_combout\ & (\BancoRegistradores|inst1|Mux18~18_combout\)) # (!\BancoRegistradores|inst1|Mux18~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux18~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux18~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux18~9_combout\,
	datad => \BancoRegistradores|inst1|Mux18~16_combout\,
	combout => \BancoRegistradores|inst1|Mux18~19_combout\);

-- Location: LCCOMB_X33_Y21_N16
\inst15|u_1|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_5|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13)) # (!\BancoRegistradores|inst2|Mux18~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux18~19_combout\,
	combout => \inst15|u_1|u_5|s~0_combout\);

-- Location: LCCOMB_X33_Y22_N6
\BancoRegistradores|inst1|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s6|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s2|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|11~regout\,
	datad => \BancoRegistradores|s2|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~0_combout\);

-- Location: LCCOMB_X32_Y22_N14
\BancoRegistradores|inst1|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux20~0_combout\ & (\BancoRegistradores|fp|11~regout\)) # (!\BancoRegistradores|inst1|Mux20~0_combout\ & 
-- ((\BancoRegistradores|k0|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|11~regout\,
	datad => \BancoRegistradores|inst1|Mux20~0_combout\,
	combout => \BancoRegistradores|inst1|Mux20~1_combout\);

-- Location: LCCOMB_X25_Y23_N18
\BancoRegistradores|inst1|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t8|11~regout\,
	datac => \BancoRegistradores|s0|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux20~4_combout\);

-- Location: LCCOMB_X33_Y17_N16
\BancoRegistradores|inst1|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux20~4_combout\ & (\BancoRegistradores|gp|11~regout\)) # (!\BancoRegistradores|inst1|Mux20~4_combout\ & 
-- ((\BancoRegistradores|s4|11~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|11~regout\,
	datad => \BancoRegistradores|inst1|Mux20~4_combout\,
	combout => \BancoRegistradores|inst1|Mux20~5_combout\);

-- Location: LCFF_X23_Y20_N15
\BancoRegistradores|t9|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|11~regout\);

-- Location: LCFF_X22_Y20_N25
\BancoRegistradores|s1|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|11~regout\);

-- Location: LCCOMB_X23_Y20_N14
\BancoRegistradores|inst1|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t9|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s1|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|11~regout\,
	datad => \BancoRegistradores|s1|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~2_combout\);

-- Location: LCCOMB_X23_Y20_N16
\BancoRegistradores|inst1|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~3_combout\ = (\BancoRegistradores|inst1|Mux20~2_combout\ & ((\BancoRegistradores|sp|11~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux20~2_combout\ & (((\BancoRegistradores|s5|11~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|11~regout\,
	datab => \BancoRegistradores|inst1|Mux20~2_combout\,
	datac => \BancoRegistradores|s5|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux20~3_combout\);

-- Location: LCCOMB_X33_Y17_N30
\BancoRegistradores|inst1|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|inst1|Mux20~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux20~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux20~5_combout\,
	datad => \BancoRegistradores|inst1|Mux20~3_combout\,
	combout => \BancoRegistradores|inst1|Mux20~6_combout\);

-- Location: LCCOMB_X33_Y17_N20
\BancoRegistradores|inst1|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux20~6_combout\ & (\BancoRegistradores|inst1|Mux20~8_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux20~6_combout\ & ((\BancoRegistradores|inst1|Mux20~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux20~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux20~1_combout\,
	datad => \BancoRegistradores|inst1|Mux20~6_combout\,
	combout => \BancoRegistradores|inst1|Mux20~9_combout\);

-- Location: LCCOMB_X24_Y17_N12
\BancoRegistradores|inst1|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~11_combout\ = (\BancoRegistradores|inst1|Mux20~10_combout\ & (((\BancoRegistradores|t3|11~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux20~10_combout\ & (\BancoRegistradores|t1|11~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux20~10_combout\,
	datab => \BancoRegistradores|t1|11~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t3|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~11_combout\);

-- Location: LCCOMB_X30_Y17_N20
\BancoRegistradores|inst1|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|a1|11~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|11~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|11~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|a0|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~12_combout\);

-- Location: LCFF_X30_Y17_N17
\BancoRegistradores|a2|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|11~regout\);

-- Location: LCCOMB_X30_Y17_N16
\BancoRegistradores|inst1|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~13_combout\ = (\BancoRegistradores|inst1|Mux20~12_combout\ & ((\BancoRegistradores|a3|11~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux20~12_combout\ & (((\BancoRegistradores|a2|11~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|11~regout\,
	datab => \BancoRegistradores|inst1|Mux20~12_combout\,
	datac => \BancoRegistradores|a2|11~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux20~13_combout\);

-- Location: LCCOMB_X31_Y17_N28
\BancoRegistradores|inst1|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux20~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|11~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|11~regout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux20~13_combout\,
	combout => \BancoRegistradores|inst1|Mux20~14_combout\);

-- Location: LCCOMB_X32_Y17_N24
\BancoRegistradores|v0|11~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|11~feeder_combout\ = \inst13|u_1|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_3|s~0_combout\,
	combout => \BancoRegistradores|v0|11~feeder_combout\);

-- Location: LCFF_X32_Y17_N25
\BancoRegistradores|v0|11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|11~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|11~regout\);

-- Location: LCCOMB_X32_Y17_N2
\BancoRegistradores|inst1|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux20~14_combout\ & ((\BancoRegistradores|v1|11~regout\))) # (!\BancoRegistradores|inst1|Mux20~14_combout\ & 
-- (\BancoRegistradores|v0|11~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (\BancoRegistradores|inst1|Mux20~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|inst1|Mux20~14_combout\,
	datac => \BancoRegistradores|v0|11~regout\,
	datad => \BancoRegistradores|v1|11~regout\,
	combout => \BancoRegistradores|inst1|Mux20~15_combout\);

-- Location: LCCOMB_X33_Y17_N18
\BancoRegistradores|inst1|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\) # ((\BancoRegistradores|inst1|Mux20~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux20~11_combout\,
	datad => \BancoRegistradores|inst1|Mux20~15_combout\,
	combout => \BancoRegistradores|inst1|Mux20~16_combout\);

-- Location: LCCOMB_X33_Y17_N12
\BancoRegistradores|inst1|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux20~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux20~16_combout\ & (\BancoRegistradores|inst1|Mux20~18_combout\)) # (!\BancoRegistradores|inst1|Mux20~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux20~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux20~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux20~9_combout\,
	datad => \BancoRegistradores|inst1|Mux20~16_combout\,
	combout => \BancoRegistradores|inst1|Mux20~19_combout\);

-- Location: LCCOMB_X33_Y20_N24
\inst2|f_0:11:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:11:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux20~19_combout\ & ((\inst2|f_0:10:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_3|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux20~19_combout\ & 
-- (\inst2|f_0:10:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_3|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux20~19_combout\,
	datac => \inst15|u_1|u_3|s~0_combout\,
	datad => \inst2|f_0:10:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:11:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X25_Y19_N20
\inst15|u_1|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_4|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12)) # (!\BancoRegistradores|inst2|Mux19~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datad => \BancoRegistradores|inst2|Mux19~19_combout\,
	combout => \inst15|u_1|u_4|s~0_combout\);

-- Location: LCCOMB_X33_Y20_N2
\inst2|f_0:12:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:12:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux19~19_combout\ & ((\inst2|f_0:11:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_4|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux19~19_combout\ & 
-- (\inst2|f_0:11:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux19~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst2|f_0:11:u_x|u_0|o_COUT~0_combout\,
	datad => \inst15|u_1|u_4|s~0_combout\,
	combout => \inst2|f_0:12:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y20_N20
\inst2|f_0:13:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:13:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux18~19_combout\ & ((\inst2|f_0:12:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_5|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux18~19_combout\ & 
-- (\inst2|f_0:12:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_5|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux18~19_combout\,
	datac => \inst15|u_1|u_5|s~0_combout\,
	datad => \inst2|f_0:12:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:13:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y21_N26
\inst2|f_0:14:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:14:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_1|u_6|s~0_combout\ $ (\BancoRegistradores|inst1|Mux17~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:13:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_1|u_6|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux17~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:13:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:14:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y21_N4
\inst2|f_0:14:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:14:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux17~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:14:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux17~19_combout\,
	datad => \inst2|f_0:14:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:14:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y21_N2
\inst13|u_1|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_6|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14)) # (!\inst2|f_0:14:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(14),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:14:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_6|s~0_combout\);

-- Location: LCCOMB_X30_Y23_N18
\BancoRegistradores|t6|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|t6|14~feeder_combout\);

-- Location: LCFF_X30_Y23_N19
\BancoRegistradores|t6|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|14~regout\);

-- Location: LCFF_X29_Y24_N17
\BancoRegistradores|t4|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|14~regout\);

-- Location: LCCOMB_X29_Y24_N16
\BancoRegistradores|inst2|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|14~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|14~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t5|14~regout\,
	datac => \BancoRegistradores|t4|14~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux17~17_combout\);

-- Location: LCCOMB_X30_Y23_N30
\BancoRegistradores|inst2|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux17~17_combout\ & ((\BancoRegistradores|t7|14~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux17~17_combout\ & (\BancoRegistradores|t6|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t6|14~regout\,
	datac => \BancoRegistradores|t7|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~17_combout\,
	combout => \BancoRegistradores|inst2|Mux17~18_combout\);

-- Location: LCFF_X32_Y25_N15
\BancoRegistradores|fp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|14~regout\);

-- Location: LCFF_X32_Y25_N13
\BancoRegistradores|k0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|14~regout\);

-- Location: LCFF_X36_Y25_N23
\BancoRegistradores|s6|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|14~regout\);

-- Location: LCFF_X36_Y25_N29
\BancoRegistradores|s2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|14~regout\);

-- Location: LCCOMB_X36_Y25_N26
\BancoRegistradores|inst2|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|14~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & \BancoRegistradores|s2|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s6|14~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s2|14~regout\,
	combout => \BancoRegistradores|inst2|Mux17~0_combout\);

-- Location: LCCOMB_X32_Y25_N12
\BancoRegistradores|inst2|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux17~0_combout\ & (\BancoRegistradores|fp|14~regout\)) # (!\BancoRegistradores|inst2|Mux17~0_combout\ & 
-- ((\BancoRegistradores|k0|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|14~regout\,
	datac => \BancoRegistradores|k0|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~0_combout\,
	combout => \BancoRegistradores|inst2|Mux17~1_combout\);

-- Location: LCFF_X23_Y21_N15
\BancoRegistradores|sp|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|14~regout\);

-- Location: LCFF_X23_Y21_N29
\BancoRegistradores|t9|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|14~regout\);

-- Location: LCFF_X24_Y21_N3
\BancoRegistradores|s1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|14~regout\);

-- Location: LCCOMB_X23_Y21_N28
\BancoRegistradores|inst2|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|14~regout\,
	datad => \BancoRegistradores|s1|14~regout\,
	combout => \BancoRegistradores|inst2|Mux17~2_combout\);

-- Location: LCCOMB_X23_Y21_N14
\BancoRegistradores|inst2|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux17~2_combout\ & ((\BancoRegistradores|sp|14~regout\))) # (!\BancoRegistradores|inst2|Mux17~2_combout\ 
-- & (\BancoRegistradores|s5|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~2_combout\,
	combout => \BancoRegistradores|inst2|Mux17~3_combout\);

-- Location: LCCOMB_X31_Y23_N2
\BancoRegistradores|inst2|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux17~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux17~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|inst2|Mux17~3_combout\,
	combout => \BancoRegistradores|inst2|Mux17~6_combout\);

-- Location: LCCOMB_X30_Y23_N16
\BancoRegistradores|inst2|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux17~6_combout\ & (\BancoRegistradores|inst2|Mux17~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux17~6_combout\ & ((\BancoRegistradores|inst2|Mux17~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux17~8_combout\,
	datab => \BancoRegistradores|inst2|Mux17~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux17~6_combout\,
	combout => \BancoRegistradores|inst2|Mux17~9_combout\);

-- Location: LCFF_X35_Y22_N5
\BancoRegistradores|t3|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|14~regout\);

-- Location: LCFF_X35_Y22_N3
\BancoRegistradores|t0|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|14~regout\);

-- Location: LCFF_X31_Y24_N13
\BancoRegistradores|t2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|14~regout\);

-- Location: LCCOMB_X35_Y22_N2
\BancoRegistradores|inst2|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|14~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|14~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|14~regout\,
	datad => \BancoRegistradores|t2|14~regout\,
	combout => \BancoRegistradores|inst2|Mux17~10_combout\);

-- Location: LCCOMB_X35_Y22_N26
\BancoRegistradores|inst2|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux17~10_combout\ & ((\BancoRegistradores|t3|14~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux17~10_combout\ & (\BancoRegistradores|t1|14~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t3|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~10_combout\,
	combout => \BancoRegistradores|inst2|Mux17~11_combout\);

-- Location: LCFF_X28_Y21_N11
\BancoRegistradores|v1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|14~regout\);

-- Location: LCCOMB_X34_Y18_N10
\BancoRegistradores|a2|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|a2|14~feeder_combout\);

-- Location: LCFF_X34_Y18_N11
\BancoRegistradores|a2|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|14~regout\);

-- Location: LCCOMB_X28_Y25_N22
\BancoRegistradores|a1|14~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|14~feeder_combout\ = \inst13|u_1|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_6|s~0_combout\,
	combout => \BancoRegistradores|a1|14~feeder_combout\);

-- Location: LCFF_X28_Y25_N23
\BancoRegistradores|a1|14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|14~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|14~regout\);

-- Location: LCCOMB_X33_Y21_N30
\BancoRegistradores|inst2|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|14~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|14~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|14~regout\,
	datad => \BancoRegistradores|a1|14~regout\,
	combout => \BancoRegistradores|inst2|Mux17~12_combout\);

-- Location: LCCOMB_X33_Y21_N10
\BancoRegistradores|inst2|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux17~12_combout\ & (\BancoRegistradores|a3|14~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux17~12_combout\ & ((\BancoRegistradores|a2|14~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|14~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~12_combout\,
	combout => \BancoRegistradores|inst2|Mux17~13_combout\);

-- Location: LCCOMB_X32_Y23_N22
\BancoRegistradores|inst2|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux17~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|14~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|14~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux17~13_combout\,
	combout => \BancoRegistradores|inst2|Mux17~14_combout\);

-- Location: LCCOMB_X32_Y23_N24
\BancoRegistradores|inst2|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux17~14_combout\ & ((\BancoRegistradores|v1|14~regout\))) # (!\BancoRegistradores|inst2|Mux17~14_combout\ & 
-- (\BancoRegistradores|v0|14~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v0|14~regout\,
	datac => \BancoRegistradores|v1|14~regout\,
	datad => \BancoRegistradores|inst2|Mux17~14_combout\,
	combout => \BancoRegistradores|inst2|Mux17~15_combout\);

-- Location: LCCOMB_X31_Y23_N24
\BancoRegistradores|inst2|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux17~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux17~11_combout\,
	datad => \BancoRegistradores|inst2|Mux17~15_combout\,
	combout => \BancoRegistradores|inst2|Mux17~16_combout\);

-- Location: LCCOMB_X30_Y23_N8
\BancoRegistradores|inst2|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux17~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux17~16_combout\ & (\BancoRegistradores|inst2|Mux17~18_combout\)) # (!\BancoRegistradores|inst2|Mux17~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux17~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux17~18_combout\,
	datac => \BancoRegistradores|inst2|Mux17~9_combout\,
	datad => \BancoRegistradores|inst2|Mux17~16_combout\,
	combout => \BancoRegistradores|inst2|Mux17~19_combout\);

-- Location: LCFF_X34_Y22_N31
\BancoRegistradores|t1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|18~regout\);

-- Location: LCFF_X34_Y22_N29
\BancoRegistradores|t0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|18~regout\);

-- Location: LCCOMB_X34_Y22_N30
\BancoRegistradores|inst1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|18~regout\,
	datad => \BancoRegistradores|t0|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~0_combout\);

-- Location: LCCOMB_X28_Y18_N14
\BancoRegistradores|t2|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|t2|18~feeder_combout\);

-- Location: LCFF_X28_Y18_N15
\BancoRegistradores|t2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|18~regout\);

-- Location: LCCOMB_X34_Y22_N22
\BancoRegistradores|inst1|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~1_combout\ = (\BancoRegistradores|inst1|Mux13~0_combout\ & ((\BancoRegistradores|t3|18~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux13~0_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & \BancoRegistradores|t2|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|18~regout\,
	datab => \BancoRegistradores|inst1|Mux13~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t2|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~1_combout\);

-- Location: LCFF_X36_Y22_N23
\BancoRegistradores|t7|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|18~regout\);

-- Location: LCFF_X29_Y24_N31
\BancoRegistradores|t6|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|18~regout\);

-- Location: LCCOMB_X29_Y24_N18
\BancoRegistradores|inst1|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t6|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t4|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t4|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t6|18~regout\,
	combout => \BancoRegistradores|inst1|Mux13~17_combout\);

-- Location: LCCOMB_X36_Y22_N16
\BancoRegistradores|inst1|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~18_combout\ = (\BancoRegistradores|inst1|Mux13~17_combout\ & (((\BancoRegistradores|t7|18~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux13~17_combout\ & (\BancoRegistradores|t5|18~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|18~regout\,
	datab => \BancoRegistradores|t7|18~regout\,
	datac => \BancoRegistradores|inst1|Mux13~17_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux13~18_combout\);

-- Location: LCCOMB_X34_Y21_N14
\BancoRegistradores|inst1|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux13~19_combout\ = (\BancoRegistradores|inst1|Mux13~16_combout\ & (((\BancoRegistradores|inst1|Mux13~18_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\))) # (!\BancoRegistradores|inst1|Mux13~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux13~16_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux13~1_combout\,
	datad => \BancoRegistradores|inst1|Mux13~18_combout\,
	combout => \BancoRegistradores|inst1|Mux13~19_combout\);

-- Location: LCCOMB_X31_Y19_N10
\inst15|u_2|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_2|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux13~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \BancoRegistradores|inst2|Mux13~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_2|u_2|s~0_combout\);

-- Location: LCCOMB_X34_Y20_N8
\inst15|u_2|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_1|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux14~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux14~19_combout\,
	combout => \inst15|u_2|u_1|s~0_combout\);

-- Location: LCCOMB_X34_Y20_N14
\inst15|u_2|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_0|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux15~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux15~19_combout\,
	combout => \inst15|u_2|u_0|s~0_combout\);

-- Location: LCFF_X34_Y24_N21
\BancoRegistradores|t8|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|16~regout\);

-- Location: LCFF_X35_Y24_N11
\BancoRegistradores|s0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|16~regout\);

-- Location: LCCOMB_X34_Y24_N20
\BancoRegistradores|inst1|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|16~regout\,
	datad => \BancoRegistradores|s0|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~6_combout\);

-- Location: LCFF_X35_Y24_N5
\BancoRegistradores|s4|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|16~regout\);

-- Location: LCCOMB_X33_Y24_N28
\BancoRegistradores|gp|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|gp|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|gp|16~feeder_combout\);

-- Location: LCFF_X33_Y24_N29
\BancoRegistradores|gp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|gp|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|16~regout\);

-- Location: LCCOMB_X35_Y24_N4
\BancoRegistradores|inst1|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux15~6_combout\ & ((\BancoRegistradores|gp|16~regout\))) # (!\BancoRegistradores|inst1|Mux15~6_combout\ 
-- & (\BancoRegistradores|s4|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux15~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux15~6_combout\,
	datac => \BancoRegistradores|s4|16~regout\,
	datad => \BancoRegistradores|gp|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~7_combout\);

-- Location: LCFF_X30_Y25_N13
\BancoRegistradores|k0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|16~regout\);

-- Location: LCFF_X36_Y25_N1
\BancoRegistradores|s2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|16~regout\);

-- Location: LCFF_X36_Y25_N19
\BancoRegistradores|s6|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|16~regout\);

-- Location: LCCOMB_X36_Y25_N18
\BancoRegistradores|inst1|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s2|16~regout\,
	datac => \BancoRegistradores|s6|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux15~4_combout\);

-- Location: LCCOMB_X30_Y25_N12
\BancoRegistradores|inst1|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux15~4_combout\ & (\BancoRegistradores|fp|16~regout\)) # (!\BancoRegistradores|inst1|Mux15~4_combout\ & 
-- ((\BancoRegistradores|k0|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|16~regout\,
	datad => \BancoRegistradores|inst1|Mux15~4_combout\,
	combout => \BancoRegistradores|inst1|Mux15~5_combout\);

-- Location: LCCOMB_X35_Y24_N8
\BancoRegistradores|inst1|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|inst1|Mux15~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux15~7_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux15~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux15~5_combout\,
	combout => \BancoRegistradores|inst1|Mux15~8_combout\);

-- Location: LCFF_X30_Y26_N1
\BancoRegistradores|s3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|16~regout\);

-- Location: LCFF_X29_Y26_N23
\BancoRegistradores|s7|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|16~regout\);

-- Location: LCCOMB_X29_Y26_N22
\BancoRegistradores|inst1|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s3|16~regout\,
	datac => \BancoRegistradores|s7|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux15~9_combout\);

-- Location: LCFF_X31_Y26_N19
\BancoRegistradores|k1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|16~regout\);

-- Location: LCFF_X30_Y26_N15
\BancoRegistradores|ra|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|16~regout\);

-- Location: LCCOMB_X31_Y26_N18
\BancoRegistradores|inst1|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux15~9_combout\ & ((\BancoRegistradores|ra|16~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux15~9_combout\ & (\BancoRegistradores|k1|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux15~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux15~9_combout\,
	datac => \BancoRegistradores|k1|16~regout\,
	datad => \BancoRegistradores|ra|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~10_combout\);

-- Location: LCFF_X23_Y20_N5
\BancoRegistradores|t9|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|16~regout\);

-- Location: LCCOMB_X23_Y20_N4
\BancoRegistradores|inst1|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|16~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|16~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux15~2_combout\);

-- Location: LCFF_X22_Y20_N1
\BancoRegistradores|sp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|16~regout\);

-- Location: LCFF_X23_Y20_N27
\BancoRegistradores|s5|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|16~regout\);

-- Location: LCCOMB_X22_Y20_N0
\BancoRegistradores|inst1|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux15~2_combout\ & (\BancoRegistradores|sp|16~regout\)) # (!\BancoRegistradores|inst1|Mux15~2_combout\ & 
-- ((\BancoRegistradores|s5|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux15~2_combout\,
	datac => \BancoRegistradores|sp|16~regout\,
	datad => \BancoRegistradores|s5|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~3_combout\);

-- Location: LCCOMB_X35_Y24_N30
\BancoRegistradores|inst1|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux15~8_combout\ & (\BancoRegistradores|inst1|Mux15~10_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux15~8_combout\ & ((\BancoRegistradores|inst1|Mux15~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux15~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux15~8_combout\,
	datac => \BancoRegistradores|inst1|Mux15~10_combout\,
	datad => \BancoRegistradores|inst1|Mux15~3_combout\,
	combout => \BancoRegistradores|inst1|Mux15~11_combout\);

-- Location: LCFF_X28_Y21_N25
\BancoRegistradores|v1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|16~regout\);

-- Location: LCCOMB_X27_Y18_N22
\BancoRegistradores|at|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|at|16~feeder_combout\);

-- Location: LCFF_X27_Y18_N23
\BancoRegistradores|at|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|16~regout\);

-- Location: LCFF_X28_Y16_N27
\BancoRegistradores|a0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|16~regout\);

-- Location: LCCOMB_X29_Y16_N28
\BancoRegistradores|inst1|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|16~regout\,
	datac => \BancoRegistradores|a2|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux15~12_combout\);

-- Location: LCFF_X28_Y16_N21
\BancoRegistradores|a3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|16~regout\);

-- Location: LCFF_X29_Y16_N19
\BancoRegistradores|a1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|16~regout\);

-- Location: LCCOMB_X29_Y16_N8
\BancoRegistradores|inst1|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux15~12_combout\ & (\BancoRegistradores|a3|16~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux15~12_combout\ & ((\BancoRegistradores|a1|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux15~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux15~12_combout\,
	datac => \BancoRegistradores|a3|16~regout\,
	datad => \BancoRegistradores|a1|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~13_combout\);

-- Location: LCCOMB_X28_Y18_N28
\BancoRegistradores|inst1|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux15~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|16~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~3_combout\,
	datab => \BancoRegistradores|at|16~regout\,
	datac => \BancoRegistradores|inst1|Mux15~13_combout\,
	datad => \BancoRegistradores|inst1|Mux8~4_combout\,
	combout => \BancoRegistradores|inst1|Mux15~14_combout\);

-- Location: LCCOMB_X28_Y21_N24
\BancoRegistradores|inst1|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux15~14_combout\ & ((\BancoRegistradores|v1|16~regout\))) # (!\BancoRegistradores|inst1|Mux15~14_combout\ & 
-- (\BancoRegistradores|v0|16~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|16~regout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|16~regout\,
	datad => \BancoRegistradores|inst1|Mux15~14_combout\,
	combout => \BancoRegistradores|inst1|Mux15~15_combout\);

-- Location: LCCOMB_X35_Y24_N20
\BancoRegistradores|inst1|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux15~11_combout\) # ((\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (((!\BancoRegistradores|inst1|Mux8~1_combout\ & \BancoRegistradores|inst1|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux15~11_combout\,
	datac => \BancoRegistradores|inst1|Mux8~1_combout\,
	datad => \BancoRegistradores|inst1|Mux15~15_combout\,
	combout => \BancoRegistradores|inst1|Mux15~16_combout\);

-- Location: LCFF_X34_Y22_N5
\BancoRegistradores|t0|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|16~regout\);

-- Location: LCFF_X34_Y22_N11
\BancoRegistradores|t1|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|16~regout\);

-- Location: LCCOMB_X34_Y22_N10
\BancoRegistradores|inst1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|16~regout\,
	datac => \BancoRegistradores|t1|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux15~0_combout\);

-- Location: LCCOMB_X37_Y22_N30
\BancoRegistradores|t3|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|t3|16~feeder_combout\);

-- Location: LCFF_X37_Y22_N31
\BancoRegistradores|t3|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|16~regout\);

-- Location: LCCOMB_X28_Y22_N8
\BancoRegistradores|t2|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|t2|16~feeder_combout\);

-- Location: LCFF_X28_Y22_N9
\BancoRegistradores|t2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|16~regout\);

-- Location: LCCOMB_X36_Y24_N30
\BancoRegistradores|inst1|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux15~0_combout\ & (\BancoRegistradores|t3|16~regout\)) # (!\BancoRegistradores|inst1|Mux15~0_combout\ & 
-- ((\BancoRegistradores|t2|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux15~0_combout\,
	datac => \BancoRegistradores|t3|16~regout\,
	datad => \BancoRegistradores|t2|16~regout\,
	combout => \BancoRegistradores|inst1|Mux15~1_combout\);

-- Location: LCCOMB_X35_Y24_N26
\BancoRegistradores|inst1|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux15~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux15~16_combout\ & (\BancoRegistradores|inst1|Mux15~18_combout\)) # (!\BancoRegistradores|inst1|Mux15~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux15~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux15~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux15~16_combout\,
	datad => \BancoRegistradores|inst1|Mux15~1_combout\,
	combout => \BancoRegistradores|inst1|Mux15~19_combout\);

-- Location: LCCOMB_X22_Y20_N30
\BancoRegistradores|sp|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|sp|15~feeder_combout\);

-- Location: LCFF_X22_Y20_N31
\BancoRegistradores|sp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|15~regout\);

-- Location: LCFF_X23_Y20_N3
\BancoRegistradores|s5|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|15~regout\);

-- Location: LCCOMB_X23_Y20_N2
\BancoRegistradores|inst1|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~3_combout\ = (\BancoRegistradores|inst1|Mux16~2_combout\ & ((\BancoRegistradores|sp|15~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux16~2_combout\ & (((\BancoRegistradores|s5|15~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux16~2_combout\,
	datab => \BancoRegistradores|sp|15~regout\,
	datac => \BancoRegistradores|s5|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux16~3_combout\);

-- Location: LCFF_X34_Y25_N27
\BancoRegistradores|gp|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|15~regout\);

-- Location: LCCOMB_X34_Y24_N2
\BancoRegistradores|t8|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|t8|15~feeder_combout\);

-- Location: LCFF_X34_Y24_N3
\BancoRegistradores|t8|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|15~regout\);

-- Location: LCFF_X34_Y25_N29
\BancoRegistradores|s0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|15~regout\);

-- Location: LCCOMB_X35_Y25_N4
\BancoRegistradores|inst1|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|t8|15~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|s0|15~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|t8|15~regout\,
	datac => \BancoRegistradores|s0|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux16~4_combout\);

-- Location: LCFF_X35_Y25_N7
\BancoRegistradores|s4|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|15~regout\);

-- Location: LCCOMB_X35_Y25_N26
\BancoRegistradores|inst1|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux16~4_combout\ & (\BancoRegistradores|gp|15~regout\)) # (!\BancoRegistradores|inst1|Mux16~4_combout\ & 
-- ((\BancoRegistradores|s4|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|gp|15~regout\,
	datac => \BancoRegistradores|inst1|Mux16~4_combout\,
	datad => \BancoRegistradores|s4|15~regout\,
	combout => \BancoRegistradores|inst1|Mux16~5_combout\);

-- Location: LCCOMB_X31_Y24_N18
\BancoRegistradores|inst1|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux16~3_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux16~5_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux16~3_combout\,
	datac => \BancoRegistradores|inst1|Mux16~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux16~6_combout\);

-- Location: LCFF_X33_Y25_N9
\BancoRegistradores|k0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|15~regout\);

-- Location: LCCOMB_X36_Y25_N12
\BancoRegistradores|s6|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|s6|15~feeder_combout\);

-- Location: LCFF_X36_Y25_N13
\BancoRegistradores|s6|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|15~regout\);

-- Location: LCFF_X33_Y25_N7
\BancoRegistradores|s2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|15~regout\);

-- Location: LCCOMB_X33_Y25_N6
\BancoRegistradores|inst1|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|15~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s2|15~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s6|15~regout\,
	datac => \BancoRegistradores|s2|15~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux16~0_combout\);

-- Location: LCCOMB_X32_Y25_N30
\BancoRegistradores|inst1|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux16~0_combout\ & (\BancoRegistradores|fp|15~regout\)) # (!\BancoRegistradores|inst1|Mux16~0_combout\ & 
-- ((\BancoRegistradores|k0|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|k0|15~regout\,
	datad => \BancoRegistradores|inst1|Mux16~0_combout\,
	combout => \BancoRegistradores|inst1|Mux16~1_combout\);

-- Location: LCCOMB_X31_Y24_N24
\BancoRegistradores|inst1|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~9_combout\ = (\BancoRegistradores|inst1|Mux16~6_combout\ & ((\BancoRegistradores|inst1|Mux16~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux16~6_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & \BancoRegistradores|inst1|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux16~8_combout\,
	datab => \BancoRegistradores|inst1|Mux16~6_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux16~1_combout\,
	combout => \BancoRegistradores|inst1|Mux16~9_combout\);

-- Location: LCFF_X28_Y21_N31
\BancoRegistradores|v1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|15~regout\);

-- Location: LCFF_X30_Y24_N19
\BancoRegistradores|v0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|15~regout\);

-- Location: LCCOMB_X28_Y21_N30
\BancoRegistradores|inst1|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~15_combout\ = (\BancoRegistradores|inst1|Mux16~14_combout\ & (((\BancoRegistradores|v1|15~regout\)) # (!\BancoRegistradores|inst1|Mux8~2_combout\))) # (!\BancoRegistradores|inst1|Mux16~14_combout\ & 
-- (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|v0|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux16~14_combout\,
	datab => \BancoRegistradores|inst1|Mux8~2_combout\,
	datac => \BancoRegistradores|v1|15~regout\,
	datad => \BancoRegistradores|v0|15~regout\,
	combout => \BancoRegistradores|inst1|Mux16~15_combout\);

-- Location: LCFF_X31_Y24_N1
\BancoRegistradores|t1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|15~regout\);

-- Location: LCFF_X35_Y22_N7
\BancoRegistradores|t0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|15~regout\);

-- Location: LCFF_X31_Y24_N23
\BancoRegistradores|t2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|15~regout\);

-- Location: LCCOMB_X31_Y24_N30
\BancoRegistradores|inst1|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t0|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|t2|15~regout\,
	combout => \BancoRegistradores|inst1|Mux16~10_combout\);

-- Location: LCCOMB_X31_Y24_N28
\BancoRegistradores|inst1|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux16~10_combout\ & (\BancoRegistradores|t3|15~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux16~10_combout\ & ((\BancoRegistradores|t1|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|15~regout\,
	datab => \BancoRegistradores|t1|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux16~10_combout\,
	combout => \BancoRegistradores|inst1|Mux16~11_combout\);

-- Location: LCCOMB_X31_Y24_N10
\BancoRegistradores|inst1|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\) # ((\BancoRegistradores|inst1|Mux16~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux16~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux16~15_combout\,
	datad => \BancoRegistradores|inst1|Mux16~11_combout\,
	combout => \BancoRegistradores|inst1|Mux16~16_combout\);

-- Location: LCCOMB_X31_Y24_N8
\BancoRegistradores|inst1|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux16~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux16~16_combout\ & (\BancoRegistradores|inst1|Mux16~18_combout\)) # (!\BancoRegistradores|inst1|Mux16~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux16~9_combout\))))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux16~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux16~9_combout\,
	datad => \BancoRegistradores|inst1|Mux16~16_combout\,
	combout => \BancoRegistradores|inst1|Mux16~19_combout\);

-- Location: LCCOMB_X34_Y20_N16
\inst15|u_1|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_7|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux16~19_combout\,
	combout => \inst15|u_1|u_7|s~0_combout\);

-- Location: LCCOMB_X30_Y23_N2
\inst15|u_1|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_1|u_6|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14)) # (!\BancoRegistradores|inst2|Mux17~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \BancoRegistradores|inst2|Mux17~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	combout => \inst15|u_1|u_6|s~0_combout\);

-- Location: LCCOMB_X33_Y20_N14
\inst2|f_0:14:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:14:u_x|u_0|o_COUT~0_combout\ = (\inst2|f_0:13:u_x|u_0|o_COUT~0_combout\ & ((\BancoRegistradores|inst1|Mux17~19_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_6|s~0_combout\)))) # (!\inst2|f_0:13:u_x|u_0|o_COUT~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux17~19_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_6|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_1|u_6|s~0_combout\,
	datac => \inst2|f_0:13:u_x|u_0|o_COUT~0_combout\,
	datad => \BancoRegistradores|inst1|Mux17~19_combout\,
	combout => \inst2|f_0:14:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y20_N2
\inst2|f_0:15:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:15:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux16~19_combout\ & ((\inst2|f_0:14:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_1|u_7|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux16~19_combout\ & 
-- (\inst2|f_0:14:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_1|u_7|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux16~19_combout\,
	datac => \inst15|u_1|u_7|s~0_combout\,
	datad => \inst2|f_0:14:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:15:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y20_N12
\inst2|f_0:16:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:16:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux15~19_combout\ & ((\inst2|f_0:15:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_0|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux15~19_combout\ & 
-- (\inst2|f_0:15:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_0|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux15~19_combout\,
	datad => \inst2|f_0:15:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:16:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y20_N22
\inst2|f_0:17:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:17:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux14~19_combout\ & ((\inst2|f_0:16:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_2|u_1|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux14~19_combout\ & 
-- (\inst2|f_0:16:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_2|u_1|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~19_combout\,
	datab => \inst15|u_2|u_1|s~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:16:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:17:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y21_N12
\inst2|f_0:18:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:18:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\inst15|u_2|u_2|s~0_combout\ $ (\BancoRegistradores|inst1|Mux13~19_combout\ $ (\inst2|f_0:17:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_2|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux13~19_combout\,
	datad => \inst2|f_0:17:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:18:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y21_N6
\inst2|f_0:18:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:18:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:18:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux13~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \BancoRegistradores|inst1|Mux13~19_combout\,
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:18:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:18:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y21_N26
\inst13|u_2|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_2|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18)) # (!\inst2|f_0:18:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(18),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:18:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_2|s~0_combout\);

-- Location: LCCOMB_X37_Y22_N22
\BancoRegistradores|t3|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|t3|18~feeder_combout\);

-- Location: LCFF_X37_Y22_N23
\BancoRegistradores|t3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|18~regout\);

-- Location: LCCOMB_X34_Y22_N28
\BancoRegistradores|inst2|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|18~regout\,
	datad => \BancoRegistradores|t2|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~10_combout\);

-- Location: LCCOMB_X37_Y22_N20
\BancoRegistradores|inst2|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux13~10_combout\ & (\BancoRegistradores|t3|18~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux13~10_combout\ & ((\BancoRegistradores|t1|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|18~regout\,
	datac => \BancoRegistradores|t1|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~10_combout\,
	combout => \BancoRegistradores|inst2|Mux13~11_combout\);

-- Location: LCCOMB_X30_Y24_N8
\BancoRegistradores|v0|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|v0|18~feeder_combout\);

-- Location: LCFF_X30_Y24_N9
\BancoRegistradores|v0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|18~regout\);

-- Location: LCCOMB_X30_Y24_N14
\BancoRegistradores|at|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|at|18~feeder_combout\);

-- Location: LCFF_X30_Y24_N15
\BancoRegistradores|at|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|18~regout\);

-- Location: LCCOMB_X31_Y22_N26
\BancoRegistradores|a3|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|a3|18~feeder_combout\);

-- Location: LCFF_X31_Y22_N27
\BancoRegistradores|a3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|18~regout\);

-- Location: LCFF_X28_Y19_N31
\BancoRegistradores|a0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|18~regout\);

-- Location: LCFF_X28_Y19_N29
\BancoRegistradores|a1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|18~regout\);

-- Location: LCCOMB_X28_Y19_N30
\BancoRegistradores|inst2|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|18~regout\,
	datad => \BancoRegistradores|a1|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~12_combout\);

-- Location: LCCOMB_X34_Y21_N8
\BancoRegistradores|inst2|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux13~12_combout\ & ((\BancoRegistradores|a3|18~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux13~12_combout\ & (\BancoRegistradores|a2|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a3|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~12_combout\,
	combout => \BancoRegistradores|inst2|Mux13~13_combout\);

-- Location: LCCOMB_X30_Y24_N28
\BancoRegistradores|inst2|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux13~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|18~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~13_combout\,
	combout => \BancoRegistradores|inst2|Mux13~14_combout\);

-- Location: LCCOMB_X30_Y24_N2
\BancoRegistradores|inst2|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux13~14_combout\ & (\BancoRegistradores|v1|18~regout\)) # (!\BancoRegistradores|inst2|Mux13~14_combout\ & 
-- ((\BancoRegistradores|v0|18~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|18~regout\,
	datab => \BancoRegistradores|v0|18~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux13~14_combout\,
	combout => \BancoRegistradores|inst2|Mux13~15_combout\);

-- Location: LCCOMB_X30_Y24_N4
\BancoRegistradores|inst2|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux13~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux13~11_combout\,
	datad => \BancoRegistradores|inst2|Mux13~15_combout\,
	combout => \BancoRegistradores|inst2|Mux13~16_combout\);

-- Location: LCFF_X36_Y22_N25
\BancoRegistradores|t5|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|18~regout\);

-- Location: LCFF_X29_Y24_N13
\BancoRegistradores|t4|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|18~regout\);

-- Location: LCCOMB_X29_Y24_N12
\BancoRegistradores|inst2|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t4|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t5|18~regout\,
	datac => \BancoRegistradores|t4|18~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux13~17_combout\);

-- Location: LCCOMB_X29_Y24_N30
\BancoRegistradores|inst2|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux13~17_combout\ & (\BancoRegistradores|t7|18~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux13~17_combout\ & ((\BancoRegistradores|t6|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t7|18~regout\,
	datac => \BancoRegistradores|t6|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~17_combout\,
	combout => \BancoRegistradores|inst2|Mux13~18_combout\);

-- Location: LCFF_X30_Y26_N9
\BancoRegistradores|ra|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|18~regout\);

-- Location: LCCOMB_X31_Y26_N16
\BancoRegistradores|k1|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|k1|18~feeder_combout\);

-- Location: LCFF_X31_Y26_N17
\BancoRegistradores|k1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|18~regout\);

-- Location: LCFF_X30_Y26_N31
\BancoRegistradores|s3|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|18~regout\);

-- Location: LCFF_X29_Y26_N13
\BancoRegistradores|s7|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|18~regout\);

-- Location: LCCOMB_X30_Y26_N30
\BancoRegistradores|inst2|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|18~regout\,
	datad => \BancoRegistradores|s7|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~7_combout\);

-- Location: LCCOMB_X30_Y26_N22
\BancoRegistradores|inst2|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux13~7_combout\ & (\BancoRegistradores|ra|18~regout\)) # (!\BancoRegistradores|inst2|Mux13~7_combout\ & 
-- ((\BancoRegistradores|k1|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|18~regout\,
	datac => \BancoRegistradores|k1|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~7_combout\,
	combout => \BancoRegistradores|inst2|Mux13~8_combout\);

-- Location: LCFF_X22_Y22_N9
\BancoRegistradores|s5|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|18~regout\);

-- Location: LCFF_X23_Y22_N11
\BancoRegistradores|t9|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|18~regout\);

-- Location: LCFF_X22_Y22_N31
\BancoRegistradores|s1|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|18~regout\);

-- Location: LCCOMB_X22_Y22_N28
\BancoRegistradores|inst2|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|18~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|18~regout\,
	datad => \BancoRegistradores|s1|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~2_combout\);

-- Location: LCCOMB_X22_Y22_N18
\BancoRegistradores|inst2|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux13~2_combout\ & (\BancoRegistradores|sp|18~regout\)) # (!\BancoRegistradores|inst2|Mux13~2_combout\ & 
-- ((\BancoRegistradores|s5|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~2_combout\,
	combout => \BancoRegistradores|inst2|Mux13~3_combout\);

-- Location: LCFF_X34_Y24_N9
\BancoRegistradores|t8|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|18~regout\);

-- Location: LCCOMB_X35_Y25_N16
\BancoRegistradores|inst2|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|18~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|18~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s0|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|t8|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~4_combout\);

-- Location: LCFF_X34_Y24_N23
\BancoRegistradores|s4|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|18~regout\);

-- Location: LCCOMB_X28_Y24_N18
\BancoRegistradores|inst2|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux13~4_combout\ & (\BancoRegistradores|gp|18~regout\)) # (!\BancoRegistradores|inst2|Mux13~4_combout\ & 
-- ((\BancoRegistradores|s4|18~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|18~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|inst2|Mux13~4_combout\,
	datad => \BancoRegistradores|s4|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~5_combout\);

-- Location: LCCOMB_X29_Y24_N2
\BancoRegistradores|inst2|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux13~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux13~3_combout\,
	datad => \BancoRegistradores|inst2|Mux13~5_combout\,
	combout => \BancoRegistradores|inst2|Mux13~6_combout\);

-- Location: LCCOMB_X34_Y21_N20
\BancoRegistradores|k0|18~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|18~feeder_combout\ = \inst13|u_2|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_2|s~0_combout\,
	combout => \BancoRegistradores|k0|18~feeder_combout\);

-- Location: LCFF_X34_Y21_N21
\BancoRegistradores|k0|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|18~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|18~regout\);

-- Location: LCFF_X27_Y21_N11
\BancoRegistradores|fp|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|18~regout\);

-- Location: LCFF_X36_Y25_N21
\BancoRegistradores|s6|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|18~regout\);

-- Location: LCFF_X36_Y25_N31
\BancoRegistradores|s2|18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|18~regout\);

-- Location: LCCOMB_X36_Y25_N4
\BancoRegistradores|inst2|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|18~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|18~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s6|18~regout\,
	datad => \BancoRegistradores|s2|18~regout\,
	combout => \BancoRegistradores|inst2|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y21_N10
\BancoRegistradores|inst2|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux13~0_combout\ & ((\BancoRegistradores|fp|18~regout\))) # (!\BancoRegistradores|inst2|Mux13~0_combout\ 
-- & (\BancoRegistradores|k0|18~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|18~regout\,
	datac => \BancoRegistradores|fp|18~regout\,
	datad => \BancoRegistradores|inst2|Mux13~0_combout\,
	combout => \BancoRegistradores|inst2|Mux13~1_combout\);

-- Location: LCCOMB_X29_Y24_N24
\BancoRegistradores|inst2|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux13~6_combout\ & (\BancoRegistradores|inst2|Mux13~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux13~6_combout\ & ((\BancoRegistradores|inst2|Mux13~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux13~8_combout\,
	datac => \BancoRegistradores|inst2|Mux13~6_combout\,
	datad => \BancoRegistradores|inst2|Mux13~1_combout\,
	combout => \BancoRegistradores|inst2|Mux13~9_combout\);

-- Location: LCCOMB_X30_Y24_N10
\BancoRegistradores|inst2|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux13~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux13~16_combout\ & (\BancoRegistradores|inst2|Mux13~18_combout\)) # (!\BancoRegistradores|inst2|Mux13~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux13~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux13~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux13~16_combout\,
	datac => \BancoRegistradores|inst2|Mux13~18_combout\,
	datad => \BancoRegistradores|inst2|Mux13~9_combout\,
	combout => \BancoRegistradores|inst2|Mux13~19_combout\);

-- Location: LCCOMB_X27_Y22_N16
\BancoRegistradores|v0|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|20~feeder_combout\ = \inst13|u_2|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_4|s~0_combout\,
	combout => \BancoRegistradores|v0|20~feeder_combout\);

-- Location: LCFF_X27_Y22_N17
\BancoRegistradores|v0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|20~regout\);

-- Location: LCFF_X29_Y18_N1
\BancoRegistradores|v1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|20~regout\);

-- Location: LCCOMB_X29_Y18_N0
\BancoRegistradores|inst1|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~15_combout\ = (\BancoRegistradores|inst1|Mux11~14_combout\ & (((\BancoRegistradores|v1|20~regout\) # (!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux11~14_combout\ & 
-- (\BancoRegistradores|v0|20~regout\ & ((\BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux11~14_combout\,
	datab => \BancoRegistradores|v0|20~regout\,
	datac => \BancoRegistradores|v1|20~regout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux11~15_combout\);

-- Location: LCFF_X32_Y26_N19
\BancoRegistradores|ra|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|20~regout\);

-- Location: LCFF_X32_Y26_N9
\BancoRegistradores|s7|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|20~regout\);

-- Location: LCCOMB_X32_Y26_N8
\BancoRegistradores|inst1|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s7|20~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|20~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux11~9_combout\);

-- Location: LCCOMB_X32_Y26_N24
\BancoRegistradores|inst1|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~10_combout\ = (\BancoRegistradores|inst1|Mux11~9_combout\ & (((\BancoRegistradores|ra|20~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux11~9_combout\ & (\BancoRegistradores|k1|20~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|20~regout\,
	datab => \BancoRegistradores|ra|20~regout\,
	datac => \BancoRegistradores|inst1|Mux11~9_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux11~10_combout\);

-- Location: LCFF_X33_Y25_N13
\BancoRegistradores|k0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|20~regout\);

-- Location: LCFF_X32_Y25_N9
\BancoRegistradores|fp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|20~regout\);

-- Location: LCCOMB_X32_Y25_N8
\BancoRegistradores|inst1|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~5_combout\ = (\BancoRegistradores|inst1|Mux11~4_combout\ & (((\BancoRegistradores|fp|20~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux11~4_combout\ & (\BancoRegistradores|k0|20~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux11~4_combout\,
	datab => \BancoRegistradores|k0|20~regout\,
	datac => \BancoRegistradores|fp|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux11~5_combout\);

-- Location: LCFF_X34_Y24_N13
\BancoRegistradores|s4|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|20~regout\);

-- Location: LCFF_X34_Y24_N31
\BancoRegistradores|t8|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|20~regout\);

-- Location: LCFF_X34_Y25_N21
\BancoRegistradores|s0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|20~regout\);

-- Location: LCCOMB_X34_Y24_N30
\BancoRegistradores|inst1|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)) # ((\BancoRegistradores|t8|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|t8|20~regout\,
	datad => \BancoRegistradores|s0|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~6_combout\);

-- Location: LCCOMB_X34_Y24_N12
\BancoRegistradores|inst1|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux11~6_combout\ & (\BancoRegistradores|gp|20~regout\)) # (!\BancoRegistradores|inst1|Mux11~6_combout\ & 
-- ((\BancoRegistradores|s4|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s4|20~regout\,
	datad => \BancoRegistradores|inst1|Mux11~6_combout\,
	combout => \BancoRegistradores|inst1|Mux11~7_combout\);

-- Location: LCCOMB_X33_Y22_N20
\BancoRegistradores|inst1|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|inst1|Mux11~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux11~5_combout\,
	datad => \BancoRegistradores|inst1|Mux11~7_combout\,
	combout => \BancoRegistradores|inst1|Mux11~8_combout\);

-- Location: LCCOMB_X32_Y18_N22
\BancoRegistradores|inst1|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux11~8_combout\ & ((\BancoRegistradores|inst1|Mux11~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux11~8_combout\ & (\BancoRegistradores|inst1|Mux11~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux11~3_combout\,
	datab => \BancoRegistradores|inst1|Mux11~10_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux11~8_combout\,
	combout => \BancoRegistradores|inst1|Mux11~11_combout\);

-- Location: LCCOMB_X32_Y18_N16
\BancoRegistradores|inst1|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux11~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux11~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux11~15_combout\,
	datad => \BancoRegistradores|inst1|Mux11~11_combout\,
	combout => \BancoRegistradores|inst1|Mux11~16_combout\);

-- Location: LCFF_X37_Y18_N27
\BancoRegistradores|t6|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|20~regout\);

-- Location: LCFF_X36_Y18_N9
\BancoRegistradores|t4|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|20~regout\);

-- Location: LCCOMB_X37_Y18_N26
\BancoRegistradores|inst1|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t6|20~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t4|20~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t6|20~regout\,
	datad => \BancoRegistradores|t4|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~17_combout\);

-- Location: LCFF_X37_Y18_N25
\BancoRegistradores|t5|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|20~regout\);

-- Location: LCFF_X36_Y18_N3
\BancoRegistradores|t7|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|20~regout\);

-- Location: LCCOMB_X37_Y18_N10
\BancoRegistradores|inst1|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux11~17_combout\ & ((\BancoRegistradores|t7|20~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux11~17_combout\ & (\BancoRegistradores|t5|20~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux11~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux11~17_combout\,
	datac => \BancoRegistradores|t5|20~regout\,
	datad => \BancoRegistradores|t7|20~regout\,
	combout => \BancoRegistradores|inst1|Mux11~18_combout\);

-- Location: LCCOMB_X31_Y19_N0
\BancoRegistradores|inst1|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux11~19_combout\ = (\BancoRegistradores|inst1|Mux11~16_combout\ & (((\BancoRegistradores|inst1|Mux11~18_combout\) # (!\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux11~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux11~1_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux11~1_combout\,
	datab => \BancoRegistradores|inst1|Mux11~16_combout\,
	datac => \BancoRegistradores|inst1|Mux8~1_combout\,
	datad => \BancoRegistradores|inst1|Mux11~18_combout\,
	combout => \BancoRegistradores|inst1|Mux11~19_combout\);

-- Location: LCCOMB_X32_Y23_N4
\inst15|u_2|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_4|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux11~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \BancoRegistradores|inst2|Mux11~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_2|u_4|s~0_combout\);

-- Location: LCCOMB_X27_Y22_N8
\BancoRegistradores|at|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|19~feeder_combout\ = \inst13|u_2|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_3|s~0_combout\,
	combout => \BancoRegistradores|at|19~feeder_combout\);

-- Location: LCFF_X27_Y22_N9
\BancoRegistradores|at|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|19~regout\);

-- Location: LCCOMB_X28_Y22_N6
\BancoRegistradores|inst1|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux12~13_combout\) # ((!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (((\BancoRegistradores|inst1|Mux8~3_combout\ & \BancoRegistradores|at|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|inst1|Mux8~3_combout\,
	datad => \BancoRegistradores|at|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~14_combout\);

-- Location: LCFF_X30_Y22_N25
\BancoRegistradores|v0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|19~regout\);

-- Location: LCFF_X30_Y22_N23
\BancoRegistradores|v1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|19~regout\);

-- Location: LCCOMB_X30_Y22_N10
\BancoRegistradores|inst1|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux12~14_combout\ & ((\BancoRegistradores|v1|19~regout\))) # (!\BancoRegistradores|inst1|Mux12~14_combout\ & 
-- (\BancoRegistradores|v0|19~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (\BancoRegistradores|inst1|Mux12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|inst1|Mux12~14_combout\,
	datac => \BancoRegistradores|v0|19~regout\,
	datad => \BancoRegistradores|v1|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~15_combout\);

-- Location: LCFF_X36_Y20_N25
\BancoRegistradores|t1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|19~regout\);

-- Location: LCFF_X35_Y22_N17
\BancoRegistradores|t3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|19~regout\);

-- Location: LCCOMB_X35_Y22_N18
\BancoRegistradores|t0|19~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t0|19~feeder_combout\ = \inst13|u_2|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_3|s~0_combout\,
	combout => \BancoRegistradores|t0|19~feeder_combout\);

-- Location: LCFF_X35_Y22_N19
\BancoRegistradores|t0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t0|19~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|19~regout\);

-- Location: LCFF_X35_Y21_N31
\BancoRegistradores|t2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|19~regout\);

-- Location: LCCOMB_X36_Y22_N18
\BancoRegistradores|inst1|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|t2|19~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t0|19~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t0|19~regout\,
	datac => \BancoRegistradores|t2|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux12~10_combout\);

-- Location: LCCOMB_X35_Y22_N16
\BancoRegistradores|inst1|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux12~10_combout\ & ((\BancoRegistradores|t3|19~regout\))) # 
-- (!\BancoRegistradores|inst1|Mux12~10_combout\ & (\BancoRegistradores|t1|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t1|19~regout\,
	datac => \BancoRegistradores|t3|19~regout\,
	datad => \BancoRegistradores|inst1|Mux12~10_combout\,
	combout => \BancoRegistradores|inst1|Mux12~11_combout\);

-- Location: LCCOMB_X33_Y23_N0
\BancoRegistradores|inst1|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- ((\BancoRegistradores|inst1|Mux12~11_combout\))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux12~15_combout\,
	datac => \BancoRegistradores|inst1|Mux12~11_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux12~16_combout\);

-- Location: LCFF_X32_Y25_N17
\BancoRegistradores|fp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|19~regout\);

-- Location: LCFF_X32_Y25_N19
\BancoRegistradores|k0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|19~regout\);

-- Location: LCCOMB_X32_Y25_N16
\BancoRegistradores|inst1|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~1_combout\ = (\BancoRegistradores|inst1|Mux12~0_combout\ & (((\BancoRegistradores|fp|19~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))) # 
-- (!\BancoRegistradores|inst1|Mux12~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|k0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|19~regout\,
	datad => \BancoRegistradores|k0|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~1_combout\);

-- Location: LCFF_X32_Y26_N3
\BancoRegistradores|s7|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|19~regout\);

-- Location: LCFF_X31_Y26_N23
\BancoRegistradores|s3|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|19~regout\);

-- Location: LCCOMB_X32_Y26_N2
\BancoRegistradores|inst1|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|19~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|19~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|19~regout\,
	datad => \BancoRegistradores|s3|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~7_combout\);

-- Location: LCFF_X31_Y26_N21
\BancoRegistradores|k1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|19~regout\);

-- Location: LCFF_X32_Y26_N13
\BancoRegistradores|ra|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|19~regout\);

-- Location: LCCOMB_X32_Y26_N26
\BancoRegistradores|inst1|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux12~7_combout\ & ((\BancoRegistradores|ra|19~regout\))) # (!\BancoRegistradores|inst1|Mux12~7_combout\ 
-- & (\BancoRegistradores|k1|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux12~7_combout\,
	datac => \BancoRegistradores|k1|19~regout\,
	datad => \BancoRegistradores|ra|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~8_combout\);

-- Location: LCCOMB_X33_Y25_N22
\BancoRegistradores|inst1|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~9_combout\ = (\BancoRegistradores|inst1|Mux12~6_combout\ & (((\BancoRegistradores|inst1|Mux12~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\BancoRegistradores|inst1|Mux12~6_combout\ & (\BancoRegistradores|inst1|Mux12~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux12~6_combout\,
	datab => \BancoRegistradores|inst1|Mux12~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datad => \BancoRegistradores|inst1|Mux12~8_combout\,
	combout => \BancoRegistradores|inst1|Mux12~9_combout\);

-- Location: LCFF_X29_Y24_N5
\BancoRegistradores|t4|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|19~regout\);

-- Location: LCFF_X36_Y22_N27
\BancoRegistradores|t5|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|19~regout\);

-- Location: LCCOMB_X36_Y22_N8
\BancoRegistradores|inst1|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t5|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t4|19~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|t5|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~17_combout\);

-- Location: LCFF_X29_Y24_N23
\BancoRegistradores|t6|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|19~regout\);

-- Location: LCCOMB_X36_Y22_N0
\BancoRegistradores|inst1|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux12~17_combout\ & (\BancoRegistradores|t7|19~regout\)) # 
-- (!\BancoRegistradores|inst1|Mux12~17_combout\ & ((\BancoRegistradores|t6|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux12~17_combout\,
	datac => \BancoRegistradores|t7|19~regout\,
	datad => \BancoRegistradores|t6|19~regout\,
	combout => \BancoRegistradores|inst1|Mux12~18_combout\);

-- Location: LCCOMB_X33_Y23_N14
\BancoRegistradores|inst1|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux12~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux12~16_combout\ & ((\BancoRegistradores|inst1|Mux12~18_combout\))) # (!\BancoRegistradores|inst1|Mux12~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux12~9_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux12~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux12~16_combout\,
	datac => \BancoRegistradores|inst1|Mux12~9_combout\,
	datad => \BancoRegistradores|inst1|Mux12~18_combout\,
	combout => \BancoRegistradores|inst1|Mux12~19_combout\);

-- Location: LCCOMB_X33_Y19_N12
\inst2|f_0:18:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:18:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux13~19_combout\ & ((\inst2|f_0:17:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_2|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux13~19_combout\ & 
-- (\inst2|f_0:17:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_2|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux13~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_2|s~0_combout\,
	datad => \inst2|f_0:17:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:18:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N18
\inst2|f_0:19:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:19:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux12~19_combout\ & ((\inst2|f_0:18:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_2|u_3|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux12~19_combout\ & 
-- (\inst2|f_0:18:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_2|u_3|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_2|u_3|s~0_combout\,
	datab => \inst18|op\(2),
	datac => \BancoRegistradores|inst1|Mux12~19_combout\,
	datad => \inst2|f_0:18:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:19:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y18_N18
\inst2|f_0:20:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:20:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\inst15|u_2|u_4|s~0_combout\ $ (\BancoRegistradores|inst1|Mux11~19_combout\ $ (\inst2|f_0:19:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_4|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux11~19_combout\,
	datad => \inst2|f_0:19:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:20:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y18_N0
\inst2|f_0:20:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:20:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux11~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:20:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux11~19_combout\,
	datad => \inst2|f_0:20:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:20:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y18_N30
\inst13|u_2|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_4|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20)) # (!\inst2|f_0:20:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(20),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:20:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_4|s~0_combout\);

-- Location: LCFF_X22_Y22_N21
\BancoRegistradores|s5|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|20~regout\);

-- Location: LCCOMB_X23_Y22_N18
\BancoRegistradores|sp|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|sp|20~feeder_combout\ = \inst13|u_2|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_4|s~0_combout\,
	combout => \BancoRegistradores|sp|20~feeder_combout\);

-- Location: LCFF_X23_Y22_N19
\BancoRegistradores|sp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|sp|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|20~regout\);

-- Location: LCCOMB_X22_Y22_N20
\BancoRegistradores|inst2|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~3_combout\ = (\BancoRegistradores|inst2|Mux11~2_combout\ & (((\BancoRegistradores|sp|20~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|inst2|Mux11~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s5|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux11~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|20~regout\,
	datad => \BancoRegistradores|sp|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~3_combout\);

-- Location: LCFF_X34_Y25_N19
\BancoRegistradores|gp|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|20~regout\);

-- Location: LCCOMB_X34_Y25_N18
\BancoRegistradores|inst2|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~5_combout\ = (\BancoRegistradores|inst2|Mux11~4_combout\ & (((\BancoRegistradores|gp|20~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\BancoRegistradores|inst2|Mux11~4_combout\ & (\BancoRegistradores|s4|20~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux11~4_combout\,
	datab => \BancoRegistradores|s4|20~regout\,
	datac => \BancoRegistradores|gp|20~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux11~5_combout\);

-- Location: LCCOMB_X27_Y23_N8
\BancoRegistradores|inst2|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|inst2|Mux11~3_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux11~3_combout\,
	datad => \BancoRegistradores|inst2|Mux11~5_combout\,
	combout => \BancoRegistradores|inst2|Mux11~6_combout\);

-- Location: LCFF_X33_Y25_N11
\BancoRegistradores|s2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|20~regout\);

-- Location: LCFF_X36_Y25_N25
\BancoRegistradores|s6|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|20~regout\);

-- Location: LCCOMB_X33_Y25_N10
\BancoRegistradores|inst2|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|20~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|20~regout\,
	datad => \BancoRegistradores|s6|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~0_combout\);

-- Location: LCCOMB_X33_Y25_N12
\BancoRegistradores|inst2|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux11~0_combout\ & (\BancoRegistradores|fp|20~regout\)) # (!\BancoRegistradores|inst2|Mux11~0_combout\ & 
-- ((\BancoRegistradores|k0|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k0|20~regout\,
	datad => \BancoRegistradores|inst2|Mux11~0_combout\,
	combout => \BancoRegistradores|inst2|Mux11~1_combout\);

-- Location: LCCOMB_X27_Y23_N18
\BancoRegistradores|inst2|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux11~6_combout\ & (\BancoRegistradores|inst2|Mux11~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux11~6_combout\ & ((\BancoRegistradores|inst2|Mux11~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux11~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux11~6_combout\,
	datad => \BancoRegistradores|inst2|Mux11~1_combout\,
	combout => \BancoRegistradores|inst2|Mux11~9_combout\);

-- Location: LCFF_X25_Y22_N3
\BancoRegistradores|t3|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|20~regout\);

-- Location: LCFF_X34_Y22_N21
\BancoRegistradores|t1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|20~regout\);

-- Location: LCCOMB_X25_Y22_N2
\BancoRegistradores|inst2|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~11_combout\ = (\BancoRegistradores|inst2|Mux11~10_combout\ & (((\BancoRegistradores|t3|20~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|inst2|Mux11~10_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux11~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t3|20~regout\,
	datad => \BancoRegistradores|t1|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~11_combout\);

-- Location: LCCOMB_X27_Y22_N30
\BancoRegistradores|at|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|20~feeder_combout\ = \inst13|u_2|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_4|s~0_combout\,
	combout => \BancoRegistradores|at|20~feeder_combout\);

-- Location: LCFF_X27_Y22_N31
\BancoRegistradores|at|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|20~regout\);

-- Location: LCCOMB_X34_Y18_N14
\BancoRegistradores|a2|20~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|20~feeder_combout\ = \inst13|u_2|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_4|s~0_combout\,
	combout => \BancoRegistradores|a2|20~feeder_combout\);

-- Location: LCFF_X34_Y18_N15
\BancoRegistradores|a2|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|20~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|20~regout\);

-- Location: LCFF_X31_Y18_N21
\BancoRegistradores|a1|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|20~regout\);

-- Location: LCFF_X31_Y18_N31
\BancoRegistradores|a0|20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|20~regout\);

-- Location: LCCOMB_X31_Y18_N4
\BancoRegistradores|inst2|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|20~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|20~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a1|20~regout\,
	datad => \BancoRegistradores|a0|20~regout\,
	combout => \BancoRegistradores|inst2|Mux11~12_combout\);

-- Location: LCCOMB_X34_Y18_N6
\BancoRegistradores|inst2|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux11~12_combout\ & (\BancoRegistradores|a3|20~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux11~12_combout\ & ((\BancoRegistradores|a2|20~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|20~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|20~regout\,
	datad => \BancoRegistradores|inst2|Mux11~12_combout\,
	combout => \BancoRegistradores|inst2|Mux11~13_combout\);

-- Location: LCCOMB_X27_Y22_N0
\BancoRegistradores|inst2|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux11~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|20~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|20~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux11~13_combout\,
	combout => \BancoRegistradores|inst2|Mux11~14_combout\);

-- Location: LCCOMB_X27_Y22_N2
\BancoRegistradores|inst2|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux11~14_combout\ & (\BancoRegistradores|v1|20~regout\)) # (!\BancoRegistradores|inst2|Mux11~14_combout\ & 
-- ((\BancoRegistradores|v0|20~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|20~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|20~regout\,
	datad => \BancoRegistradores|inst2|Mux11~14_combout\,
	combout => \BancoRegistradores|inst2|Mux11~15_combout\);

-- Location: LCCOMB_X27_Y23_N0
\BancoRegistradores|inst2|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux11~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux11~11_combout\,
	datad => \BancoRegistradores|inst2|Mux11~15_combout\,
	combout => \BancoRegistradores|inst2|Mux11~16_combout\);

-- Location: LCCOMB_X27_Y23_N6
\BancoRegistradores|inst2|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux11~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux11~16_combout\ & (\BancoRegistradores|inst2|Mux11~18_combout\)) # (!\BancoRegistradores|inst2|Mux11~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux11~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux11~18_combout\,
	datab => \BancoRegistradores|inst2|Mux11~9_combout\,
	datac => \BancoRegistradores|inst2|Mux31~5_combout\,
	datad => \BancoRegistradores|inst2|Mux11~16_combout\,
	combout => \BancoRegistradores|inst2|Mux11~19_combout\);

-- Location: LCFF_X35_Y18_N5
\BancoRegistradores|t2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|22~regout\);

-- Location: LCFF_X34_Y22_N15
\BancoRegistradores|t1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|22~regout\);

-- Location: LCFF_X34_Y22_N13
\BancoRegistradores|t0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|22~regout\);

-- Location: LCCOMB_X34_Y22_N14
\BancoRegistradores|inst1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)) # ((\BancoRegistradores|t1|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t1|22~regout\,
	datad => \BancoRegistradores|t0|22~regout\,
	combout => \BancoRegistradores|inst1|Mux9~0_combout\);

-- Location: LCCOMB_X35_Y18_N4
\BancoRegistradores|inst1|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux9~0_combout\ & (\BancoRegistradores|t3|22~regout\)) # (!\BancoRegistradores|inst1|Mux9~0_combout\ & 
-- ((\BancoRegistradores|t2|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t2|22~regout\,
	datad => \BancoRegistradores|inst1|Mux9~0_combout\,
	combout => \BancoRegistradores|inst1|Mux9~1_combout\);

-- Location: LCFF_X28_Y17_N19
\BancoRegistradores|v0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|22~regout\);

-- Location: LCCOMB_X33_Y17_N10
\BancoRegistradores|v1|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|22~feeder_combout\ = \inst13|u_2|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_6|s~0_combout\,
	combout => \BancoRegistradores|v1|22~feeder_combout\);

-- Location: LCFF_X33_Y17_N11
\BancoRegistradores|v1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|22~regout\);

-- Location: LCCOMB_X34_Y17_N6
\BancoRegistradores|inst1|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~15_combout\ = (\BancoRegistradores|inst1|Mux9~14_combout\ & (((\BancoRegistradores|v1|22~regout\) # (!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux9~14_combout\ & 
-- (\BancoRegistradores|v0|22~regout\ & (\BancoRegistradores|inst1|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux9~14_combout\,
	datab => \BancoRegistradores|v0|22~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|v1|22~regout\,
	combout => \BancoRegistradores|inst1|Mux9~15_combout\);

-- Location: LCFF_X22_Y21_N21
\BancoRegistradores|s1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|22~regout\);

-- Location: LCFF_X23_Y21_N25
\BancoRegistradores|t9|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|22~regout\);

-- Location: LCCOMB_X23_Y21_N24
\BancoRegistradores|inst1|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|22~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|22~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|s1|22~regout\,
	datac => \BancoRegistradores|t9|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux9~2_combout\);

-- Location: LCFF_X22_Y21_N15
\BancoRegistradores|s5|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|22~regout\);

-- Location: LCCOMB_X22_Y21_N0
\BancoRegistradores|inst1|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~3_combout\ = (\BancoRegistradores|inst1|Mux9~2_combout\ & ((\BancoRegistradores|sp|22~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux9~2_combout\ 
-- & (((\BancoRegistradores|s5|22~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|22~regout\,
	datab => \BancoRegistradores|inst1|Mux9~2_combout\,
	datac => \BancoRegistradores|s5|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux9~3_combout\);

-- Location: LCFF_X34_Y25_N31
\BancoRegistradores|s0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|22~regout\);

-- Location: LCFF_X34_Y23_N1
\BancoRegistradores|t8|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|22~regout\);

-- Location: LCCOMB_X34_Y23_N0
\BancoRegistradores|inst1|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|22~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|22~regout\,
	datac => \BancoRegistradores|t8|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux9~6_combout\);

-- Location: LCFF_X34_Y25_N5
\BancoRegistradores|gp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|22~regout\);

-- Location: LCFF_X35_Y25_N31
\BancoRegistradores|s4|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|22~regout\);

-- Location: LCCOMB_X34_Y25_N4
\BancoRegistradores|inst1|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux9~6_combout\ & (\BancoRegistradores|gp|22~regout\)) # (!\BancoRegistradores|inst1|Mux9~6_combout\ & 
-- ((\BancoRegistradores|s4|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux9~6_combout\,
	datac => \BancoRegistradores|gp|22~regout\,
	datad => \BancoRegistradores|s4|22~regout\,
	combout => \BancoRegistradores|inst1|Mux9~7_combout\);

-- Location: LCFF_X32_Y25_N25
\BancoRegistradores|fp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|22~regout\);

-- Location: LCFF_X33_Y22_N25
\BancoRegistradores|s6|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|22~regout\);

-- Location: LCCOMB_X33_Y22_N24
\BancoRegistradores|inst1|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s6|22~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|22~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s6|22~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux9~4_combout\);

-- Location: LCCOMB_X32_Y25_N24
\BancoRegistradores|inst1|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux9~4_combout\ & ((\BancoRegistradores|fp|22~regout\))) # (!\BancoRegistradores|inst1|Mux9~4_combout\ & 
-- (\BancoRegistradores|k0|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|fp|22~regout\,
	datad => \BancoRegistradores|inst1|Mux9~4_combout\,
	combout => \BancoRegistradores|inst1|Mux9~5_combout\);

-- Location: LCCOMB_X33_Y26_N0
\BancoRegistradores|inst1|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux9~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux9~7_combout\,
	datad => \BancoRegistradores|inst1|Mux9~5_combout\,
	combout => \BancoRegistradores|inst1|Mux9~8_combout\);

-- Location: LCCOMB_X33_Y26_N10
\BancoRegistradores|inst1|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux9~8_combout\ & (\BancoRegistradores|inst1|Mux9~10_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux9~8_combout\ & ((\BancoRegistradores|inst1|Mux9~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux9~10_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux9~3_combout\,
	datad => \BancoRegistradores|inst1|Mux9~8_combout\,
	combout => \BancoRegistradores|inst1|Mux9~11_combout\);

-- Location: LCCOMB_X34_Y16_N18
\BancoRegistradores|inst1|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux9~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux9~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux9~15_combout\,
	datad => \BancoRegistradores|inst1|Mux9~11_combout\,
	combout => \BancoRegistradores|inst1|Mux9~16_combout\);

-- Location: LCCOMB_X34_Y16_N16
\BancoRegistradores|inst1|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux9~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux9~16_combout\ & (\BancoRegistradores|inst1|Mux9~18_combout\)) # (!\BancoRegistradores|inst1|Mux9~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux9~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux9~18_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux9~1_combout\,
	datad => \BancoRegistradores|inst1|Mux9~16_combout\,
	combout => \BancoRegistradores|inst1|Mux9~19_combout\);

-- Location: LCCOMB_X28_Y19_N6
\inst15|u_2|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_6|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux9~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux9~19_combout\,
	combout => \inst15|u_2|u_6|s~0_combout\);

-- Location: LCCOMB_X28_Y19_N12
\inst15|u_2|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_5|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux10~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux10~19_combout\,
	combout => \inst15|u_2|u_5|s~0_combout\);

-- Location: LCFF_X23_Y21_N11
\BancoRegistradores|sp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|21~regout\);

-- Location: LCCOMB_X22_Y21_N30
\BancoRegistradores|s5|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|21~feeder_combout\ = \inst13|u_2|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_5|s~0_combout\,
	combout => \BancoRegistradores|s5|21~feeder_combout\);

-- Location: LCFF_X22_Y21_N31
\BancoRegistradores|s5|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|21~regout\);

-- Location: LCCOMB_X22_Y21_N4
\BancoRegistradores|inst1|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~3_combout\ = (\BancoRegistradores|inst1|Mux10~2_combout\ & ((\BancoRegistradores|sp|21~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\BancoRegistradores|inst1|Mux10~2_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & \BancoRegistradores|s5|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~2_combout\,
	datab => \BancoRegistradores|sp|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|s5|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~3_combout\);

-- Location: LCCOMB_X33_Y18_N16
\BancoRegistradores|inst1|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux10~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~5_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux10~3_combout\,
	combout => \BancoRegistradores|inst1|Mux10~6_combout\);

-- Location: LCFF_X32_Y26_N5
\BancoRegistradores|s7|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|21~regout\);

-- Location: LCFF_X31_Y26_N25
\BancoRegistradores|s3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|21~regout\);

-- Location: LCCOMB_X32_Y26_N4
\BancoRegistradores|inst1|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s7|21~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s3|21~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s7|21~regout\,
	datad => \BancoRegistradores|s3|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~7_combout\);

-- Location: LCFF_X32_Y26_N11
\BancoRegistradores|ra|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|21~regout\);

-- Location: LCFF_X31_Y26_N11
\BancoRegistradores|k1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|21~regout\);

-- Location: LCCOMB_X32_Y26_N10
\BancoRegistradores|inst1|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux10~7_combout\ & (\BancoRegistradores|ra|21~regout\)) # (!\BancoRegistradores|inst1|Mux10~7_combout\ & 
-- ((\BancoRegistradores|k1|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|inst1|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|inst1|Mux10~7_combout\,
	datac => \BancoRegistradores|ra|21~regout\,
	datad => \BancoRegistradores|k1|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~8_combout\);

-- Location: LCCOMB_X33_Y18_N22
\BancoRegistradores|inst1|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux10~6_combout\ & ((\BancoRegistradores|inst1|Mux10~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux10~6_combout\ & (\BancoRegistradores|inst1|Mux10~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~1_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|inst1|Mux10~6_combout\,
	datad => \BancoRegistradores|inst1|Mux10~8_combout\,
	combout => \BancoRegistradores|inst1|Mux10~9_combout\);

-- Location: LCFF_X27_Y18_N27
\BancoRegistradores|at|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|21~regout\);

-- Location: LCCOMB_X34_Y17_N30
\BancoRegistradores|inst1|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & (\BancoRegistradores|inst1|Mux10~13_combout\)) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- ((\BancoRegistradores|at|21~regout\))))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|at|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~14_combout\);

-- Location: LCFF_X27_Y18_N17
\BancoRegistradores|v0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|21~regout\);

-- Location: LCCOMB_X34_Y17_N0
\BancoRegistradores|v1|21~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|21~feeder_combout\ = \inst13|u_2|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_5|s~0_combout\,
	combout => \BancoRegistradores|v1|21~feeder_combout\);

-- Location: LCFF_X34_Y17_N1
\BancoRegistradores|v1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|21~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|21~regout\);

-- Location: LCCOMB_X34_Y17_N20
\BancoRegistradores|inst1|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux10~14_combout\ & ((\BancoRegistradores|v1|21~regout\))) # (!\BancoRegistradores|inst1|Mux10~14_combout\ & 
-- (\BancoRegistradores|v0|21~regout\)))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (\BancoRegistradores|inst1|Mux10~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~2_combout\,
	datab => \BancoRegistradores|inst1|Mux10~14_combout\,
	datac => \BancoRegistradores|v0|21~regout\,
	datad => \BancoRegistradores|v1|21~regout\,
	combout => \BancoRegistradores|inst1|Mux10~15_combout\);

-- Location: LCFF_X35_Y22_N9
\BancoRegistradores|t3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|21~regout\);

-- Location: LCFF_X34_Y22_N27
\BancoRegistradores|t1|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|21~regout\);

-- Location: LCCOMB_X34_Y22_N26
\BancoRegistradores|inst1|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~11_combout\ = (\BancoRegistradores|inst1|Mux10~10_combout\ & ((\BancoRegistradores|t3|21~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux10~10_combout\ & (((\BancoRegistradores|t1|21~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~10_combout\,
	datab => \BancoRegistradores|t3|21~regout\,
	datac => \BancoRegistradores|t1|21~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux10~11_combout\);

-- Location: LCCOMB_X33_Y18_N24
\BancoRegistradores|inst1|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\) # ((\BancoRegistradores|inst1|Mux10~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux10~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux10~15_combout\,
	datad => \BancoRegistradores|inst1|Mux10~11_combout\,
	combout => \BancoRegistradores|inst1|Mux10~16_combout\);

-- Location: LCCOMB_X33_Y18_N18
\BancoRegistradores|inst1|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux10~19_combout\ = (\BancoRegistradores|inst1|Mux10~16_combout\ & ((\BancoRegistradores|inst1|Mux10~18_combout\) # ((!\BancoRegistradores|inst1|Mux8~0_combout\)))) # (!\BancoRegistradores|inst1|Mux10~16_combout\ & 
-- (((\BancoRegistradores|inst1|Mux10~9_combout\ & \BancoRegistradores|inst1|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux10~18_combout\,
	datab => \BancoRegistradores|inst1|Mux10~9_combout\,
	datac => \BancoRegistradores|inst1|Mux10~16_combout\,
	datad => \BancoRegistradores|inst1|Mux8~0_combout\,
	combout => \BancoRegistradores|inst1|Mux10~19_combout\);

-- Location: LCCOMB_X33_Y19_N28
\inst2|f_0:20:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:20:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux11~19_combout\ & ((\inst2|f_0:19:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_4|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux11~19_combout\ & 
-- (\inst2|f_0:19:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_4|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux11~19_combout\,
	datad => \inst2|f_0:19:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:20:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N22
\inst2|f_0:21:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:21:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux10~19_combout\ & ((\inst2|f_0:20:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_5|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux10~19_combout\ & 
-- (\inst2|f_0:20:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_5|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_5|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux10~19_combout\,
	datad => \inst2|f_0:20:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:21:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N26
\inst2|f_0:22:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:22:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux9~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_2|u_6|s~0_combout\ $ (\inst2|f_0:21:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux9~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_6|s~0_combout\,
	datad => \inst2|f_0:21:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:22:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N4
\inst2|f_0:22:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:22:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux9~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:22:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux9~19_combout\,
	datad => \inst2|f_0:22:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:22:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y22_N16
\inst13|u_2|u_6|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_6|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22)) # (!\inst2|f_0:22:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(22),
	datab => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:22:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_6|s~0_combout\);

-- Location: LCFF_X36_Y18_N11
\BancoRegistradores|t7|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|22~regout\);

-- Location: LCFF_X36_Y18_N13
\BancoRegistradores|t4|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|22~regout\);

-- Location: LCFF_X37_Y18_N5
\BancoRegistradores|t5|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|22~regout\);

-- Location: LCCOMB_X36_Y18_N12
\BancoRegistradores|inst2|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|22~regout\,
	datad => \BancoRegistradores|t5|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~17_combout\);

-- Location: LCCOMB_X36_Y18_N10
\BancoRegistradores|inst2|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux9~17_combout\ & ((\BancoRegistradores|t7|22~regout\))) # (!\BancoRegistradores|inst2|Mux9~17_combout\ 
-- & (\BancoRegistradores|t6|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~17_combout\,
	combout => \BancoRegistradores|inst2|Mux9~18_combout\);

-- Location: LCFF_X33_Y25_N5
\BancoRegistradores|k0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|22~regout\);

-- Location: LCFF_X33_Y25_N27
\BancoRegistradores|s2|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|22~regout\);

-- Location: LCCOMB_X33_Y25_N26
\BancoRegistradores|inst2|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|22~regout\,
	datad => \BancoRegistradores|s6|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~0_combout\);

-- Location: LCCOMB_X33_Y25_N4
\BancoRegistradores|inst2|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux9~0_combout\ & (\BancoRegistradores|fp|22~regout\)) # (!\BancoRegistradores|inst2|Mux9~0_combout\ & 
-- ((\BancoRegistradores|k0|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|22~regout\,
	datac => \BancoRegistradores|k0|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~0_combout\,
	combout => \BancoRegistradores|inst2|Mux9~1_combout\);

-- Location: LCFF_X23_Y21_N3
\BancoRegistradores|sp|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|22~regout\);

-- Location: LCCOMB_X22_Y21_N26
\BancoRegistradores|inst2|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t9|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s1|22~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s1|22~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t9|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~2_combout\);

-- Location: LCCOMB_X23_Y21_N2
\BancoRegistradores|inst2|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux9~2_combout\ & ((\BancoRegistradores|sp|22~regout\))) # (!\BancoRegistradores|inst2|Mux9~2_combout\ & 
-- (\BancoRegistradores|s5|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s5|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|sp|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~2_combout\,
	combout => \BancoRegistradores|inst2|Mux9~3_combout\);

-- Location: LCCOMB_X34_Y25_N30
\BancoRegistradores|inst2|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|22~regout\,
	datad => \BancoRegistradores|t8|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~4_combout\);

-- Location: LCCOMB_X34_Y25_N6
\BancoRegistradores|inst2|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux9~4_combout\ & ((\BancoRegistradores|gp|22~regout\))) # (!\BancoRegistradores|inst2|Mux9~4_combout\ & 
-- (\BancoRegistradores|s4|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|22~regout\,
	datac => \BancoRegistradores|gp|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~4_combout\,
	combout => \BancoRegistradores|inst2|Mux9~5_combout\);

-- Location: LCCOMB_X27_Y24_N28
\BancoRegistradores|inst2|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux9~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux9~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux9~3_combout\,
	datad => \BancoRegistradores|inst2|Mux9~5_combout\,
	combout => \BancoRegistradores|inst2|Mux9~6_combout\);

-- Location: LCCOMB_X27_Y24_N14
\BancoRegistradores|inst2|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux9~6_combout\ & (\BancoRegistradores|inst2|Mux9~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux9~6_combout\ & ((\BancoRegistradores|inst2|Mux9~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux9~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux9~1_combout\,
	datad => \BancoRegistradores|inst2|Mux9~6_combout\,
	combout => \BancoRegistradores|inst2|Mux9~9_combout\);

-- Location: LCCOMB_X35_Y18_N2
\BancoRegistradores|inst2|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t2|22~regout\,
	datad => \BancoRegistradores|t0|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~10_combout\);

-- Location: LCCOMB_X35_Y18_N6
\BancoRegistradores|inst2|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux9~10_combout\ & (\BancoRegistradores|t3|22~regout\)) # (!\BancoRegistradores|inst2|Mux9~10_combout\ & 
-- ((\BancoRegistradores|t1|22~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~10_combout\,
	combout => \BancoRegistradores|inst2|Mux9~11_combout\);

-- Location: LCFF_X28_Y17_N5
\BancoRegistradores|at|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_6|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|22~regout\);

-- Location: LCCOMB_X28_Y25_N4
\BancoRegistradores|a3|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|22~feeder_combout\ = \inst13|u_2|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_6|s~0_combout\,
	combout => \BancoRegistradores|a3|22~feeder_combout\);

-- Location: LCFF_X28_Y25_N5
\BancoRegistradores|a3|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|22~regout\);

-- Location: LCCOMB_X28_Y25_N8
\BancoRegistradores|a1|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|22~feeder_combout\ = \inst13|u_2|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_6|s~0_combout\,
	combout => \BancoRegistradores|a1|22~feeder_combout\);

-- Location: LCFF_X28_Y25_N9
\BancoRegistradores|a1|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|22~regout\);

-- Location: LCCOMB_X27_Y25_N22
\BancoRegistradores|a0|22~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|22~feeder_combout\ = \inst13|u_2|u_6|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_6|s~0_combout\,
	combout => \BancoRegistradores|a0|22~feeder_combout\);

-- Location: LCFF_X27_Y25_N23
\BancoRegistradores|a0|22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|22~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|22~regout\);

-- Location: LCCOMB_X28_Y25_N10
\BancoRegistradores|inst2|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|22~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|22~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a1|22~regout\,
	datad => \BancoRegistradores|a0|22~regout\,
	combout => \BancoRegistradores|inst2|Mux9~12_combout\);

-- Location: LCCOMB_X28_Y25_N26
\BancoRegistradores|inst2|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux9~12_combout\ & ((\BancoRegistradores|a3|22~regout\))) # (!\BancoRegistradores|inst2|Mux9~12_combout\ 
-- & (\BancoRegistradores|a2|22~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|22~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a3|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~12_combout\,
	combout => \BancoRegistradores|inst2|Mux9~13_combout\);

-- Location: LCCOMB_X28_Y17_N26
\BancoRegistradores|inst2|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux9~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|22~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~13_combout\,
	combout => \BancoRegistradores|inst2|Mux9~14_combout\);

-- Location: LCCOMB_X28_Y17_N18
\BancoRegistradores|inst2|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux9~14_combout\ & (\BancoRegistradores|v1|22~regout\)) # (!\BancoRegistradores|inst2|Mux9~14_combout\ & 
-- ((\BancoRegistradores|v0|22~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|22~regout\,
	datac => \BancoRegistradores|v0|22~regout\,
	datad => \BancoRegistradores|inst2|Mux9~14_combout\,
	combout => \BancoRegistradores|inst2|Mux9~15_combout\);

-- Location: LCCOMB_X28_Y17_N24
\BancoRegistradores|inst2|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (\BancoRegistradores|inst2|Mux9~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux9~11_combout\,
	datad => \BancoRegistradores|inst2|Mux9~15_combout\,
	combout => \BancoRegistradores|inst2|Mux9~16_combout\);

-- Location: LCCOMB_X27_Y24_N4
\BancoRegistradores|inst2|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux9~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux9~16_combout\ & (\BancoRegistradores|inst2|Mux9~18_combout\)) # (!\BancoRegistradores|inst2|Mux9~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux9~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux9~18_combout\,
	datac => \BancoRegistradores|inst2|Mux9~9_combout\,
	datad => \BancoRegistradores|inst2|Mux9~16_combout\,
	combout => \BancoRegistradores|inst2|Mux9~19_combout\);

-- Location: LCCOMB_X37_Y22_N28
\BancoRegistradores|t3|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|t3|26~feeder_combout\);

-- Location: LCFF_X37_Y22_N29
\BancoRegistradores|t3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|26~regout\);

-- Location: LCFF_X36_Y20_N13
\BancoRegistradores|t0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|26~regout\);

-- Location: LCCOMB_X37_Y20_N14
\BancoRegistradores|inst1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t1|26~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t0|26~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t0|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux5~0_combout\);

-- Location: LCCOMB_X36_Y20_N14
\BancoRegistradores|inst1|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~1_combout\ = (\BancoRegistradores|inst1|Mux5~0_combout\ & (((\BancoRegistradores|t3|26~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\BancoRegistradores|inst1|Mux5~0_combout\ 
-- & (\BancoRegistradores|t2|26~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|26~regout\,
	datab => \BancoRegistradores|t3|26~regout\,
	datac => \BancoRegistradores|inst1|Mux5~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux5~1_combout\);

-- Location: LCFF_X28_Y17_N21
\BancoRegistradores|v0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|26~regout\);

-- Location: LCFF_X28_Y17_N15
\BancoRegistradores|at|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|26~regout\);

-- Location: LCFF_X29_Y16_N7
\BancoRegistradores|a1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|26~regout\);

-- Location: LCCOMB_X28_Y16_N16
\BancoRegistradores|a0|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|a0|26~feeder_combout\);

-- Location: LCFF_X28_Y16_N17
\BancoRegistradores|a0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|26~regout\);

-- Location: LCFF_X29_Y16_N13
\BancoRegistradores|a2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|26~regout\);

-- Location: LCCOMB_X29_Y16_N12
\BancoRegistradores|inst1|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|a2|26~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|a0|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|a0|26~regout\,
	datac => \BancoRegistradores|a2|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux5~12_combout\);

-- Location: LCCOMB_X29_Y16_N6
\BancoRegistradores|inst1|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux5~12_combout\ & (\BancoRegistradores|a3|26~regout\)) # (!\BancoRegistradores|inst1|Mux5~12_combout\ & 
-- ((\BancoRegistradores|a1|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a1|26~regout\,
	datad => \BancoRegistradores|inst1|Mux5~12_combout\,
	combout => \BancoRegistradores|inst1|Mux5~13_combout\);

-- Location: LCCOMB_X29_Y17_N16
\BancoRegistradores|inst1|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & (((\BancoRegistradores|inst1|Mux5~13_combout\) # (!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|26~regout\ & ((\BancoRegistradores|inst1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~4_combout\,
	datab => \BancoRegistradores|at|26~regout\,
	datac => \BancoRegistradores|inst1|Mux5~13_combout\,
	datad => \BancoRegistradores|inst1|Mux8~3_combout\,
	combout => \BancoRegistradores|inst1|Mux5~14_combout\);

-- Location: LCCOMB_X31_Y17_N16
\BancoRegistradores|inst1|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~15_combout\ = (\BancoRegistradores|inst1|Mux8~2_combout\ & ((\BancoRegistradores|inst1|Mux5~14_combout\ & (\BancoRegistradores|v1|26~regout\)) # (!\BancoRegistradores|inst1|Mux5~14_combout\ & 
-- ((\BancoRegistradores|v0|26~regout\))))) # (!\BancoRegistradores|inst1|Mux8~2_combout\ & (((\BancoRegistradores|inst1|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|26~regout\,
	datab => \BancoRegistradores|v0|26~regout\,
	datac => \BancoRegistradores|inst1|Mux8~2_combout\,
	datad => \BancoRegistradores|inst1|Mux5~14_combout\,
	combout => \BancoRegistradores|inst1|Mux5~15_combout\);

-- Location: LCFF_X35_Y17_N15
\BancoRegistradores|s3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|26~regout\);

-- Location: LCCOMB_X35_Y17_N14
\BancoRegistradores|inst1|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|26~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s3|26~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s3|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux5~9_combout\);

-- Location: LCFF_X35_Y17_N17
\BancoRegistradores|k1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|26~regout\);

-- Location: LCCOMB_X35_Y17_N22
\BancoRegistradores|inst1|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~10_combout\ = (\BancoRegistradores|inst1|Mux5~9_combout\ & ((\BancoRegistradores|ra|26~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux5~9_combout\ & (((\BancoRegistradores|k1|26~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|26~regout\,
	datab => \BancoRegistradores|inst1|Mux5~9_combout\,
	datac => \BancoRegistradores|k1|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux5~10_combout\);

-- Location: LCFF_X37_Y21_N11
\BancoRegistradores|t9|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|26~regout\);

-- Location: LCCOMB_X37_Y21_N10
\BancoRegistradores|inst1|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|26~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|26~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|26~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux5~2_combout\);

-- Location: LCFF_X36_Y21_N19
\BancoRegistradores|s5|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|26~regout\);

-- Location: LCFF_X36_Y21_N29
\BancoRegistradores|sp|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|26~regout\);

-- Location: LCCOMB_X36_Y21_N18
\BancoRegistradores|inst1|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux5~2_combout\ & ((\BancoRegistradores|sp|26~regout\))) # (!\BancoRegistradores|inst1|Mux5~2_combout\ & 
-- (\BancoRegistradores|s5|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|inst1|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|inst1|Mux5~2_combout\,
	datac => \BancoRegistradores|s5|26~regout\,
	datad => \BancoRegistradores|sp|26~regout\,
	combout => \BancoRegistradores|inst1|Mux5~3_combout\);

-- Location: LCCOMB_X35_Y16_N30
\BancoRegistradores|inst1|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~11_combout\ = (\BancoRegistradores|inst1|Mux5~8_combout\ & (((\BancoRegistradores|inst1|Mux5~10_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (!\BancoRegistradores|inst1|Mux5~8_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux5~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|inst1|Mux5~10_combout\,
	datad => \BancoRegistradores|inst1|Mux5~3_combout\,
	combout => \BancoRegistradores|inst1|Mux5~11_combout\);

-- Location: LCCOMB_X34_Y16_N26
\BancoRegistradores|inst1|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\) # ((\BancoRegistradores|inst1|Mux5~11_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (!\BancoRegistradores|inst1|Mux8~1_combout\ & (\BancoRegistradores|inst1|Mux5~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux5~15_combout\,
	datad => \BancoRegistradores|inst1|Mux5~11_combout\,
	combout => \BancoRegistradores|inst1|Mux5~16_combout\);

-- Location: LCCOMB_X34_Y16_N24
\BancoRegistradores|inst1|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux5~19_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux5~16_combout\ & (\BancoRegistradores|inst1|Mux5~18_combout\)) # (!\BancoRegistradores|inst1|Mux5~16_combout\ & 
-- ((\BancoRegistradores|inst1|Mux5~1_combout\))))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux5~18_combout\,
	datab => \BancoRegistradores|inst1|Mux5~1_combout\,
	datac => \BancoRegistradores|inst1|Mux8~1_combout\,
	datad => \BancoRegistradores|inst1|Mux5~16_combout\,
	combout => \BancoRegistradores|inst1|Mux5~19_combout\);

-- Location: LCCOMB_X31_Y19_N22
\inst15|u_3|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_0|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux7~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \BancoRegistradores|inst2|Mux7~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_3|u_0|s~0_combout\);

-- Location: LCCOMB_X29_Y21_N8
\inst15|u_2|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_2|u_7|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux8~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux8~19_combout\,
	combout => \inst15|u_2|u_7|s~0_combout\);

-- Location: LCCOMB_X33_Y19_N0
\inst2|f_0:22:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:22:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux9~19_combout\ & ((\inst2|f_0:21:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_6|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux9~19_combout\ & 
-- (\inst2|f_0:21:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_6|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_2|u_6|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux9~19_combout\,
	datad => \inst2|f_0:21:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:22:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N2
\inst2|f_0:23:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:23:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux8~24_combout\ & ((\inst2|f_0:22:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_2|u_7|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux8~24_combout\ & 
-- (\inst2|f_0:22:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_2|u_7|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~24_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_7|s~0_combout\,
	datad => \inst2|f_0:22:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:23:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N24
\inst2|f_0:24:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:24:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux7~19_combout\ & ((\inst2|f_0:23:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_3|u_0|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux7~19_combout\ & 
-- (\inst2|f_0:23:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_3|u_0|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_3|u_0|s~0_combout\,
	datad => \inst2|f_0:23:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:24:u_x|u_0|o_COUT~0_combout\);

-- Location: LCFF_X36_Y20_N19
\BancoRegistradores|t0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|25~regout\);

-- Location: LCCOMB_X36_Y20_N18
\BancoRegistradores|inst1|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|t2|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t0|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t2|25~regout\,
	datac => \BancoRegistradores|t0|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux6~10_combout\);

-- Location: LCFF_X36_Y20_N17
\BancoRegistradores|t1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|25~regout\);

-- Location: LCFF_X35_Y22_N1
\BancoRegistradores|t3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|25~regout\);

-- Location: LCCOMB_X36_Y20_N16
\BancoRegistradores|inst1|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux6~10_combout\ & ((\BancoRegistradores|t3|25~regout\))) # (!\BancoRegistradores|inst1|Mux6~10_combout\ 
-- & (\BancoRegistradores|t1|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|inst1|Mux6~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux6~10_combout\,
	datac => \BancoRegistradores|t1|25~regout\,
	datad => \BancoRegistradores|t3|25~regout\,
	combout => \BancoRegistradores|inst1|Mux6~11_combout\);

-- Location: LCFF_X30_Y18_N21
\BancoRegistradores|at|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|25~regout\);

-- Location: LCCOMB_X30_Y18_N20
\BancoRegistradores|inst1|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~14_combout\ = (\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux6~13_combout\) # ((!\BancoRegistradores|inst1|Mux8~3_combout\)))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (((\BancoRegistradores|at|25~regout\ & \BancoRegistradores|inst1|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux6~13_combout\,
	datab => \BancoRegistradores|inst1|Mux8~4_combout\,
	datac => \BancoRegistradores|at|25~regout\,
	datad => \BancoRegistradores|inst1|Mux8~3_combout\,
	combout => \BancoRegistradores|inst1|Mux6~14_combout\);

-- Location: LCFF_X30_Y18_N15
\BancoRegistradores|v0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|25~regout\);

-- Location: LCCOMB_X30_Y18_N14
\BancoRegistradores|inst1|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~15_combout\ = (\BancoRegistradores|inst1|Mux6~14_combout\ & ((\BancoRegistradores|v1|25~regout\) # ((!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux6~14_combout\ & 
-- (((\BancoRegistradores|v0|25~regout\ & \BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|25~regout\,
	datab => \BancoRegistradores|inst1|Mux6~14_combout\,
	datac => \BancoRegistradores|v0|25~regout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux6~15_combout\);

-- Location: LCCOMB_X36_Y19_N14
\BancoRegistradores|inst1|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux8~1_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux6~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux8~1_combout\,
	datac => \BancoRegistradores|inst1|Mux6~11_combout\,
	datad => \BancoRegistradores|inst1|Mux6~15_combout\,
	combout => \BancoRegistradores|inst1|Mux6~16_combout\);

-- Location: LCCOMB_X36_Y19_N8
\BancoRegistradores|s2|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|s2|25~feeder_combout\);

-- Location: LCFF_X36_Y19_N9
\BancoRegistradores|s2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|25~regout\);

-- Location: LCCOMB_X36_Y19_N22
\BancoRegistradores|s6|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|s6|25~feeder_combout\);

-- Location: LCFF_X36_Y19_N23
\BancoRegistradores|s6|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|25~regout\);

-- Location: LCCOMB_X37_Y23_N8
\BancoRegistradores|inst1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|s6|25~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s2|25~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s2|25~regout\,
	datac => \BancoRegistradores|s6|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux6~0_combout\);

-- Location: LCFF_X36_Y23_N19
\BancoRegistradores|k0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|25~regout\);

-- Location: LCCOMB_X36_Y23_N18
\BancoRegistradores|inst1|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~1_combout\ = (\BancoRegistradores|inst1|Mux6~0_combout\ & ((\BancoRegistradores|fp|25~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux6~0_combout\ 
-- & (((\BancoRegistradores|k0|25~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|25~regout\,
	datab => \BancoRegistradores|inst1|Mux6~0_combout\,
	datac => \BancoRegistradores|k0|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux6~1_combout\);

-- Location: LCFF_X36_Y21_N11
\BancoRegistradores|s5|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|25~regout\);

-- Location: LCFF_X37_Y21_N9
\BancoRegistradores|s1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|25~regout\);

-- Location: LCFF_X37_Y21_N3
\BancoRegistradores|t9|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|25~regout\);

-- Location: LCCOMB_X37_Y21_N2
\BancoRegistradores|inst1|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t9|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s1|25~regout\,
	datac => \BancoRegistradores|t9|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux6~2_combout\);

-- Location: LCCOMB_X36_Y21_N10
\BancoRegistradores|inst1|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux6~2_combout\ & (\BancoRegistradores|sp|25~regout\)) # (!\BancoRegistradores|inst1|Mux6~2_combout\ & 
-- ((\BancoRegistradores|s5|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|25~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \BancoRegistradores|s5|25~regout\,
	datad => \BancoRegistradores|inst1|Mux6~2_combout\,
	combout => \BancoRegistradores|inst1|Mux6~3_combout\);

-- Location: LCFF_X35_Y21_N1
\BancoRegistradores|gp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|25~regout\);

-- Location: LCFF_X35_Y23_N15
\BancoRegistradores|s0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|25~regout\);

-- Location: LCFF_X34_Y23_N17
\BancoRegistradores|t8|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|25~regout\);

-- Location: LCCOMB_X34_Y23_N16
\BancoRegistradores|inst1|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|t8|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s0|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s0|25~regout\,
	datac => \BancoRegistradores|t8|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux6~4_combout\);

-- Location: LCCOMB_X35_Y21_N14
\BancoRegistradores|inst1|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux6~4_combout\ & ((\BancoRegistradores|gp|25~regout\))) # (!\BancoRegistradores|inst1|Mux6~4_combout\ & 
-- (\BancoRegistradores|s4|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|25~regout\,
	datab => \BancoRegistradores|gp|25~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datad => \BancoRegistradores|inst1|Mux6~4_combout\,
	combout => \BancoRegistradores|inst1|Mux6~5_combout\);

-- Location: LCCOMB_X35_Y21_N8
\BancoRegistradores|inst1|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux6~3_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux6~5_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|inst1|Mux6~3_combout\,
	datac => \BancoRegistradores|inst1|Mux6~5_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux6~6_combout\);

-- Location: LCFF_X35_Y17_N5
\BancoRegistradores|k1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|25~regout\);

-- Location: LCFF_X36_Y17_N15
\BancoRegistradores|ra|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|25~regout\);

-- Location: LCCOMB_X36_Y17_N14
\BancoRegistradores|inst1|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~8_combout\ = (\BancoRegistradores|inst1|Mux6~7_combout\ & (((\BancoRegistradores|ra|25~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux6~7_combout\ 
-- & (\BancoRegistradores|k1|25~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux6~7_combout\,
	datab => \BancoRegistradores|k1|25~regout\,
	datac => \BancoRegistradores|ra|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux6~8_combout\);

-- Location: LCCOMB_X36_Y19_N4
\BancoRegistradores|inst1|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux6~6_combout\ & ((\BancoRegistradores|inst1|Mux6~8_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux6~6_combout\ & (\BancoRegistradores|inst1|Mux6~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux6~1_combout\,
	datac => \BancoRegistradores|inst1|Mux6~6_combout\,
	datad => \BancoRegistradores|inst1|Mux6~8_combout\,
	combout => \BancoRegistradores|inst1|Mux6~9_combout\);

-- Location: LCCOMB_X34_Y17_N22
\BancoRegistradores|t7|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|t7|25~feeder_combout\);

-- Location: LCFF_X34_Y17_N23
\BancoRegistradores|t7|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|25~regout\);

-- Location: LCCOMB_X37_Y20_N10
\BancoRegistradores|t4|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t4|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|t4|25~feeder_combout\);

-- Location: LCFF_X37_Y20_N11
\BancoRegistradores|t4|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t4|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|25~regout\);

-- Location: LCFF_X37_Y20_N29
\BancoRegistradores|t5|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|25~regout\);

-- Location: LCCOMB_X37_Y20_N28
\BancoRegistradores|inst1|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|t5|25~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (\BancoRegistradores|t4|25~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datab => \BancoRegistradores|t4|25~regout\,
	datac => \BancoRegistradores|t5|25~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux6~17_combout\);

-- Location: LCFF_X37_Y19_N1
\BancoRegistradores|t6|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|25~regout\);

-- Location: LCCOMB_X37_Y20_N0
\BancoRegistradores|inst1|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux6~17_combout\ & (\BancoRegistradores|t7|25~regout\)) # (!\BancoRegistradores|inst1|Mux6~17_combout\ & 
-- ((\BancoRegistradores|t6|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|t7|25~regout\,
	datac => \BancoRegistradores|inst1|Mux6~17_combout\,
	datad => \BancoRegistradores|t6|25~regout\,
	combout => \BancoRegistradores|inst1|Mux6~18_combout\);

-- Location: LCCOMB_X36_Y19_N0
\BancoRegistradores|inst1|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux6~19_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux6~16_combout\ & ((\BancoRegistradores|inst1|Mux6~18_combout\))) # (!\BancoRegistradores|inst1|Mux6~16_combout\ & 
-- (\BancoRegistradores|inst1|Mux6~9_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & (\BancoRegistradores|inst1|Mux6~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux6~16_combout\,
	datac => \BancoRegistradores|inst1|Mux6~9_combout\,
	datad => \BancoRegistradores|inst1|Mux6~18_combout\,
	combout => \BancoRegistradores|inst1|Mux6~19_combout\);

-- Location: LCCOMB_X33_Y19_N10
\inst2|f_0:25:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:25:u_x|u_0|o_COUT~0_combout\ = (\inst2|f_0:24:u_x|u_0|o_COUT~0_combout\ & ((\BancoRegistradores|inst1|Mux6~19_combout\) # (\inst15|u_3|u_1|s~0_combout\ $ (\inst18|op\(2))))) # (!\inst2|f_0:24:u_x|u_0|o_COUT~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux6~19_combout\ & (\inst15|u_3|u_1|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_1|s~0_combout\,
	datab => \inst18|op\(2),
	datac => \inst2|f_0:24:u_x|u_0|o_COUT~0_combout\,
	datad => \BancoRegistradores|inst1|Mux6~19_combout\,
	combout => \inst2|f_0:25:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y19_N26
\inst2|f_0:26:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:26:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_3|u_2|s~0_combout\ $ (\BancoRegistradores|inst1|Mux5~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:25:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_2|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux5~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:25:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:26:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y19_N20
\inst2|f_0:26:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:26:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux5~19_combout\ & (!\inst18|op\(1)))) # (!\inst18|op[0]~0_combout\ & (((\inst18|op\(1) & \inst2|f_0:26:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \BancoRegistradores|inst1|Mux5~19_combout\,
	datac => \inst18|op\(1),
	datad => \inst2|f_0:26:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:26:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y17_N0
\inst13|u_3|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_2|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26)) # (!\inst2|f_0:26:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(26),
	datab => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:26:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_2|s~0_combout\);

-- Location: LCFF_X38_Y20_N5
\BancoRegistradores|t7|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|26~regout\);

-- Location: LCFF_X37_Y20_N17
\BancoRegistradores|t5|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|26~regout\);

-- Location: LCFF_X37_Y20_N27
\BancoRegistradores|t4|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|26~regout\);

-- Location: LCCOMB_X37_Y20_N24
\BancoRegistradores|inst2|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|26~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t5|26~regout\,
	datad => \BancoRegistradores|t4|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~17_combout\);

-- Location: LCCOMB_X38_Y20_N2
\BancoRegistradores|inst2|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux5~17_combout\ & ((\BancoRegistradores|t7|26~regout\))) # (!\BancoRegistradores|inst2|Mux5~17_combout\ 
-- & (\BancoRegistradores|t6|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t6|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t7|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~17_combout\,
	combout => \BancoRegistradores|inst2|Mux5~18_combout\);

-- Location: LCFF_X33_Y17_N5
\BancoRegistradores|v1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|26~regout\);

-- Location: LCFF_X28_Y16_N1
\BancoRegistradores|a3|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|26~regout\);

-- Location: LCCOMB_X28_Y16_N18
\BancoRegistradores|inst2|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|26~regout\,
	datad => \BancoRegistradores|a1|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~12_combout\);

-- Location: LCCOMB_X28_Y16_N0
\BancoRegistradores|inst2|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux5~12_combout\ & ((\BancoRegistradores|a3|26~regout\))) # (!\BancoRegistradores|inst2|Mux5~12_combout\ 
-- & (\BancoRegistradores|a2|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|26~regout\,
	datac => \BancoRegistradores|a3|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~12_combout\,
	combout => \BancoRegistradores|inst2|Mux5~13_combout\);

-- Location: LCCOMB_X28_Y17_N12
\BancoRegistradores|inst2|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux5~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~13_combout\,
	combout => \BancoRegistradores|inst2|Mux5~14_combout\);

-- Location: LCCOMB_X28_Y17_N20
\BancoRegistradores|inst2|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux5~14_combout\ & (\BancoRegistradores|v1|26~regout\)) # (!\BancoRegistradores|inst2|Mux5~14_combout\ & 
-- ((\BancoRegistradores|v0|26~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|26~regout\,
	datac => \BancoRegistradores|v0|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~14_combout\,
	combout => \BancoRegistradores|inst2|Mux5~15_combout\);

-- Location: LCFF_X36_Y20_N31
\BancoRegistradores|t1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|26~regout\);

-- Location: LCCOMB_X35_Y21_N16
\BancoRegistradores|t2|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|t2|26~feeder_combout\);

-- Location: LCFF_X35_Y21_N17
\BancoRegistradores|t2|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|26~regout\);

-- Location: LCCOMB_X36_Y20_N12
\BancoRegistradores|inst2|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t2|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t0|26~regout\,
	datad => \BancoRegistradores|t2|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~10_combout\);

-- Location: LCCOMB_X36_Y20_N30
\BancoRegistradores|inst2|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux5~10_combout\ & (\BancoRegistradores|t3|26~regout\)) # (!\BancoRegistradores|inst2|Mux5~10_combout\ & 
-- ((\BancoRegistradores|t1|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|26~regout\,
	datac => \BancoRegistradores|t1|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~10_combout\,
	combout => \BancoRegistradores|inst2|Mux5~11_combout\);

-- Location: LCCOMB_X28_Y17_N6
\BancoRegistradores|inst2|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux31~4_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- ((\BancoRegistradores|inst2|Mux5~11_combout\))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux5~15_combout\,
	datad => \BancoRegistradores|inst2|Mux5~11_combout\,
	combout => \BancoRegistradores|inst2|Mux5~16_combout\);

-- Location: LCFF_X37_Y21_N13
\BancoRegistradores|s1|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|26~regout\);

-- Location: LCCOMB_X37_Y21_N12
\BancoRegistradores|inst2|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|26~regout\,
	datad => \BancoRegistradores|t9|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~2_combout\);

-- Location: LCCOMB_X36_Y21_N28
\BancoRegistradores|inst2|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux5~2_combout\ & ((\BancoRegistradores|sp|26~regout\))) # (!\BancoRegistradores|inst2|Mux5~2_combout\ & 
-- (\BancoRegistradores|s5|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|26~regout\,
	datac => \BancoRegistradores|sp|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~2_combout\,
	combout => \BancoRegistradores|inst2|Mux5~3_combout\);

-- Location: LCFF_X35_Y23_N27
\BancoRegistradores|s4|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|26~regout\);

-- Location: LCCOMB_X35_Y23_N20
\BancoRegistradores|s0|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s0|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|s0|26~feeder_combout\);

-- Location: LCFF_X35_Y23_N21
\BancoRegistradores|s0|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s0|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|26~regout\);

-- Location: LCFF_X34_Y23_N15
\BancoRegistradores|t8|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|26~regout\);

-- Location: LCCOMB_X35_Y23_N18
\BancoRegistradores|inst2|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|26~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|26~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|26~regout\,
	datad => \BancoRegistradores|t8|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~4_combout\);

-- Location: LCCOMB_X35_Y21_N10
\BancoRegistradores|inst2|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux5~4_combout\ & (\BancoRegistradores|gp|26~regout\)) # (!\BancoRegistradores|inst2|Mux5~4_combout\ & 
-- ((\BancoRegistradores|s4|26~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~4_combout\,
	combout => \BancoRegistradores|inst2|Mux5~5_combout\);

-- Location: LCCOMB_X27_Y20_N28
\BancoRegistradores|inst2|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux5~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux5~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux5~3_combout\,
	datad => \BancoRegistradores|inst2|Mux5~5_combout\,
	combout => \BancoRegistradores|inst2|Mux5~6_combout\);

-- Location: LCFF_X36_Y17_N3
\BancoRegistradores|ra|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_2|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|26~regout\);

-- Location: LCCOMB_X36_Y17_N16
\BancoRegistradores|s7|26~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|26~feeder_combout\ = \inst13|u_3|u_2|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_2|s~0_combout\,
	combout => \BancoRegistradores|s7|26~feeder_combout\);

-- Location: LCFF_X36_Y17_N17
\BancoRegistradores|s7|26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|26~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|26~regout\);

-- Location: LCCOMB_X35_Y17_N28
\BancoRegistradores|inst2|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|26~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|26~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s7|26~regout\,
	datad => \BancoRegistradores|s3|26~regout\,
	combout => \BancoRegistradores|inst2|Mux5~7_combout\);

-- Location: LCCOMB_X36_Y17_N2
\BancoRegistradores|inst2|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux5~7_combout\ & ((\BancoRegistradores|ra|26~regout\))) # (!\BancoRegistradores|inst2|Mux5~7_combout\ & 
-- (\BancoRegistradores|k1|26~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|26~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|26~regout\,
	datad => \BancoRegistradores|inst2|Mux5~7_combout\,
	combout => \BancoRegistradores|inst2|Mux5~8_combout\);

-- Location: LCCOMB_X27_Y20_N6
\BancoRegistradores|inst2|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~9_combout\ = (\BancoRegistradores|inst2|Mux5~6_combout\ & (((\BancoRegistradores|inst2|Mux5~8_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|inst2|Mux5~6_combout\ & (\BancoRegistradores|inst2|Mux5~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux5~1_combout\,
	datab => \BancoRegistradores|inst2|Mux5~6_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux5~8_combout\,
	combout => \BancoRegistradores|inst2|Mux5~9_combout\);

-- Location: LCCOMB_X27_Y20_N12
\BancoRegistradores|inst2|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux5~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux5~16_combout\ & (\BancoRegistradores|inst2|Mux5~18_combout\)) # (!\BancoRegistradores|inst2|Mux5~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux5~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux5~18_combout\,
	datac => \BancoRegistradores|inst2|Mux5~16_combout\,
	datad => \BancoRegistradores|inst2|Mux5~9_combout\,
	combout => \BancoRegistradores|inst2|Mux5~19_combout\);

-- Location: LCCOMB_X27_Y20_N18
\inst15|u_3|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_3|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|o_ALUSrc~3_combout\,
	datac => \BancoRegistradores|inst2|Mux4~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst15|u_3|u_3|s~0_combout\);

-- Location: LCCOMB_X28_Y19_N28
\inst15|u_3|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_2|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux5~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \BancoRegistradores|inst2|Mux5~19_combout\,
	combout => \inst15|u_3|u_2|s~0_combout\);

-- Location: LCCOMB_X33_Y19_N16
\inst2|f_0:26:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:26:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux5~19_combout\ & ((\inst2|f_0:25:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_3|u_2|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux5~19_combout\ & 
-- (\inst2|f_0:25:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_3|u_2|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux5~19_combout\,
	datac => \inst15|u_3|u_2|s~0_combout\,
	datad => \inst2|f_0:25:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:26:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X34_Y19_N8
\inst2|f_0:27:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:27:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux4~19_combout\ $ (\inst15|u_3|u_3|s~0_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:26:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~19_combout\,
	datab => \inst15|u_3|u_3|s~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:26:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:27:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N22
\inst2|f_0:27:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:27:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:27:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux4~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~19_combout\,
	datab => \inst18|op\(1),
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:27:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:27:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y19_N6
\inst13|u_3|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_3|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27)) # (!\inst2|f_0:27:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(27),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:27:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_3|s~0_combout\);

-- Location: LCFF_X36_Y18_N15
\BancoRegistradores|t7|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|27~regout\);

-- Location: LCCOMB_X37_Y18_N8
\BancoRegistradores|t6|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|t6|27~feeder_combout\);

-- Location: LCFF_X37_Y18_N9
\BancoRegistradores|t6|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|27~regout\);

-- Location: LCFF_X36_Y18_N19
\BancoRegistradores|t4|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|27~regout\);

-- Location: LCCOMB_X36_Y18_N24
\BancoRegistradores|inst2|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t6|27~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t4|27~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|27~regout\,
	datad => \BancoRegistradores|t4|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~17_combout\);

-- Location: LCCOMB_X36_Y22_N6
\BancoRegistradores|t5|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|t5|27~feeder_combout\);

-- Location: LCFF_X36_Y22_N7
\BancoRegistradores|t5|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|27~regout\);

-- Location: LCCOMB_X36_Y18_N20
\BancoRegistradores|inst2|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux4~17_combout\ & (\BancoRegistradores|t7|27~regout\)) # (!\BancoRegistradores|inst2|Mux4~17_combout\ & 
-- ((\BancoRegistradores|t5|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|27~regout\,
	datac => \BancoRegistradores|inst2|Mux4~17_combout\,
	datad => \BancoRegistradores|t5|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~18_combout\);

-- Location: LCCOMB_X36_Y21_N0
\BancoRegistradores|s5|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|s5|27~feeder_combout\);

-- Location: LCFF_X36_Y21_N1
\BancoRegistradores|s5|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|27~regout\);

-- Location: LCFF_X37_Y21_N1
\BancoRegistradores|s1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|27~regout\);

-- Location: LCFF_X37_Y21_N19
\BancoRegistradores|t9|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|27~regout\);

-- Location: LCCOMB_X37_Y21_N0
\BancoRegistradores|inst2|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|27~regout\,
	datad => \BancoRegistradores|t9|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~2_combout\);

-- Location: LCFF_X36_Y21_N27
\BancoRegistradores|sp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|27~regout\);

-- Location: LCCOMB_X36_Y21_N16
\BancoRegistradores|inst2|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux4~2_combout\ & ((\BancoRegistradores|sp|27~regout\))) # (!\BancoRegistradores|inst2|Mux4~2_combout\ & 
-- (\BancoRegistradores|s5|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|27~regout\,
	datac => \BancoRegistradores|inst2|Mux4~2_combout\,
	datad => \BancoRegistradores|sp|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~3_combout\);

-- Location: LCCOMB_X35_Y17_N0
\BancoRegistradores|k1|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|k1|27~feeder_combout\);

-- Location: LCFF_X35_Y17_N1
\BancoRegistradores|k1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|27~regout\);

-- Location: LCFF_X36_Y17_N11
\BancoRegistradores|ra|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|27~regout\);

-- Location: LCFF_X35_Y17_N11
\BancoRegistradores|s3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|27~regout\);

-- Location: LCCOMB_X35_Y17_N12
\BancoRegistradores|inst2|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|27~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & \BancoRegistradores|s3|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s7|27~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s3|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~9_combout\);

-- Location: LCCOMB_X36_Y17_N10
\BancoRegistradores|inst2|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux4~9_combout\ & ((\BancoRegistradores|ra|27~regout\))) # (!\BancoRegistradores|inst2|Mux4~9_combout\ & 
-- (\BancoRegistradores|k1|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|27~regout\,
	datac => \BancoRegistradores|ra|27~regout\,
	datad => \BancoRegistradores|inst2|Mux4~9_combout\,
	combout => \BancoRegistradores|inst2|Mux4~10_combout\);

-- Location: LCFF_X35_Y23_N5
\BancoRegistradores|s0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|27~regout\);

-- Location: LCCOMB_X34_Y23_N18
\BancoRegistradores|t8|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t8|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|t8|27~feeder_combout\);

-- Location: LCFF_X34_Y23_N19
\BancoRegistradores|t8|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t8|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|27~regout\);

-- Location: LCCOMB_X35_Y23_N4
\BancoRegistradores|inst2|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|27~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|27~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|27~regout\,
	datad => \BancoRegistradores|t8|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~6_combout\);

-- Location: LCFF_X35_Y23_N7
\BancoRegistradores|s4|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|27~regout\);

-- Location: LCFF_X35_Y21_N13
\BancoRegistradores|gp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|27~regout\);

-- Location: LCCOMB_X35_Y23_N6
\BancoRegistradores|inst2|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux4~6_combout\ & ((\BancoRegistradores|gp|27~regout\))) # (!\BancoRegistradores|inst2|Mux4~6_combout\ & 
-- (\BancoRegistradores|s4|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|inst2|Mux4~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|inst2|Mux4~6_combout\,
	datac => \BancoRegistradores|s4|27~regout\,
	datad => \BancoRegistradores|gp|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~7_combout\);

-- Location: LCFF_X38_Y23_N9
\BancoRegistradores|fp|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|27~regout\);

-- Location: LCFF_X37_Y23_N7
\BancoRegistradores|s2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|27~regout\);

-- Location: LCCOMB_X36_Y19_N24
\BancoRegistradores|s6|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|s6|27~feeder_combout\);

-- Location: LCFF_X36_Y19_N25
\BancoRegistradores|s6|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|27~regout\);

-- Location: LCCOMB_X37_Y23_N0
\BancoRegistradores|inst2|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|27~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~4_combout\);

-- Location: LCCOMB_X37_Y23_N22
\BancoRegistradores|inst2|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux4~4_combout\ & ((\BancoRegistradores|fp|27~regout\))) # (!\BancoRegistradores|inst2|Mux4~4_combout\ & 
-- (\BancoRegistradores|k0|27~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|27~regout\,
	datab => \BancoRegistradores|fp|27~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|inst2|Mux4~4_combout\,
	combout => \BancoRegistradores|inst2|Mux4~5_combout\);

-- Location: LCCOMB_X36_Y20_N4
\BancoRegistradores|inst2|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux4~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux4~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux4~7_combout\,
	datad => \BancoRegistradores|inst2|Mux4~5_combout\,
	combout => \BancoRegistradores|inst2|Mux4~8_combout\);

-- Location: LCCOMB_X27_Y20_N20
\BancoRegistradores|inst2|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux4~8_combout\ & ((\BancoRegistradores|inst2|Mux4~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux4~8_combout\ & (\BancoRegistradores|inst2|Mux4~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux4~3_combout\,
	datac => \BancoRegistradores|inst2|Mux4~10_combout\,
	datad => \BancoRegistradores|inst2|Mux4~8_combout\,
	combout => \BancoRegistradores|inst2|Mux4~11_combout\);

-- Location: LCFF_X30_Y22_N9
\BancoRegistradores|v1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|27~regout\);

-- Location: LCFF_X30_Y22_N3
\BancoRegistradores|v0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|27~regout\);

-- Location: LCCOMB_X34_Y19_N30
\BancoRegistradores|at|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|at|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|at|27~feeder_combout\);

-- Location: LCFF_X34_Y19_N31
\BancoRegistradores|at|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|at|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|27~regout\);

-- Location: LCCOMB_X35_Y16_N28
\BancoRegistradores|a3|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|a3|27~feeder_combout\);

-- Location: LCFF_X35_Y16_N29
\BancoRegistradores|a3|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|27~regout\);

-- Location: LCCOMB_X34_Y16_N0
\BancoRegistradores|a1|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|a1|27~feeder_combout\);

-- Location: LCFF_X34_Y16_N1
\BancoRegistradores|a1|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|27~regout\);

-- Location: LCCOMB_X35_Y16_N4
\BancoRegistradores|a0|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|a0|27~feeder_combout\);

-- Location: LCFF_X35_Y16_N5
\BancoRegistradores|a0|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|27~regout\);

-- Location: LCCOMB_X34_Y19_N16
\BancoRegistradores|a2|27~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|27~feeder_combout\ = \inst13|u_3|u_3|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_3|s~0_combout\,
	combout => \BancoRegistradores|a2|27~feeder_combout\);

-- Location: LCFF_X34_Y19_N17
\BancoRegistradores|a2|27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|27~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|27~regout\);

-- Location: LCCOMB_X35_Y16_N18
\BancoRegistradores|inst2|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|27~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|27~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|27~regout\,
	datad => \BancoRegistradores|a2|27~regout\,
	combout => \BancoRegistradores|inst2|Mux4~12_combout\);

-- Location: LCCOMB_X35_Y16_N2
\BancoRegistradores|inst2|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux4~12_combout\ & (\BancoRegistradores|a3|27~regout\)) # (!\BancoRegistradores|inst2|Mux4~12_combout\ & 
-- ((\BancoRegistradores|a1|27~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|27~regout\,
	datac => \BancoRegistradores|a1|27~regout\,
	datad => \BancoRegistradores|inst2|Mux4~12_combout\,
	combout => \BancoRegistradores|inst2|Mux4~13_combout\);

-- Location: LCCOMB_X34_Y19_N18
\BancoRegistradores|inst2|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux4~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|27~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (((\BancoRegistradores|inst2|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|at|27~regout\,
	datac => \BancoRegistradores|inst2|Mux31~8_combout\,
	datad => \BancoRegistradores|inst2|Mux4~13_combout\,
	combout => \BancoRegistradores|inst2|Mux4~14_combout\);

-- Location: LCCOMB_X30_Y22_N2
\BancoRegistradores|inst2|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux4~14_combout\ & (\BancoRegistradores|v1|27~regout\)) # (!\BancoRegistradores|inst2|Mux4~14_combout\ & 
-- ((\BancoRegistradores|v0|27~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|27~regout\,
	datac => \BancoRegistradores|v0|27~regout\,
	datad => \BancoRegistradores|inst2|Mux4~14_combout\,
	combout => \BancoRegistradores|inst2|Mux4~15_combout\);

-- Location: LCCOMB_X27_Y20_N26
\BancoRegistradores|inst2|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux4~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux4~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux4~11_combout\,
	datad => \BancoRegistradores|inst2|Mux4~15_combout\,
	combout => \BancoRegistradores|inst2|Mux4~16_combout\);

-- Location: LCCOMB_X27_Y20_N8
\BancoRegistradores|inst2|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux4~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux4~16_combout\ & ((\BancoRegistradores|inst2|Mux4~18_combout\))) # (!\BancoRegistradores|inst2|Mux4~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux4~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux4~1_combout\,
	datab => \BancoRegistradores|inst2|Mux4~18_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux4~16_combout\,
	combout => \BancoRegistradores|inst2|Mux4~19_combout\);

-- Location: LCCOMB_X36_Y21_N2
\BancoRegistradores|s5|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|s5|28~feeder_combout\);

-- Location: LCFF_X36_Y21_N3
\BancoRegistradores|s5|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|28~regout\);

-- Location: LCFF_X36_Y21_N25
\BancoRegistradores|sp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|28~regout\);

-- Location: LCFF_X37_Y21_N31
\BancoRegistradores|t9|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|28~regout\);

-- Location: LCCOMB_X37_Y21_N30
\BancoRegistradores|inst1|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|t9|28~regout\) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (\BancoRegistradores|s1|28~regout\ & ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s1|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|t9|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux3~2_combout\);

-- Location: LCCOMB_X36_Y21_N24
\BancoRegistradores|inst1|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|inst1|Mux3~2_combout\ & ((\BancoRegistradores|sp|28~regout\))) # (!\BancoRegistradores|inst1|Mux3~2_combout\ & 
-- (\BancoRegistradores|s5|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\BancoRegistradores|inst1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s5|28~regout\,
	datac => \BancoRegistradores|sp|28~regout\,
	datad => \BancoRegistradores|inst1|Mux3~2_combout\,
	combout => \BancoRegistradores|inst1|Mux3~3_combout\);

-- Location: LCFF_X36_Y17_N29
\BancoRegistradores|s7|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|28~regout\);

-- Location: LCCOMB_X36_Y17_N28
\BancoRegistradores|inst1|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s7|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s3|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datac => \BancoRegistradores|s7|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux3~9_combout\);

-- Location: LCFF_X36_Y17_N31
\BancoRegistradores|ra|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|28~regout\);

-- Location: LCCOMB_X36_Y17_N30
\BancoRegistradores|inst1|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~10_combout\ = (\BancoRegistradores|inst1|Mux3~9_combout\ & (((\BancoRegistradores|ra|28~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux3~9_combout\ & (\BancoRegistradores|k1|28~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|28~regout\,
	datab => \BancoRegistradores|inst1|Mux3~9_combout\,
	datac => \BancoRegistradores|ra|28~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux3~10_combout\);

-- Location: LCCOMB_X35_Y19_N16
\BancoRegistradores|inst1|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~11_combout\ = (\BancoRegistradores|inst1|Mux3~8_combout\ & (((\BancoRegistradores|inst1|Mux3~10_combout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux3~8_combout\ & (\BancoRegistradores|inst1|Mux3~3_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~8_combout\,
	datab => \BancoRegistradores|inst1|Mux3~3_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux3~10_combout\,
	combout => \BancoRegistradores|inst1|Mux3~11_combout\);

-- Location: LCCOMB_X35_Y19_N2
\BancoRegistradores|inst1|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux3~11_combout\) # (\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux3~15_combout\ & ((!\BancoRegistradores|inst1|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~15_combout\,
	datab => \BancoRegistradores|inst1|Mux8~0_combout\,
	datac => \BancoRegistradores|inst1|Mux3~11_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux3~16_combout\);

-- Location: LCFF_X25_Y22_N17
\BancoRegistradores|t3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|28~regout\);

-- Location: LCCOMB_X28_Y22_N24
\BancoRegistradores|t2|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|t2|28~feeder_combout\);

-- Location: LCFF_X28_Y22_N25
\BancoRegistradores|t2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|28~regout\);

-- Location: LCCOMB_X25_Y22_N16
\BancoRegistradores|inst1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~1_combout\ = (\BancoRegistradores|inst1|Mux3~0_combout\ & (((\BancoRegistradores|t3|28~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))) # (!\BancoRegistradores|inst1|Mux3~0_combout\ 
-- & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|t2|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datac => \BancoRegistradores|t3|28~regout\,
	datad => \BancoRegistradores|t2|28~regout\,
	combout => \BancoRegistradores|inst1|Mux3~1_combout\);

-- Location: LCCOMB_X35_Y19_N8
\BancoRegistradores|inst1|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux3~19_combout\ = (\BancoRegistradores|inst1|Mux3~16_combout\ & ((\BancoRegistradores|inst1|Mux3~18_combout\) # ((!\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux3~16_combout\ & 
-- (((\BancoRegistradores|inst1|Mux3~1_combout\ & \BancoRegistradores|inst1|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux3~18_combout\,
	datab => \BancoRegistradores|inst1|Mux3~16_combout\,
	datac => \BancoRegistradores|inst1|Mux3~1_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux3~19_combout\);

-- Location: LCCOMB_X36_Y22_N24
\inst15|u_3|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_4|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|o_ALUSrc~3_combout\,
	datab => \BancoRegistradores|inst2|Mux3~19_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	combout => \inst15|u_3|u_4|s~0_combout\);

-- Location: LCCOMB_X34_Y19_N14
\inst2|f_0:27:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:27:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux4~19_combout\ & ((\inst2|f_0:26:u_x|u_0|o_COUT~0_combout\) # (\inst15|u_3|u_3|s~0_combout\ $ (\inst18|op\(2))))) # (!\BancoRegistradores|inst1|Mux4~19_combout\ & 
-- (\inst2|f_0:26:u_x|u_0|o_COUT~0_combout\ & (\inst15|u_3|u_3|s~0_combout\ $ (\inst18|op\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux4~19_combout\,
	datab => \inst15|u_3|u_3|s~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:26:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:27:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N26
\inst2|f_0:28:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:28:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\inst15|u_3|u_4|s~0_combout\ $ (\BancoRegistradores|inst1|Mux3~19_combout\ $ (\inst2|f_0:27:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_3|u_4|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux3~19_combout\,
	datad => \inst2|f_0:27:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:28:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N4
\inst2|f_0:28:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:28:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:28:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux3~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \BancoRegistradores|inst1|Mux3~19_combout\,
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:28:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:28:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y22_N0
\inst13|u_3|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_4|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28)) # (!\inst2|f_0:28:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:28:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_4|s~0_combout\);

-- Location: LCCOMB_X35_Y19_N10
\BancoRegistradores|v0|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v0|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|v0|28~feeder_combout\);

-- Location: LCFF_X35_Y19_N11
\BancoRegistradores|v0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v0|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|28~regout\);

-- Location: LCCOMB_X34_Y17_N4
\BancoRegistradores|v1|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|v1|28~feeder_combout\);

-- Location: LCFF_X34_Y17_N5
\BancoRegistradores|v1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|28~regout\);

-- Location: LCFF_X34_Y19_N3
\BancoRegistradores|at|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|28~regout\);

-- Location: LCFF_X34_Y18_N27
\BancoRegistradores|a3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|28~regout\);

-- Location: LCFF_X35_Y20_N9
\BancoRegistradores|a1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|28~regout\);

-- Location: LCFF_X35_Y20_N23
\BancoRegistradores|a0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|28~regout\);

-- Location: LCCOMB_X35_Y20_N0
\BancoRegistradores|inst2|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a1|28~regout\,
	datad => \BancoRegistradores|a0|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~12_combout\);

-- Location: LCCOMB_X34_Y19_N22
\BancoRegistradores|inst2|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux3~12_combout\ & ((\BancoRegistradores|a3|28~regout\))) # (!\BancoRegistradores|inst2|Mux3~12_combout\ 
-- & (\BancoRegistradores|a2|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a2|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a3|28~regout\,
	datad => \BancoRegistradores|inst2|Mux3~12_combout\,
	combout => \BancoRegistradores|inst2|Mux3~13_combout\);

-- Location: LCCOMB_X34_Y19_N0
\BancoRegistradores|inst2|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux3~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|28~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (((\BancoRegistradores|inst2|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|at|28~regout\,
	datac => \BancoRegistradores|inst2|Mux31~8_combout\,
	datad => \BancoRegistradores|inst2|Mux3~13_combout\,
	combout => \BancoRegistradores|inst2|Mux3~14_combout\);

-- Location: LCCOMB_X34_Y19_N10
\BancoRegistradores|inst2|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux3~14_combout\ & ((\BancoRegistradores|v1|28~regout\))) # (!\BancoRegistradores|inst2|Mux3~14_combout\ & 
-- (\BancoRegistradores|v0|28~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v0|28~regout\,
	datac => \BancoRegistradores|v1|28~regout\,
	datad => \BancoRegistradores|inst2|Mux3~14_combout\,
	combout => \BancoRegistradores|inst2|Mux3~15_combout\);

-- Location: LCFF_X25_Y22_N9
\BancoRegistradores|t0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|28~regout\);

-- Location: LCCOMB_X25_Y22_N14
\BancoRegistradores|inst2|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|28~regout\,
	datad => \BancoRegistradores|t2|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~10_combout\);

-- Location: LCCOMB_X34_Y22_N6
\BancoRegistradores|t1|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t1|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|t1|28~feeder_combout\);

-- Location: LCFF_X34_Y22_N7
\BancoRegistradores|t1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t1|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|28~regout\);

-- Location: LCCOMB_X25_Y22_N18
\BancoRegistradores|inst2|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux3~10_combout\ & (\BancoRegistradores|t3|28~regout\)) # (!\BancoRegistradores|inst2|Mux3~10_combout\ & 
-- ((\BancoRegistradores|t1|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux3~10_combout\,
	datad => \BancoRegistradores|t1|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~11_combout\);

-- Location: LCCOMB_X35_Y20_N14
\BancoRegistradores|inst2|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux3~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux3~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux3~15_combout\,
	datad => \BancoRegistradores|inst2|Mux3~11_combout\,
	combout => \BancoRegistradores|inst2|Mux3~16_combout\);

-- Location: LCFF_X37_Y23_N25
\BancoRegistradores|s2|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|28~regout\);

-- Location: LCCOMB_X38_Y23_N6
\BancoRegistradores|s6|28~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|28~feeder_combout\ = \inst13|u_3|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_4|s~0_combout\,
	combout => \BancoRegistradores|s6|28~feeder_combout\);

-- Location: LCFF_X38_Y23_N7
\BancoRegistradores|s6|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|28~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|28~regout\);

-- Location: LCCOMB_X37_Y23_N14
\BancoRegistradores|inst2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|28~regout\,
	datad => \BancoRegistradores|s6|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~0_combout\);

-- Location: LCFF_X36_Y23_N27
\BancoRegistradores|k0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|28~regout\);

-- Location: LCCOMB_X36_Y23_N22
\BancoRegistradores|inst2|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux3~0_combout\ & (\BancoRegistradores|fp|28~regout\)) # (!\BancoRegistradores|inst2|Mux3~0_combout\ & 
-- ((\BancoRegistradores|k0|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|28~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|inst2|Mux3~0_combout\,
	datad => \BancoRegistradores|k0|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~1_combout\);

-- Location: LCFF_X35_Y17_N21
\BancoRegistradores|k1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|28~regout\);

-- Location: LCFF_X35_Y17_N31
\BancoRegistradores|s3|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|28~regout\);

-- Location: LCCOMB_X35_Y17_N30
\BancoRegistradores|inst2|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|28~regout\,
	datad => \BancoRegistradores|s7|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~7_combout\);

-- Location: LCCOMB_X35_Y17_N20
\BancoRegistradores|inst2|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux3~7_combout\ & (\BancoRegistradores|ra|28~regout\)) # (!\BancoRegistradores|inst2|Mux3~7_combout\ & 
-- ((\BancoRegistradores|k1|28~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|28~regout\,
	datac => \BancoRegistradores|k1|28~regout\,
	datad => \BancoRegistradores|inst2|Mux3~7_combout\,
	combout => \BancoRegistradores|inst2|Mux3~8_combout\);

-- Location: LCFF_X37_Y21_N25
\BancoRegistradores|s1|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|28~regout\);

-- Location: LCCOMB_X37_Y21_N24
\BancoRegistradores|inst2|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|28~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|28~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|28~regout\,
	datad => \BancoRegistradores|t9|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~2_combout\);

-- Location: LCCOMB_X36_Y21_N14
\BancoRegistradores|inst2|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux3~2_combout\ & ((\BancoRegistradores|sp|28~regout\))) # (!\BancoRegistradores|inst2|Mux3~2_combout\ & 
-- (\BancoRegistradores|s5|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|28~regout\,
	datac => \BancoRegistradores|sp|28~regout\,
	datad => \BancoRegistradores|inst2|Mux3~2_combout\,
	combout => \BancoRegistradores|inst2|Mux3~3_combout\);

-- Location: LCFF_X35_Y23_N1
\BancoRegistradores|s4|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|28~regout\);

-- Location: LCFF_X34_Y25_N17
\BancoRegistradores|gp|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|28~regout\);

-- Location: LCFF_X35_Y23_N3
\BancoRegistradores|s0|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|28~regout\);

-- Location: LCFF_X34_Y23_N13
\BancoRegistradores|t8|28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|28~regout\);

-- Location: LCCOMB_X35_Y23_N2
\BancoRegistradores|inst2|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|28~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|28~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|28~regout\,
	datad => \BancoRegistradores|t8|28~regout\,
	combout => \BancoRegistradores|inst2|Mux3~4_combout\);

-- Location: LCCOMB_X34_Y25_N16
\BancoRegistradores|inst2|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux3~4_combout\ & ((\BancoRegistradores|gp|28~regout\))) # (!\BancoRegistradores|inst2|Mux3~4_combout\ & 
-- (\BancoRegistradores|s4|28~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|28~regout\,
	datac => \BancoRegistradores|gp|28~regout\,
	datad => \BancoRegistradores|inst2|Mux3~4_combout\,
	combout => \BancoRegistradores|inst2|Mux3~5_combout\);

-- Location: LCCOMB_X35_Y20_N12
\BancoRegistradores|inst2|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux3~3_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux3~3_combout\,
	datad => \BancoRegistradores|inst2|Mux3~5_combout\,
	combout => \BancoRegistradores|inst2|Mux3~6_combout\);

-- Location: LCCOMB_X35_Y20_N10
\BancoRegistradores|inst2|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux3~6_combout\ & ((\BancoRegistradores|inst2|Mux3~8_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux3~6_combout\ & (\BancoRegistradores|inst2|Mux3~1_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|inst2|Mux3~1_combout\,
	datac => \BancoRegistradores|inst2|Mux3~8_combout\,
	datad => \BancoRegistradores|inst2|Mux3~6_combout\,
	combout => \BancoRegistradores|inst2|Mux3~9_combout\);

-- Location: LCCOMB_X35_Y20_N20
\BancoRegistradores|inst2|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux3~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux3~16_combout\ & (\BancoRegistradores|inst2|Mux3~18_combout\)) # (!\BancoRegistradores|inst2|Mux3~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux3~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux3~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux3~16_combout\,
	datad => \BancoRegistradores|inst2|Mux3~9_combout\,
	combout => \BancoRegistradores|inst2|Mux3~19_combout\);

-- Location: LCFF_X35_Y22_N29
\BancoRegistradores|t0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|29~regout\);

-- Location: LCFF_X34_Y22_N17
\BancoRegistradores|t1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|29~regout\);

-- Location: LCCOMB_X35_Y22_N28
\BancoRegistradores|inst2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t1|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|29~regout\,
	datad => \BancoRegistradores|t1|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~0_combout\);

-- Location: LCCOMB_X35_Y21_N26
\BancoRegistradores|inst2|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux2~0_combout\ & ((\BancoRegistradores|t3|29~regout\))) # (!\BancoRegistradores|inst2|Mux2~0_combout\ & 
-- (\BancoRegistradores|t2|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux2~0_combout\,
	datad => \BancoRegistradores|t3|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~1_combout\);

-- Location: LCFF_X36_Y22_N3
\BancoRegistradores|t7|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|29~regout\);

-- Location: LCFF_X36_Y22_N5
\BancoRegistradores|t5|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|29~regout\);

-- Location: LCFF_X37_Y20_N9
\BancoRegistradores|t4|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|29~regout\);

-- Location: LCCOMB_X38_Y20_N24
\BancoRegistradores|t6|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|29~feeder_combout\ = \inst13|u_3|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_5|s~0_combout\,
	combout => \BancoRegistradores|t6|29~feeder_combout\);

-- Location: LCFF_X38_Y20_N25
\BancoRegistradores|t6|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|29~regout\);

-- Location: LCCOMB_X37_Y20_N22
\BancoRegistradores|inst2|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|29~regout\,
	datad => \BancoRegistradores|t6|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~17_combout\);

-- Location: LCCOMB_X36_Y22_N4
\BancoRegistradores|inst2|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux2~17_combout\ & (\BancoRegistradores|t7|29~regout\)) # (!\BancoRegistradores|inst2|Mux2~17_combout\ & 
-- ((\BancoRegistradores|t5|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|29~regout\,
	datac => \BancoRegistradores|t5|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~17_combout\,
	combout => \BancoRegistradores|inst2|Mux2~18_combout\);

-- Location: LCCOMB_X35_Y17_N24
\BancoRegistradores|k1|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k1|29~feeder_combout\ = \inst13|u_3|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_5|s~0_combout\,
	combout => \BancoRegistradores|k1|29~feeder_combout\);

-- Location: LCFF_X35_Y17_N25
\BancoRegistradores|k1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k1|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|29~regout\);

-- Location: LCFF_X36_Y17_N9
\BancoRegistradores|ra|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|29~regout\);

-- Location: LCFF_X36_Y17_N13
\BancoRegistradores|s7|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|29~regout\);

-- Location: LCCOMB_X35_Y17_N2
\BancoRegistradores|s3|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|29~feeder_combout\ = \inst13|u_3|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_5|s~0_combout\,
	combout => \BancoRegistradores|s3|29~feeder_combout\);

-- Location: LCFF_X35_Y17_N3
\BancoRegistradores|s3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|29~regout\);

-- Location: LCCOMB_X36_Y17_N22
\BancoRegistradores|inst2|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|29~regout\,
	datad => \BancoRegistradores|s3|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~9_combout\);

-- Location: LCCOMB_X36_Y17_N26
\BancoRegistradores|inst2|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux2~9_combout\ & ((\BancoRegistradores|ra|29~regout\))) # (!\BancoRegistradores|inst2|Mux2~9_combout\ & 
-- (\BancoRegistradores|k1|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|29~regout\,
	datac => \BancoRegistradores|ra|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~9_combout\,
	combout => \BancoRegistradores|inst2|Mux2~10_combout\);

-- Location: LCFF_X36_Y23_N1
\BancoRegistradores|k0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|29~regout\);

-- Location: LCCOMB_X36_Y23_N14
\BancoRegistradores|fp|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|29~feeder_combout\ = \inst13|u_3|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_5|s~0_combout\,
	combout => \BancoRegistradores|fp|29~feeder_combout\);

-- Location: LCFF_X36_Y23_N15
\BancoRegistradores|fp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|29~regout\);

-- Location: LCFF_X37_Y23_N5
\BancoRegistradores|s2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|29~regout\);

-- Location: LCCOMB_X38_Y23_N4
\BancoRegistradores|s6|29~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s6|29~feeder_combout\ = \inst13|u_3|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_5|s~0_combout\,
	combout => \BancoRegistradores|s6|29~feeder_combout\);

-- Location: LCFF_X38_Y23_N5
\BancoRegistradores|s6|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s6|29~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|29~regout\);

-- Location: LCCOMB_X37_Y23_N30
\BancoRegistradores|inst2|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|29~regout\,
	datad => \BancoRegistradores|s6|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~4_combout\);

-- Location: LCCOMB_X36_Y23_N28
\BancoRegistradores|inst2|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux2~4_combout\ & ((\BancoRegistradores|fp|29~regout\))) # (!\BancoRegistradores|inst2|Mux2~4_combout\ & 
-- (\BancoRegistradores|k0|29~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|29~regout\,
	datac => \BancoRegistradores|fp|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~4_combout\,
	combout => \BancoRegistradores|inst2|Mux2~5_combout\);

-- Location: LCFF_X35_Y23_N25
\BancoRegistradores|s4|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|29~regout\);

-- Location: LCFF_X35_Y23_N31
\BancoRegistradores|s0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|29~regout\);

-- Location: LCFF_X34_Y23_N9
\BancoRegistradores|t8|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|29~regout\);

-- Location: LCCOMB_X35_Y23_N30
\BancoRegistradores|inst2|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|29~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|29~regout\,
	datad => \BancoRegistradores|t8|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~6_combout\);

-- Location: LCCOMB_X35_Y23_N24
\BancoRegistradores|inst2|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux2~6_combout\ & (\BancoRegistradores|gp|29~regout\)) # (!\BancoRegistradores|inst2|Mux2~6_combout\ & 
-- ((\BancoRegistradores|s4|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|29~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~6_combout\,
	combout => \BancoRegistradores|inst2|Mux2~7_combout\);

-- Location: LCCOMB_X29_Y21_N16
\BancoRegistradores|inst2|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux2~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux2~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux2~5_combout\,
	datad => \BancoRegistradores|inst2|Mux2~7_combout\,
	combout => \BancoRegistradores|inst2|Mux2~8_combout\);

-- Location: LCFF_X36_Y21_N9
\BancoRegistradores|s5|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|29~regout\);

-- Location: LCFF_X36_Y21_N31
\BancoRegistradores|sp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|29~regout\);

-- Location: LCCOMB_X36_Y21_N12
\BancoRegistradores|inst2|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~3_combout\ = (\BancoRegistradores|inst2|Mux2~2_combout\ & (((\BancoRegistradores|sp|29~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # (!\BancoRegistradores|inst2|Mux2~2_combout\ 
-- & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s5|29~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux2~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|29~regout\,
	datad => \BancoRegistradores|sp|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~3_combout\);

-- Location: LCCOMB_X29_Y21_N22
\BancoRegistradores|inst2|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux2~8_combout\ & (\BancoRegistradores|inst2|Mux2~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux2~8_combout\ & ((\BancoRegistradores|inst2|Mux2~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux2~10_combout\,
	datac => \BancoRegistradores|inst2|Mux2~8_combout\,
	datad => \BancoRegistradores|inst2|Mux2~3_combout\,
	combout => \BancoRegistradores|inst2|Mux2~11_combout\);

-- Location: LCFF_X30_Y22_N31
\BancoRegistradores|v1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|29~regout\);

-- Location: LCFF_X30_Y22_N5
\BancoRegistradores|v0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|29~regout\);

-- Location: LCFF_X34_Y19_N25
\BancoRegistradores|at|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|29~regout\);

-- Location: LCFF_X34_Y18_N25
\BancoRegistradores|a3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|29~regout\);

-- Location: LCFF_X35_Y20_N17
\BancoRegistradores|a1|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|29~regout\);

-- Location: LCFF_X35_Y20_N27
\BancoRegistradores|a0|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|29~regout\);

-- Location: LCFF_X34_Y19_N27
\BancoRegistradores|a2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|29~regout\);

-- Location: LCCOMB_X35_Y20_N28
\BancoRegistradores|inst2|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # (\BancoRegistradores|a2|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|29~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a0|29~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|a2|29~regout\,
	combout => \BancoRegistradores|inst2|Mux2~12_combout\);

-- Location: LCCOMB_X35_Y20_N16
\BancoRegistradores|inst2|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux2~12_combout\ & (\BancoRegistradores|a3|29~regout\)) # (!\BancoRegistradores|inst2|Mux2~12_combout\ & 
-- ((\BancoRegistradores|a1|29~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|29~regout\,
	datac => \BancoRegistradores|a1|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~12_combout\,
	combout => \BancoRegistradores|inst2|Mux2~13_combout\);

-- Location: LCCOMB_X34_Y19_N28
\BancoRegistradores|inst2|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux2~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|29~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~13_combout\,
	combout => \BancoRegistradores|inst2|Mux2~14_combout\);

-- Location: LCCOMB_X30_Y22_N16
\BancoRegistradores|inst2|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux2~14_combout\ & (\BancoRegistradores|v1|29~regout\)) # (!\BancoRegistradores|inst2|Mux2~14_combout\ & 
-- ((\BancoRegistradores|v0|29~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|29~regout\,
	datac => \BancoRegistradores|v0|29~regout\,
	datad => \BancoRegistradores|inst2|Mux2~14_combout\,
	combout => \BancoRegistradores|inst2|Mux2~15_combout\);

-- Location: LCCOMB_X29_Y21_N28
\BancoRegistradores|inst2|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux2~11_combout\) # ((\BancoRegistradores|inst2|Mux31~4_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (((!\BancoRegistradores|inst2|Mux31~4_combout\ & \BancoRegistradores|inst2|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux2~11_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux2~15_combout\,
	combout => \BancoRegistradores|inst2|Mux2~16_combout\);

-- Location: LCCOMB_X29_Y21_N10
\BancoRegistradores|inst2|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux2~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux2~16_combout\ & ((\BancoRegistradores|inst2|Mux2~18_combout\))) # (!\BancoRegistradores|inst2|Mux2~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux2~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux2~1_combout\,
	datac => \BancoRegistradores|inst2|Mux2~18_combout\,
	datad => \BancoRegistradores|inst2|Mux2~16_combout\,
	combout => \BancoRegistradores|inst2|Mux2~19_combout\);

-- Location: LCCOMB_X36_Y19_N18
\inst2|f_0:25:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:25:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_3|u_1|s~0_combout\ $ (\BancoRegistradores|inst1|Mux6~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:24:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_1|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux6~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:24:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:25:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y19_N28
\inst2|f_0:25:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:25:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:25:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux6~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \BancoRegistradores|inst1|Mux6~19_combout\,
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:25:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:25:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y19_N12
\inst13|u_3|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_1|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25)) # (!\inst2|f_0:25:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(25),
	datac => \inst17|Equal1~0_combout\,
	datad => \inst2|f_0:25:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_1|s~0_combout\);

-- Location: LCFF_X35_Y21_N23
\BancoRegistradores|t2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|25~regout\);

-- Location: LCCOMB_X36_Y20_N20
\BancoRegistradores|inst2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t1|25~regout\,
	datad => \BancoRegistradores|t0|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~0_combout\);

-- Location: LCCOMB_X36_Y20_N2
\BancoRegistradores|inst2|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux6~0_combout\ & ((\BancoRegistradores|t3|25~regout\))) # (!\BancoRegistradores|inst2|Mux6~0_combout\ & 
-- (\BancoRegistradores|t2|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t2|25~regout\,
	datac => \BancoRegistradores|inst2|Mux6~0_combout\,
	datad => \BancoRegistradores|t3|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~1_combout\);

-- Location: LCCOMB_X37_Y20_N20
\BancoRegistradores|inst2|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|25~regout\,
	datad => \BancoRegistradores|t6|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~17_combout\);

-- Location: LCCOMB_X37_Y20_N18
\BancoRegistradores|inst2|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux6~17_combout\ & (\BancoRegistradores|t7|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~17_combout\ & 
-- ((\BancoRegistradores|t5|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|25~regout\,
	datac => \BancoRegistradores|inst2|Mux6~17_combout\,
	datad => \BancoRegistradores|t5|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~18_combout\);

-- Location: LCCOMB_X37_Y21_N8
\BancoRegistradores|inst2|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|25~regout\,
	datad => \BancoRegistradores|t9|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~2_combout\);

-- Location: LCFF_X36_Y21_N21
\BancoRegistradores|sp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|25~regout\);

-- Location: LCCOMB_X36_Y21_N20
\BancoRegistradores|inst2|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux6~2_combout\ & (\BancoRegistradores|sp|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~2_combout\ & 
-- ((\BancoRegistradores|s5|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|inst2|Mux6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|inst2|Mux6~2_combout\,
	datac => \BancoRegistradores|sp|25~regout\,
	datad => \BancoRegistradores|s5|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~3_combout\);

-- Location: LCCOMB_X36_Y23_N20
\BancoRegistradores|fp|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|fp|25~feeder_combout\);

-- Location: LCFF_X36_Y23_N21
\BancoRegistradores|fp|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|25~regout\);

-- Location: LCCOMB_X36_Y19_N10
\BancoRegistradores|inst2|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|25~regout\,
	datad => \BancoRegistradores|s6|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~4_combout\);

-- Location: LCCOMB_X36_Y23_N10
\BancoRegistradores|inst2|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux6~4_combout\ & ((\BancoRegistradores|fp|25~regout\))) # (!\BancoRegistradores|inst2|Mux6~4_combout\ & 
-- (\BancoRegistradores|k0|25~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|25~regout\,
	datac => \BancoRegistradores|fp|25~regout\,
	datad => \BancoRegistradores|inst2|Mux6~4_combout\,
	combout => \BancoRegistradores|inst2|Mux6~5_combout\);

-- Location: LCFF_X35_Y23_N13
\BancoRegistradores|s4|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|25~regout\);

-- Location: LCCOMB_X35_Y23_N14
\BancoRegistradores|inst2|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|25~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|25~regout\,
	datad => \BancoRegistradores|t8|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~6_combout\);

-- Location: LCCOMB_X35_Y23_N12
\BancoRegistradores|inst2|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux6~6_combout\ & (\BancoRegistradores|gp|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~6_combout\ & 
-- ((\BancoRegistradores|s4|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|25~regout\,
	datac => \BancoRegistradores|s4|25~regout\,
	datad => \BancoRegistradores|inst2|Mux6~6_combout\,
	combout => \BancoRegistradores|inst2|Mux6~7_combout\);

-- Location: LCCOMB_X27_Y23_N16
\BancoRegistradores|inst2|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux6~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux6~5_combout\,
	datad => \BancoRegistradores|inst2|Mux6~7_combout\,
	combout => \BancoRegistradores|inst2|Mux6~8_combout\);

-- Location: LCFF_X35_Y17_N19
\BancoRegistradores|s3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|25~regout\);

-- Location: LCFF_X36_Y17_N21
\BancoRegistradores|s7|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|25~regout\);

-- Location: LCCOMB_X35_Y17_N18
\BancoRegistradores|inst2|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|25~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|25~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|25~regout\,
	datad => \BancoRegistradores|s7|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~9_combout\);

-- Location: LCCOMB_X35_Y17_N4
\BancoRegistradores|inst2|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux6~9_combout\ & (\BancoRegistradores|ra|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~9_combout\ & 
-- ((\BancoRegistradores|k1|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|25~regout\,
	datac => \BancoRegistradores|k1|25~regout\,
	datad => \BancoRegistradores|inst2|Mux6~9_combout\,
	combout => \BancoRegistradores|inst2|Mux6~10_combout\);

-- Location: LCCOMB_X27_Y23_N14
\BancoRegistradores|inst2|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux6~8_combout\ & ((\BancoRegistradores|inst2|Mux6~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux6~8_combout\ & (\BancoRegistradores|inst2|Mux6~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux6~3_combout\,
	datac => \BancoRegistradores|inst2|Mux6~8_combout\,
	datad => \BancoRegistradores|inst2|Mux6~10_combout\,
	combout => \BancoRegistradores|inst2|Mux6~11_combout\);

-- Location: LCFF_X28_Y16_N25
\BancoRegistradores|a3|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|25~regout\);

-- Location: LCCOMB_X29_Y16_N20
\BancoRegistradores|a1|25~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|25~feeder_combout\ = \inst13|u_3|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_1|s~0_combout\,
	combout => \BancoRegistradores|a1|25~feeder_combout\);

-- Location: LCFF_X29_Y16_N21
\BancoRegistradores|a1|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|25~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|25~regout\);

-- Location: LCFF_X29_Y16_N15
\BancoRegistradores|a2|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|25~regout\);

-- Location: LCFF_X28_Y16_N15
\BancoRegistradores|a0|25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|25~regout\);

-- Location: LCCOMB_X29_Y16_N0
\BancoRegistradores|inst2|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a2|25~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a0|25~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a2|25~regout\,
	datad => \BancoRegistradores|a0|25~regout\,
	combout => \BancoRegistradores|inst2|Mux6~12_combout\);

-- Location: LCCOMB_X29_Y16_N2
\BancoRegistradores|inst2|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux6~12_combout\ & (\BancoRegistradores|a3|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~12_combout\ & 
-- ((\BancoRegistradores|a1|25~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a3|25~regout\,
	datac => \BancoRegistradores|a1|25~regout\,
	datad => \BancoRegistradores|inst2|Mux6~12_combout\,
	combout => \BancoRegistradores|inst2|Mux6~13_combout\);

-- Location: LCCOMB_X30_Y18_N2
\BancoRegistradores|inst2|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux6~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|25~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|25~regout\,
	datad => \BancoRegistradores|inst2|Mux6~13_combout\,
	combout => \BancoRegistradores|inst2|Mux6~14_combout\);

-- Location: LCCOMB_X30_Y18_N24
\BancoRegistradores|inst2|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux6~14_combout\ & (\BancoRegistradores|v1|25~regout\)) # (!\BancoRegistradores|inst2|Mux6~14_combout\ & 
-- ((\BancoRegistradores|v0|25~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|25~regout\,
	datab => \BancoRegistradores|v0|25~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux6~14_combout\,
	combout => \BancoRegistradores|inst2|Mux6~15_combout\);

-- Location: LCCOMB_X27_Y23_N12
\BancoRegistradores|inst2|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux31~5_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (\BancoRegistradores|inst2|Mux6~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux6~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux6~11_combout\,
	datad => \BancoRegistradores|inst2|Mux6~15_combout\,
	combout => \BancoRegistradores|inst2|Mux6~16_combout\);

-- Location: LCCOMB_X27_Y23_N26
\BancoRegistradores|inst2|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux6~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux6~16_combout\ & ((\BancoRegistradores|inst2|Mux6~18_combout\))) # (!\BancoRegistradores|inst2|Mux6~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux6~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux6~1_combout\,
	datac => \BancoRegistradores|inst2|Mux6~18_combout\,
	datad => \BancoRegistradores|inst2|Mux6~16_combout\,
	combout => \BancoRegistradores|inst2|Mux6~19_combout\);

-- Location: LCCOMB_X38_Y25_N2
\BancoRegistradores|s3|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s3|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|s3|24~feeder_combout\);

-- Location: LCFF_X38_Y25_N3
\BancoRegistradores|s3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s3|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|24~regout\);

-- Location: LCCOMB_X38_Y25_N0
\BancoRegistradores|s7|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|s7|24~feeder_combout\);

-- Location: LCFF_X38_Y25_N1
\BancoRegistradores|s7|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|24~regout\);

-- Location: LCCOMB_X38_Y25_N26
\BancoRegistradores|inst1|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)) # (\BancoRegistradores|s7|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (\BancoRegistradores|s3|24~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datab => \BancoRegistradores|s3|24~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s7|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~9_combout\);

-- Location: LCCOMB_X37_Y25_N12
\BancoRegistradores|ra|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|ra|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|ra|24~feeder_combout\);

-- Location: LCFF_X37_Y25_N13
\BancoRegistradores|ra|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|ra|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|24~regout\);

-- Location: LCCOMB_X38_Y21_N0
\BancoRegistradores|inst1|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~10_combout\ = (\BancoRegistradores|inst1|Mux7~9_combout\ & (((\BancoRegistradores|ra|24~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\BancoRegistradores|inst1|Mux7~9_combout\ & (\BancoRegistradores|k1|24~regout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|24~regout\,
	datab => \BancoRegistradores|inst1|Mux7~9_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|ra|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~10_combout\);

-- Location: LCFF_X34_Y23_N5
\BancoRegistradores|gp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|24~regout\);

-- Location: LCFF_X35_Y23_N9
\BancoRegistradores|s4|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|24~regout\);

-- Location: LCCOMB_X35_Y23_N8
\BancoRegistradores|inst1|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~7_combout\ = (\BancoRegistradores|inst1|Mux7~6_combout\ & ((\BancoRegistradores|gp|24~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux7~6_combout\ 
-- & (((\BancoRegistradores|s4|24~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~6_combout\,
	datab => \BancoRegistradores|gp|24~regout\,
	datac => \BancoRegistradores|s4|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux7~7_combout\);

-- Location: LCCOMB_X38_Y21_N28
\BancoRegistradores|k0|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|k0|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|k0|24~feeder_combout\);

-- Location: LCFF_X38_Y21_N29
\BancoRegistradores|k0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|k0|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|24~regout\);

-- Location: LCFF_X27_Y21_N25
\BancoRegistradores|fp|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|24~regout\);

-- Location: LCFF_X37_Y23_N27
\BancoRegistradores|s2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|24~regout\);

-- Location: LCCOMB_X38_Y23_N22
\BancoRegistradores|inst1|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & ((\BancoRegistradores|s6|24~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & \BancoRegistradores|s2|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s6|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datad => \BancoRegistradores|s2|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~4_combout\);

-- Location: LCCOMB_X38_Y21_N12
\BancoRegistradores|inst1|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & ((\BancoRegistradores|inst1|Mux7~4_combout\ & ((\BancoRegistradores|fp|24~regout\))) # (!\BancoRegistradores|inst1|Mux7~4_combout\ & 
-- (\BancoRegistradores|k0|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24) & (((\BancoRegistradores|inst1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	datab => \BancoRegistradores|k0|24~regout\,
	datac => \BancoRegistradores|fp|24~regout\,
	datad => \BancoRegistradores|inst1|Mux7~4_combout\,
	combout => \BancoRegistradores|inst1|Mux7~5_combout\);

-- Location: LCCOMB_X38_Y21_N30
\BancoRegistradores|inst1|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # (\BancoRegistradores|inst1|Mux7~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (\BancoRegistradores|inst1|Mux7~7_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux7~7_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux7~5_combout\,
	combout => \BancoRegistradores|inst1|Mux7~8_combout\);

-- Location: LCCOMB_X38_Y21_N18
\BancoRegistradores|inst1|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux7~8_combout\ & ((\BancoRegistradores|inst1|Mux7~10_combout\))) # 
-- (!\BancoRegistradores|inst1|Mux7~8_combout\ & (\BancoRegistradores|inst1|Mux7~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~3_combout\,
	datab => \BancoRegistradores|inst1|Mux7~10_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \BancoRegistradores|inst1|Mux7~8_combout\,
	combout => \BancoRegistradores|inst1|Mux7~11_combout\);

-- Location: LCFF_X28_Y17_N1
\BancoRegistradores|v0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|24~regout\);

-- Location: LCFF_X29_Y17_N5
\BancoRegistradores|a3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|24~regout\);

-- Location: LCFF_X29_Y17_N27
\BancoRegistradores|a2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|24~regout\);

-- Location: LCFF_X30_Y17_N25
\BancoRegistradores|a0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|24~regout\);

-- Location: LCCOMB_X29_Y17_N26
\BancoRegistradores|inst1|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|a2|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|a0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a2|24~regout\,
	datad => \BancoRegistradores|a0|24~regout\,
	combout => \BancoRegistradores|inst1|Mux7~12_combout\);

-- Location: LCCOMB_X29_Y17_N4
\BancoRegistradores|inst1|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux7~12_combout\ & ((\BancoRegistradores|a3|24~regout\))) # (!\BancoRegistradores|inst1|Mux7~12_combout\ 
-- & (\BancoRegistradores|a1|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|a3|24~regout\,
	datad => \BancoRegistradores|inst1|Mux7~12_combout\,
	combout => \BancoRegistradores|inst1|Mux7~13_combout\);

-- Location: LCCOMB_X31_Y17_N22
\BancoRegistradores|inst1|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~14_combout\ = (\BancoRegistradores|inst1|Mux8~3_combout\ & ((\BancoRegistradores|inst1|Mux8~4_combout\ & ((\BancoRegistradores|inst1|Mux7~13_combout\))) # (!\BancoRegistradores|inst1|Mux8~4_combout\ & 
-- (\BancoRegistradores|at|24~regout\)))) # (!\BancoRegistradores|inst1|Mux8~3_combout\ & (((\BancoRegistradores|inst1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|at|24~regout\,
	datab => \BancoRegistradores|inst1|Mux8~3_combout\,
	datac => \BancoRegistradores|inst1|Mux8~4_combout\,
	datad => \BancoRegistradores|inst1|Mux7~13_combout\,
	combout => \BancoRegistradores|inst1|Mux7~14_combout\);

-- Location: LCCOMB_X34_Y17_N2
\BancoRegistradores|inst1|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~15_combout\ = (\BancoRegistradores|inst1|Mux7~14_combout\ & ((\BancoRegistradores|v1|24~regout\) # ((!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux7~14_combout\ & 
-- (((\BancoRegistradores|v0|24~regout\ & \BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|24~regout\,
	datab => \BancoRegistradores|v0|24~regout\,
	datac => \BancoRegistradores|inst1|Mux7~14_combout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux7~15_combout\);

-- Location: LCCOMB_X33_Y18_N8
\BancoRegistradores|inst1|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~16_combout\ = (\BancoRegistradores|inst1|Mux8~1_combout\ & (((\BancoRegistradores|inst1|Mux8~0_combout\)))) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux8~0_combout\ & 
-- (\BancoRegistradores|inst1|Mux7~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux7~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~1_combout\,
	datab => \BancoRegistradores|inst1|Mux7~11_combout\,
	datac => \BancoRegistradores|inst1|Mux7~15_combout\,
	datad => \BancoRegistradores|inst1|Mux8~0_combout\,
	combout => \BancoRegistradores|inst1|Mux7~16_combout\);

-- Location: LCCOMB_X35_Y21_N2
\BancoRegistradores|t2|24~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t2|24~feeder_combout\ = \inst13|u_3|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_3|u_0|s~0_combout\,
	combout => \BancoRegistradores|t2|24~feeder_combout\);

-- Location: LCFF_X35_Y21_N3
\BancoRegistradores|t2|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t2|24~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|24~regout\);

-- Location: LCFF_X35_Y18_N1
\BancoRegistradores|t3|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|24~regout\);

-- Location: LCCOMB_X35_Y18_N0
\BancoRegistradores|inst1|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~1_combout\ = (\BancoRegistradores|inst1|Mux7~0_combout\ & (((\BancoRegistradores|t3|24~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # (!\BancoRegistradores|inst1|Mux7~0_combout\ 
-- & (\BancoRegistradores|t2|24~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~0_combout\,
	datab => \BancoRegistradores|t2|24~regout\,
	datac => \BancoRegistradores|t3|24~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux7~1_combout\);

-- Location: LCCOMB_X33_Y18_N26
\BancoRegistradores|inst1|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux7~19_combout\ = (\BancoRegistradores|inst1|Mux7~16_combout\ & ((\BancoRegistradores|inst1|Mux7~18_combout\) # ((!\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux7~16_combout\ & 
-- (((\BancoRegistradores|inst1|Mux7~1_combout\ & \BancoRegistradores|inst1|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux7~18_combout\,
	datab => \BancoRegistradores|inst1|Mux7~16_combout\,
	datac => \BancoRegistradores|inst1|Mux7~1_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux7~19_combout\);

-- Location: LCCOMB_X36_Y19_N6
\inst2|f_0:24:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:24:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_3|u_0|s~0_combout\ $ (\BancoRegistradores|inst1|Mux7~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:23:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_0|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux7~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:23:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:24:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y19_N16
\inst2|f_0:24:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:24:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux7~19_combout\ & (!\inst18|op\(1)))) # (!\inst18|op[0]~0_combout\ & (((\inst18|op\(1) & \inst2|f_0:24:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \BancoRegistradores|inst1|Mux7~19_combout\,
	datac => \inst18|op\(1),
	datad => \inst2|f_0:24:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:24:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X36_Y21_N30
\inst13|u_3|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_0|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24)) # (!\inst2|f_0:24:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(24),
	datad => \inst2|f_0:24:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_3|u_0|s~0_combout\);

-- Location: LCFF_X37_Y18_N1
\BancoRegistradores|t6|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|24~regout\);

-- Location: LCFF_X36_Y18_N23
\BancoRegistradores|t4|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|24~regout\);

-- Location: LCFF_X37_Y18_N19
\BancoRegistradores|t5|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|24~regout\);

-- Location: LCCOMB_X36_Y18_N22
\BancoRegistradores|inst2|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|t5|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t4|24~regout\,
	datad => \BancoRegistradores|t5|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~17_combout\);

-- Location: LCCOMB_X36_Y18_N26
\BancoRegistradores|inst2|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux7~17_combout\ & (\BancoRegistradores|t7|24~regout\)) # (!\BancoRegistradores|inst2|Mux7~17_combout\ & 
-- ((\BancoRegistradores|t6|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|24~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~17_combout\,
	combout => \BancoRegistradores|inst2|Mux7~18_combout\);

-- Location: LCFF_X36_Y20_N1
\BancoRegistradores|t1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|24~regout\);

-- Location: LCFF_X36_Y20_N23
\BancoRegistradores|t0|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|24~regout\);

-- Location: LCCOMB_X36_Y20_N22
\BancoRegistradores|inst2|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|24~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|24~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|24~regout\,
	datad => \BancoRegistradores|t2|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~10_combout\);

-- Location: LCCOMB_X35_Y18_N10
\BancoRegistradores|inst2|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux7~10_combout\ & (\BancoRegistradores|t3|24~regout\)) # (!\BancoRegistradores|inst2|Mux7~10_combout\ & 
-- ((\BancoRegistradores|t1|24~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|24~regout\,
	datac => \BancoRegistradores|t1|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~10_combout\,
	combout => \BancoRegistradores|inst2|Mux7~11_combout\);

-- Location: LCFF_X28_Y17_N31
\BancoRegistradores|at|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|24~regout\);

-- Location: LCFF_X31_Y18_N17
\BancoRegistradores|a1|24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|24~regout\);

-- Location: LCCOMB_X30_Y17_N24
\BancoRegistradores|inst2|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|24~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|24~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|24~regout\,
	datad => \BancoRegistradores|a1|24~regout\,
	combout => \BancoRegistradores|inst2|Mux7~12_combout\);

-- Location: LCCOMB_X29_Y17_N22
\BancoRegistradores|inst2|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux7~12_combout\ & ((\BancoRegistradores|a3|24~regout\))) # (!\BancoRegistradores|inst2|Mux7~12_combout\ 
-- & (\BancoRegistradores|a2|24~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|24~regout\,
	datac => \BancoRegistradores|a3|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~12_combout\,
	combout => \BancoRegistradores|inst2|Mux7~13_combout\);

-- Location: LCCOMB_X28_Y17_N28
\BancoRegistradores|inst2|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux7~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|24~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|24~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux7~13_combout\,
	combout => \BancoRegistradores|inst2|Mux7~14_combout\);

-- Location: LCCOMB_X28_Y17_N0
\BancoRegistradores|inst2|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux7~14_combout\ & (\BancoRegistradores|v1|24~regout\)) # (!\BancoRegistradores|inst2|Mux7~14_combout\ & 
-- ((\BancoRegistradores|v0|24~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|24~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|24~regout\,
	datad => \BancoRegistradores|inst2|Mux7~14_combout\,
	combout => \BancoRegistradores|inst2|Mux7~15_combout\);

-- Location: LCCOMB_X27_Y23_N28
\BancoRegistradores|inst2|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux7~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux7~11_combout\,
	datad => \BancoRegistradores|inst2|Mux7~15_combout\,
	combout => \BancoRegistradores|inst2|Mux7~16_combout\);

-- Location: LCCOMB_X27_Y23_N2
\BancoRegistradores|inst2|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux7~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux7~16_combout\ & ((\BancoRegistradores|inst2|Mux7~18_combout\))) # (!\BancoRegistradores|inst2|Mux7~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux7~9_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux7~9_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux7~18_combout\,
	datad => \BancoRegistradores|inst2|Mux7~16_combout\,
	combout => \BancoRegistradores|inst2|Mux7~19_combout\);

-- Location: LCCOMB_X33_Y19_N6
\inst2|f_0:23:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:23:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux8~24_combout\ $ (\inst18|op\(2) $ (\inst15|u_2|u_7|s~0_combout\ $ (\inst2|f_0:22:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~24_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_7|s~0_combout\,
	datad => \inst2|f_0:22:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:23:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y19_N20
\inst2|f_0:23:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:23:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:23:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux8~24_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~24_combout\,
	datab => \inst18|op\(1),
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:23:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:23:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y23_N10
\inst13|u_2|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_7|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23)) # (!\inst2|f_0:23:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(23),
	datad => \inst2|f_0:23:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_7|s~0_combout\);

-- Location: LCFF_X35_Y22_N21
\BancoRegistradores|t3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|23~regout\);

-- Location: LCFF_X35_Y22_N31
\BancoRegistradores|t0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|23~regout\);

-- Location: LCCOMB_X35_Y22_N30
\BancoRegistradores|inst2|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t1|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t0|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|23~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux8~0_combout\);

-- Location: LCCOMB_X36_Y24_N10
\BancoRegistradores|inst2|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux8~0_combout\ & ((\BancoRegistradores|t3|23~regout\))) # (!\BancoRegistradores|inst2|Mux8~0_combout\ & 
-- (\BancoRegistradores|t2|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~0_combout\,
	combout => \BancoRegistradores|inst2|Mux8~1_combout\);

-- Location: LCFF_X35_Y25_N1
\BancoRegistradores|s4|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|23~regout\);

-- Location: LCFF_X34_Y25_N15
\BancoRegistradores|s0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|23~regout\);

-- Location: LCFF_X34_Y23_N11
\BancoRegistradores|t8|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|23~regout\);

-- Location: LCCOMB_X34_Y25_N12
\BancoRegistradores|inst2|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|23~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|23~regout\,
	datad => \BancoRegistradores|t8|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~6_combout\);

-- Location: LCCOMB_X34_Y25_N24
\BancoRegistradores|inst2|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux8~6_combout\ & (\BancoRegistradores|gp|23~regout\)) # (!\BancoRegistradores|inst2|Mux8~6_combout\ & 
-- ((\BancoRegistradores|s4|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~6_combout\,
	combout => \BancoRegistradores|inst2|Mux8~7_combout\);

-- Location: LCFF_X36_Y23_N3
\BancoRegistradores|fp|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|23~regout\);

-- Location: LCFF_X36_Y23_N5
\BancoRegistradores|k0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|23~regout\);

-- Location: LCFF_X37_Y23_N21
\BancoRegistradores|s2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|23~regout\);

-- Location: LCFF_X38_Y23_N29
\BancoRegistradores|s6|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|23~regout\);

-- Location: LCCOMB_X37_Y23_N20
\BancoRegistradores|inst2|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|23~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|23~regout\,
	datad => \BancoRegistradores|s6|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~4_combout\);

-- Location: LCCOMB_X36_Y23_N4
\BancoRegistradores|inst2|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux8~4_combout\ & (\BancoRegistradores|fp|23~regout\)) # (!\BancoRegistradores|inst2|Mux8~4_combout\ & 
-- ((\BancoRegistradores|k0|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|23~regout\,
	datac => \BancoRegistradores|k0|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~4_combout\,
	combout => \BancoRegistradores|inst2|Mux8~5_combout\);

-- Location: LCCOMB_X29_Y21_N0
\BancoRegistradores|inst2|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux8~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux8~7_combout\,
	datad => \BancoRegistradores|inst2|Mux8~5_combout\,
	combout => \BancoRegistradores|inst2|Mux8~8_combout\);

-- Location: LCFF_X30_Y26_N29
\BancoRegistradores|ra|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|23~regout\);

-- Location: LCFF_X32_Y26_N1
\BancoRegistradores|s7|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|23~regout\);

-- Location: LCFF_X31_Y26_N7
\BancoRegistradores|s3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|23~regout\);

-- Location: LCCOMB_X31_Y26_N4
\BancoRegistradores|inst2|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s7|23~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s3|23~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s7|23~regout\,
	datad => \BancoRegistradores|s3|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~9_combout\);

-- Location: LCCOMB_X30_Y26_N28
\BancoRegistradores|inst2|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux8~9_combout\ & ((\BancoRegistradores|ra|23~regout\))) # (!\BancoRegistradores|inst2|Mux8~9_combout\ & 
-- (\BancoRegistradores|k1|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k1|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|ra|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~9_combout\,
	combout => \BancoRegistradores|inst2|Mux8~10_combout\);

-- Location: LCCOMB_X22_Y21_N8
\BancoRegistradores|s5|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|s5|23~feeder_combout\);

-- Location: LCFF_X22_Y21_N9
\BancoRegistradores|s5|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|23~regout\);

-- Location: LCFF_X23_Y21_N17
\BancoRegistradores|t9|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|23~regout\);

-- Location: LCCOMB_X22_Y21_N18
\BancoRegistradores|s1|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|s1|23~feeder_combout\);

-- Location: LCFF_X22_Y21_N19
\BancoRegistradores|s1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|23~regout\);

-- Location: LCCOMB_X22_Y21_N28
\BancoRegistradores|inst2|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s1|23~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|t9|23~regout\,
	datad => \BancoRegistradores|s1|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y21_N22
\BancoRegistradores|inst2|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux8~2_combout\ & (\BancoRegistradores|sp|23~regout\)) # (!\BancoRegistradores|inst2|Mux8~2_combout\ & 
-- ((\BancoRegistradores|s5|23~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~2_combout\,
	combout => \BancoRegistradores|inst2|Mux8~3_combout\);

-- Location: LCCOMB_X29_Y21_N14
\BancoRegistradores|inst2|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux8~8_combout\ & (\BancoRegistradores|inst2|Mux8~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux8~8_combout\ & ((\BancoRegistradores|inst2|Mux8~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux8~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux8~8_combout\,
	datac => \BancoRegistradores|inst2|Mux8~10_combout\,
	datad => \BancoRegistradores|inst2|Mux8~3_combout\,
	combout => \BancoRegistradores|inst2|Mux8~11_combout\);

-- Location: LCCOMB_X34_Y17_N8
\BancoRegistradores|v1|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|v1|23~feeder_combout\);

-- Location: LCFF_X34_Y17_N9
\BancoRegistradores|v1|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|23~regout\);

-- Location: LCFF_X28_Y17_N3
\BancoRegistradores|v0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|23~regout\);

-- Location: LCFF_X28_Y17_N17
\BancoRegistradores|at|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|23~regout\);

-- Location: LCCOMB_X27_Y25_N14
\BancoRegistradores|a0|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a0|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|a0|23~feeder_combout\);

-- Location: LCFF_X27_Y25_N15
\BancoRegistradores|a0|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a0|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|23~regout\);

-- Location: LCCOMB_X27_Y25_N0
\BancoRegistradores|a2|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|a2|23~feeder_combout\);

-- Location: LCFF_X27_Y25_N1
\BancoRegistradores|a2|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|23~regout\);

-- Location: LCCOMB_X27_Y25_N16
\BancoRegistradores|inst2|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|23~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|23~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|23~regout\,
	datad => \BancoRegistradores|a2|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~12_combout\);

-- Location: LCCOMB_X27_Y24_N18
\BancoRegistradores|a3|23~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|23~feeder_combout\ = \inst13|u_2|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_7|s~0_combout\,
	combout => \BancoRegistradores|a3|23~feeder_combout\);

-- Location: LCFF_X27_Y24_N19
\BancoRegistradores|a3|23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|23~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|23~regout\);

-- Location: LCCOMB_X27_Y24_N20
\BancoRegistradores|inst2|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux8~12_combout\ & ((\BancoRegistradores|a3|23~regout\))) # (!\BancoRegistradores|inst2|Mux8~12_combout\ 
-- & (\BancoRegistradores|a1|23~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|23~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux8~12_combout\,
	datad => \BancoRegistradores|a3|23~regout\,
	combout => \BancoRegistradores|inst2|Mux8~13_combout\);

-- Location: LCCOMB_X28_Y17_N22
\BancoRegistradores|inst2|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux8~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|23~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~13_combout\,
	combout => \BancoRegistradores|inst2|Mux8~14_combout\);

-- Location: LCCOMB_X28_Y17_N2
\BancoRegistradores|inst2|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux8~14_combout\ & (\BancoRegistradores|v1|23~regout\)) # (!\BancoRegistradores|inst2|Mux8~14_combout\ & 
-- ((\BancoRegistradores|v0|23~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|23~regout\,
	datac => \BancoRegistradores|v0|23~regout\,
	datad => \BancoRegistradores|inst2|Mux8~14_combout\,
	combout => \BancoRegistradores|inst2|Mux8~15_combout\);

-- Location: LCCOMB_X29_Y21_N12
\BancoRegistradores|inst2|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux31~5_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (\BancoRegistradores|inst2|Mux8~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux8~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux8~11_combout\,
	datad => \BancoRegistradores|inst2|Mux8~15_combout\,
	combout => \BancoRegistradores|inst2|Mux8~16_combout\);

-- Location: LCCOMB_X29_Y21_N26
\BancoRegistradores|inst2|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux8~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux8~16_combout\ & (\BancoRegistradores|inst2|Mux8~18_combout\)) # (!\BancoRegistradores|inst2|Mux8~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux8~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux8~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux8~1_combout\,
	datad => \BancoRegistradores|inst2|Mux8~16_combout\,
	combout => \BancoRegistradores|inst2|Mux8~19_combout\);

-- Location: LCCOMB_X33_Y18_N12
\inst2|f_0:21:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:21:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_2|u_5|s~0_combout\ $ (\BancoRegistradores|inst1|Mux10~19_combout\ $ (\inst2|f_0:20:u_x|u_0|o_COUT~0_combout\ $ (\inst18|op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_2|u_5|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux10~19_combout\,
	datac => \inst2|f_0:20:u_x|u_0|o_COUT~0_combout\,
	datad => \inst18|op\(2),
	combout => \inst2|f_0:21:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y18_N6
\inst2|f_0:21:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:21:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (((!\inst18|op[0]~0_combout\ & \inst2|f_0:21:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux10~19_combout\ & (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \BancoRegistradores|inst1|Mux10~19_combout\,
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:21:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:21:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y22_N30
\inst13|u_2|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_5|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21)) # (!\inst2|f_0:21:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(21),
	datad => \inst2|f_0:21:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_5|s~0_combout\);

-- Location: LCFF_X36_Y22_N29
\BancoRegistradores|t5|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|21~regout\);

-- Location: LCFF_X36_Y22_N15
\BancoRegistradores|t7|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|21~regout\);

-- Location: LCFF_X29_Y24_N15
\BancoRegistradores|t4|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|21~regout\);

-- Location: LCFF_X29_Y24_N29
\BancoRegistradores|t6|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|21~regout\);

-- Location: LCCOMB_X29_Y24_N20
\BancoRegistradores|inst2|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t6|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~17_combout\);

-- Location: LCCOMB_X36_Y22_N12
\BancoRegistradores|inst2|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux10~17_combout\ & ((\BancoRegistradores|t7|21~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux10~17_combout\ & (\BancoRegistradores|t5|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|21~regout\,
	datac => \BancoRegistradores|t7|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~17_combout\,
	combout => \BancoRegistradores|inst2|Mux10~18_combout\);

-- Location: LCFF_X34_Y18_N23
\BancoRegistradores|a3|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|21~regout\);

-- Location: LCFF_X31_Y18_N9
\BancoRegistradores|a0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|21~regout\);

-- Location: LCFF_X34_Y18_N17
\BancoRegistradores|a2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|21~regout\);

-- Location: LCCOMB_X31_Y18_N18
\BancoRegistradores|inst2|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|21~regout\,
	datad => \BancoRegistradores|a2|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~12_combout\);

-- Location: LCCOMB_X34_Y18_N8
\BancoRegistradores|inst2|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux10~12_combout\ & ((\BancoRegistradores|a3|21~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux10~12_combout\ & (\BancoRegistradores|a1|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|21~regout\,
	datab => \BancoRegistradores|a3|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datad => \BancoRegistradores|inst2|Mux10~12_combout\,
	combout => \BancoRegistradores|inst2|Mux10~13_combout\);

-- Location: LCCOMB_X27_Y18_N26
\BancoRegistradores|inst2|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux10~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~13_combout\,
	combout => \BancoRegistradores|inst2|Mux10~14_combout\);

-- Location: LCCOMB_X27_Y18_N16
\BancoRegistradores|inst2|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux10~14_combout\ & (\BancoRegistradores|v1|21~regout\)) # (!\BancoRegistradores|inst2|Mux10~14_combout\ & 
-- ((\BancoRegistradores|v0|21~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|21~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|v0|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~14_combout\,
	combout => \BancoRegistradores|inst2|Mux10~15_combout\);

-- Location: LCCOMB_X31_Y26_N26
\BancoRegistradores|inst2|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|21~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|21~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|21~regout\,
	datad => \BancoRegistradores|s7|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~9_combout\);

-- Location: LCCOMB_X31_Y26_N10
\BancoRegistradores|inst2|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux10~9_combout\ & (\BancoRegistradores|ra|21~regout\)) # (!\BancoRegistradores|inst2|Mux10~9_combout\ 
-- & ((\BancoRegistradores|k1|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux10~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|21~regout\,
	datac => \BancoRegistradores|k1|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~9_combout\,
	combout => \BancoRegistradores|inst2|Mux10~10_combout\);

-- Location: LCFF_X34_Y25_N3
\BancoRegistradores|gp|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|21~regout\);

-- Location: LCFF_X34_Y25_N1
\BancoRegistradores|s0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|21~regout\);

-- Location: LCFF_X34_Y24_N15
\BancoRegistradores|t8|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|21~regout\);

-- Location: LCCOMB_X34_Y25_N0
\BancoRegistradores|inst2|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|21~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|21~regout\,
	datad => \BancoRegistradores|t8|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~6_combout\);

-- Location: LCCOMB_X34_Y25_N2
\BancoRegistradores|inst2|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux10~6_combout\ & ((\BancoRegistradores|gp|21~regout\))) # (!\BancoRegistradores|inst2|Mux10~6_combout\ 
-- & (\BancoRegistradores|s4|21~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|21~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|gp|21~regout\,
	datad => \BancoRegistradores|inst2|Mux10~6_combout\,
	combout => \BancoRegistradores|inst2|Mux10~7_combout\);

-- Location: LCFF_X32_Y25_N27
\BancoRegistradores|k0|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|21~regout\);

-- Location: LCFF_X33_Y25_N29
\BancoRegistradores|s2|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|21~regout\);

-- Location: LCFF_X33_Y22_N31
\BancoRegistradores|s6|21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_2|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|21~regout\);

-- Location: LCCOMB_X33_Y25_N30
\BancoRegistradores|inst2|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s6|21~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|21~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s2|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s6|21~regout\,
	combout => \BancoRegistradores|inst2|Mux10~4_combout\);

-- Location: LCCOMB_X32_Y25_N22
\BancoRegistradores|inst2|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux10~4_combout\ & (\BancoRegistradores|fp|21~regout\)) # (!\BancoRegistradores|inst2|Mux10~4_combout\ & 
-- ((\BancoRegistradores|k0|21~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|21~regout\,
	datab => \BancoRegistradores|k0|21~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|inst2|Mux10~4_combout\,
	combout => \BancoRegistradores|inst2|Mux10~5_combout\);

-- Location: LCCOMB_X27_Y25_N28
\BancoRegistradores|inst2|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux10~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux10~7_combout\,
	datad => \BancoRegistradores|inst2|Mux10~5_combout\,
	combout => \BancoRegistradores|inst2|Mux10~8_combout\);

-- Location: LCCOMB_X27_Y25_N18
\BancoRegistradores|inst2|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux10~8_combout\ & ((\BancoRegistradores|inst2|Mux10~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux10~8_combout\ & (\BancoRegistradores|inst2|Mux10~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux10~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux10~10_combout\,
	datad => \BancoRegistradores|inst2|Mux10~8_combout\,
	combout => \BancoRegistradores|inst2|Mux10~11_combout\);

-- Location: LCCOMB_X27_Y18_N0
\BancoRegistradores|inst2|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux31~5_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- ((\BancoRegistradores|inst2|Mux10~11_combout\))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux10~15_combout\,
	datad => \BancoRegistradores|inst2|Mux10~11_combout\,
	combout => \BancoRegistradores|inst2|Mux10~16_combout\);

-- Location: LCCOMB_X27_Y18_N2
\BancoRegistradores|inst2|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux10~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux10~16_combout\ & ((\BancoRegistradores|inst2|Mux10~18_combout\))) # (!\BancoRegistradores|inst2|Mux10~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux10~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux10~1_combout\,
	datab => \BancoRegistradores|inst2|Mux10~18_combout\,
	datac => \BancoRegistradores|inst2|Mux31~4_combout\,
	datad => \BancoRegistradores|inst2|Mux10~16_combout\,
	combout => \BancoRegistradores|inst2|Mux10~19_combout\);

-- Location: LCCOMB_X35_Y22_N0
\inst13|u_2|u_3|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_3|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19)) # (!\inst2|f_0:19:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:19:u_x|u_1|Mux0~0_combout\,
	datab => \inst17|Equal1~0_combout\,
	datad => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(19),
	combout => \inst13|u_2|u_3|s~0_combout\);

-- Location: LCFF_X36_Y22_N1
\BancoRegistradores|t7|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|19~regout\);

-- Location: LCCOMB_X29_Y24_N4
\BancoRegistradores|inst2|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|t6|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t4|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t4|19~regout\,
	datad => \BancoRegistradores|t6|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~17_combout\);

-- Location: LCCOMB_X36_Y22_N26
\BancoRegistradores|inst2|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux12~17_combout\ & (\BancoRegistradores|t7|19~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux12~17_combout\ & ((\BancoRegistradores|t5|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux12~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t7|19~regout\,
	datac => \BancoRegistradores|t5|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~17_combout\,
	combout => \BancoRegistradores|inst2|Mux12~18_combout\);

-- Location: LCCOMB_X36_Y20_N24
\BancoRegistradores|inst2|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t1|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|t0|19~regout\,
	datac => \BancoRegistradores|t1|19~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	combout => \BancoRegistradores|inst2|Mux12~0_combout\);

-- Location: LCCOMB_X35_Y21_N30
\BancoRegistradores|inst2|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux12~0_combout\ & (\BancoRegistradores|t3|19~regout\)) # (!\BancoRegistradores|inst2|Mux12~0_combout\ & 
-- ((\BancoRegistradores|t2|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t3|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t2|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~0_combout\,
	combout => \BancoRegistradores|inst2|Mux12~1_combout\);

-- Location: LCCOMB_X31_Y26_N22
\BancoRegistradores|inst2|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|19~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|19~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|19~regout\,
	datad => \BancoRegistradores|s7|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~9_combout\);

-- Location: LCCOMB_X31_Y26_N20
\BancoRegistradores|inst2|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux12~9_combout\ & (\BancoRegistradores|ra|19~regout\)) # (!\BancoRegistradores|inst2|Mux12~9_combout\ 
-- & ((\BancoRegistradores|k1|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|19~regout\,
	datac => \BancoRegistradores|k1|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~9_combout\,
	combout => \BancoRegistradores|inst2|Mux12~10_combout\);

-- Location: LCFF_X33_Y25_N25
\BancoRegistradores|s2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|19~regout\);

-- Location: LCFF_X36_Y25_N7
\BancoRegistradores|s6|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|19~regout\);

-- Location: LCCOMB_X33_Y25_N2
\BancoRegistradores|inst2|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|19~regout\,
	datad => \BancoRegistradores|s6|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~4_combout\);

-- Location: LCCOMB_X32_Y25_N10
\BancoRegistradores|inst2|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux12~4_combout\ & (\BancoRegistradores|fp|19~regout\)) # (!\BancoRegistradores|inst2|Mux12~4_combout\ & 
-- ((\BancoRegistradores|k0|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|19~regout\,
	datab => \BancoRegistradores|k0|19~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|inst2|Mux12~4_combout\,
	combout => \BancoRegistradores|inst2|Mux12~5_combout\);

-- Location: LCFF_X35_Y25_N25
\BancoRegistradores|s4|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|19~regout\);

-- Location: LCFF_X35_Y21_N29
\BancoRegistradores|gp|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|19~regout\);

-- Location: LCFF_X35_Y25_N15
\BancoRegistradores|s0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|19~regout\);

-- Location: LCFF_X34_Y24_N1
\BancoRegistradores|t8|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|19~regout\);

-- Location: LCCOMB_X35_Y25_N8
\BancoRegistradores|inst2|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|19~regout\,
	datad => \BancoRegistradores|t8|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~6_combout\);

-- Location: LCCOMB_X35_Y21_N6
\BancoRegistradores|inst2|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux12~6_combout\ & ((\BancoRegistradores|gp|19~regout\))) # (!\BancoRegistradores|inst2|Mux12~6_combout\ 
-- & (\BancoRegistradores|s4|19~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s4|19~regout\,
	datac => \BancoRegistradores|gp|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~6_combout\,
	combout => \BancoRegistradores|inst2|Mux12~7_combout\);

-- Location: LCCOMB_X30_Y22_N12
\BancoRegistradores|inst2|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux12~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux12~5_combout\,
	datad => \BancoRegistradores|inst2|Mux12~7_combout\,
	combout => \BancoRegistradores|inst2|Mux12~8_combout\);

-- Location: LCCOMB_X30_Y22_N14
\BancoRegistradores|inst2|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux12~8_combout\ & ((\BancoRegistradores|inst2|Mux12~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux12~8_combout\ & (\BancoRegistradores|inst2|Mux12~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux12~3_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux12~10_combout\,
	datad => \BancoRegistradores|inst2|Mux12~8_combout\,
	combout => \BancoRegistradores|inst2|Mux12~11_combout\);

-- Location: LCFF_X28_Y19_N15
\BancoRegistradores|a1|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|19~regout\);

-- Location: LCFF_X28_Y19_N9
\BancoRegistradores|a0|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|19~regout\);

-- Location: LCFF_X27_Y19_N29
\BancoRegistradores|a2|19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_3|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|19~regout\);

-- Location: LCCOMB_X28_Y19_N8
\BancoRegistradores|inst2|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|19~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|19~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|19~regout\,
	datad => \BancoRegistradores|a2|19~regout\,
	combout => \BancoRegistradores|inst2|Mux12~12_combout\);

-- Location: LCCOMB_X27_Y17_N6
\BancoRegistradores|inst2|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux12~12_combout\ & (\BancoRegistradores|a3|19~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux12~12_combout\ & ((\BancoRegistradores|a1|19~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|19~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a1|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~12_combout\,
	combout => \BancoRegistradores|inst2|Mux12~13_combout\);

-- Location: LCCOMB_X27_Y22_N22
\BancoRegistradores|inst2|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux12~13_combout\) # (!\BancoRegistradores|inst2|Mux31~7_combout\)))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|19~regout\ & (\BancoRegistradores|inst2|Mux31~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|at|19~regout\,
	datac => \BancoRegistradores|inst2|Mux31~7_combout\,
	datad => \BancoRegistradores|inst2|Mux12~13_combout\,
	combout => \BancoRegistradores|inst2|Mux12~14_combout\);

-- Location: LCCOMB_X30_Y22_N28
\BancoRegistradores|inst2|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux12~14_combout\ & (\BancoRegistradores|v1|19~regout\)) # (!\BancoRegistradores|inst2|Mux12~14_combout\ & 
-- ((\BancoRegistradores|v0|19~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|19~regout\,
	datac => \BancoRegistradores|v0|19~regout\,
	datad => \BancoRegistradores|inst2|Mux12~14_combout\,
	combout => \BancoRegistradores|inst2|Mux12~15_combout\);

-- Location: LCCOMB_X30_Y22_N26
\BancoRegistradores|inst2|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux12~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux12~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux12~11_combout\,
	datad => \BancoRegistradores|inst2|Mux12~15_combout\,
	combout => \BancoRegistradores|inst2|Mux12~16_combout\);

-- Location: LCCOMB_X30_Y22_N20
\BancoRegistradores|inst2|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux12~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux12~16_combout\ & (\BancoRegistradores|inst2|Mux12~18_combout\)) # (!\BancoRegistradores|inst2|Mux12~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux12~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux12~18_combout\,
	datac => \BancoRegistradores|inst2|Mux12~1_combout\,
	datad => \BancoRegistradores|inst2|Mux12~16_combout\,
	combout => \BancoRegistradores|inst2|Mux12~19_combout\);

-- Location: LCCOMB_X31_Y23_N22
\inst13|u_2|u_1|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_1|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17)) # (!\inst2|f_0:17:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(17),
	datad => \inst2|f_0:17:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_1|s~0_combout\);

-- Location: LCCOMB_X32_Y24_N16
\BancoRegistradores|t7|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t7|17~feeder_combout\ = \inst13|u_2|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_1|s~0_combout\,
	combout => \BancoRegistradores|t7|17~feeder_combout\);

-- Location: LCFF_X32_Y24_N17
\BancoRegistradores|t7|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t7|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|17~regout\);

-- Location: LCFF_X36_Y18_N1
\BancoRegistradores|t4|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|17~regout\);

-- Location: LCCOMB_X37_Y18_N20
\BancoRegistradores|t6|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t6|17~feeder_combout\ = \inst13|u_2|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_1|s~0_combout\,
	combout => \BancoRegistradores|t6|17~feeder_combout\);

-- Location: LCFF_X37_Y18_N21
\BancoRegistradores|t6|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t6|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|17~regout\);

-- Location: LCCOMB_X36_Y18_N6
\BancoRegistradores|inst2|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t6|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t4|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t4|17~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t6|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~17_combout\);

-- Location: LCCOMB_X32_Y24_N18
\BancoRegistradores|inst2|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux14~17_combout\ & ((\BancoRegistradores|t7|17~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux14~17_combout\ & (\BancoRegistradores|t5|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t5|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t7|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~17_combout\,
	combout => \BancoRegistradores|inst2|Mux14~18_combout\);

-- Location: LCCOMB_X34_Y17_N10
\BancoRegistradores|v1|17~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|17~feeder_combout\ = \inst13|u_2|u_1|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_1|s~0_combout\,
	combout => \BancoRegistradores|v1|17~feeder_combout\);

-- Location: LCFF_X34_Y17_N11
\BancoRegistradores|v1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|17~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|17~regout\);

-- Location: LCFF_X34_Y20_N21
\BancoRegistradores|v0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|17~regout\);

-- Location: LCFF_X34_Y20_N19
\BancoRegistradores|at|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|17~regout\);

-- Location: LCFF_X35_Y20_N31
\BancoRegistradores|a1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|17~regout\);

-- Location: LCFF_X35_Y20_N5
\BancoRegistradores|a0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|17~regout\);

-- Location: LCFF_X34_Y18_N29
\BancoRegistradores|a2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|17~regout\);

-- Location: LCCOMB_X35_Y20_N2
\BancoRegistradores|inst2|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|a0|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a0|17~regout\,
	datad => \BancoRegistradores|a2|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~12_combout\);

-- Location: LCCOMB_X35_Y20_N30
\BancoRegistradores|inst2|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux14~12_combout\ & (\BancoRegistradores|a3|17~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux14~12_combout\ & ((\BancoRegistradores|a1|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a3|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a1|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~12_combout\,
	combout => \BancoRegistradores|inst2|Mux14~13_combout\);

-- Location: LCCOMB_X34_Y20_N18
\BancoRegistradores|inst2|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux14~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~13_combout\,
	combout => \BancoRegistradores|inst2|Mux14~14_combout\);

-- Location: LCCOMB_X34_Y20_N20
\BancoRegistradores|inst2|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux14~14_combout\ & (\BancoRegistradores|v1|17~regout\)) # (!\BancoRegistradores|inst2|Mux14~14_combout\ & 
-- ((\BancoRegistradores|v0|17~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|17~regout\,
	datac => \BancoRegistradores|v0|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~14_combout\,
	combout => \BancoRegistradores|inst2|Mux14~15_combout\);

-- Location: LCFF_X37_Y23_N19
\BancoRegistradores|k0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|144~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k0|17~regout\);

-- Location: LCFF_X38_Y23_N15
\BancoRegistradores|fp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|17~regout\);

-- Location: LCFF_X37_Y23_N29
\BancoRegistradores|s2|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|17~regout\);

-- Location: LCFF_X38_Y23_N25
\BancoRegistradores|s6|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|17~regout\);

-- Location: LCCOMB_X37_Y23_N28
\BancoRegistradores|inst2|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|17~regout\,
	datad => \BancoRegistradores|s6|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~4_combout\);

-- Location: LCCOMB_X37_Y23_N10
\BancoRegistradores|inst2|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux14~4_combout\ & ((\BancoRegistradores|fp|17~regout\))) # (!\BancoRegistradores|inst2|Mux14~4_combout\ 
-- & (\BancoRegistradores|k0|17~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|17~regout\,
	datac => \BancoRegistradores|fp|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~4_combout\,
	combout => \BancoRegistradores|inst2|Mux14~5_combout\);

-- Location: LCFF_X33_Y24_N5
\BancoRegistradores|gp|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|17~regout\);

-- Location: LCFF_X35_Y23_N29
\BancoRegistradores|s4|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|17~regout\);

-- Location: LCFF_X35_Y23_N11
\BancoRegistradores|s0|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|17~regout\);

-- Location: LCFF_X34_Y24_N11
\BancoRegistradores|t8|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|17~regout\);

-- Location: LCCOMB_X35_Y23_N10
\BancoRegistradores|inst2|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|t8|17~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|17~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s0|17~regout\,
	datad => \BancoRegistradores|t8|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~6_combout\);

-- Location: LCCOMB_X35_Y23_N28
\BancoRegistradores|inst2|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux14~6_combout\ & (\BancoRegistradores|gp|17~regout\)) # (!\BancoRegistradores|inst2|Mux14~6_combout\ & 
-- ((\BancoRegistradores|s4|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|17~regout\,
	datac => \BancoRegistradores|s4|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~6_combout\,
	combout => \BancoRegistradores|inst2|Mux14~7_combout\);

-- Location: LCCOMB_X34_Y20_N0
\BancoRegistradores|inst2|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|inst2|Mux14~5_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux14~5_combout\,
	datad => \BancoRegistradores|inst2|Mux14~7_combout\,
	combout => \BancoRegistradores|inst2|Mux14~8_combout\);

-- Location: LCFF_X28_Y23_N23
\BancoRegistradores|k1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|17~regout\);

-- Location: LCFF_X28_Y23_N29
\BancoRegistradores|s3|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|17~regout\);

-- Location: LCFF_X29_Y23_N5
\BancoRegistradores|s7|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|17~regout\);

-- Location: LCCOMB_X28_Y23_N28
\BancoRegistradores|inst2|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s3|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s3|17~regout\,
	datad => \BancoRegistradores|s7|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~9_combout\);

-- Location: LCCOMB_X28_Y23_N22
\BancoRegistradores|inst2|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux14~9_combout\ & (\BancoRegistradores|ra|17~regout\)) # (!\BancoRegistradores|inst2|Mux14~9_combout\ 
-- & ((\BancoRegistradores|k1|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|ra|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k1|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~9_combout\,
	combout => \BancoRegistradores|inst2|Mux14~10_combout\);

-- Location: LCFF_X23_Y20_N21
\BancoRegistradores|s5|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|17~regout\);

-- Location: LCFF_X22_Y20_N21
\BancoRegistradores|s1|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|17~regout\);

-- Location: LCFF_X23_Y20_N23
\BancoRegistradores|t9|17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_1|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|17~regout\);

-- Location: LCCOMB_X22_Y20_N22
\BancoRegistradores|inst2|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|17~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|17~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|17~regout\,
	datad => \BancoRegistradores|t9|17~regout\,
	combout => \BancoRegistradores|inst2|Mux14~2_combout\);

-- Location: LCCOMB_X23_Y20_N28
\BancoRegistradores|inst2|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux14~2_combout\ & (\BancoRegistradores|sp|17~regout\)) # (!\BancoRegistradores|inst2|Mux14~2_combout\ & 
-- ((\BancoRegistradores|s5|17~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|sp|17~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|17~regout\,
	datad => \BancoRegistradores|inst2|Mux14~2_combout\,
	combout => \BancoRegistradores|inst2|Mux14~3_combout\);

-- Location: LCCOMB_X34_Y20_N30
\BancoRegistradores|inst2|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux14~8_combout\ & (\BancoRegistradores|inst2|Mux14~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux14~8_combout\ & ((\BancoRegistradores|inst2|Mux14~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux14~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux14~8_combout\,
	datac => \BancoRegistradores|inst2|Mux14~10_combout\,
	datad => \BancoRegistradores|inst2|Mux14~3_combout\,
	combout => \BancoRegistradores|inst2|Mux14~11_combout\);

-- Location: LCCOMB_X34_Y20_N28
\BancoRegistradores|inst2|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux14~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux14~15_combout\,
	datad => \BancoRegistradores|inst2|Mux14~11_combout\,
	combout => \BancoRegistradores|inst2|Mux14~16_combout\);

-- Location: LCCOMB_X34_Y20_N6
\BancoRegistradores|inst2|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux14~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux14~16_combout\ & ((\BancoRegistradores|inst2|Mux14~18_combout\))) # (!\BancoRegistradores|inst2|Mux14~16_combout\ & 
-- (\BancoRegistradores|inst2|Mux14~1_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux14~1_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux14~18_combout\,
	datad => \BancoRegistradores|inst2|Mux14~16_combout\,
	combout => \BancoRegistradores|inst2|Mux14~19_combout\);

-- Location: LCCOMB_X34_Y20_N4
\inst2|f_0:16:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:16:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux15~19_combout\ $ (\inst15|u_2|u_0|s~0_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:15:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux15~19_combout\,
	datab => \inst15|u_2|u_0|s~0_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:15:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:16:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y20_N10
\inst2|f_0:16:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:16:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux15~19_combout\ & ((!\inst18|op\(1))))) # (!\inst18|op[0]~0_combout\ & (((\inst2|f_0:16:u_x|u_0|o_DOUT~0_combout\ & \inst18|op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux15~19_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst2|f_0:16:u_x|u_0|o_DOUT~0_combout\,
	datad => \inst18|op\(1),
	combout => \inst2|f_0:16:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y24_N12
\inst13|u_2|u_0|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_2|u_0|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16)) # (!\inst2|f_0:16:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(16),
	datad => \inst2|f_0:16:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_2|u_0|s~0_combout\);

-- Location: LCFF_X29_Y16_N29
\BancoRegistradores|a2|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|16~regout\);

-- Location: LCCOMB_X28_Y16_N26
\BancoRegistradores|inst2|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # ((\BancoRegistradores|a1|16~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|16~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|a0|16~regout\,
	datad => \BancoRegistradores|a1|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~12_combout\);

-- Location: LCCOMB_X28_Y16_N20
\BancoRegistradores|inst2|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux15~12_combout\ & ((\BancoRegistradores|a3|16~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux15~12_combout\ & (\BancoRegistradores|a2|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|16~regout\,
	datac => \BancoRegistradores|a3|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~12_combout\,
	combout => \BancoRegistradores|inst2|Mux15~13_combout\);

-- Location: LCCOMB_X27_Y18_N8
\BancoRegistradores|inst2|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux15~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|at|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|inst2|Mux15~13_combout\,
	datad => \BancoRegistradores|at|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~14_combout\);

-- Location: LCCOMB_X27_Y18_N14
\BancoRegistradores|inst2|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux15~14_combout\ & ((\BancoRegistradores|v1|16~regout\))) # (!\BancoRegistradores|inst2|Mux15~14_combout\ & 
-- (\BancoRegistradores|v0|16~regout\)))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v0|16~regout\,
	datab => \BancoRegistradores|inst2|Mux31~6_combout\,
	datac => \BancoRegistradores|inst2|Mux15~14_combout\,
	datad => \BancoRegistradores|v1|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~15_combout\);

-- Location: LCCOMB_X34_Y22_N4
\BancoRegistradores|inst2|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t0|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t0|16~regout\,
	datad => \BancoRegistradores|t2|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~10_combout\);

-- Location: LCCOMB_X37_Y22_N8
\BancoRegistradores|inst2|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux15~10_combout\ & (\BancoRegistradores|t3|16~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux15~10_combout\ & ((\BancoRegistradores|t1|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t3|16~regout\,
	datac => \BancoRegistradores|t1|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~10_combout\,
	combout => \BancoRegistradores|inst2|Mux15~11_combout\);

-- Location: LCCOMB_X27_Y18_N28
\BancoRegistradores|inst2|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux15~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux15~15_combout\,
	datad => \BancoRegistradores|inst2|Mux15~11_combout\,
	combout => \BancoRegistradores|inst2|Mux15~16_combout\);

-- Location: LCFF_X32_Y16_N13
\BancoRegistradores|t6|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|131~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t6|16~regout\);

-- Location: LCFF_X27_Y16_N9
\BancoRegistradores|t5|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|16~regout\);

-- Location: LCFF_X27_Y16_N23
\BancoRegistradores|t4|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_2|u_0|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|134~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t4|16~regout\);

-- Location: LCCOMB_X27_Y16_N22
\BancoRegistradores|inst2|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~17_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|t5|16~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|t4|16~regout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t5|16~regout\,
	datac => \BancoRegistradores|t4|16~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux15~17_combout\);

-- Location: LCCOMB_X32_Y16_N12
\BancoRegistradores|inst2|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~18_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux15~17_combout\ & (\BancoRegistradores|t7|16~regout\)) # 
-- (!\BancoRegistradores|inst2|Mux15~17_combout\ & ((\BancoRegistradores|t6|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t7|16~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t6|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~17_combout\,
	combout => \BancoRegistradores|inst2|Mux15~18_combout\);

-- Location: LCCOMB_X30_Y26_N0
\BancoRegistradores|inst2|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s7|16~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|16~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s3|16~regout\,
	datad => \BancoRegistradores|s7|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~7_combout\);

-- Location: LCCOMB_X30_Y26_N14
\BancoRegistradores|inst2|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux15~7_combout\ & ((\BancoRegistradores|ra|16~regout\))) # (!\BancoRegistradores|inst2|Mux15~7_combout\ 
-- & (\BancoRegistradores|k1|16~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k1|16~regout\,
	datac => \BancoRegistradores|ra|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~7_combout\,
	combout => \BancoRegistradores|inst2|Mux15~8_combout\);

-- Location: LCCOMB_X27_Y21_N8
\BancoRegistradores|fp|16~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|16~feeder_combout\ = \inst13|u_2|u_0|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_2|u_0|s~0_combout\,
	combout => \BancoRegistradores|fp|16~feeder_combout\);

-- Location: LCFF_X27_Y21_N9
\BancoRegistradores|fp|16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|16~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|16~regout\);

-- Location: LCCOMB_X36_Y25_N10
\BancoRegistradores|inst2|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s6|16~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s2|16~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s6|16~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s2|16~regout\,
	combout => \BancoRegistradores|inst2|Mux15~0_combout\);

-- Location: LCCOMB_X27_Y21_N26
\BancoRegistradores|inst2|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux15~0_combout\ & (\BancoRegistradores|fp|16~regout\)) # (!\BancoRegistradores|inst2|Mux15~0_combout\ & 
-- ((\BancoRegistradores|k0|16~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|fp|16~regout\,
	datac => \BancoRegistradores|k0|16~regout\,
	datad => \BancoRegistradores|inst2|Mux15~0_combout\,
	combout => \BancoRegistradores|inst2|Mux15~1_combout\);

-- Location: LCCOMB_X27_Y18_N6
\BancoRegistradores|inst2|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~9_combout\ = (\BancoRegistradores|inst2|Mux15~6_combout\ & ((\BancoRegistradores|inst2|Mux15~8_combout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\BancoRegistradores|inst2|Mux15~6_combout\ & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|inst2|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux15~6_combout\,
	datab => \BancoRegistradores|inst2|Mux15~8_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux15~1_combout\,
	combout => \BancoRegistradores|inst2|Mux15~9_combout\);

-- Location: LCCOMB_X27_Y18_N10
\BancoRegistradores|inst2|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux15~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux15~16_combout\ & (\BancoRegistradores|inst2|Mux15~18_combout\)) # (!\BancoRegistradores|inst2|Mux15~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux15~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (\BancoRegistradores|inst2|Mux15~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux15~16_combout\,
	datac => \BancoRegistradores|inst2|Mux15~18_combout\,
	datad => \BancoRegistradores|inst2|Mux15~9_combout\,
	combout => \BancoRegistradores|inst2|Mux15~19_combout\);

-- Location: LCCOMB_X34_Y21_N28
\inst2|f_0:15:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:15:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\BancoRegistradores|inst1|Mux16~19_combout\ $ (\inst2|f_0:14:u_x|u_0|o_COUT~0_combout\ $ (\inst15|u_1|u_7|s~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux16~19_combout\,
	datac => \inst2|f_0:14:u_x|u_0|o_COUT~0_combout\,
	datad => \inst15|u_1|u_7|s~0_combout\,
	combout => \inst2|f_0:15:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y21_N2
\inst2|f_0:15:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:15:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (!\inst18|op[0]~0_combout\ & ((\inst2|f_0:15:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux16~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst18|op[0]~0_combout\,
	datac => \BancoRegistradores|inst1|Mux16~19_combout\,
	datad => \inst2|f_0:15:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:15:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y24_N22
\inst13|u_1|u_7|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_7|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15)) # (!\inst2|f_0:15:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst17|Equal1~0_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst2|f_0:15:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_7|s~0_combout\);

-- Location: LCFF_X35_Y22_N25
\BancoRegistradores|t3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|15~regout\);

-- Location: LCCOMB_X35_Y22_N24
\BancoRegistradores|inst2|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~1_combout\ = (\BancoRegistradores|inst2|Mux16~0_combout\ & (((\BancoRegistradores|t3|15~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\BancoRegistradores|inst2|Mux16~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t2|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux16~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|t3|15~regout\,
	datad => \BancoRegistradores|t2|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~1_combout\);

-- Location: LCFF_X27_Y26_N5
\BancoRegistradores|ra|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|139~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|ra|15~regout\);

-- Location: LCFF_X28_Y26_N25
\BancoRegistradores|k1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|141~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|k1|15~regout\);

-- Location: LCFF_X28_Y26_N23
\BancoRegistradores|s3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|15~regout\);

-- Location: LCCOMB_X29_Y26_N20
\BancoRegistradores|s7|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s7|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|s7|15~feeder_combout\);

-- Location: LCFF_X29_Y26_N21
\BancoRegistradores|s7|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s7|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|147~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s7|15~regout\);

-- Location: LCCOMB_X28_Y26_N0
\BancoRegistradores|inst2|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # (\BancoRegistradores|s7|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s3|15~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s3|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datad => \BancoRegistradores|s7|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~9_combout\);

-- Location: LCCOMB_X28_Y26_N6
\BancoRegistradores|inst2|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux16~9_combout\ & (\BancoRegistradores|ra|15~regout\)) # (!\BancoRegistradores|inst2|Mux16~9_combout\ 
-- & ((\BancoRegistradores|k1|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux16~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|15~regout\,
	datac => \BancoRegistradores|k1|15~regout\,
	datad => \BancoRegistradores|inst2|Mux16~9_combout\,
	combout => \BancoRegistradores|inst2|Mux16~10_combout\);

-- Location: LCCOMB_X22_Y20_N14
\BancoRegistradores|s1|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s1|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|s1|15~feeder_combout\);

-- Location: LCFF_X22_Y20_N15
\BancoRegistradores|s1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s1|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|151~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s1|15~regout\);

-- Location: LCFF_X23_Y20_N25
\BancoRegistradores|t9|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|143~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t9|15~regout\);

-- Location: LCCOMB_X22_Y20_N28
\BancoRegistradores|inst2|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|15~regout\,
	datad => \BancoRegistradores|t9|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~2_combout\);

-- Location: LCCOMB_X23_Y20_N18
\BancoRegistradores|inst2|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux16~2_combout\ & ((\BancoRegistradores|sp|15~regout\))) # (!\BancoRegistradores|inst2|Mux16~2_combout\ 
-- & (\BancoRegistradores|s5|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|15~regout\,
	datac => \BancoRegistradores|sp|15~regout\,
	datad => \BancoRegistradores|inst2|Mux16~2_combout\,
	combout => \BancoRegistradores|inst2|Mux16~3_combout\);

-- Location: LCCOMB_X33_Y25_N0
\BancoRegistradores|inst2|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s2|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|s6|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~4_combout\);

-- Location: LCCOMB_X33_Y25_N14
\BancoRegistradores|inst2|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux16~4_combout\ & (\BancoRegistradores|fp|15~regout\)) # (!\BancoRegistradores|inst2|Mux16~4_combout\ & 
-- ((\BancoRegistradores|k0|15~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|fp|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|k0|15~regout\,
	datad => \BancoRegistradores|inst2|Mux16~4_combout\,
	combout => \BancoRegistradores|inst2|Mux16~5_combout\);

-- Location: LCCOMB_X34_Y25_N28
\BancoRegistradores|inst2|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|15~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|15~regout\,
	datad => \BancoRegistradores|t8|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~6_combout\);

-- Location: LCCOMB_X34_Y25_N26
\BancoRegistradores|inst2|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux16~6_combout\ & ((\BancoRegistradores|gp|15~regout\))) # (!\BancoRegistradores|inst2|Mux16~6_combout\ 
-- & (\BancoRegistradores|s4|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|s4|15~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|gp|15~regout\,
	datad => \BancoRegistradores|inst2|Mux16~6_combout\,
	combout => \BancoRegistradores|inst2|Mux16~7_combout\);

-- Location: LCCOMB_X30_Y24_N22
\BancoRegistradores|inst2|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux16~5_combout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux16~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux16~5_combout\,
	datad => \BancoRegistradores|inst2|Mux16~7_combout\,
	combout => \BancoRegistradores|inst2|Mux16~8_combout\);

-- Location: LCCOMB_X30_Y24_N24
\BancoRegistradores|inst2|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux16~8_combout\ & (\BancoRegistradores|inst2|Mux16~10_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux16~8_combout\ & ((\BancoRegistradores|inst2|Mux16~3_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux16~10_combout\,
	datac => \BancoRegistradores|inst2|Mux16~3_combout\,
	datad => \BancoRegistradores|inst2|Mux16~8_combout\,
	combout => \BancoRegistradores|inst2|Mux16~11_combout\);

-- Location: LCFF_X30_Y24_N21
\BancoRegistradores|at|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|15~regout\);

-- Location: LCFF_X31_Y18_N27
\BancoRegistradores|a0|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|15~regout\);

-- Location: LCFF_X30_Y17_N11
\BancoRegistradores|a2|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|15~regout\);

-- Location: LCCOMB_X31_Y18_N28
\BancoRegistradores|inst2|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|a2|15~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|a0|15~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a0|15~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a2|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~12_combout\);

-- Location: LCFF_X31_Y18_N25
\BancoRegistradores|a1|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_7|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|15~regout\);

-- Location: LCCOMB_X29_Y17_N0
\BancoRegistradores|a3|15~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a3|15~feeder_combout\ = \inst13|u_1|u_7|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_7|s~0_combout\,
	combout => \BancoRegistradores|a3|15~feeder_combout\);

-- Location: LCFF_X29_Y17_N1
\BancoRegistradores|a3|15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a3|15~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|15~regout\);

-- Location: LCCOMB_X31_Y18_N10
\BancoRegistradores|inst2|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux16~12_combout\ & ((\BancoRegistradores|a3|15~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux16~12_combout\ & (\BancoRegistradores|a1|15~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux16~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux16~12_combout\,
	datac => \BancoRegistradores|a1|15~regout\,
	datad => \BancoRegistradores|a3|15~regout\,
	combout => \BancoRegistradores|inst2|Mux16~13_combout\);

-- Location: LCCOMB_X30_Y24_N26
\BancoRegistradores|inst2|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~14_combout\ = (\BancoRegistradores|inst2|Mux31~8_combout\ & (((\BancoRegistradores|inst2|Mux16~13_combout\)) # (!\BancoRegistradores|inst2|Mux31~7_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|at|15~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~8_combout\,
	datab => \BancoRegistradores|inst2|Mux31~7_combout\,
	datac => \BancoRegistradores|at|15~regout\,
	datad => \BancoRegistradores|inst2|Mux16~13_combout\,
	combout => \BancoRegistradores|inst2|Mux16~14_combout\);

-- Location: LCCOMB_X30_Y24_N0
\BancoRegistradores|inst2|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux16~14_combout\ & (\BancoRegistradores|v1|15~regout\)) # (!\BancoRegistradores|inst2|Mux16~14_combout\ & 
-- ((\BancoRegistradores|v0|15~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|15~regout\,
	datab => \BancoRegistradores|v0|15~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux16~14_combout\,
	combout => \BancoRegistradores|inst2|Mux16~15_combout\);

-- Location: LCCOMB_X30_Y24_N30
\BancoRegistradores|inst2|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~16_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux31~4_combout\) # ((\BancoRegistradores|inst2|Mux16~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux16~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~5_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux16~11_combout\,
	datad => \BancoRegistradores|inst2|Mux16~15_combout\,
	combout => \BancoRegistradores|inst2|Mux16~16_combout\);

-- Location: LCCOMB_X30_Y24_N16
\BancoRegistradores|inst2|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux16~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux16~16_combout\ & (\BancoRegistradores|inst2|Mux16~18_combout\)) # (!\BancoRegistradores|inst2|Mux16~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux16~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux16~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~4_combout\,
	datac => \BancoRegistradores|inst2|Mux16~1_combout\,
	datad => \BancoRegistradores|inst2|Mux16~16_combout\,
	combout => \BancoRegistradores|inst2|Mux16~19_combout\);

-- Location: LCCOMB_X33_Y21_N18
\inst2|f_0:13:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:13:u_x|u_0|o_DOUT~0_combout\ = \inst15|u_1|u_5|s~0_combout\ $ (\BancoRegistradores|inst1|Mux18~19_combout\ $ (\inst18|op\(2) $ (\inst2|f_0:12:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_1|u_5|s~0_combout\,
	datab => \BancoRegistradores|inst1|Mux18~19_combout\,
	datac => \inst18|op\(2),
	datad => \inst2|f_0:12:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:13:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X33_Y21_N28
\inst2|f_0:13:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:13:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux18~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:13:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux18~19_combout\,
	datad => \inst2|f_0:13:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:13:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y19_N16
\inst13|u_1|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_5|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13)) # (!\inst2|f_0:13:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst2|f_0:13:u_x|u_1|Mux0~0_combout\,
	combout => \inst13|u_1|u_5|s~0_combout\);

-- Location: LCCOMB_X33_Y16_N24
\BancoRegistradores|t5|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t5|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|t5|13~feeder_combout\);

-- Location: LCFF_X33_Y16_N25
\BancoRegistradores|t5|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t5|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|132~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t5|13~regout\);

-- Location: LCFF_X32_Y24_N29
\BancoRegistradores|t7|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|130~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t7|13~regout\);

-- Location: LCCOMB_X33_Y16_N2
\BancoRegistradores|inst2|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~18_combout\ = (\BancoRegistradores|inst2|Mux18~17_combout\ & (((\BancoRegistradores|t7|13~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (!\BancoRegistradores|inst2|Mux18~17_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t5|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux18~17_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t5|13~regout\,
	datad => \BancoRegistradores|t7|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~18_combout\);

-- Location: LCCOMB_X25_Y24_N28
\BancoRegistradores|t3|13~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|t3|13~feeder_combout\ = \inst13|u_1|u_5|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_5|s~0_combout\,
	combout => \BancoRegistradores|t3|13~feeder_combout\);

-- Location: LCFF_X25_Y24_N29
\BancoRegistradores|t3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|t3|13~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|13~regout\);

-- Location: LCFF_X31_Y24_N7
\BancoRegistradores|t1|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|136~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t1|13~regout\);

-- Location: LCCOMB_X25_Y24_N18
\BancoRegistradores|inst2|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17)) # (\BancoRegistradores|t1|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|t0|13~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t0|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|t1|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~0_combout\);

-- Location: LCCOMB_X25_Y24_N30
\BancoRegistradores|inst2|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux18~0_combout\ & ((\BancoRegistradores|t3|13~regout\))) # (!\BancoRegistradores|inst2|Mux18~0_combout\ 
-- & (\BancoRegistradores|t2|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t2|13~regout\,
	datab => \BancoRegistradores|t3|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|inst2|Mux18~0_combout\,
	combout => \BancoRegistradores|inst2|Mux18~1_combout\);

-- Location: LCFF_X35_Y24_N13
\BancoRegistradores|s4|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|13~regout\);

-- Location: LCCOMB_X35_Y24_N0
\BancoRegistradores|inst2|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # (\BancoRegistradores|t8|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s0|13~regout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s0|13~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datad => \BancoRegistradores|t8|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~6_combout\);

-- Location: LCCOMB_X35_Y24_N12
\BancoRegistradores|inst2|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~7_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux18~6_combout\ & (\BancoRegistradores|gp|13~regout\)) # (!\BancoRegistradores|inst2|Mux18~6_combout\ & 
-- ((\BancoRegistradores|s4|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|gp|13~regout\,
	datac => \BancoRegistradores|s4|13~regout\,
	datad => \BancoRegistradores|inst2|Mux18~6_combout\,
	combout => \BancoRegistradores|inst2|Mux18~7_combout\);

-- Location: LCFF_X36_Y25_N15
\BancoRegistradores|s2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|13~regout\);

-- Location: LCFF_X36_Y25_N9
\BancoRegistradores|s6|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|13~regout\);

-- Location: LCCOMB_X36_Y25_N16
\BancoRegistradores|inst2|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|s6|13~regout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s2|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|s2|13~regout\,
	datac => \BancoRegistradores|s6|13~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	combout => \BancoRegistradores|inst2|Mux18~4_combout\);

-- Location: LCCOMB_X36_Y25_N2
\BancoRegistradores|inst2|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux18~4_combout\ & ((\BancoRegistradores|fp|13~regout\))) # (!\BancoRegistradores|inst2|Mux18~4_combout\ 
-- & (\BancoRegistradores|k0|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|k0|13~regout\,
	datac => \BancoRegistradores|inst2|Mux18~4_combout\,
	datad => \BancoRegistradores|fp|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~5_combout\);

-- Location: LCCOMB_X33_Y21_N0
\BancoRegistradores|inst2|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~8_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux18~5_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|inst2|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux18~7_combout\,
	datad => \BancoRegistradores|inst2|Mux18~5_combout\,
	combout => \BancoRegistradores|inst2|Mux18~8_combout\);

-- Location: LCCOMB_X22_Y20_N12
\BancoRegistradores|inst2|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~2_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t9|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s1|13~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s1|13~regout\,
	datad => \BancoRegistradores|t9|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~2_combout\);

-- Location: LCCOMB_X22_Y20_N6
\BancoRegistradores|inst2|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~3_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux18~2_combout\ & ((\BancoRegistradores|sp|13~regout\))) # (!\BancoRegistradores|inst2|Mux18~2_combout\ 
-- & (\BancoRegistradores|s5|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \BancoRegistradores|s5|13~regout\,
	datac => \BancoRegistradores|sp|13~regout\,
	datad => \BancoRegistradores|inst2|Mux18~2_combout\,
	combout => \BancoRegistradores|inst2|Mux18~3_combout\);

-- Location: LCFF_X28_Y26_N31
\BancoRegistradores|s3|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|150~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s3|13~regout\);

-- Location: LCCOMB_X28_Y26_N16
\BancoRegistradores|inst2|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s7|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|s3|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s7|13~regout\,
	datad => \BancoRegistradores|s3|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~9_combout\);

-- Location: LCCOMB_X29_Y25_N26
\BancoRegistradores|inst2|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux18~9_combout\ & (\BancoRegistradores|ra|13~regout\)) # (!\BancoRegistradores|inst2|Mux18~9_combout\ 
-- & ((\BancoRegistradores|k1|13~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \BancoRegistradores|ra|13~regout\,
	datac => \BancoRegistradores|k1|13~regout\,
	datad => \BancoRegistradores|inst2|Mux18~9_combout\,
	combout => \BancoRegistradores|inst2|Mux18~10_combout\);

-- Location: LCCOMB_X33_Y21_N14
\BancoRegistradores|inst2|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux18~8_combout\ & ((\BancoRegistradores|inst2|Mux18~10_combout\))) # 
-- (!\BancoRegistradores|inst2|Mux18~8_combout\ & (\BancoRegistradores|inst2|Mux18~3_combout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux18~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|inst2|Mux18~8_combout\,
	datac => \BancoRegistradores|inst2|Mux18~3_combout\,
	datad => \BancoRegistradores|inst2|Mux18~10_combout\,
	combout => \BancoRegistradores|inst2|Mux18~11_combout\);

-- Location: LCFF_X25_Y19_N15
\BancoRegistradores|a2|13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|13~regout\);

-- Location: LCCOMB_X25_Y19_N12
\BancoRegistradores|inst2|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16)) # ((\BancoRegistradores|a2|13~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a0|13~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a2|13~regout\,
	datad => \BancoRegistradores|a0|13~regout\,
	combout => \BancoRegistradores|inst2|Mux18~12_combout\);

-- Location: LCCOMB_X25_Y19_N10
\BancoRegistradores|inst2|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux18~12_combout\ & ((\BancoRegistradores|a3|13~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux18~12_combout\ & (\BancoRegistradores|a1|13~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|a1|13~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|a3|13~regout\,
	datad => \BancoRegistradores|inst2|Mux18~12_combout\,
	combout => \BancoRegistradores|inst2|Mux18~13_combout\);

-- Location: LCCOMB_X29_Y19_N18
\BancoRegistradores|inst2|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux18~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|13~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|13~regout\,
	datad => \BancoRegistradores|inst2|Mux18~13_combout\,
	combout => \BancoRegistradores|inst2|Mux18~14_combout\);

-- Location: LCCOMB_X29_Y19_N4
\BancoRegistradores|inst2|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux18~14_combout\ & (\BancoRegistradores|v1|13~regout\)) # (!\BancoRegistradores|inst2|Mux18~14_combout\ & 
-- ((\BancoRegistradores|v0|13~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|v1|13~regout\,
	datab => \BancoRegistradores|v0|13~regout\,
	datac => \BancoRegistradores|inst2|Mux31~6_combout\,
	datad => \BancoRegistradores|inst2|Mux18~14_combout\,
	combout => \BancoRegistradores|inst2|Mux18~15_combout\);

-- Location: LCCOMB_X33_Y21_N12
\BancoRegistradores|inst2|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & (\BancoRegistradores|inst2|Mux31~5_combout\)) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\ & 
-- (\BancoRegistradores|inst2|Mux18~11_combout\)) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux18~11_combout\,
	datad => \BancoRegistradores|inst2|Mux18~15_combout\,
	combout => \BancoRegistradores|inst2|Mux18~16_combout\);

-- Location: LCCOMB_X33_Y21_N22
\BancoRegistradores|inst2|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux18~19_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux18~16_combout\ & (\BancoRegistradores|inst2|Mux18~18_combout\)) # (!\BancoRegistradores|inst2|Mux18~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux18~1_combout\))))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & (((\BancoRegistradores|inst2|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux18~18_combout\,
	datac => \BancoRegistradores|inst2|Mux18~1_combout\,
	datad => \BancoRegistradores|inst2|Mux18~16_combout\,
	combout => \BancoRegistradores|inst2|Mux18~19_combout\);

-- Location: LCCOMB_X33_Y17_N26
\inst13|u_1|u_4|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_1|u_4|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12)) # (!\inst2|f_0:12:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:12:u_x|u_1|Mux0~0_combout\,
	datab => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(12),
	datad => \inst17|Equal1~0_combout\,
	combout => \inst13|u_1|u_4|s~0_combout\);

-- Location: LCFF_X25_Y18_N31
\BancoRegistradores|t3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|12~regout\);

-- Location: LCFF_X24_Y19_N27
\BancoRegistradores|t2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|12~regout\);

-- Location: LCFF_X25_Y18_N29
\BancoRegistradores|t0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|137~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t0|12~regout\);

-- Location: LCCOMB_X25_Y18_N28
\BancoRegistradores|inst2|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\BancoRegistradores|t2|12~regout\)) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|t0|12~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|t2|12~regout\,
	datac => \BancoRegistradores|t0|12~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	combout => \BancoRegistradores|inst2|Mux19~10_combout\);

-- Location: LCCOMB_X25_Y18_N30
\BancoRegistradores|inst2|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~11_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux19~10_combout\ & ((\BancoRegistradores|t3|12~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux19~10_combout\ & (\BancoRegistradores|t1|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((\BancoRegistradores|inst2|Mux19~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|t3|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~10_combout\,
	combout => \BancoRegistradores|inst2|Mux19~11_combout\);

-- Location: LCCOMB_X33_Y17_N28
\BancoRegistradores|v1|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|v1|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|v1|12~feeder_combout\);

-- Location: LCFF_X33_Y17_N29
\BancoRegistradores|v1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|v1|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|126~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v1|12~regout\);

-- Location: LCFF_X29_Y19_N27
\BancoRegistradores|v0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|123~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|v0|12~regout\);

-- Location: LCFF_X29_Y19_N29
\BancoRegistradores|at|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|122~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|at|12~regout\);

-- Location: LCCOMB_X29_Y16_N10
\BancoRegistradores|a2|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a2|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|a2|12~feeder_combout\);

-- Location: LCFF_X29_Y16_N11
\BancoRegistradores|a2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a2|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|128~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a2|12~regout\);

-- Location: LCFF_X28_Y16_N3
\BancoRegistradores|a3|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|129~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a3|12~regout\);

-- Location: LCCOMB_X29_Y16_N24
\BancoRegistradores|a1|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|a1|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|a1|12~feeder_combout\);

-- Location: LCFF_X29_Y16_N25
\BancoRegistradores|a1|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|a1|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|124~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a1|12~regout\);

-- Location: LCFF_X28_Y16_N23
\BancoRegistradores|a0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|125~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|a0|12~regout\);

-- Location: LCCOMB_X28_Y16_N12
\BancoRegistradores|inst2|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~12_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|a1|12~regout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & \BancoRegistradores|a0|12~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datab => \BancoRegistradores|a1|12~regout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datad => \BancoRegistradores|a0|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~12_combout\);

-- Location: LCCOMB_X28_Y16_N2
\BancoRegistradores|inst2|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~13_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux19~12_combout\ & ((\BancoRegistradores|a3|12~regout\))) # 
-- (!\BancoRegistradores|inst2|Mux19~12_combout\ & (\BancoRegistradores|a2|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \BancoRegistradores|a2|12~regout\,
	datac => \BancoRegistradores|a3|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~12_combout\,
	combout => \BancoRegistradores|inst2|Mux19~13_combout\);

-- Location: LCCOMB_X29_Y19_N28
\BancoRegistradores|inst2|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~14_combout\ = (\BancoRegistradores|inst2|Mux31~7_combout\ & ((\BancoRegistradores|inst2|Mux31~8_combout\ & ((\BancoRegistradores|inst2|Mux19~13_combout\))) # (!\BancoRegistradores|inst2|Mux31~8_combout\ & 
-- (\BancoRegistradores|at|12~regout\)))) # (!\BancoRegistradores|inst2|Mux31~7_combout\ & (\BancoRegistradores|inst2|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~7_combout\,
	datab => \BancoRegistradores|inst2|Mux31~8_combout\,
	datac => \BancoRegistradores|at|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~13_combout\,
	combout => \BancoRegistradores|inst2|Mux19~14_combout\);

-- Location: LCCOMB_X29_Y19_N26
\BancoRegistradores|inst2|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~15_combout\ = (\BancoRegistradores|inst2|Mux31~6_combout\ & ((\BancoRegistradores|inst2|Mux19~14_combout\ & (\BancoRegistradores|v1|12~regout\)) # (!\BancoRegistradores|inst2|Mux19~14_combout\ & 
-- ((\BancoRegistradores|v0|12~regout\))))) # (!\BancoRegistradores|inst2|Mux31~6_combout\ & (((\BancoRegistradores|inst2|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~6_combout\,
	datab => \BancoRegistradores|v1|12~regout\,
	datac => \BancoRegistradores|v0|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~14_combout\,
	combout => \BancoRegistradores|inst2|Mux19~15_combout\);

-- Location: LCCOMB_X25_Y19_N4
\BancoRegistradores|inst2|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~16_combout\ = (\BancoRegistradores|inst2|Mux31~4_combout\ & ((\BancoRegistradores|inst2|Mux31~5_combout\) # ((\BancoRegistradores|inst2|Mux19~11_combout\)))) # (!\BancoRegistradores|inst2|Mux31~4_combout\ & 
-- (!\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux31~4_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux19~11_combout\,
	datad => \BancoRegistradores|inst2|Mux19~15_combout\,
	combout => \BancoRegistradores|inst2|Mux19~16_combout\);

-- Location: LCCOMB_X33_Y24_N6
\BancoRegistradores|fp|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|fp|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|fp|12~feeder_combout\);

-- Location: LCFF_X33_Y24_N7
\BancoRegistradores|fp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|fp|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|138~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|fp|12~regout\);

-- Location: LCCOMB_X33_Y23_N24
\BancoRegistradores|s2|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s2|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|s2|12~feeder_combout\);

-- Location: LCFF_X33_Y23_N25
\BancoRegistradores|s2|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s2|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|152~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s2|12~regout\);

-- Location: LCFF_X33_Y22_N1
\BancoRegistradores|s6|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|146~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s6|12~regout\);

-- Location: LCCOMB_X33_Y23_N2
\BancoRegistradores|inst2|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19)) # ((\BancoRegistradores|s6|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (\BancoRegistradores|s2|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|s2|12~regout\,
	datad => \BancoRegistradores|s6|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~0_combout\);

-- Location: LCCOMB_X33_Y24_N16
\BancoRegistradores|inst2|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~1_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\BancoRegistradores|inst2|Mux19~0_combout\ & ((\BancoRegistradores|fp|12~regout\))) # (!\BancoRegistradores|inst2|Mux19~0_combout\ 
-- & (\BancoRegistradores|k0|12~regout\)))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (((\BancoRegistradores|inst2|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|k0|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datac => \BancoRegistradores|fp|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~0_combout\,
	combout => \BancoRegistradores|inst2|Mux19~1_combout\);

-- Location: LCFF_X35_Y24_N15
\BancoRegistradores|s4|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|149~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s4|12~regout\);

-- Location: LCFF_X35_Y24_N25
\BancoRegistradores|s0|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|153~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s0|12~regout\);

-- Location: LCFF_X34_Y24_N25
\BancoRegistradores|t8|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|145~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t8|12~regout\);

-- Location: LCCOMB_X35_Y24_N22
\BancoRegistradores|inst2|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~4_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)) # ((\BancoRegistradores|t8|12~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s0|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s0|12~regout\,
	datad => \BancoRegistradores|t8|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~4_combout\);

-- Location: LCCOMB_X35_Y24_N14
\BancoRegistradores|inst2|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~5_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & ((\BancoRegistradores|inst2|Mux19~4_combout\ & (\BancoRegistradores|gp|12~regout\)) # (!\BancoRegistradores|inst2|Mux19~4_combout\ & 
-- ((\BancoRegistradores|s4|12~regout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (((\BancoRegistradores|inst2|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|gp|12~regout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s4|12~regout\,
	datad => \BancoRegistradores|inst2|Mux19~4_combout\,
	combout => \BancoRegistradores|inst2|Mux19~5_combout\);

-- Location: LCCOMB_X21_Y19_N16
\BancoRegistradores|s5|12~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|s5|12~feeder_combout\ = \inst13|u_1|u_4|s~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst13|u_1|u_4|s~0_combout\,
	combout => \BancoRegistradores|s5|12~feeder_combout\);

-- Location: LCFF_X21_Y19_N17
\BancoRegistradores|s5|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \BancoRegistradores|s5|12~feeder_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|148~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|s5|12~regout\);

-- Location: LCFF_X22_Y19_N31
\BancoRegistradores|sp|12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_1|u_4|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|140~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|sp|12~regout\);

-- Location: LCCOMB_X21_Y19_N22
\BancoRegistradores|inst2|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~3_combout\ = (\BancoRegistradores|inst2|Mux19~2_combout\ & (((\BancoRegistradores|sp|12~regout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\BancoRegistradores|inst2|Mux19~2_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18) & (\BancoRegistradores|s5|12~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux19~2_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	datac => \BancoRegistradores|s5|12~regout\,
	datad => \BancoRegistradores|sp|12~regout\,
	combout => \BancoRegistradores|inst2|Mux19~3_combout\);

-- Location: LCCOMB_X25_Y19_N0
\BancoRegistradores|inst2|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & ((\BancoRegistradores|inst2|Mux19~3_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16) & (\BancoRegistradores|inst2|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	datac => \BancoRegistradores|inst2|Mux19~5_combout\,
	datad => \BancoRegistradores|inst2|Mux19~3_combout\,
	combout => \BancoRegistradores|inst2|Mux19~6_combout\);

-- Location: LCCOMB_X25_Y19_N6
\BancoRegistradores|inst2|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & ((\BancoRegistradores|inst2|Mux19~6_combout\ & (\BancoRegistradores|inst2|Mux19~8_combout\)) # 
-- (!\BancoRegistradores|inst2|Mux19~6_combout\ & ((\BancoRegistradores|inst2|Mux19~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17) & (((\BancoRegistradores|inst2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux19~8_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	datac => \BancoRegistradores|inst2|Mux19~1_combout\,
	datad => \BancoRegistradores|inst2|Mux19~6_combout\,
	combout => \BancoRegistradores|inst2|Mux19~9_combout\);

-- Location: LCCOMB_X25_Y19_N26
\BancoRegistradores|inst2|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst2|Mux19~19_combout\ = (\BancoRegistradores|inst2|Mux31~5_combout\ & ((\BancoRegistradores|inst2|Mux19~16_combout\ & (\BancoRegistradores|inst2|Mux19~18_combout\)) # (!\BancoRegistradores|inst2|Mux19~16_combout\ & 
-- ((\BancoRegistradores|inst2|Mux19~9_combout\))))) # (!\BancoRegistradores|inst2|Mux31~5_combout\ & (((\BancoRegistradores|inst2|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst2|Mux19~18_combout\,
	datab => \BancoRegistradores|inst2|Mux31~5_combout\,
	datac => \BancoRegistradores|inst2|Mux19~16_combout\,
	datad => \BancoRegistradores|inst2|Mux19~9_combout\,
	combout => \BancoRegistradores|inst2|Mux19~19_combout\);

-- Location: LCCOMB_X35_Y19_N14
\inst2|f_0:29:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:29:u_x|u_1|Mux0~0_combout\ = \BancoRegistradores|inst1|Mux2~19_combout\ $ (((!\inst18|op[0]~0_combout\ & (\inst15|u_3|u_5|s~0_combout\ $ (!\inst18|op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst15|u_3|u_5|s~0_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst18|op\(2),
	datad => \BancoRegistradores|inst1|Mux2~19_combout\,
	combout => \inst2|f_0:29:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y19_N30
\inst2|f_0:28:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:28:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux3~19_combout\ & ((\inst2|f_0:27:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_3|u_4|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux3~19_combout\ & 
-- (\inst2|f_0:27:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_3|u_4|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst15|u_3|u_4|s~0_combout\,
	datac => \BancoRegistradores|inst1|Mux3~19_combout\,
	datad => \inst2|f_0:27:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:28:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N12
\inst2|f_0:29:u_x|u_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:29:u_x|u_1|Mux0~1_combout\ = (\inst18|op\(1) & (!\inst18|op[0]~0_combout\ & (\inst2|f_0:29:u_x|u_1|Mux0~0_combout\ $ (!\inst2|f_0:28:u_x|u_0|o_COUT~0_combout\)))) # (!\inst18|op\(1) & (\inst18|op[0]~0_combout\ & 
-- (\inst2|f_0:29:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst18|op[0]~0_combout\,
	datac => \inst2|f_0:29:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:28:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:29:u_x|u_1|Mux0~1_combout\);

-- Location: LCCOMB_X35_Y22_N14
\inst13|u_3|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst13|u_3|u_5|s~0_combout\ = (\inst17|Equal1~0_combout\ & ((\DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29)) # (!\inst2|f_0:29:u_x|u_1|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal1~0_combout\,
	datac => \DataMemory|MemoriaRAM|altsyncram_component|auto_generated|q_a\(29),
	datad => \inst2|f_0:29:u_x|u_1|Mux0~1_combout\,
	combout => \inst13|u_3|u_5|s~0_combout\);

-- Location: LCFF_X35_Y22_N15
\BancoRegistradores|t3|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	ena => \BancoRegistradores|133~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t3|29~regout\);

-- Location: LCFF_X35_Y21_N21
\BancoRegistradores|t2|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|135~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|t2|29~regout\);

-- Location: LCCOMB_X35_Y21_N20
\BancoRegistradores|inst1|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~10_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)) # ((\BancoRegistradores|t2|29~regout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|t0|29~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datac => \BancoRegistradores|t2|29~regout\,
	datad => \BancoRegistradores|t0|29~regout\,
	combout => \BancoRegistradores|inst1|Mux2~10_combout\);

-- Location: LCCOMB_X36_Y18_N28
\BancoRegistradores|inst1|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~11_combout\ = (\BancoRegistradores|inst1|Mux2~10_combout\ & (((\BancoRegistradores|t3|29~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\BancoRegistradores|inst1|Mux2~10_combout\ & (\BancoRegistradores|t1|29~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|t1|29~regout\,
	datab => \BancoRegistradores|t3|29~regout\,
	datac => \BancoRegistradores|inst1|Mux2~10_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	combout => \BancoRegistradores|inst1|Mux2~11_combout\);

-- Location: LCCOMB_X30_Y22_N30
\BancoRegistradores|inst1|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~15_combout\ = (\BancoRegistradores|inst1|Mux2~14_combout\ & (((\BancoRegistradores|v1|29~regout\) # (!\BancoRegistradores|inst1|Mux8~2_combout\)))) # (!\BancoRegistradores|inst1|Mux2~14_combout\ & 
-- (\BancoRegistradores|v0|29~regout\ & ((\BancoRegistradores|inst1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~14_combout\,
	datab => \BancoRegistradores|v0|29~regout\,
	datac => \BancoRegistradores|v1|29~regout\,
	datad => \BancoRegistradores|inst1|Mux8~2_combout\,
	combout => \BancoRegistradores|inst1|Mux2~15_combout\);

-- Location: LCCOMB_X36_Y24_N28
\BancoRegistradores|inst1|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~16_combout\ = (\BancoRegistradores|inst1|Mux8~0_combout\ & (((\BancoRegistradores|inst1|Mux8~1_combout\)))) # (!\BancoRegistradores|inst1|Mux8~0_combout\ & ((\BancoRegistradores|inst1|Mux8~1_combout\ & 
-- (\BancoRegistradores|inst1|Mux2~11_combout\)) # (!\BancoRegistradores|inst1|Mux8~1_combout\ & ((\BancoRegistradores|inst1|Mux2~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux8~0_combout\,
	datab => \BancoRegistradores|inst1|Mux2~11_combout\,
	datac => \BancoRegistradores|inst1|Mux2~15_combout\,
	datad => \BancoRegistradores|inst1|Mux8~1_combout\,
	combout => \BancoRegistradores|inst1|Mux2~16_combout\);

-- Location: LCCOMB_X36_Y17_N8
\BancoRegistradores|inst1|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~8_combout\ = (\BancoRegistradores|inst1|Mux2~7_combout\ & (((\BancoRegistradores|ra|29~regout\) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux2~7_combout\ 
-- & (\BancoRegistradores|k1|29~regout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~7_combout\,
	datab => \BancoRegistradores|k1|29~regout\,
	datac => \BancoRegistradores|ra|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux2~8_combout\);

-- Location: LCFF_X34_Y25_N9
\BancoRegistradores|gp|29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \inst13|u_3|u_5|s~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	ena => \BancoRegistradores|142~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \BancoRegistradores|gp|29~regout\);

-- Location: LCCOMB_X34_Y25_N22
\BancoRegistradores|inst1|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~5_combout\ = (\BancoRegistradores|inst1|Mux2~4_combout\ & ((\BancoRegistradores|gp|29~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23))))) # (!\BancoRegistradores|inst1|Mux2~4_combout\ 
-- & (((\BancoRegistradores|s4|29~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~4_combout\,
	datab => \BancoRegistradores|gp|29~regout\,
	datac => \BancoRegistradores|s4|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	combout => \BancoRegistradores|inst1|Mux2~5_combout\);

-- Location: LCCOMB_X36_Y24_N24
\BancoRegistradores|inst1|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~6_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & ((\BancoRegistradores|inst1|Mux2~3_combout\) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21) & (((\BancoRegistradores|inst1|Mux2~5_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~3_combout\,
	datab => \BancoRegistradores|inst1|Mux2~5_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	combout => \BancoRegistradores|inst1|Mux2~6_combout\);

-- Location: LCCOMB_X36_Y23_N0
\BancoRegistradores|inst1|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~1_combout\ = (\BancoRegistradores|inst1|Mux2~0_combout\ & ((\BancoRegistradores|fp|29~regout\) # ((!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24))))) # (!\BancoRegistradores|inst1|Mux2~0_combout\ 
-- & (((\BancoRegistradores|k0|29~regout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~0_combout\,
	datab => \BancoRegistradores|fp|29~regout\,
	datac => \BancoRegistradores|k0|29~regout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	combout => \BancoRegistradores|inst1|Mux2~1_combout\);

-- Location: LCCOMB_X36_Y24_N6
\BancoRegistradores|inst1|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~9_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & ((\BancoRegistradores|inst1|Mux2~6_combout\ & (\BancoRegistradores|inst1|Mux2~8_combout\)) # 
-- (!\BancoRegistradores|inst1|Mux2~6_combout\ & ((\BancoRegistradores|inst1|Mux2~1_combout\))))) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22) & (((\BancoRegistradores|inst1|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	datab => \BancoRegistradores|inst1|Mux2~8_combout\,
	datac => \BancoRegistradores|inst1|Mux2~6_combout\,
	datad => \BancoRegistradores|inst1|Mux2~1_combout\,
	combout => \BancoRegistradores|inst1|Mux2~9_combout\);

-- Location: LCCOMB_X36_Y24_N18
\BancoRegistradores|inst1|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \BancoRegistradores|inst1|Mux2~19_combout\ = (\BancoRegistradores|inst1|Mux2~16_combout\ & ((\BancoRegistradores|inst1|Mux2~18_combout\) # ((!\BancoRegistradores|inst1|Mux8~0_combout\)))) # (!\BancoRegistradores|inst1|Mux2~16_combout\ & 
-- (((\BancoRegistradores|inst1|Mux8~0_combout\ & \BancoRegistradores|inst1|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux2~18_combout\,
	datab => \BancoRegistradores|inst1|Mux2~16_combout\,
	datac => \BancoRegistradores|inst1|Mux8~0_combout\,
	datad => \BancoRegistradores|inst1|Mux2~9_combout\,
	combout => \BancoRegistradores|inst1|Mux2~19_combout\);

-- Location: LCCOMB_X31_Y19_N16
\inst15|u_3|u_5|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_3|u_5|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # (!\BancoRegistradores|inst2|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \BancoRegistradores|inst2|Mux2~19_combout\,
	datad => \inst17|o_ALUSrc~3_combout\,
	combout => \inst15|u_3|u_5|s~0_combout\);

-- Location: LCCOMB_X35_Y19_N28
\inst2|f_0:29:u_x|u_0|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:29:u_x|u_0|o_COUT~0_combout\ = (\BancoRegistradores|inst1|Mux2~19_combout\ & ((\inst2|f_0:28:u_x|u_0|o_COUT~0_combout\) # (\inst18|op\(2) $ (\inst15|u_3|u_5|s~0_combout\)))) # (!\BancoRegistradores|inst1|Mux2~19_combout\ & 
-- (\inst2|f_0:28:u_x|u_0|o_COUT~0_combout\ & (\inst18|op\(2) $ (\inst15|u_3|u_5|s~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux2~19_combout\,
	datac => \inst15|u_3|u_5|s~0_combout\,
	datad => \inst2|f_0:28:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:29:u_x|u_0|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N24
\inst2|f_0:30:u_x|u_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:30:u_x|u_1|Mux0~1_combout\ = (\inst18|op\(1) & (!\inst18|op[0]~0_combout\ & (\inst2|f_0:30:u_x|u_1|Mux0~0_combout\ $ (!\inst2|f_0:29:u_x|u_0|o_COUT~0_combout\)))) # (!\inst18|op\(1) & (\inst2|f_0:30:u_x|u_1|Mux0~0_combout\ & 
-- (\inst18|op[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:30:u_x|u_1|Mux0~0_combout\,
	datab => \inst18|op\(1),
	datac => \inst18|op[0]~0_combout\,
	datad => \inst2|f_0:29:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:30:u_x|u_1|Mux0~1_combout\);

-- Location: LCCOMB_X35_Y19_N18
\36~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~11_combout\ = (\36~10_combout\ & (!\inst2|f_0:30:u_x|u_1|Mux0~1_combout\ & (!\inst2|u_1|u_1|Mux0~0_combout\ & !\inst2|u_0|u_1|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~10_combout\,
	datab => \inst2|f_0:30:u_x|u_1|Mux0~1_combout\,
	datac => \inst2|u_1|u_1|Mux0~0_combout\,
	datad => \inst2|u_0|u_1|Mux0~2_combout\,
	combout => \36~11_combout\);

-- Location: LCCOMB_X27_Y19_N24
\35|19|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|23|5~0_combout\ = \inst7|f_0:9:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:8:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:8:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:9:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	datad => \36~11_combout\,
	combout => \35|19|23|5~0_combout\);

-- Location: LCFF_X27_Y19_N17
\ProgramCounter|133|dffs[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|19|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(9));

-- Location: LCCOMB_X30_Y19_N26
\inst7|f_0:4:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:4:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(4) & (\ProgramCounter|133|dffs\(3) & \ProgramCounter|133|dffs\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(4),
	datab => \ProgramCounter|133|dffs\(3),
	datad => \ProgramCounter|133|dffs\(2),
	combout => \inst7|f_0:4:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X30_Y19_N8
\inst6|f_0:5:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:5:u_1|o_COUT~0_combout\ = (\inst6|f_0:4:u_1|o_COUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3)) # (\ProgramCounter|133|dffs\(5) $ (\inst7|f_0:4:u_1|o_COUT~0_combout\)))) # 
-- (!\inst6|f_0:4:u_1|o_COUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3) & (\ProgramCounter|133|dffs\(5) $ (\inst7|f_0:4:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(5),
	datab => \inst6|f_0:4:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datad => \inst7|f_0:4:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:5:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N8
\inst6|f_0:6:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:6:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4) & ((\inst6|f_0:5:u_1|o_COUT~0_combout\) # (\inst7|f_0:5:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(6))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4) & (\inst6|f_0:5:u_1|o_COUT~0_combout\ & (\inst7|f_0:5:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	datac => \ProgramCounter|133|dffs\(6),
	datad => \inst6|f_0:5:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:6:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N26
\inst7|f_0:6:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:6:u_1|o_COUT~0_combout\ = (\inst7|f_0:4:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(6) & \ProgramCounter|133|dffs\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:4:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(6),
	datad => \ProgramCounter|133|dffs\(5),
	combout => \inst7|f_0:6:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\inst6|f_0:7:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:7:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5) & ((\inst6|f_0:6:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(7) $ (\inst7|f_0:6:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5) & (\inst6|f_0:6:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(7) $ (\inst7|f_0:6:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	datab => \ProgramCounter|133|dffs\(7),
	datac => \inst6|f_0:6:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:6:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:7:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N14
\35|19|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|20|5~0_combout\ = \inst7|f_0:8:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:7:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:8:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:7:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	datad => \36~11_combout\,
	combout => \35|19|20|5~0_combout\);

-- Location: LCFF_X27_Y19_N23
\ProgramCounter|133|dffs[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|19|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(8));

-- Location: LCCOMB_X27_Y19_N4
\35|18|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|26|5~0_combout\ = \inst7|f_0:7:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5) $ (\inst6|f_0:6:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:7:u_1|o_DOUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	datac => \inst6|f_0:6:u_1|o_COUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|18|26|5~0_combout\);

-- Location: LCFF_X27_Y19_N1
\ProgramCounter|133|dffs[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(7));

-- Location: LCCOMB_X31_Y19_N6
\35|18|27|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~4_combout\ = (\36~2_combout\ & (\36~1_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4) $ (\inst6|f_0:5:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~2_combout\,
	datab => \36~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	datad => \inst6|f_0:5:u_1|o_COUT~0_combout\,
	combout => \35|18|27|5~4_combout\);

-- Location: LCCOMB_X31_Y19_N2
\36~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~14_combout\ = (!\inst2|f_0:1:u_x|u_1|Mux0~0_combout\ & (\inst17|Equal3~0_combout\ & (!\inst2|f_0:28:u_x|u_1|Mux0~0_combout\ & !\inst2|u_0|u_1|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:1:u_x|u_1|Mux0~0_combout\,
	datab => \inst17|Equal3~0_combout\,
	datac => \inst2|f_0:28:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|u_0|u_1|Mux0~2_combout\,
	combout => \36~14_combout\);

-- Location: LCCOMB_X32_Y19_N6
\35|18|27|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~2_combout\ = (\35|18|27|5~4_combout\ & (\36~13_combout\ & \36~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \35|18|27|5~4_combout\,
	datac => \36~13_combout\,
	datad => \36~14_combout\,
	combout => \35|18|27|5~2_combout\);

-- Location: LCCOMB_X32_Y19_N0
\35|18|27|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|27|5~3_combout\ = \inst7|f_0:5:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(6) $ (((\36~12_combout\ & \35|18|27|5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \36~12_combout\,
	datac => \ProgramCounter|133|dffs\(6),
	datad => \35|18|27|5~2_combout\,
	combout => \35|18|27|5~3_combout\);

-- Location: LCFF_X32_Y19_N1
\ProgramCounter|133|dffs[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|18|27|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(6));

-- Location: LCCOMB_X31_Y19_N30
\inst18|op[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|op\(1) = ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29)) # (!\inst17|Equal0~0_combout\))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datad => \inst17|Equal0~0_combout\,
	combout => \inst18|op\(1));

-- Location: LCCOMB_X31_Y18_N2
\inst15|u_0|u_2|s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst15|u_0|u_2|s~0_combout\ = (\inst17|o_ALUSrc~3_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2)) # (!\BancoRegistradores|inst2|Mux29~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst17|o_ALUSrc~3_combout\,
	datad => \BancoRegistradores|inst2|Mux29~19_combout\,
	combout => \inst15|u_0|u_2|s~0_combout\);

-- Location: LCCOMB_X32_Y20_N22
\inst2|f_0:2:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:2:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\BancoRegistradores|inst1|Mux29~19_combout\ $ (\inst15|u_0|u_2|s~0_combout\ $ (\inst2|f_0:1:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \BancoRegistradores|inst1|Mux29~19_combout\,
	datac => \inst15|u_0|u_2|s~0_combout\,
	datad => \inst2|f_0:1:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:2:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X25_Y20_N8
\inst2|f_0:2:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:2:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (!\inst18|op\(1) & (\BancoRegistradores|inst1|Mux29~19_combout\))) # (!\inst18|op[0]~0_combout\ & (\inst18|op\(1) & ((\inst2|f_0:2:u_x|u_0|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op[0]~0_combout\,
	datab => \inst18|op\(1),
	datac => \BancoRegistradores|inst1|Mux29~19_combout\,
	datad => \inst2|f_0:2:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:2:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y19_N14
\36~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~12_combout\ = (!\inst2|f_0:30:u_x|u_1|Mux0~1_combout\ & (!\inst2|f_0:2:u_x|u_1|Mux0~0_combout\ & (!\inst2|u_1|u_1|Mux0~0_combout\ & !\inst2|f_0:29:u_x|u_1|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:30:u_x|u_1|Mux0~1_combout\,
	datab => \inst2|f_0:2:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|u_1|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:29:u_x|u_1|Mux0~1_combout\,
	combout => \36~12_combout\);

-- Location: LCCOMB_X31_Y19_N14
\35|18|28|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|28|5~3_combout\ = (\36~12_combout\ & ((\36~14_combout\ & (\35|18|28|5~2_combout\)) # (!\36~14_combout\ & ((\35|18|28|5~0_combout\))))) # (!\36~12_combout\ & (((\35|18|28|5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|18|28|5~2_combout\,
	datab => \35|18|28|5~0_combout\,
	datac => \36~12_combout\,
	datad => \36~14_combout\,
	combout => \35|18|28|5~3_combout\);

-- Location: LCFF_X31_Y19_N5
\ProgramCounter|133|dffs[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|28|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(5));

-- Location: LCCOMB_X30_Y19_N14
\inst6|f_0:4:u_1|o_DOUT\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:4:u_1|o_DOUT~combout\ = \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2) $ (\inst7|f_0:4:u_1|o_DOUT~0_combout\ $ (((\inst6|f_0:3:u_1|o_COUT~0_combout\) # (\inst6|f_0:3:u_1|o_COUT~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:3:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	datac => \inst7|f_0:4:u_1|o_DOUT~0_combout\,
	datad => \inst6|f_0:3:u_1|o_COUT~1_combout\,
	combout => \inst6|f_0:4:u_1|o_DOUT~combout\);

-- Location: LCCOMB_X27_Y19_N30
\35|18|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|29|5~0_combout\ = (\36~11_combout\ & ((\inst6|f_0:4:u_1|o_DOUT~combout\))) # (!\36~11_combout\ & (\inst7|f_0:4:u_1|o_DOUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:4:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:4:u_1|o_DOUT~combout\,
	datad => \36~11_combout\,
	combout => \35|18|29|5~0_combout\);

-- Location: LCFF_X27_Y19_N27
\ProgramCounter|133|dffs[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	sdata => \35|18|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(4));

-- Location: LCCOMB_X31_Y20_N0
\inst18|op[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|op\(2) = (\inst17|Equal0~0_combout\ & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28)) # 
-- (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst17|Equal0~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	combout => \inst18|op\(2));

-- Location: LCCOMB_X34_Y20_N24
\inst2|f_0:17:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:17:u_x|u_0|o_DOUT~0_combout\ = \BancoRegistradores|inst1|Mux14~19_combout\ $ (\inst18|op\(2) $ (\inst15|u_2|u_1|s~0_combout\ $ (\inst2|f_0:16:u_x|u_0|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~19_combout\,
	datab => \inst18|op\(2),
	datac => \inst15|u_2|u_1|s~0_combout\,
	datad => \inst2|f_0:16:u_x|u_0|o_COUT~0_combout\,
	combout => \inst2|f_0:17:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X34_Y20_N26
\inst2|f_0:17:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:17:u_x|u_1|Mux0~0_combout\ = (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux14~19_combout\ & ((!\inst18|op\(1))))) # (!\inst18|op[0]~0_combout\ & (((\inst2|f_0:17:u_x|u_0|o_DOUT~0_combout\ & \inst18|op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BancoRegistradores|inst1|Mux14~19_combout\,
	datab => \inst18|op[0]~0_combout\,
	datac => \inst2|f_0:17:u_x|u_0|o_DOUT~0_combout\,
	datad => \inst18|op\(1),
	combout => \inst2|f_0:17:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X33_Y19_N14
\36~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~7_combout\ = (!\inst2|f_0:23:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:20:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:22:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:21:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:23:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:20:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:22:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:21:u_x|u_1|Mux0~0_combout\,
	combout => \36~7_combout\);

-- Location: LCCOMB_X36_Y19_N30
\36~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~0_combout\ = (!\inst2|f_0:24:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:25:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:26:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:27:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:24:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:25:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:26:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:27:u_x|u_1|Mux0~0_combout\,
	combout => \36~0_combout\);

-- Location: LCCOMB_X32_Y19_N4
\36~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~13_combout\ = (\36~6_combout\ & (!\inst2|f_0:17:u_x|u_1|Mux0~0_combout\ & (\36~7_combout\ & \36~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~6_combout\,
	datab => \inst2|f_0:17:u_x|u_1|Mux0~0_combout\,
	datac => \36~7_combout\,
	datad => \36~0_combout\,
	combout => \36~13_combout\);

-- Location: LCCOMB_X32_Y19_N28
\35|18|25|5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~4_combout\ = (\36~2_combout\ & (\36~1_combout\ & (\36~13_combout\ & \36~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \36~2_combout\,
	datab => \36~1_combout\,
	datac => \36~13_combout\,
	datad => \36~14_combout\,
	combout => \35|18|25|5~4_combout\);

-- Location: LCCOMB_X32_Y19_N10
\35|18|25|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|25|5~3_combout\ = \ProgramCounter|133|dffs\(2) $ (\ProgramCounter|133|dffs\(3) $ (((\35|18|25|5~2_combout\ & \35|18|25|5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \35|18|25|5~2_combout\,
	datab => \ProgramCounter|133|dffs\(2),
	datac => \ProgramCounter|133|dffs\(3),
	datad => \35|18|25|5~4_combout\,
	combout => \35|18|25|5~3_combout\);

-- Location: LCFF_X32_Y19_N11
\ProgramCounter|133|dffs[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|18|25|5~3_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(3));

-- Location: LCCOMB_X31_Y20_N14
\inst17|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|Equal0~0_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31) & (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26) & 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \inst17|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\inst17|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|Equal0~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & (\inst17|Equal0~0_combout\ & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datab => \inst17|Equal0~0_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	combout => \inst17|Equal0~1_combout\);

-- Location: LCCOMB_X25_Y20_N24
\inst18|op[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst18|op[0]~0_combout\ = (\inst17|Equal0~1_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3)) # (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst17|Equal0~1_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	combout => \inst18|op[0]~0_combout\);

-- Location: LCCOMB_X31_Y21_N6
\inst2|f_0:5:u_x|u_0|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:5:u_x|u_0|o_DOUT~0_combout\ = \inst18|op\(2) $ (\inst2|f_0:4:u_x|u_0|o_COUT~0_combout\ $ (\inst15|u_0|u_5|s~0_combout\ $ (\BancoRegistradores|inst1|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(2),
	datab => \inst2|f_0:4:u_x|u_0|o_COUT~0_combout\,
	datac => \inst15|u_0|u_5|s~0_combout\,
	datad => \BancoRegistradores|inst1|Mux26~19_combout\,
	combout => \inst2|f_0:5:u_x|u_0|o_DOUT~0_combout\);

-- Location: LCCOMB_X30_Y21_N20
\inst2|f_0:5:u_x|u_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst2|f_0:5:u_x|u_1|Mux0~0_combout\ = (\inst18|op\(1) & (!\inst18|op[0]~0_combout\ & ((\inst2|f_0:5:u_x|u_0|o_DOUT~0_combout\)))) # (!\inst18|op\(1) & (\inst18|op[0]~0_combout\ & (\BancoRegistradores|inst1|Mux26~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst18|op\(1),
	datab => \inst18|op[0]~0_combout\,
	datac => \BancoRegistradores|inst1|Mux26~19_combout\,
	datad => \inst2|f_0:5:u_x|u_0|o_DOUT~0_combout\,
	combout => \inst2|f_0:5:u_x|u_1|Mux0~0_combout\);

-- Location: LCCOMB_X30_Y19_N6
\36~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~1_combout\ = (!\inst2|f_0:4:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:5:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:3:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:6:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:4:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:5:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:3:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:6:u_x|u_1|Mux0~0_combout\,
	combout => \36~1_combout\);

-- Location: LCCOMB_X30_Y19_N2
\36~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \36~2_combout\ = (!\inst2|f_0:9:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:8:u_x|u_1|Mux0~0_combout\ & (!\inst2|f_0:10:u_x|u_1|Mux0~0_combout\ & !\inst2|f_0:7:u_x|u_1|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst2|f_0:9:u_x|u_1|Mux0~0_combout\,
	datab => \inst2|f_0:8:u_x|u_1|Mux0~0_combout\,
	datac => \inst2|f_0:10:u_x|u_1|Mux0~0_combout\,
	datad => \inst2|f_0:7:u_x|u_1|Mux0~0_combout\,
	combout => \36~2_combout\);

-- Location: LCCOMB_X32_Y19_N26
\35|18|24|5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|24|5~3_combout\ = (((!\36~2_combout\) # (!\36~13_combout\)) # (!\36~1_combout\)) # (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	datab => \36~1_combout\,
	datac => \36~13_combout\,
	datad => \36~2_combout\,
	combout => \35|18|24|5~3_combout\);

-- Location: LCCOMB_X32_Y19_N2
\35|18|24|5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|18|24|5~2_combout\ = \ProgramCounter|133|dffs\(2) $ (((!\35|18|24|5~3_combout\ & (\36~12_combout\ & \36~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(2),
	datab => \35|18|24|5~3_combout\,
	datac => \36~12_combout\,
	datad => \36~14_combout\,
	combout => \35|18|24|5~2_combout\);

-- Location: LCCOMB_X32_Y19_N24
\ProgramCounter|133|dffs[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ProgramCounter|133|dffs[2]~1_combout\ = !\35|18|24|5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \35|18|24|5~2_combout\,
	combout => \ProgramCounter|133|dffs[2]~1_combout\);

-- Location: LCFF_X32_Y19_N25
\ProgramCounter|133|dffs[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \ProgramCounter|133|dffs[2]~1_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(2));

-- Location: LCCOMB_X31_Y19_N4
\inst17|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|Equal3~0_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29) & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & \inst17|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \inst17|Equal0~0_combout\,
	combout => \inst17|Equal3~0_combout\);

-- Location: CLKCTRL_G9
\inst4|inst2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst4|inst2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst4|inst2~clkctrl_outclk\);

-- Location: LCCOMB_X27_Y19_N18
\inst6|f_0:9:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:9:u_1|o_COUT~0_combout\ = (\inst6|f_0:8:u_1|o_COUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7)) # (\ProgramCounter|133|dffs\(9) $ (\inst7|f_0:8:u_1|o_COUT~0_combout\)))) # 
-- (!\inst6|f_0:8:u_1|o_COUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7) & (\ProgramCounter|133|dffs\(9) $ (\inst7|f_0:8:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:8:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	datac => \ProgramCounter|133|dffs\(9),
	datad => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:9:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X27_Y19_N16
\inst7|f_0:7:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:7:u_1|o_COUT~0_combout\ = (\inst7|f_0:5:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(6) & \ProgramCounter|133|dffs\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:5:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(6),
	datad => \ProgramCounter|133|dffs\(7),
	combout => \inst7|f_0:7:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N22
\inst7|f_0:9:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:9:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(9) & (\inst7|f_0:7:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(9),
	datac => \inst7|f_0:7:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(8),
	combout => \inst7|f_0:9:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N20
\inst6|f_0:10:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:10:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8) & ((\inst6|f_0:9:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(10) $ (\inst7|f_0:9:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8) & (\inst6|f_0:9:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(10) $ (\inst7|f_0:9:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(10),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	datac => \inst6|f_0:9:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:9:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:10:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N10
\inst7|f_0:10:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:10:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(10) & (\ProgramCounter|133|dffs\(9) & \inst7|f_0:8:u_1|o_COUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(10),
	datab => \ProgramCounter|133|dffs\(9),
	datad => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:10:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N18
\inst6|f_0:11:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:11:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9) & ((\inst6|f_0:10:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(11) $ (\inst7|f_0:10:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9) & (\inst6|f_0:10:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(11) $ (\inst7|f_0:10:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(11),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	datac => \inst6|f_0:10:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:10:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:11:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N30
\inst7|f_0:10:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:10:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(10) $ (((\inst7|f_0:8:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(10),
	datab => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(9),
	combout => \inst7|f_0:10:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N6
\35|19|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|24|5~0_combout\ = \inst7|f_0:10:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:9:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:9:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:10:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	datad => \36~11_combout\,
	combout => \35|19|24|5~0_combout\);

-- Location: LCFF_X35_Y15_N7
\ProgramCounter|133|dffs[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(10));

-- Location: LCCOMB_X35_Y15_N24
\inst7|f_0:11:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:11:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(11) $ (((\inst7|f_0:8:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(9) & \ProgramCounter|133|dffs\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(11),
	datab => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(9),
	datad => \ProgramCounter|133|dffs\(10),
	combout => \inst7|f_0:11:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N16
\35|19|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|25|5~0_combout\ = \inst7|f_0:11:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:10:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:10:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	datac => \inst7|f_0:11:u_1|o_DOUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|19|25|5~0_combout\);

-- Location: LCFF_X35_Y15_N17
\ProgramCounter|133|dffs[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(11));

-- Location: LCCOMB_X35_Y15_N8
\inst7|f_0:11:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:11:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(10) & (\ProgramCounter|133|dffs\(9) & (\ProgramCounter|133|dffs\(11) & \inst7|f_0:8:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(10),
	datab => \ProgramCounter|133|dffs\(9),
	datac => \ProgramCounter|133|dffs\(11),
	datad => \inst7|f_0:8:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:11:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N2
\inst7|f_0:12:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:12:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(12) $ (\inst7|f_0:11:u_1|o_COUT~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(12),
	datac => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:12:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N14
\35|19|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|29|5~0_combout\ = \inst7|f_0:12:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10) $ (\inst6|f_0:11:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	datab => \inst6|f_0:11:u_1|o_COUT~0_combout\,
	datac => \inst7|f_0:12:u_1|o_DOUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|19|29|5~0_combout\);

-- Location: LCFF_X35_Y15_N15
\ProgramCounter|133|dffs[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(12));

-- Location: LCCOMB_X35_Y15_N4
\inst7|f_0:12:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:12:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(11) & (\ProgramCounter|133|dffs\(12) & \inst7|f_0:10:u_1|o_COUT~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(11),
	datac => \ProgramCounter|133|dffs\(12),
	datad => \inst7|f_0:10:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:12:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N0
\inst6|f_0:12:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:12:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10) & ((\inst6|f_0:11:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(12) $ (\inst7|f_0:11:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10) & (\inst6|f_0:11:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(12) $ (\inst7|f_0:11:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	datab => \ProgramCounter|133|dffs\(12),
	datac => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	datad => \inst6|f_0:11:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:12:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y15_N26
\inst6|f_0:13:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:13:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11) & ((\inst6|f_0:12:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(13) $ (\inst7|f_0:12:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11) & (\inst6|f_0:12:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(13) $ (\inst7|f_0:12:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(13),
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datac => \inst7|f_0:12:u_1|o_COUT~0_combout\,
	datad => \inst6|f_0:12:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:13:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N4
\35|19|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|27|5~0_combout\ = \inst7|f_0:14:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:13:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:14:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:13:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datad => \36~11_combout\,
	combout => \35|19|27|5~0_combout\);

-- Location: LCFF_X36_Y15_N5
\ProgramCounter|133|dffs[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(14));

-- Location: LCCOMB_X35_Y15_N12
\35|19|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|28|5~0_combout\ = \inst7|f_0:13:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:12:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:13:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:12:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	datad => \36~11_combout\,
	combout => \35|19|28|5~0_combout\);

-- Location: LCFF_X35_Y15_N13
\ProgramCounter|133|dffs[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(13));

-- Location: LCCOMB_X36_Y15_N16
\inst7|f_0:13:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:13:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(12) & (\inst7|f_0:11:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(12),
	datac => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(13),
	combout => \inst7|f_0:13:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N28
\inst6|f_0:14:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:14:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12) & ((\inst6|f_0:13:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(14) $ (\inst7|f_0:13:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12) & (\inst6|f_0:13:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(14) $ (\inst7|f_0:13:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	datab => \ProgramCounter|133|dffs\(14),
	datac => \inst7|f_0:13:u_1|o_COUT~0_combout\,
	datad => \inst6|f_0:13:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:14:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N18
\35|19|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|19|26|5~0_combout\ = \inst7|f_0:15:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:14:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:15:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:14:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datad => \36~11_combout\,
	combout => \35|19|26|5~0_combout\);

-- Location: LCFF_X36_Y15_N19
\ProgramCounter|133|dffs[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|19|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(15));

-- Location: LCCOMB_X36_Y15_N22
\inst6|f_0:15:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:15:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13) & ((\inst6|f_0:14:u_1|o_COUT~0_combout\) # (\inst7|f_0:14:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(15))))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13) & (\inst6|f_0:14:u_1|o_COUT~0_combout\ & (\inst7|f_0:14:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:14:u_1|o_COUT~0_combout\,
	datab => \ProgramCounter|133|dffs\(15),
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	datad => \inst6|f_0:14:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:15:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N30
\inst7|f_0:14:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:14:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(12) & (\ProgramCounter|133|dffs\(13) & (\ProgramCounter|133|dffs\(14) & \inst7|f_0:11:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(12),
	datab => \ProgramCounter|133|dffs\(13),
	datac => \ProgramCounter|133|dffs\(14),
	datad => \inst7|f_0:11:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:14:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N14
\inst7|f_0:16:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:16:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(16) $ (((\inst7|f_0:14:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|f_0:14:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(16),
	datad => \ProgramCounter|133|dffs\(15),
	combout => \inst7|f_0:16:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N20
\35|20|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|20|5~0_combout\ = \inst7|f_0:16:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14) $ (\inst6|f_0:15:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datab => \inst6|f_0:15:u_1|o_COUT~0_combout\,
	datac => \inst7|f_0:16:u_1|o_DOUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|20|20|5~0_combout\);

-- Location: LCFF_X36_Y15_N21
\ProgramCounter|133|dffs[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(16));

-- Location: LCCOMB_X36_Y15_N2
\inst7|f_0:17:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:17:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(17) $ (((\ProgramCounter|133|dffs\(15) & (\ProgramCounter|133|dffs\(16) & \inst7|f_0:14:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(17),
	datab => \ProgramCounter|133|dffs\(15),
	datac => \ProgramCounter|133|dffs\(16),
	datad => \inst7|f_0:14:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:17:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N14
\35|20|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|23|5~0_combout\ = \inst7|f_0:17:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:16:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:16:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:17:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|20|23|5~0_combout\);

-- Location: LCFF_X36_Y16_N15
\ProgramCounter|133|dffs[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(17));

-- Location: LCCOMB_X36_Y16_N28
\35|20|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|24|5~0_combout\ = \inst7|f_0:18:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:17:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:17:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:18:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|20|24|5~0_combout\);

-- Location: LCFF_X36_Y16_N29
\ProgramCounter|133|dffs[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(18));

-- Location: LCCOMB_X36_Y16_N0
\inst7|f_0:18:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:18:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(18) $ (((\inst7|f_0:16:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:16:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(17),
	datad => \ProgramCounter|133|dffs\(18),
	combout => \inst7|f_0:18:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N0
\inst7|f_0:16:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:16:u_1|o_COUT~0_combout\ = (\inst7|f_0:14:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(16) & \ProgramCounter|133|dffs\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst7|f_0:14:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(16),
	datad => \ProgramCounter|133|dffs\(15),
	combout => \inst7|f_0:16:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N22
\inst7|f_0:19:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:19:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(19) $ (((\ProgramCounter|133|dffs\(18) & (\ProgramCounter|133|dffs\(17) & \inst7|f_0:16:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(19),
	datab => \ProgramCounter|133|dffs\(18),
	datac => \ProgramCounter|133|dffs\(17),
	datad => \inst7|f_0:16:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:19:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N4
\inst6|f_0:19:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:19:u_1|o_COUT~0_combout\ = (\inst6|f_0:17:u_1|o_COUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst7|f_0:18:u_1|o_DOUT~0_combout\ & \inst7|f_0:19:u_1|o_DOUT~0_combout\)))) # 
-- (!\inst6|f_0:17:u_1|o_COUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:18:u_1|o_DOUT~0_combout\) # (\inst7|f_0:19:u_1|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:17:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:18:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst7|f_0:19:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:19:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N16
\inst7|f_0:19:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:19:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(19) & (\ProgramCounter|133|dffs\(18) & (\ProgramCounter|133|dffs\(17) & \inst7|f_0:16:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(19),
	datab => \ProgramCounter|133|dffs\(18),
	datac => \ProgramCounter|133|dffs\(17),
	datad => \inst7|f_0:16:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:19:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N12
\35|20|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|29|5~0_combout\ = \inst7|f_0:20:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:19:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:20:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:19:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|20|29|5~0_combout\);

-- Location: LCFF_X36_Y16_N13
\ProgramCounter|133|dffs[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(20));

-- Location: LCCOMB_X36_Y16_N8
\inst7|f_0:21:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:21:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(21) $ (((\inst7|f_0:19:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(21),
	datac => \inst7|f_0:19:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(20),
	combout => \inst7|f_0:21:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N26
\inst6|f_0:21:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:21:u_1|o_COUT~0_combout\ = (\inst7|f_0:20:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst6|f_0:19:u_1|o_COUT~0_combout\ & \inst7|f_0:21:u_1|o_DOUT~0_combout\)))) # 
-- (!\inst7|f_0:20:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst6|f_0:19:u_1|o_COUT~0_combout\) # (\inst7|f_0:21:u_1|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:20:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:19:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst7|f_0:21:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:21:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N28
\35|20|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|27|5~0_combout\ = \inst7|f_0:22:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:21:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:22:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:21:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|20|27|5~0_combout\);

-- Location: LCCOMB_X37_Y19_N30
\ProgramCounter|133|dffs[22]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ProgramCounter|133|dffs[22]~0_combout\ = !\35|20|27|5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \35|20|27|5~0_combout\,
	combout => \ProgramCounter|133|dffs[22]~0_combout\);

-- Location: LCFF_X37_Y19_N31
\ProgramCounter|133|dffs[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \ProgramCounter|133|dffs[22]~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(22));

-- Location: LCCOMB_X36_Y15_N10
\inst7|f_0:15:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:15:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(14) & (\inst7|f_0:13:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(14),
	datac => \inst7|f_0:13:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(15),
	combout => \inst7|f_0:15:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y15_N24
\inst6|f_0:16:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:16:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14) & ((\inst6|f_0:15:u_1|o_COUT~0_combout\) # (\ProgramCounter|133|dffs\(16) $ (\inst7|f_0:15:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14) & (\inst6|f_0:15:u_1|o_COUT~0_combout\ & (\ProgramCounter|133|dffs\(16) $ (\inst7|f_0:15:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	datab => \inst6|f_0:15:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(16),
	datad => \inst7|f_0:15:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:16:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N2
\inst6|f_0:18:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:18:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:17:u_1|o_DOUT~0_combout\) # ((\inst6|f_0:16:u_1|o_COUT~0_combout\) # (\inst7|f_0:18:u_1|o_DOUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst7|f_0:17:u_1|o_DOUT~0_combout\ & (\inst6|f_0:16:u_1|o_COUT~0_combout\ & \inst7|f_0:18:u_1|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:17:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:16:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:18:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:18:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N30
\inst6|f_0:20:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:20:u_1|o_COUT~0_combout\ = (\inst7|f_0:20:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst6|f_0:18:u_1|o_COUT~0_combout\ & \inst7|f_0:19:u_1|o_DOUT~0_combout\)))) # 
-- (!\inst7|f_0:20:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst6|f_0:18:u_1|o_COUT~0_combout\) # (\inst7|f_0:19:u_1|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:20:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:18:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst7|f_0:19:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:20:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X35_Y19_N0
\35|20|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|28|5~0_combout\ = \inst7|f_0:21:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) $ (\inst6|f_0:20:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:21:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:20:u_1|o_COUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|20|28|5~0_combout\);

-- Location: LCFF_X35_Y19_N1
\ProgramCounter|133|dffs[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(21));

-- Location: LCCOMB_X36_Y16_N18
\inst7|f_0:22:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:22:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(20) & (!\ProgramCounter|133|dffs\(22) & (\inst7|f_0:19:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(20),
	datab => \ProgramCounter|133|dffs\(22),
	datac => \inst7|f_0:19:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(21),
	combout => \inst7|f_0:22:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N0
\inst7|f_0:24:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:24:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(24) $ (((\ProgramCounter|133|dffs\(23) & \inst7|f_0:22:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \ProgramCounter|133|dffs\(24),
	datad => \inst7|f_0:22:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:24:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N8
\inst7|f_0:23:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:23:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(23) $ (\inst7|f_0:22:u_1|o_COUT~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datad => \inst7|f_0:22:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:23:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X36_Y16_N20
\inst7|f_0:22:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:22:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(22) $ ((((!\ProgramCounter|133|dffs\(21)) # (!\inst7|f_0:19:u_1|o_COUT~0_combout\)) # (!\ProgramCounter|133|dffs\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(20),
	datab => \ProgramCounter|133|dffs\(22),
	datac => \inst7|f_0:19:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(21),
	combout => \inst7|f_0:22:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N14
\inst6|f_0:23:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:23:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:23:u_1|o_DOUT~0_combout\) # ((\inst7|f_0:22:u_1|o_DOUT~0_combout\) # (\inst6|f_0:21:u_1|o_COUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst7|f_0:23:u_1|o_DOUT~0_combout\ & (\inst7|f_0:22:u_1|o_DOUT~0_combout\ & \inst6|f_0:21:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:23:u_1|o_DOUT~0_combout\,
	datac => \inst7|f_0:22:u_1|o_DOUT~0_combout\,
	datad => \inst6|f_0:21:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:23:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N26
\35|21|20|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|20|5~0_combout\ = \inst7|f_0:24:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) $ (\inst6|f_0:23:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:24:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:23:u_1|o_COUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|21|20|5~0_combout\);

-- Location: LCFF_X37_Y19_N27
\ProgramCounter|133|dffs[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|20|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(24));

-- Location: LCCOMB_X37_Y19_N22
\inst7|f_0:25:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:25:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(25) $ (((\ProgramCounter|133|dffs\(23) & (\inst7|f_0:22:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \inst7|f_0:22:u_1|o_COUT~0_combout\,
	datac => \ProgramCounter|133|dffs\(25),
	datad => \ProgramCounter|133|dffs\(24),
	combout => \inst7|f_0:25:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N24
\35|21|23|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|23|5~0_combout\ = \inst7|f_0:25:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:24:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:24:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:25:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|21|23|5~0_combout\);

-- Location: LCFF_X37_Y19_N25
\ProgramCounter|133|dffs[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|23|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(25));

-- Location: LCCOMB_X37_Y19_N20
\inst7|f_0:25:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:25:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(23) & (\ProgramCounter|133|dffs\(24) & (\ProgramCounter|133|dffs\(25) & \inst7|f_0:22:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(23),
	datab => \ProgramCounter|133|dffs\(24),
	datac => \ProgramCounter|133|dffs\(25),
	datad => \inst7|f_0:22:u_1|o_COUT~0_combout\,
	combout => \inst7|f_0:25:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N4
\inst7|f_0:26:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:26:u_1|o_DOUT~0_combout\ = \inst7|f_0:25:u_1|o_COUT~0_combout\ $ (\ProgramCounter|133|dffs\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst7|f_0:25:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(26),
	combout => \inst7|f_0:26:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N22
\35|21|24|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|24|5~0_combout\ = \inst7|f_0:26:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:25:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:25:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:26:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|21|24|5~0_combout\);

-- Location: LCFF_X38_Y19_N23
\ProgramCounter|133|dffs[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|24|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(26));

-- Location: LCCOMB_X38_Y19_N30
\inst7|f_0:27:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:27:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(27) $ (((\inst7|f_0:25:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datac => \inst7|f_0:25:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(26),
	combout => \inst7|f_0:27:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N12
\inst6|f_0:25:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:25:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:24:u_1|o_DOUT~0_combout\) # ((\inst6|f_0:23:u_1|o_COUT~0_combout\) # (\inst7|f_0:25:u_1|o_DOUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst7|f_0:24:u_1|o_DOUT~0_combout\ & (\inst6|f_0:23:u_1|o_COUT~0_combout\ & \inst7|f_0:25:u_1|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:24:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:23:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:25:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:25:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N18
\inst6|f_0:27:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:27:u_1|o_COUT~0_combout\ = (\inst7|f_0:26:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst7|f_0:27:u_1|o_DOUT~0_combout\ & \inst6|f_0:25:u_1|o_COUT~0_combout\)))) # 
-- (!\inst7|f_0:26:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:27:u_1|o_DOUT~0_combout\) # (\inst6|f_0:25:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:26:u_1|o_DOUT~0_combout\,
	datab => \inst7|f_0:27:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst6|f_0:25:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:27:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N6
\35|21|29|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|29|5~0_combout\ = \inst7|f_0:28:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) $ (\inst6|f_0:27:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:28:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:27:u_1|o_COUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|21|29|5~0_combout\);

-- Location: LCFF_X38_Y19_N7
\ProgramCounter|133|dffs[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|29|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(28));

-- Location: LCCOMB_X38_Y19_N2
\inst7|f_0:28:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:28:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(28) $ (((\ProgramCounter|133|dffs\(27) & (\ProgramCounter|133|dffs\(26) & \inst7|f_0:25:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datab => \ProgramCounter|133|dffs\(26),
	datac => \inst7|f_0:25:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(28),
	combout => \inst7|f_0:28:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N10
\inst6|f_0:24:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:24:u_1|o_COUT~0_combout\ = (\inst6|f_0:22:u_1|o_COUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst7|f_0:23:u_1|o_DOUT~0_combout\ & \inst7|f_0:24:u_1|o_DOUT~0_combout\)))) # 
-- (!\inst6|f_0:22:u_1|o_COUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:23:u_1|o_DOUT~0_combout\) # (\inst7|f_0:24:u_1|o_DOUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:22:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst7|f_0:23:u_1|o_DOUT~0_combout\,
	datad => \inst7|f_0:24:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:24:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X37_Y19_N4
\inst6|f_0:26:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:26:u_1|o_COUT~0_combout\ = (\inst7|f_0:26:u_1|o_DOUT~0_combout\ & ((\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15)) # ((\inst7|f_0:25:u_1|o_DOUT~0_combout\ & \inst6|f_0:24:u_1|o_COUT~0_combout\)))) # 
-- (!\inst7|f_0:26:u_1|o_DOUT~0_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:25:u_1|o_DOUT~0_combout\) # (\inst6|f_0:24:u_1|o_COUT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:26:u_1|o_DOUT~0_combout\,
	datab => \inst7|f_0:25:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \inst6|f_0:24:u_1|o_COUT~0_combout\,
	combout => \inst6|f_0:26:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N8
\inst6|f_0:28:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst6|f_0:28:u_1|o_COUT~0_combout\ = (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & ((\inst7|f_0:28:u_1|o_DOUT~0_combout\) # ((\inst6|f_0:26:u_1|o_COUT~0_combout\) # (\inst7|f_0:27:u_1|o_DOUT~0_combout\)))) # 
-- (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) & (\inst7|f_0:28:u_1|o_DOUT~0_combout\ & (\inst6|f_0:26:u_1|o_COUT~0_combout\ & \inst7|f_0:27:u_1|o_DOUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:28:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:26:u_1|o_COUT~0_combout\,
	datad => \inst7|f_0:27:u_1|o_DOUT~0_combout\,
	combout => \inst6|f_0:28:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N0
\35|21|28|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|28|5~0_combout\ = \inst7|f_0:29:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:28:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst7|f_0:29:u_1|o_DOUT~0_combout\,
	datab => \inst6|f_0:28:u_1|o_COUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|21|28|5~0_combout\);

-- Location: LCFF_X38_Y19_N1
\ProgramCounter|133|dffs[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|28|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(29));

-- Location: LCCOMB_X38_Y19_N16
\inst7|f_0:28:u_1|o_COUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:28:u_1|o_COUT~0_combout\ = (\ProgramCounter|133|dffs\(27) & (\ProgramCounter|133|dffs\(26) & (\inst7|f_0:25:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(27),
	datab => \ProgramCounter|133|dffs\(26),
	datac => \inst7|f_0:25:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(28),
	combout => \inst7|f_0:28:u_1|o_COUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N18
\inst7|f_0:30:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:30:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(30) $ (((\ProgramCounter|133|dffs\(29) & \inst7|f_0:28:u_1|o_COUT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ProgramCounter|133|dffs\(29),
	datac => \inst7|f_0:28:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(30),
	combout => \inst7|f_0:30:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N26
\35|21|27|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|27|5~0_combout\ = \inst7|f_0:30:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:29:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:29:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:30:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|21|27|5~0_combout\);

-- Location: LCFF_X38_Y19_N27
\ProgramCounter|133|dffs[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|27|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(30));

-- Location: LCCOMB_X38_Y19_N14
\inst7|f_0:31:u_1|o_DOUT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst7|f_0:31:u_1|o_DOUT~0_combout\ = \ProgramCounter|133|dffs\(31) $ (((\ProgramCounter|133|dffs\(29) & (\inst7|f_0:28:u_1|o_COUT~0_combout\ & \ProgramCounter|133|dffs\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ProgramCounter|133|dffs\(31),
	datab => \ProgramCounter|133|dffs\(29),
	datac => \inst7|f_0:28:u_1|o_COUT~0_combout\,
	datad => \ProgramCounter|133|dffs\(30),
	combout => \inst7|f_0:31:u_1|o_DOUT~0_combout\);

-- Location: LCCOMB_X38_Y19_N28
\35|21|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|26|5~0_combout\ = \inst7|f_0:31:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:30:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:30:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:31:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|21|26|5~0_combout\);

-- Location: LCFF_X38_Y19_N29
\ProgramCounter|133|dffs[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(31));

-- Location: LCCOMB_X38_Y19_N24
\35|21|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|21|25|5~0_combout\ = \inst7|f_0:27:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15) $ (\inst6|f_0:26:u_1|o_COUT~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datab => \inst7|f_0:27:u_1|o_DOUT~0_combout\,
	datac => \inst6|f_0:26:u_1|o_COUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|21|25|5~0_combout\);

-- Location: LCFF_X38_Y19_N25
\ProgramCounter|133|dffs[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|21|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(27));

-- Location: LCCOMB_X37_Y19_N16
\35|20|26|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|26|5~0_combout\ = \inst7|f_0:23:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:22:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:22:u_1|o_COUT~0_combout\,
	datab => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datac => \inst7|f_0:23:u_1|o_DOUT~0_combout\,
	datad => \36~11_combout\,
	combout => \35|20|26|5~0_combout\);

-- Location: LCFF_X37_Y19_N17
\ProgramCounter|133|dffs[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|26|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(23));

-- Location: LCCOMB_X36_Y16_N10
\35|20|25|5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \35|20|25|5~0_combout\ = \inst7|f_0:19:u_1|o_DOUT~0_combout\ $ (((\36~11_combout\ & (\inst6|f_0:18:u_1|o_COUT~0_combout\ $ (\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst6|f_0:18:u_1|o_COUT~0_combout\,
	datab => \inst7|f_0:19:u_1|o_DOUT~0_combout\,
	datac => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	datad => \36~11_combout\,
	combout => \35|20|25|5~0_combout\);

-- Location: LCFF_X36_Y16_N11
\ProgramCounter|133|dffs[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst4|inst2~clkctrl_outclk\,
	datain => \35|20|25|5~0_combout\,
	aclr => \ALT_INV_reset~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \ProgramCounter|133|dffs\(19));

-- Location: LCCOMB_X31_Y20_N2
\inst17|o_ALUSrc~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_ALUSrc~1_combout\ = (!\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28) & !\InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	combout => \inst17|o_ALUSrc~1_combout\);

-- Location: LCCOMB_X31_Y20_N4
\inst17|o_MemWrite~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst17|o_MemWrite~0_combout\ = (\inst4|inst2~regout\ & (\inst17|o_ALUSrc~0_combout\ & (\inst17|o_ALUSrc~1_combout\ & \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|inst2~regout\,
	datab => \inst17|o_ALUSrc~0_combout\,
	datac => \inst17|o_ALUSrc~1_combout\,
	datad => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	combout => \inst17|o_MemWrite~0_combout\);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Branch~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Branch);

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(31));

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(30));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(29));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(28));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(27));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(26));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(25));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(24));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(23));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(22));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(21));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(20));

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(19));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(18));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(17));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(16));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(15));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(14));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(13));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(12));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(11));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(10));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(9));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(8));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(7));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(6));

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(5));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(4));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(3));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(2));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Instruction[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Instruction(0));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(31));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(30));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(29));

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(28));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(27));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(26));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(25));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(24));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(23));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|ALT_INV_dffs\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(22));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(21));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(20));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(19));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(18));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(17));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(16));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(15));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(14));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(13));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(12));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(11));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(10));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(9));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(8));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(7));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(6));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(5));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(4));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(3));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ProgramCounter|133|dffs\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(2));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(1));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\PC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_PC(0));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|op\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(2));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|op\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(1));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Operation[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst18|op[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Operation(0));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp(1));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUOp[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUOp(0));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegWrite~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|o_RegWrite~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegWrite);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\RegDst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_RegDst);

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemToReg~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemToReg);

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MemWrite~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|o_MemWrite~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MemWrite);

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUSrc~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst17|o_ALUSrc~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUSrc);

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\clkSys~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst4|inst2~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_clkSys);

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(5));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(4));

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(3));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(2));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(1));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\function[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => \ww_function\(0));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(15));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(14));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(13));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(12));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(11));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(10));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(9));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(8));

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(7));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(6));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(5));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(1));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\imed16[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_imed16(0));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|26|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(31));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|27|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(30));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|28|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(29));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|29|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(28));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|25|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(27));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|24|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(26));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|23|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(25));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|21|20|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(24));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|26|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(23));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|27|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(22));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|28|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(21));

-- Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|29|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(20));

-- Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|25|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(19));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|24|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(18));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|23|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(17));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|20|20|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(16));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|26|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(15));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|27|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(14));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|28|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(13));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|29|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(12));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|25|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(11));

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|24|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(10));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|23|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(9));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|19|20|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(8));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|26|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(7));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|27|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(6));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|28|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(5));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|29|5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(4));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|25|5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(3));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \35|18|24|ALT_INV_5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(2));

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(1));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextPC[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextPC(0));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(31));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(30));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(29));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(28));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(27));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\op[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_op(26));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(15));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(14));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(13));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(12));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rd[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rd(11));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(25));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(24));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(23));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(22));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rs[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rs(21));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(20));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(19));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(18));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(17));

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\rt[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_rt(16));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(10));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(9));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(8));

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(7));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\shamt[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \InstructionMemory|MemoriaRom|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_shamt(6));
END structure;


