<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fpu
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_add_sub.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_add_sub.v</a>
defines: 
time_elapsed: 0.793s
ram usage: 18044 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fpu <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_add_sub.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_add_sub.v</a>
module bsg_fpu_add_sub (
	clk_i,
	reset_i,
	en_i,
	v_i,
	a_i,
	b_i,
	sub_i,
	ready_o,
	v_o,
	z_o,
	unimplemented_o,
	invalid_o,
	overflow_o,
	underflow_o,
	yumi_i
);
	parameter _sv2v_width_e_p = 24;
	parameter [_sv2v_width_e_p - 1:0] e_p = &#34;inv&#34;;
	parameter _sv2v_width_m_p = 24;
	parameter [_sv2v_width_m_p - 1:0] m_p = &#34;inv&#34;;
	input clk_i;
	input reset_i;
	input en_i;
	input v_i;
	input [e_p + m_p:0] a_i;
	input [e_p + m_p:0] b_i;
	input sub_i;
	output wire ready_o;
	output wire v_o;
	output reg [e_p + m_p:0] z_o;
	output reg unimplemented_o;
	output reg invalid_o;
	output reg overflow_o;
	output reg underflow_o;
	input yumi_i;
	reg v_1_r;
	reg v_2_r;
	reg v_3_r;
	wire stall;
	assign stall = v_3_r &amp; ~yumi_i;
	assign v_o = v_3_r;
	assign ready_o = ~stall &amp; en_i;
	wire a_zero;
	wire a_nan;
	wire a_sig_nan;
	wire a_infty;
	wire exp_a_zero;
	wire a_denormal;
	wire b_zero;
	wire b_nan;
	wire b_sig_nan;
	wire b_infty;
	wire exp_b_zero;
	wire b_denormal;
	wire sign_a;
	wire sign_b;
	wire [e_p - 1:0] exp_a;
	wire [e_p - 1:0] exp_b;
	wire [m_p - 1:0] man_a;
	wire [m_p - 1:0] man_b;
	bsg_fpu_preprocess #(
		.e_p(e_p),
		.m_p(m_p)
	) a_preprocess(
		.a_i(a_i),
		.zero_o(a_zero),
		.nan_o(a_nan),
		.sig_nan_o(a_sig_nan),
		.infty_o(a_infty),
		.exp_zero_o(exp_a_zero),
		.man_zero_o(),
		.denormal_o(a_denormal),
		.sign_o(sign_a),
		.exp_o(exp_a),
		.man_o(man_a)
	);
	bsg_fpu_preprocess #(
		.e_p(e_p),
		.m_p(m_p)
	) b_preprocess(
		.a_i(b_i),
		.zero_o(b_zero),
		.nan_o(b_nan),
		.sig_nan_o(b_sig_nan),
		.infty_o(b_infty),
		.exp_zero_o(exp_b_zero),
		.man_zero_o(),
		.denormal_o(b_denormal),
		.sign_o(sign_b),
		.exp_o(exp_b),
		.man_o(man_b)
	);
	wire exp_a_less;
	wire [e_p - 1:0] larger_exp;
	(* keep = &#34;true&#34; *) wire [e_p - 1:0] exp_diff;
	bsg_less_than #(.width_p(e_p)) lt_exp(
		.a_i(exp_a),
		.b_i(exp_b),
		.o(exp_a_less)
	);
	assign larger_exp = (exp_a_less ? exp_b : exp_a) + 1&#39;b1;
	(* keep = &#34;true&#34; *) wire [e_p - 1:0] diff_ab;
	(* keep = &#34;true&#34; *) wire [e_p - 1:0] diff_ba;
	assign diff_ab = exp_a - exp_b;
	assign diff_ba = exp_b - exp_a;
	assign exp_diff = (exp_a_less ? diff_ba : diff_ab);
	wire [m_p:0] man_a_norm;
	wire [m_p:0] man_b_norm;
	assign man_a_norm = {1&#39;b1, man_a};
	assign man_b_norm = {1&#39;b1, man_b};
	wire [m_p:0] larger_exp_man;
	wire [m_p:0] smaller_exp_man;
	assign larger_exp_man = (exp_a_less ? man_b_norm : man_a_norm);
	assign smaller_exp_man = (exp_a_less ? man_a_norm : man_b_norm);
	wire sticky;
	bsg_fpu_sticky #(.width_p(m_p + 3)) sticky0(
		.i({smaller_exp_man[m_p:0], 2&#39;b00}),
		.shamt_i(exp_diff[$clog2(m_p + 4) - 1:0]),
		.sticky_o(sticky)
	);
	wire final_sign;
	wire mag_a_less;
	bsg_less_than #(.width_p(e_p + m_p)) lt_mag(
		.a_i(a_i[(e_p + m_p) - 1:0]),
		.b_i(b_i[(e_p + m_p) - 1:0]),
		.o(mag_a_less)
	);
	assign final_sign = ((sign_a &amp; ~mag_a_less) | ((~sign_b &amp; mag_a_less) &amp; sub_i)) | ((sign_b &amp; mag_a_less) &amp; ~sub_i);
	wire do_sub;
	assign do_sub = (sub_i ^ sign_a) ^ sign_b;
	wire [m_p + 3:0] larger_exp_man_padded;
	assign larger_exp_man_padded = {larger_exp_man, 3&#39;b000};
	wire [m_p + 3:0] smaller_exp_man_shifted;
	assign smaller_exp_man_shifted = {{smaller_exp_man, 2&#39;b00} &gt;&gt; exp_diff, sticky};
	reg final_sign_1_r;
	reg do_sub_1_r;
	reg [e_p - 1:0] larger_exp_1_r;
	reg [m_p + 3:0] smaller_exp_man_shifted_1_r;
	reg [m_p + 3:0] larger_exp_man_padded_1_r;
	reg a_sig_nan_1_r;
	reg b_sig_nan_1_r;
	reg a_nan_1_r;
	reg b_nan_1_r;
	reg a_infty_1_r;
	reg b_infty_1_r;
	reg a_denormal_1_r;
	reg b_denormal_1_r;
	always @(posedge clk_i)
		if (reset_i)
			v_1_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_1_r &lt;= v_i;
			if (v_i) begin
				final_sign_1_r &lt;= final_sign;
				do_sub_1_r &lt;= do_sub;
				larger_exp_1_r &lt;= larger_exp;
				smaller_exp_man_shifted_1_r &lt;= smaller_exp_man_shifted;
				larger_exp_man_padded_1_r &lt;= larger_exp_man_padded;
				a_sig_nan_1_r &lt;= a_sig_nan;
				b_sig_nan_1_r &lt;= b_sig_nan;
				a_nan_1_r &lt;= a_nan;
				b_nan_1_r &lt;= b_nan;
				a_infty_1_r &lt;= a_infty;
				b_infty_1_r &lt;= b_infty;
				a_denormal_1_r &lt;= a_denormal;
				b_denormal_1_r &lt;= b_denormal;
			end
		end
	wire larger_exp_man_less;
	bsg_less_than #(.width_p(m_p + 4)) lt_man_norm(
		.a_i(larger_exp_man_padded_1_r),
		.b_i(smaller_exp_man_shifted_1_r),
		.o(larger_exp_man_less)
	);
	wire [m_p + 3:0] larger_mag_man;
	wire [m_p + 3:0] smaller_mag_man;
	assign larger_mag_man = (larger_exp_man_less ? smaller_exp_man_shifted_1_r : larger_exp_man_padded_1_r);
	assign smaller_mag_man = (larger_exp_man_less ? larger_exp_man_padded_1_r : smaller_exp_man_shifted_1_r);
	wire [m_p + 4:0] adder_output;
	assign adder_output = ({1&#39;b0, larger_mag_man} + {do_sub_1_r, {m_p + 4 {do_sub_1_r}} ^ smaller_mag_man}) + do_sub_1_r;
	reg [e_p - 1:0] larger_exp_2_r;
	reg [m_p + 4:0] adder_output_2_r;
	reg final_sign_2_r;
	reg a_sig_nan_2_r;
	reg b_sig_nan_2_r;
	reg a_nan_2_r;
	reg b_nan_2_r;
	reg a_infty_2_r;
	reg b_infty_2_r;
	reg do_sub_2_r;
	reg a_denormal_2_r;
	reg b_denormal_2_r;
	always @(posedge clk_i)
		if (reset_i)
			v_2_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_2_r &lt;= v_1_r;
			if (v_1_r) begin
				larger_exp_2_r &lt;= larger_exp_1_r;
				adder_output_2_r &lt;= adder_output;
				final_sign_2_r &lt;= final_sign_1_r;
				do_sub_2_r &lt;= do_sub_1_r;
				a_sig_nan_2_r &lt;= a_sig_nan_1_r;
				b_sig_nan_2_r &lt;= b_sig_nan_1_r;
				a_nan_2_r &lt;= a_nan_1_r;
				b_nan_2_r &lt;= b_nan_1_r;
				a_infty_2_r &lt;= a_infty_1_r;
				b_infty_2_r &lt;= b_infty_1_r;
				a_denormal_2_r &lt;= a_denormal_1_r;
				b_denormal_2_r &lt;= b_denormal_1_r;
			end
		end
	wire [((m_p + 5) == 1 ? 1 : $clog2(m_p + 5)) - 1:0] num_zero;
	wire reduce_o;
	wire all_zero;
	bsg_fpu_clz #(.width_p(m_p + 5)) clz(
		.i(adder_output_2_r),
		.num_zero_o(num_zero)
	);
	bsg_reduce #(
		.width_p(m_p + 5),
		.or_p(1)
	) reduce0(
		.i(adder_output_2_r),
		.o(reduce_o)
	);
	assign all_zero = ~reduce_o;
	wire [m_p + 4:0] shifted_adder_output;
	function automatic [m_p + 4:0] sv2v_cast_A361D;
		input reg [m_p + 4:0] inp;
		sv2v_cast_A361D = inp;
	endfunction
	assign shifted_adder_output = (all_zero ? sv2v_cast_A361D(1&#39;b0) : adder_output_2_r &lt;&lt; num_zero);
	wire [e_p - 1:0] adjusted_exp;
	wire adjusted_exp_cout;
	assign {adjusted_exp_cout, adjusted_exp} = larger_exp_2_r - num_zero;
	wire [(e_p + m_p) - 1:0] pre_roundup;
	assign pre_roundup = {adjusted_exp, shifted_adder_output[4+:m_p]};
	wire round_up;
	assign round_up = shifted_adder_output[3] &amp; (|shifted_adder_output[2:0] | shifted_adder_output[4]);
	reg [(e_p + m_p) - 1:0] pre_roundup_3_r;
	reg round_up_3_r;
	reg all_zero_3_r;
	reg a_sig_nan_3_r;
	reg b_sig_nan_3_r;
	reg a_nan_3_r;
	reg b_nan_3_r;
	reg a_infty_3_r;
	reg b_infty_3_r;
	reg do_sub_3_r;
	reg a_denormal_3_r;
	reg b_denormal_3_r;
	reg adjusted_exp_cout_3_r;
	reg final_sign_3_r;
	wire [(e_p + m_p) - 1:0] pre_roundup_3_n;
	wire round_up_3_n;
	wire all_zero_3_n;
	wire a_sig_nan_3_n;
	wire b_sig_nan_3_n;
	wire a_nan_3_n;
	wire b_nan_3_n;
	wire a_infty_3_n;
	wire b_infty_3_n;
	wire do_sub_3_n;
	wire a_denormal_3_n;
	wire b_denormal_3_n;
	wire adjusted_exp_cout_3_n;
	wire final_sign_3_n;
	always @(posedge clk_i)
		if (reset_i)
			v_3_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_3_r &lt;= v_2_r;
			if (v_2_r) begin
				pre_roundup_3_r &lt;= pre_roundup;
				round_up_3_r &lt;= round_up;
				all_zero_3_r &lt;= all_zero;
				a_sig_nan_3_r &lt;= a_sig_nan_2_r;
				b_sig_nan_3_r &lt;= b_sig_nan_2_r;
				a_nan_3_r &lt;= a_nan_2_r;
				b_nan_3_r &lt;= b_nan_2_r;
				a_infty_3_r &lt;= a_infty_2_r;
				b_infty_3_r &lt;= b_infty_2_r;
				do_sub_3_r &lt;= do_sub_2_r;
				a_denormal_3_r &lt;= a_denormal_2_r;
				b_denormal_3_r &lt;= b_denormal_2_r;
				adjusted_exp_cout_3_r &lt;= adjusted_exp_cout;
				final_sign_3_r &lt;= final_sign_2_r;
			end
		end
	wire carry_into_exp;
	assign carry_into_exp = &amp;{round_up_3_r, pre_roundup_3_r[m_p - 1:0]};
	wire [(e_p + m_p) - 1:0] rounded;
	assign rounded = pre_roundup_3_r + round_up_3_r;
	reg sgn;
	always @(*) begin
		sgn = final_sign_3_r;
		if (a_sig_nan_3_r | b_sig_nan_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b1;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b0, {m_p - 1 {1&#39;b1}}};
		end
		else if (a_nan_3_r | b_nan_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
		end
		else if (a_infty_3_r &amp; b_infty_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = do_sub_3_r;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = (do_sub_3_r ? {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}} : {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}});
		end
		else if (a_infty_3_r &amp; ~b_infty_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
		end
		else if (~a_infty_3_r &amp; b_infty_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
		end
		else if (a_denormal_3_r | b_denormal_3_r) begin
			unimplemented_o = 1&#39;b1;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
		end
		else if (all_zero_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else if (adjusted_exp_cout_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b1;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else if ((pre_roundup_3_r[m_p+:e_p] == {e_p {1&#39;b1}}) &amp; (pre_roundup_3_r[m_p] | carry_into_exp)) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b1;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
		end
		else if ((pre_roundup_3_r[m_p+:e_p] == {e_p {1&#39;b0}}) &amp; ~carry_into_exp) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b1;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, rounded};
		end
	end
endmodule

</pre>
</body>