
*** Running vivado
    with args -log rv32i_cpu.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rv32i_cpu.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rv32i_cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 355.645 ; gain = 57.879
Command: synth_design -top rv32i_cpu -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 793.156 ; gain = 177.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32i_cpu' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'rv32i_pc_reg' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_pc_reg' (1#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'rv32i_instr_mem' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v:11]
INFO: [Synth 8-3876] $readmem data file 'inst_mem_init.mem' is read successfully [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v:21]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_instr_mem' (2#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v:11]
INFO: [Synth 8-6157] synthesizing module 'rv32i_instr_decoder' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_instr_decoder' (3#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v:2]
INFO: [Synth 8-6157] synthesizing module 'rv32i_imm_gen' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v:9]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_imm_gen' (4#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v:9]
INFO: [Synth 8-6157] synthesizing module 'rv32i_control' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v:57]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_control' (5#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'rv32i_alu_control' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v:5]
	Parameter ALU_OP_MAIN_S bound to: 2'b00 
	Parameter ALU_OP_MAIN_RI bound to: 2'b01 
	Parameter ALU_OP_MAIN_B bound to: 2'b10 
	Parameter ALU_OP_MAIN_J bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v:20]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_alu_control' (6#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'rv32i_alu_opb_mux' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_alu_opb_mux' (7#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'rv32i_reg_file' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v:2]
	Parameter REG_GCD_A bound to: 5'b11100 
	Parameter REG_GCD_B bound to: 5'b11101 
	Parameter REG_GCD_RESULT bound to: 5'b01010 
	Parameter REG_GCD_START bound to: 5'b11111 
WARNING: [Synth 8-5788] Register reg_file_reg[28] in module rv32i_reg_file is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v:37]
WARNING: [Synth 8-5788] Register reg_file_reg[29] in module rv32i_reg_file is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v:37]
WARNING: [Synth 8-5788] Register reg_file_reg[31] in module rv32i_reg_file is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v:37]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_reg_file' (8#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'rv32i_alu' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v:18]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_alu' (9#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v:4]
INFO: [Synth 8-6157] synthesizing module 'rv32i_branch_unit' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_branch_unit' (10#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v:14]
INFO: [Synth 8-6157] synthesizing module 'rv32i_rd_data_mux' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_rd_data_mux' (11#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'rv32i_data_mem' [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_data_mem' (12#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v:3]
INFO: [Synth 8-6155] done synthesizing module 'rv32i_cpu' (13#1) [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v:3]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[6]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[5]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[4]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[3]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[2]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[1]
WARNING: [Synth 8-3331] design rv32i_imm_gen has unconnected port instr[0]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[9]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[1]
WARNING: [Synth 8-3331] design rv32i_instr_mem has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 914.637 ; gain = 299.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 914.637 ; gain = 299.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 914.637 ; gain = 299.172
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/constrs_1/new/cpu_constr.xdc]
Finished Parsing XDC File [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/constrs_1/new/cpu_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/constrs_1/new/cpu_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rv32i_cpu_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rv32i_cpu_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1073.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1073.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.973 ; gain = 458.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.973 ; gain = 458.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:54 . Memory (MB): peak = 1073.973 ; gain = 458.508
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imm_u" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "alu_op_main" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:39 . Memory (MB): peak = 1073.973 ; gain = 458.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |rv32i_data_mem__GB0 |           1|     29488|
|2     |rv32i_data_mem__GB1 |           1|     24682|
|3     |rv32i_data_mem__GB2 |           1|     21774|
|4     |rv32i_data_mem__GB3 |           1|     25017|
|5     |rv32i_data_mem__GB4 |           1|     28949|
|6     |rv32i_data_mem__GB5 |           1|     36752|
|7     |rv32i_data_mem__GB6 |           1|     40424|
|8     |rv32i_data_mem__GB7 |           1|     51967|
|9     |rv32i_data_mem__GB8 |           1|     49111|
|10    |rv32i_data_mem__GB9 |           1|      9475|
|11    |rv32i_cpu__GC0      |           1|      7874|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 162   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 259   
	   2 Input     32 Bit        Muxes := 269   
	   5 Input     32 Bit        Muxes := 128   
	  36 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rv32i_data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 128   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 258   
	   2 Input     32 Bit        Muxes := 259   
	   5 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 7     
Module rv32i_pc_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rv32i_imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module rv32i_control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 8     
Module rv32i_alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rv32i_alu_opb_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module rv32i_reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  36 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module rv32i_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module rv32i_branch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module rv32i_rd_data_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "rv32i_control/alu_src" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rv32i_control/mem_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/mem_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/mem_to_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rv32i_control/reg_write" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "rv32i_control/branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/is_jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/imm_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rv32i_control/imm_u" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rv32i_control/alu_op_main" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[0]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[1]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][1]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[2]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][2]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[3]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][3]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[4]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][4]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[5]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][5]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[6]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][6]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[7]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][7]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[8]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][8]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[9]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][9]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[10]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][10]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[11]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][11]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[12]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][12]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[13]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[14]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][14]'
INFO: [Synth 8-3886] merging instance 'i_0/rv32i_reg_file/gcd_result_reg[15]' (FDCE) to 'i_0/rv32i_reg_file/reg_file_reg[10][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:10:10 . Memory (MB): peak = 1158.594 ; gain = 543.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|rv32i_instr_mem | p_0_out    | 32x26         | LUT            | 
|rv32i_cpu       | p_0_out    | 32x26         | LUT            | 
+----------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |rv32i_data_mem__GB0 |           1|     11777|
|2     |rv32i_data_mem__GB1 |           1|      3453|
|3     |rv32i_data_mem__GB2 |           1|      1652|
|4     |rv32i_data_mem__GB3 |           1|      3175|
|5     |rv32i_data_mem__GB4 |           1|      1549|
|6     |rv32i_data_mem__GB5 |           1|      1977|
|7     |rv32i_data_mem__GB6 |           1|      1290|
|8     |rv32i_data_mem__GB7 |           1|      3021|
|9     |rv32i_data_mem__GB8 |           1|      1620|
|10    |rv32i_data_mem__GB9 |           1|        98|
|11    |rv32i_cpu__GC0      |           1|      4933|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:10:39 . Memory (MB): peak = 1158.594 ; gain = 543.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:45 ; elapsed = 00:12:36 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rv32i_cpu_GT0 |           1|     17824|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:45 ; elapsed = 00:12:46 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |rv32i_cpu_GT0 |           1|      9211|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    63|
|3     |LUT1   |    46|
|4     |LUT2   |   186|
|5     |LUT3   |   394|
|6     |LUT4   |   212|
|7     |LUT5   |   573|
|8     |LUT6   |  2012|
|9     |MUXF7  |   699|
|10    |MUXF8  |     3|
|11    |FDCE   |  5024|
|12    |IBUF   |     3|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+------------------+------+
|      |Instance            |Module            |Cells |
+------+--------------------+------------------+------+
|1     |top                 |                  |  9232|
|2     |  rv32i_alu         |rv32i_alu         |    33|
|3     |  rv32i_branch_unit |rv32i_branch_unit |    12|
|4     |  rv32i_data_mem    |rv32i_data_mem    |  5959|
|5     |  rv32i_pc_reg      |rv32i_pc_reg      |  1329|
|6     |  rv32i_reg_file    |rv32i_reg_file    |  1879|
+------+--------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:47 ; elapsed = 00:12:48 . Memory (MB): peak = 1532.953 ; gain = 917.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:29 ; elapsed = 00:12:34 . Memory (MB): peak = 1532.953 ; gain = 758.152
Synthesis Optimization Complete : Time (s): cpu = 00:04:47 ; elapsed = 00:12:49 . Memory (MB): peak = 1532.953 ; gain = 917.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1532.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
81 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:55 ; elapsed = 00:13:04 . Memory (MB): peak = 1532.953 ; gain = 1177.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1532.953 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/cpu_tengf/cpu_tengf.runs/synth_1/rv32i_cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rv32i_cpu_utilization_synth.rpt -pb rv32i_cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 21 22:12:30 2025...
