-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
-- Date        : Wed Dec 11 10:12:29 2024
-- Host        : Titan-I7 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0_sim_netlist.vhdl
-- Design      : finn_design_Thresholding_rtl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_0_0_thresholding is
  port (
    \blkStreamOutput.BVld_reg_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]_0\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_0_0_thresholding : entity is "thresholding";
end finn_design_Thresholding_rtl_0_0_thresholding;

architecture STRUCTURE of finn_design_Thresholding_rtl_0_0_thresholding is
  signal \blkFeed.CnlCnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \blkFeed.GuardSem0_carry_i_1_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_2_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_3_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_4_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_5_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_6_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_i_7_n_0\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_3\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_4\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_5\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_6\ : STD_LOGIC;
  signal \blkFeed.GuardSem0_carry_n_7\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \blkFeed.GuardSem_reg_n_0_[0]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[1]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[2]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[3]\ : STD_LOGIC;
  signal \blkFeed.GuardSem_reg_n_0_[4]\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_1_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_2_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_3_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_4_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_5_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_6_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_i_7_n_0\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_3\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_4\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_5\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_6\ : STD_LOGIC;
  signal \blkStreamOutput.APtr0_carry_n_7\ : STD_LOGIC;
  signal \blkStreamOutput.APtr_reg\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \blkStreamOutput.APtr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \blkStreamOutput.BVld_i_2_n_0\ : STD_LOGIC;
  signal \^blkstreamoutput.bvld_reg_0\ : STD_LOGIC;
  signal \blkStreamOutput.aload\ : STD_LOGIC;
  signal \blkStreamOutput.bload\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \genStages[0].genPE[0].P[op][0]_i_1_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 8 );
  signal \genStages[0].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[0].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[0].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[1].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal \genStages[1].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[1].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[1].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[1].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[2].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \genStages[2].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[2].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[2].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[2].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[3].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \genStages[3].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[3].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[3].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[3].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[4].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 4 );
  signal \genStages[4].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[4].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[4].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[4].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[5].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 3 );
  signal \genStages[5].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\ : STD_LOGIC;
  signal \genStages[5].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[5].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[5].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[6].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[6].genPE[0].P_reg[ptr]\ : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \genStages[6].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_1\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_2\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_3\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_4\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_5\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_6\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_7\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\ : STD_LOGIC;
  signal \genStages[6].genPE[0].Pf_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[6].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[6].genPE[0].cmp\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[op]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].P_reg[val]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_1\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_2\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_3\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_4\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_5\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_6\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_7\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\ : STD_LOGIC;
  signal \genStages[7].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \genStages[7].genPE[0].cmp\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_blkFeed.GuardSem0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_blkFeed.GuardSem0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_blkStreamOutput.ADat_reg[17][0][0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][1]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][2]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][3]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][4]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][5]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][6]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.ADat_reg[17][0][7]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_blkStreamOutput.APtr0_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_blkStreamOutput.APtr0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \blkFeed.CnlCnt[4]_i_1\ : label is "soft_lutpair1";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \blkFeed.GuardSem0_carry\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][0]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name : string;
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][0]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][0]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][1]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][1]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][1]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][2]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][2]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][2]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][3]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][3]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][3]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][4]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][4]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][4]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][5]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][5]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][5]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][6]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][6]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][6]_srl18 ";
  attribute srl_bus_name of \blkStreamOutput.ADat_reg[17][0][7]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0] ";
  attribute srl_name of \blkStreamOutput.ADat_reg[17][0][7]_srl18\ : label is "\inst/core/impl/blkStreamOutput.ADat_reg[17][0][7]_srl18 ";
  attribute ADDER_THRESHOLD of \blkStreamOutput.APtr0_carry\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \genStages[0].genPE[0].Pf_reg[ptr][7]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 2176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 16;
  attribute COMPARATOR_THRESHOLD of \genStages[1].genPE[0].Pf_reg[ptr][6]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 4352;
  attribute RTL_RAM_NAME of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 1023;
  attribute ram_offset of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 16;
  attribute COMPARATOR_THRESHOLD of \genStages[2].genPE[0].Pf_reg[ptr][5]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 8704;
  attribute RTL_RAM_NAME of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 1023;
  attribute ram_offset of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 16;
  attribute COMPARATOR_THRESHOLD of \genStages[3].genPE[0].Pf_reg[ptr][4]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 17408;
  attribute RTL_RAM_NAME of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 1023;
  attribute ram_offset of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 16;
  attribute COMPARATOR_THRESHOLD of \genStages[4].genPE[0].Pf_reg[ptr][3]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 34816;
  attribute RTL_RAM_NAME of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "inst/core/impl/genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel";
  attribute RTL_RAM_TYPE of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_addr_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 2047;
  attribute ram_offset of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_begin of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 0;
  attribute ram_slice_end of \genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\ : label is 16;
  attribute COMPARATOR_THRESHOLD of \genStages[5].genPE[0].Pf_reg[ptr][2]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 69632;
  attribute RTL_RAM_NAME of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0";
  attribute RTL_RAM_TYPE of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_addr_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 4095;
  attribute ram_offset of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 69632;
  attribute RTL_RAM_NAME of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "inst/core/impl/genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1";
  attribute RTL_RAM_TYPE of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_addr_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 4095;
  attribute ram_offset of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_slice_begin of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 9;
  attribute ram_slice_end of \genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 16;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 139264;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 0;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\ : label is 3;
  attribute COMPARATOR_THRESHOLD of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 139264;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 4;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 139264;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 8;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\ : label is 11;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "p0_d4";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 139264;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 12;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\ : label is 15;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 139264;
  attribute RTL_RAM_NAME of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "inst/core/impl/genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4";
  attribute RTL_RAM_TYPE of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is "RAM_SP";
  attribute ram_addr_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 0;
  attribute ram_addr_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 8191;
  attribute ram_offset of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 0;
  attribute ram_slice_begin of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 16;
  attribute ram_slice_end of \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\ : label is 16;
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][1]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][1]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][1]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][2]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][2]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][2]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][3]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][3]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][3]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][4]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][4]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][4]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][5]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][5]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][5]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][6]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][6]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][6]_srl2 ";
  attribute srl_bus_name of \genStages[7].genPE[0].P_reg[ptr][7]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr] ";
  attribute srl_name of \genStages[7].genPE[0].P_reg[ptr][7]_srl2\ : label is "\inst/core/impl/genStages[7].genPE[0].P_reg[ptr][7]_srl2 ";
  attribute COMPARATOR_THRESHOLD of \genStages[7].genPE[0].Pf_reg[ptr][0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of in0_V_TREADY_INST_0 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sel_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of sel_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of sel_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sel_i_5 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sel_i_6 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of sel_i_7 : label is "soft_lutpair4";
begin
  \blkStreamOutput.BVld_reg_0\ <= \^blkstreamoutput.bvld_reg_0\;
\blkFeed.CnlCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      O => p_0_in(0)
    );
\blkFeed.CnlCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      I1 => \blkFeed.CnlCnt_reg\(1),
      O => p_0_in(1)
    );
\blkFeed.CnlCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(0),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(2),
      O => p_0_in(2)
    );
\blkFeed.CnlCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(1),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => \blkFeed.CnlCnt_reg\(2),
      I3 => \blkFeed.CnlCnt_reg\(3),
      O => p_0_in(3)
    );
\blkFeed.CnlCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(2),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => \blkFeed.CnlCnt_reg\(1),
      I3 => \blkFeed.CnlCnt_reg\(3),
      I4 => \blkFeed.CnlCnt_reg\(4),
      O => p_0_in(4)
    );
\blkFeed.CnlCnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(3),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => \blkFeed.CnlCnt_reg\(2),
      I4 => \blkFeed.CnlCnt_reg\(4),
      I5 => \blkFeed.CnlCnt_reg\(5),
      O => p_0_in(5)
    );
\blkFeed.CnlCnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(0),
      Q => \blkFeed.CnlCnt_reg\(0),
      R => clear
    );
\blkFeed.CnlCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(1),
      Q => \blkFeed.CnlCnt_reg\(1),
      R => clear
    );
\blkFeed.CnlCnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(2),
      Q => \blkFeed.CnlCnt_reg\(2),
      R => clear
    );
\blkFeed.CnlCnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(3),
      Q => \blkFeed.CnlCnt_reg\(3),
      R => clear
    );
\blkFeed.CnlCnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(4),
      Q => \blkFeed.CnlCnt_reg\(4),
      R => clear
    );
\blkFeed.CnlCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      D => p_0_in(5),
      Q => \blkFeed.CnlCnt_reg\(5),
      R => clear
    );
\blkFeed.GuardSem0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_blkFeed.GuardSem0_carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \blkFeed.GuardSem0_carry_n_3\,
      CO(3) => \blkFeed.GuardSem0_carry_n_4\,
      CO(2) => \blkFeed.GuardSem0_carry_n_5\,
      CO(1) => \blkFeed.GuardSem0_carry_n_6\,
      CO(0) => \blkFeed.GuardSem0_carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4) => \blkFeed.GuardSem_reg_n_0_[3]\,
      DI(3) => \blkFeed.GuardSem_reg_n_0_[2]\,
      DI(2) => \blkFeed.GuardSem0_carry_i_1_n_0\,
      DI(1) => \blkFeed.GuardSem_reg_n_0_[1]\,
      DI(0) => \blkFeed.GuardSem_reg_n_0_[0]\,
      O(7 downto 6) => \NLW_blkFeed.GuardSem0_carry_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__1\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \blkFeed.GuardSem0_carry_i_2_n_0\,
      S(4) => \blkFeed.GuardSem0_carry_i_3_n_0\,
      S(3) => \blkFeed.GuardSem0_carry_i_4_n_0\,
      S(2) => \blkFeed.GuardSem0_carry_i_5_n_0\,
      S(1) => \blkFeed.GuardSem0_carry_i_6_n_0\,
      S(0) => \blkFeed.GuardSem0_carry_i_7_n_0\
    );
\blkFeed.GuardSem0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F8FF"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      O => \blkFeed.GuardSem0_carry_i_1_n_0\
    );
\blkFeed.GuardSem0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[4]\,
      I1 => \blkFeed.GuardSem_reg\(5),
      O => \blkFeed.GuardSem0_carry_i_2_n_0\
    );
\blkFeed.GuardSem0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[3]\,
      I1 => \blkFeed.GuardSem_reg_n_0_[4]\,
      O => \blkFeed.GuardSem0_carry_i_3_n_0\
    );
\blkFeed.GuardSem0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[2]\,
      I1 => \blkFeed.GuardSem_reg_n_0_[3]\,
      O => \blkFeed.GuardSem0_carry_i_4_n_0\
    );
\blkFeed.GuardSem0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0700"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg_n_0_[2]\,
      O => \blkFeed.GuardSem0_carry_i_5_n_0\
    );
\blkFeed.GuardSem0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0700"
    )
        port map (
      I0 => \^blkstreamoutput.bvld_reg_0\,
      I1 => out_V_TREADY,
      I2 => \blkFeed.GuardSem_reg\(5),
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg_n_0_[1]\,
      O => \blkFeed.GuardSem0_carry_i_6_n_0\
    );
\blkFeed.GuardSem0_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A6A956A"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg_n_0_[0]\,
      I1 => \^blkstreamoutput.bvld_reg_0\,
      I2 => out_V_TREADY,
      I3 => in0_V_TVALID,
      I4 => \blkFeed.GuardSem_reg\(5),
      O => \blkFeed.GuardSem0_carry_i_7_n_0\
    );
\blkFeed.GuardSem_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(0),
      Q => \blkFeed.GuardSem_reg_n_0_[0]\,
      R => clear
    );
\blkFeed.GuardSem_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(1),
      Q => \blkFeed.GuardSem_reg_n_0_[1]\,
      S => clear
    );
\blkFeed.GuardSem_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(2),
      Q => \blkFeed.GuardSem_reg_n_0_[2]\,
      R => clear
    );
\blkFeed.GuardSem_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(3),
      Q => \blkFeed.GuardSem_reg_n_0_[3]\,
      R => clear
    );
\blkFeed.GuardSem_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(4),
      Q => \blkFeed.GuardSem_reg_n_0_[4]\,
      S => clear
    );
\blkFeed.GuardSem_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__1\(5),
      Q => \blkFeed.GuardSem_reg\(5),
      R => clear
    );
\blkStreamOutput.ADat_reg[17][0][0]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\,
      Q => \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][0]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][1]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\,
      Q => \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][1]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][2]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\,
      Q => \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][2]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][3]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][3]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][4]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][4]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][5]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][5]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][6]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][6]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.ADat_reg[17][0][7]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \blkStreamOutput.APtr_reg__0\(4 downto 0),
      CE => \blkStreamOutput.aload\,
      CLK => ap_clk,
      D => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\,
      Q31 => \NLW_blkStreamOutput.ADat_reg[17][0][7]_srl18_Q31_UNCONNECTED\
    );
\blkStreamOutput.APtr0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_blkStreamOutput.APtr0_carry_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \blkStreamOutput.APtr0_carry_n_3\,
      CO(3) => \blkStreamOutput.APtr0_carry_n_4\,
      CO(2) => \blkStreamOutput.APtr0_carry_n_5\,
      CO(1) => \blkStreamOutput.APtr0_carry_n_6\,
      CO(0) => \blkStreamOutput.APtr0_carry_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 3) => \blkStreamOutput.APtr_reg__0\(3 downto 2),
      DI(2) => \blkStreamOutput.APtr0_carry_i_1_n_0\,
      DI(1 downto 0) => \blkStreamOutput.APtr_reg__0\(1 downto 0),
      O(7 downto 6) => \NLW_blkStreamOutput.APtr0_carry_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__0\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \blkStreamOutput.APtr0_carry_i_2_n_0\,
      S(4) => \blkStreamOutput.APtr0_carry_i_3_n_0\,
      S(3) => \blkStreamOutput.APtr0_carry_i_4_n_0\,
      S(2) => \blkStreamOutput.APtr0_carry_i_5_n_0\,
      S(1) => \blkStreamOutput.APtr0_carry_i_6_n_0\,
      S(0) => \blkStreamOutput.APtr0_carry_i_7_n_0\
    );
\blkStreamOutput.APtr0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.APtr0_carry_i_1_n_0\
    );
\blkStreamOutput.APtr0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(4),
      I1 => \blkStreamOutput.APtr_reg\(5),
      O => \blkStreamOutput.APtr0_carry_i_2_n_0\
    );
\blkStreamOutput.APtr0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(3),
      I1 => \blkStreamOutput.APtr_reg__0\(4),
      O => \blkStreamOutput.APtr0_carry_i_3_n_0\
    );
\blkStreamOutput.APtr0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(2),
      I1 => \blkStreamOutput.APtr_reg__0\(3),
      O => \blkStreamOutput.APtr0_carry_i_4_n_0\
    );
\blkStreamOutput.APtr0_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1011"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      I4 => \blkStreamOutput.APtr_reg__0\(2),
      O => \blkStreamOutput.APtr0_carry_i_5_n_0\
    );
\blkStreamOutput.APtr0_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE1011"
    )
        port map (
      I0 => \blkStreamOutput.aload\,
      I1 => \blkStreamOutput.APtr_reg\(5),
      I2 => out_V_TREADY,
      I3 => \^blkstreamoutput.bvld_reg_0\,
      I4 => \blkStreamOutput.APtr_reg__0\(1),
      O => \blkStreamOutput.APtr0_carry_i_6_n_0\
    );
\blkStreamOutput.APtr0_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg__0\(0),
      I1 => \blkStreamOutput.aload\,
      I2 => \^blkstreamoutput.bvld_reg_0\,
      I3 => out_V_TREADY,
      I4 => \blkStreamOutput.APtr_reg\(5),
      O => \blkStreamOutput.APtr0_carry_i_7_n_0\
    );
\blkStreamOutput.APtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \blkStreamOutput.APtr_reg__0\(0),
      S => clear
    );
\blkStreamOutput.APtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \blkStreamOutput.APtr_reg__0\(1),
      S => clear
    );
\blkStreamOutput.APtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \blkStreamOutput.APtr_reg__0\(2),
      S => clear
    );
\blkStreamOutput.APtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \blkStreamOutput.APtr_reg__0\(3),
      S => clear
    );
\blkStreamOutput.APtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \blkStreamOutput.APtr_reg__0\(4),
      S => clear
    );
\blkStreamOutput.APtr_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \blkStreamOutput.APtr_reg\(5),
      S => clear
    );
\blkStreamOutput.BDat[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.bload\
    );
\blkStreamOutput.BDat_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][0]_srl18_n_0\,
      Q => out_V_TDATA(0),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][1]_srl18_n_0\,
      Q => out_V_TDATA(1),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][2]_srl18_n_0\,
      Q => out_V_TDATA(2),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][3]_srl18_n_0\,
      Q => out_V_TDATA(3),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][4]_srl18_n_0\,
      Q => out_V_TDATA(4),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][5]_srl18_n_0\,
      Q => out_V_TDATA(5),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][6]_srl18_n_0\,
      Q => out_V_TDATA(6),
      R => '0'
    );
\blkStreamOutput.BDat_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \blkStreamOutput.bload\,
      D => \blkStreamOutput.ADat_reg[17][0][7]_srl18_n_0\,
      Q => out_V_TDATA(7),
      R => '0'
    );
\blkStreamOutput.BVld_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => clear
    );
\blkStreamOutput.BVld_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \blkStreamOutput.APtr_reg\(5),
      I1 => out_V_TREADY,
      I2 => \^blkstreamoutput.bvld_reg_0\,
      O => \blkStreamOutput.BVld_i_2_n_0\
    );
\blkStreamOutput.BVld_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \blkStreamOutput.BVld_i_2_n_0\,
      Q => \^blkstreamoutput.bvld_reg_0\,
      R => clear
    );
\genStages[0].genPE[0].P[op][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \blkFeed.GuardSem_reg\(5),
      O => \genStages[0].genPE[0].P[op][0]_i_1_n_0\
    );
\genStages[0].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P[op][0]_i_1_n_0\,
      Q => \genStages[0].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[0].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(2),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(3),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(4),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(5),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(0),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \blkFeed.CnlCnt_reg\(1),
      Q => \genStages[0].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(0),
      Q => \genStages[0].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(10),
      Q => \genStages[0].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(11),
      Q => \genStages[0].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(12),
      Q => \genStages[0].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(13),
      Q => \genStages[0].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(14),
      Q => \genStages[0].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(15),
      Q => \genStages[0].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(16),
      Q => \genStages[0].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(1),
      Q => \genStages[0].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(2),
      Q => \genStages[0].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(3),
      Q => \genStages[0].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(4),
      Q => \genStages[0].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(5),
      Q => \genStages[0].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(6),
      Q => \genStages[0].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(7),
      Q => \genStages[0].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(8),
      Q => \genStages[0].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[0].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => in0_V_TDATA(9),
      Q => \genStages[0].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(4),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[0].genPE[0].P_reg[val]\(5),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(2),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[0].genPE[0].P_reg[val]\(3),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(0),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[0].genPE[0].P_reg[val]\(1),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(14),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[0].genPE[0].P_reg[val]\(15),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(12),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[0].genPE[0].P_reg[val]\(13),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(10),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[0].genPE[0].P_reg[val]\(11),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(8),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[0].genPE[0].P_reg[val]\(9),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(6),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[0].genPE[0].P_reg[val]\(7),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(4),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[0].genPE[0].P_reg[val]\(5),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(2),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[0].genPE[0].P_reg[val]\(3),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(0),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[0].genPE[0].P_reg[val]\(1),
      I3 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[0].genPE[0].P_reg[val]\(16),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(16),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(14),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[0].genPE[0].P_reg[val]\(15),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(12),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[0].genPE[0].P_reg[val]\(13),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(10),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[0].genPE[0].P_reg[val]\(11),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(8),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[0].genPE[0].P_reg[val]\(9),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\
    );
\genStages[0].genPE[0].Pf[ptr][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[0].genPE[0].P_reg[val]\(6),
      I1 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[0].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[0].genPE[0].P_reg[val]\(7),
      O => \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\
    );
\genStages[0].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[op]\,
      Q => \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[0].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].cmp\,
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[0].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_4_n_0\
    );
\genStages[0].genPE[0].Pf_reg[ptr][7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_0\,
      CO(6) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_1\,
      CO(5) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_2\,
      CO(4) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_3\,
      CO(3) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_4\,
      CO(2) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_5\,
      CO(1) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_6\,
      CO(0) => \genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_n_7\,
      DI(7) => \genStages[0].genPE[0].Pf[ptr][7]_i_5_n_0\,
      DI(6) => \genStages[0].genPE[0].Pf[ptr][7]_i_6_n_0\,
      DI(5) => \genStages[0].genPE[0].Pf[ptr][7]_i_7_n_0\,
      DI(4) => \genStages[0].genPE[0].Pf[ptr][7]_i_8_n_0\,
      DI(3) => \genStages[0].genPE[0].Pf[ptr][7]_i_9_n_0\,
      DI(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_10_n_0\,
      DI(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_11_n_0\,
      DI(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr][7]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[0].genPE[0].Pf[ptr][7]_i_13_n_0\,
      S(6) => \genStages[0].genPE[0].Pf[ptr][7]_i_14_n_0\,
      S(5) => \genStages[0].genPE[0].Pf[ptr][7]_i_15_n_0\,
      S(4) => \genStages[0].genPE[0].Pf[ptr][7]_i_16_n_0\,
      S(3) => \genStages[0].genPE[0].Pf[ptr][7]_i_17_n_0\,
      S(2) => \genStages[0].genPE[0].Pf[ptr][7]_i_18_n_0\,
      S(1) => \genStages[0].genPE[0].Pf[ptr][7]_i_19_n_0\,
      S(0) => \genStages[0].genPE[0].Pf[ptr][7]_i_20_n_0\
    );
\genStages[0].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F1C15102A6212763CD313FD27990AC82E231426290B0EEA2E8013B436EE1753",
      INIT_01 => X"390A15602E2B142E44FD1D0D3C0A161A1B2109813FE717A931FE13A239D81488",
      INIT_02 => X"290B0FFD13B007202D1D0FB23FE71C612BC512F62E861317400F17BE2CCE118C",
      INIT_03 => X"374E13EE28950A7B11AC061A26D80F0545CF1E6934240B6A37271442274E0F57",
      INIT_04 => X"35BD183A3A5F0FB32CA612820FA005A63CA7161D2DCF09313BB01138344116A9",
      INIT_05 => X"3C461B3936971225273D093E377A17262B5B078F45FE119F2EA3127A416C1D20",
      INIT_06 => X"20810C0E37F6111F3B171A5A2CD613FD2FA7133F3EBB167214330710425E18A9",
      INIT_07 => X"31D30DF439FC19C3100D05EF27AE0A3D30CB160635CE16C2297710922A5A06DB",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => \genStages[0].genPE[0].P_reg[ptr]\(13 downto 8),
      ADDRARDADDR(4) => \genStages[0].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(1),
      DOUTPADOUTP(0) => \genStages[1].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[0].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[0].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(0),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(10),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(11),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(12),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(13),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(14),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(15),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(16),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(1),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(2),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(3),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(4),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(5),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(6),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(7),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(8),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[0].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].P_reg[val]\(9),
      Q => \genStages[0].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[1].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[1].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[1].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[1].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[1].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[1].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[1].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[1].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[1].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[1].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[1].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[1].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[1].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[1].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[1].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[1].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[1].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[1].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[1].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[1].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[0].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[1].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(4),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[1].genPE[0].P_reg[val]\(5),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(2),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[1].genPE[0].P_reg[val]\(3),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(0),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[1].genPE[0].P_reg[val]\(1),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(14),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[1].genPE[0].P_reg[val]\(15),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(12),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[1].genPE[0].P_reg[val]\(13),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(10),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[1].genPE[0].P_reg[val]\(11),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(8),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[1].genPE[0].P_reg[val]\(9),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(6),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[1].genPE[0].P_reg[val]\(7),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(4),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[1].genPE[0].P_reg[val]\(5),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(2),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[1].genPE[0].P_reg[val]\(3),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(0),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[1].genPE[0].P_reg[val]\(1),
      I3 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[1].genPE[0].P_reg[val]\(16),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(16),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(14),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[1].genPE[0].P_reg[val]\(15),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(12),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[1].genPE[0].P_reg[val]\(13),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(10),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[1].genPE[0].P_reg[val]\(11),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(8),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[1].genPE[0].P_reg[val]\(9),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\
    );
\genStages[1].genPE[0].Pf[ptr][6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[1].genPE[0].P_reg[val]\(6),
      I1 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[1].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[1].genPE[0].P_reg[val]\(7),
      O => \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\
    );
\genStages[1].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[op]\,
      Q => \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[1].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].cmp\,
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[1].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_4_n_0\
    );
\genStages[1].genPE[0].Pf_reg[ptr][6]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_0\,
      CO(6) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_1\,
      CO(5) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_2\,
      CO(4) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_3\,
      CO(3) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_4\,
      CO(2) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_5\,
      CO(1) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_6\,
      CO(0) => \genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_n_7\,
      DI(7) => \genStages[1].genPE[0].Pf[ptr][6]_i_5_n_0\,
      DI(6) => \genStages[1].genPE[0].Pf[ptr][6]_i_6_n_0\,
      DI(5) => \genStages[1].genPE[0].Pf[ptr][6]_i_7_n_0\,
      DI(4) => \genStages[1].genPE[0].Pf[ptr][6]_i_8_n_0\,
      DI(3) => \genStages[1].genPE[0].Pf[ptr][6]_i_9_n_0\,
      DI(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_10_n_0\,
      DI(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_11_n_0\,
      DI(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr][6]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[1].genPE[0].Pf[ptr][6]_i_13_n_0\,
      S(6) => \genStages[1].genPE[0].Pf[ptr][6]_i_14_n_0\,
      S(5) => \genStages[1].genPE[0].Pf[ptr][6]_i_15_n_0\,
      S(4) => \genStages[1].genPE[0].Pf[ptr][6]_i_16_n_0\,
      S(3) => \genStages[1].genPE[0].Pf[ptr][6]_i_17_n_0\,
      S(2) => \genStages[1].genPE[0].Pf[ptr][6]_i_18_n_0\,
      S(1) => \genStages[1].genPE[0].Pf[ptr][6]_i_19_n_0\,
      S(0) => \genStages[1].genPE[0].Pf[ptr][6]_i_20_n_0\
    );
\genStages[1].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000001000000000000000000000000010000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"34A227A31AA50DA62F94228315720861353327CD1A670D013ED52F071F3A0F6D",
      INIT_01 => X"499E34991F930A8D305E246718710C7B4708329D1E3209C82ECD206411FC0394",
      INIT_02 => X"1F8A16B90DE9051849F735D821B80D9939952A671B390C0B432C30841DDC0B33",
      INIT_03 => X"41F530201E4A0C7534AB27AC1AAE0DAF4EF93B01270913114586328E1F960C9E",
      INIT_04 => X"31F82591192A0CC3356227AB19F30C3C4A2335FA21D20DAA339F25FE185D0ABC",
      INIT_05 => X"2F4F22C8164009B916D5108C0A4403FC347825C3170D085748C8370525421380",
      INIT_06 => X"4FA93BF6284314903E5329F61599013B3FE02E6E1CFC0B892D4C215015550959",
      INIT_07 => X"40272E761CC60B16301C210F120102F414900EC808FF03362CCD20E414FA0910",
      INIT_08 => X"464A33051FC00C7A36F624A71259000A464E31121BD6069A3BA72CDB1E0F0F43",
      INIT_09 => X"3D1E2E5C1F9B10D9450A2FB41A5E0508332F261D190B0BF9121E0D2108250328",
      INIT_0A => X"344E22681082FE9C531638E61EB7048735AD279819840B704A7F38592633140D",
      INIT_0B => X"44893402237C12F53FB32D7A1B4209092EBC1FBD10BD01BE3F8F2F651F3B0F11",
      INIT_0C => X"36C2288D1A590C2548CD34A920840C60177B10EA0A5803C74CCB37F023160E3B",
      INIT_0D => X"259E1B65112B06F141AC2E401AD50769434732E82289122A330C269F1A330DC7",
      INIT_0E => X"377D2A1A1CB70F543D912E0B1E850F002FB0233E16CB0A59333A217A0FBBFDFB",
      INIT_0F => X"3ACB28DC16EC04FC420B31EE21D111B412940D85087603672F0B2052119902E0",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => \genStages[1].genPE[0].P_reg[ptr]\(13 downto 7),
      ADDRARDADDR(4) => \genStages[1].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(1),
      DOUTPADOUTP(0) => \genStages[2].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[1].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[1].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(0),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(10),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(11),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(12),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(13),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(14),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(15),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(16),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(1),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(2),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(3),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(4),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(5),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(6),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(7),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(8),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[1].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].P_reg[val]\(9),
      Q => \genStages[1].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[2].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[2].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[2].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[2].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[2].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[2].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[2].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[2].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[2].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[2].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[2].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[2].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[2].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[2].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[2].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[2].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[2].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[2].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[2].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[2].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[1].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[2].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(4),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[2].genPE[0].P_reg[val]\(5),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(2),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[2].genPE[0].P_reg[val]\(3),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(0),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[2].genPE[0].P_reg[val]\(1),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(14),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[2].genPE[0].P_reg[val]\(15),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(12),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[2].genPE[0].P_reg[val]\(13),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(10),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[2].genPE[0].P_reg[val]\(11),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(8),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[2].genPE[0].P_reg[val]\(9),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(6),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[2].genPE[0].P_reg[val]\(7),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(4),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[2].genPE[0].P_reg[val]\(5),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(2),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[2].genPE[0].P_reg[val]\(3),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(0),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[2].genPE[0].P_reg[val]\(1),
      I3 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[2].genPE[0].P_reg[val]\(16),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(16),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(14),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[2].genPE[0].P_reg[val]\(15),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(12),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[2].genPE[0].P_reg[val]\(13),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(10),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[2].genPE[0].P_reg[val]\(11),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(8),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[2].genPE[0].P_reg[val]\(9),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\
    );
\genStages[2].genPE[0].Pf[ptr][5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[2].genPE[0].P_reg[val]\(6),
      I1 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[2].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[2].genPE[0].P_reg[val]\(7),
      O => \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\
    );
\genStages[2].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[op]\,
      Q => \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[2].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].cmp\,
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[2].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_4_n_0\
    );
\genStages[2].genPE[0].Pf_reg[ptr][5]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_0\,
      CO(6) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_1\,
      CO(5) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_2\,
      CO(4) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_3\,
      CO(3) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_4\,
      CO(2) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_5\,
      CO(1) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_6\,
      CO(0) => \genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_n_7\,
      DI(7) => \genStages[2].genPE[0].Pf[ptr][5]_i_5_n_0\,
      DI(6) => \genStages[2].genPE[0].Pf[ptr][5]_i_6_n_0\,
      DI(5) => \genStages[2].genPE[0].Pf[ptr][5]_i_7_n_0\,
      DI(4) => \genStages[2].genPE[0].Pf[ptr][5]_i_8_n_0\,
      DI(3) => \genStages[2].genPE[0].Pf[ptr][5]_i_9_n_0\,
      DI(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_10_n_0\,
      DI(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_11_n_0\,
      DI(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr][5]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[2].genPE[0].Pf[ptr][5]_i_13_n_0\,
      S(6) => \genStages[2].genPE[0].Pf[ptr][5]_i_14_n_0\,
      S(5) => \genStages[2].genPE[0].Pf[ptr][5]_i_15_n_0\,
      S(4) => \genStages[2].genPE[0].Pf[ptr][5]_i_16_n_0\,
      S(3) => \genStages[2].genPE[0].Pf[ptr][5]_i_17_n_0\,
      S(2) => \genStages[2].genPE[0].Pf[ptr][5]_i_18_n_0\,
      S(1) => \genStages[2].genPE[0].Pf[ptr][5]_i_19_n_0\,
      S(0) => \genStages[2].genPE[0].Pf[ptr][5]_i_20_n_0\
    );
\genStages[2].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000010000000000000000",
      INITP_01 => X"0000000100000000000000010000000000000000000000000000000000000000",
      INITP_02 => X"0000000000010000000100010000000000000001000000000000000100000000",
      INITP_03 => X"0000000000000001000000000000000100000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"388C31D92B2624731DC0170D105A09A742C83AE132FB2B14232D1B4713600B79",
      INIT_01 => X"37E231622AE324641DE4176510E60A6732D82C5025C71F3F18B6122E0BA5051D",
      INIT_02 => X"4C2341ED37B82D83234D19180EE204AD32672B3323FE1CCA15960E62072EFFF9",
      INIT_03 => X"4EE0445D39DA2F5724D41A510FCE054C335B2D602765216A1B6F15730F78097D",
      INIT_04 => X"3D6035C92E32269C1F05176E0FD7084047D63E82352E2BDA228619320FDD0689",
      INIT_05 => X"21BE1D5618ED1485101D0BB5074C02E44EFF44EF3ADF30D026C01CB012A10891",
      INIT_06 => X"53F749FB3FFF36032C07220B180F0E134A4440C8374C2DD024541AD8115C07E0",
      INIT_07 => X"466A3D8034952BAA22C019D510EA080037EA316B2AEC246C1DED176E10EF0A70",
      INIT_08 => X"4F2D45193B0530F026DC1CC812B408A037073036296622961BC514F50E240754",
      INIT_09 => X"35122EDF28AB22771C4416100FDD09A938D031F42B19243D1D6116850FAA08CE",
      INIT_0A => X"382630CB297022151ABA13600C0504AA4D3944573B76329529B320D217F00F0F",
      INIT_0B => X"32702C2D25E91FA61962131F0CDB069818671543121E0EFA0BD608B2058E026A",
      INIT_0C => X"443C3B8332CA2A112158189F0FE6072D304A2A4D244F1E51185412560C58065B",
      INIT_0D => X"54954ABC40E237092D302356197D0FA3436A393C2F0D24DE1AB010810653FC24",
      INIT_0E => X"1603131E103A0D550A71078C04A801C32FC829D323DE1DE917F412000C0B0616",
      INIT_0F => X"44933BBB32E22A0A2132185A0F8206AA33DF2C5824D21D4B15C50E3E06B7FF31",
      INIT_10 => X"4B9D40FF36612BC3212516870BE9014A3F5A37F4308E292821C21A5C12F60B90",
      INIT_11 => X"4B1B417937D62E3324911AEE114C07A93B8A3263293B201416EC0DC5049DFB76",
      INIT_12 => X"36732FEA296122D81C4F15C70F3E08B5135D10DF0E610BE2096406E6046701E9",
      INIT_13 => X"40CE396D320D2AAC234B1BEA148A0D294A603FB5350A2A5F1FB415090A5EFFB3",
      INIT_14 => X"393232282B1D24131D0915FF0EF507EB4F0945F63CE333CF2ABC21A918960F83",
      INIT_15 => X"38C72FD426E11DEE14FB0C080315FA2259A24C8A3F72325B2543182B0B13FDFB",
      INIT_16 => X"327C2AFD237D1BFD147D0CFD057EFDFE439A3B8533702B5B23461B31131C0B07",
      INIT_17 => X"48AB406738242FE1279E1F5A17170ED444413B25320928EC1FD016B40D97047B",
      INIT_18 => X"192015D7128E0F450BFD08B4056B0222520147943D2732BA284C1DDF13720905",
      INIT_19 => X"3A4F33342C1A25001DE616CC0FB208984DD643C439B22F9F258D1B7B11690756",
      INIT_1A => X"475E3F2F36FF2ED026A11E7116420E1336272FF129BA23841D4E171810E20AAC",
      INIT_1B => X"282D23101DF318D613B90E9C097F046346873CD1331B29661FB015FA0C44028E",
      INIT_1C => X"32CD2C93265A202119E813AF0D75073C37AA2ECA25EA1D0A142A0B4B026BF98B",
      INIT_1D => X"3AD534242D7326C12010195E12AD0BFB417239AF31EC2A2A22671AA412E10B1E",
      INIT_1E => X"13D811510EC90C4209BA073304AB022432B92B5D24001CA415470DEB068FFF32",
      INIT_1F => X"3F47364F2D5724601B6812700978008046123E0335F52DE725D81DCA15BB0DAD",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 5) => \genStages[2].genPE[0].P_reg[ptr]\(13 downto 6),
      ADDRARDADDR(4) => \genStages[2].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(1),
      DOUTPADOUTP(0) => \genStages[3].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[2].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[2].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(0),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(10),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(11),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(12),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(13),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(14),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(15),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(16),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(1),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(2),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(3),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(4),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(5),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(6),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(7),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(8),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[2].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].P_reg[val]\(9),
      Q => \genStages[2].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[3].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[3].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[3].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[3].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[3].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[3].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[3].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[3].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[3].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[3].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[3].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[3].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[3].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[3].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[3].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[3].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[3].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[3].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[3].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[3].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[2].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[3].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(4),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[3].genPE[0].P_reg[val]\(5),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(2),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[3].genPE[0].P_reg[val]\(3),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(0),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[3].genPE[0].P_reg[val]\(1),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(14),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[3].genPE[0].P_reg[val]\(15),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(12),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[3].genPE[0].P_reg[val]\(13),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(10),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[3].genPE[0].P_reg[val]\(11),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(8),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[3].genPE[0].P_reg[val]\(9),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(6),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[3].genPE[0].P_reg[val]\(7),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(4),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[3].genPE[0].P_reg[val]\(5),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(2),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[3].genPE[0].P_reg[val]\(3),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(0),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[3].genPE[0].P_reg[val]\(1),
      I3 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[3].genPE[0].P_reg[val]\(16),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(16),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(14),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[3].genPE[0].P_reg[val]\(15),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(12),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[3].genPE[0].P_reg[val]\(13),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(10),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[3].genPE[0].P_reg[val]\(11),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(8),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[3].genPE[0].P_reg[val]\(9),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\
    );
\genStages[3].genPE[0].Pf[ptr][4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[3].genPE[0].P_reg[val]\(6),
      I1 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[3].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[3].genPE[0].P_reg[val]\(7),
      O => \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\
    );
\genStages[3].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[op]\,
      Q => \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[3].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].cmp\,
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[3].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_4_n_0\
    );
\genStages[3].genPE[0].Pf_reg[ptr][4]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_0\,
      CO(6) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_1\,
      CO(5) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_2\,
      CO(4) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_3\,
      CO(3) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_4\,
      CO(2) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_5\,
      CO(1) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_6\,
      CO(0) => \genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_n_7\,
      DI(7) => \genStages[3].genPE[0].Pf[ptr][4]_i_5_n_0\,
      DI(6) => \genStages[3].genPE[0].Pf[ptr][4]_i_6_n_0\,
      DI(5) => \genStages[3].genPE[0].Pf[ptr][4]_i_7_n_0\,
      DI(4) => \genStages[3].genPE[0].Pf[ptr][4]_i_8_n_0\,
      DI(3) => \genStages[3].genPE[0].Pf[ptr][4]_i_9_n_0\,
      DI(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_10_n_0\,
      DI(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_11_n_0\,
      DI(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr][4]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[3].genPE[0].Pf[ptr][4]_i_13_n_0\,
      S(6) => \genStages[3].genPE[0].Pf[ptr][4]_i_14_n_0\,
      S(5) => \genStages[3].genPE[0].Pf[ptr][4]_i_15_n_0\,
      S(4) => \genStages[3].genPE[0].Pf[ptr][4]_i_16_n_0\,
      S(3) => \genStages[3].genPE[0].Pf[ptr][4]_i_17_n_0\,
      S(2) => \genStages[3].genPE[0].Pf[ptr][4]_i_18_n_0\,
      S(1) => \genStages[3].genPE[0].Pf[ptr][4]_i_19_n_0\,
      S(0) => \genStages[3].genPE[0].Pf[ptr][4]_i_20_n_0\
    );
\genStages[3].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000100000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000001000000000000000000000000000000050000000000000000",
      INITP_04 => X"0000000000000001000000000000000000000000000000050000000100000000",
      INITP_05 => X"0000000000000000000000050000000000000005000000010000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000100000000000000000000000100000000000000000000000000000005",
      INIT_00 => X"44C240CE3CDB38E834F431012D0E291A252721341D40194D155A11660D730980",
      INIT_01 => X"3A3936DF3386302C2CD32979262022C61F6D1C1318BA156012070EAD0B5407FA",
      INIT_02 => X"347A31362DF22AAE2769242520E11D9D1A58171413D0108C0D470A0306BF037B",
      INIT_03 => X"3981364233022FC22C832943260422C41F841C45190515C512860F460C0608C7",
      INIT_04 => X"3434309A2D00296625CC22311E971AFD176313C9102F0C9508FB056101C6FE2C",
      INIT_05 => X"4EB04995447B3F603A45352B30102AF525DA20C01BA5168A11700C55073A021F",
      INIT_06 => X"34DA31DC2EDF2BE128E425E622E91FEB1CED19F016F213F510F70DFA0AFC07FE",
      INIT_07 => X"51814C3F46FE41BC3C7B373931F82CB6277522341CF217B1126F0D2E07EC02AB",
      INIT_08 => X"4A2B458140D73C2D378332D92E2F298524DB20311B8716DD12330D8808DE0434",
      INIT_09 => X"3F463B7B37AF33E430182C4D288124B620EA1D1F1953158811BD0DF10A26065A",
      INIT_0A => X"51834C7B4773426B3D63385C33542E4C2944243C1F341A2C1525101D0B15060D",
      INIT_0B => X"22D820A41E701C3B1A0717D3159F136B11370F030CCF0A9B0867063203FE01CA",
      INIT_0C => X"4CA347E543273E6939AB34ED302F2B7126B321F51D37187913BB0EFD0A3F0581",
      INIT_0D => X"567651784C7A477C427E3D80388233842E862988248A1F8C1A8E159010920B94",
      INIT_0E => X"398A364A330B2FCB2C8C294C260C22CD1F8D1C4D190E15CE128F0F4F0C0F08D0",
      INIT_0F => X"48A544303FBA3B4536D0325A2DE5297024FA20851C10179A13250EB00A3B05C5",
      INIT_10 => X"38BB355331EB2E822B1A27B2244A20E11D791A1116A913400FD80C70090805A0",
      INIT_11 => X"51B24CA8479E42943D8A387F33752E6B296124571F4D1A431539102F0B25061B",
      INIT_12 => X"3A87371933AB303D2CD0296225F422861F181BAA183C14CE11610DF30A850717",
      INIT_13 => X"369F3385306B2D522A38271E240420EA1DD11AB7179D1483116A0E500B36081C",
      INIT_14 => X"4F714B004690421F3DAE393E34CD305C2BEB277B230A1E991A2915B811470CD7",
      INIT_15 => X"39FC364F32A12EF42B47279923EC203E1C9118E4153611890DDC0A2E068102D3",
      INIT_16 => X"1930179E160C147A12E711550FC30E310C9F0B0D097B07E9065704C5033301A1",
      INIT_17 => X"340130DF2DBE2A9C277A245821371E151AF317D114B0118E0E6C0B4A08290507",
      INIT_18 => X"31CA2ECB2BCC28CD25CE22D01FD11CD219D316D413D510D70DD80AD907DA04DB",
      INIT_19 => X"466B420E3DB2395534F8309C2C3F27E323861F2A1ACD167112140DB8095B04FF",
      INIT_1A => X"45F640DE3BC736B031992C81276A22531D3C1824130D0DF608DE03C7FEB0F999",
      INIT_1B => X"570C521F4D32484643593E6C397F34932FA62AB925CD20E01BF31706121A0D2D",
      INIT_1C => X"31452E4A2B502856255B22611F661C6C19721677137D10820D880A8D07930499",
      INIT_1D => X"16BC154A13D7126510F30F810E0E0C9C0B2A09B8084506D3056103EF027D010A",
      INIT_1E => X"35C131FD2E3A2A7726B322F01F2D1B6A17A613E310200C5C089904D60112FD4F",
      INIT_1F => X"46C9425D3DF13984351830AC2C4027D423681EFC1A90162411B80D4C08E00474",
      INIT_20 => X"41343D8139CE361B32682EB52B02274F239B1FE81C35188214CF111C0D6909B6",
      INIT_21 => X"4E4448F543A63E57390833B92E6A291B23CC1E7D192E13DF0E90094103F2FEA3",
      INIT_22 => X"3DD4394034AD30192B8526F1225E1DCA193614A2100F0B7B06E70254FDC0F92C",
      INIT_23 => X"4D8448B343E13F103A3F356D309C2BCB26FA22281D57188613B40EE30A120540",
      INIT_24 => X"13FD12BE117F103F0F000DC10C820B430A0308C407850646050703C802880149",
      INIT_25 => X"381534D1318C2E482B0427BF247B21361DF21AAD1769142410E00D9B0A570712",
      INIT_26 => X"4D0B47B5425F3D0A37B4325F2D0927B4225E1D0917B3125E0D0807B3025DFD08",
      INIT_27 => X"42A63EF63B46379533E530342C8428D4252321731DC31A12166212B20F010B51",
      INIT_28 => X"514D4CC4483A43B13F273A9E3614318B2D01287823EE1F651ADB165211C80D3E",
      INIT_29 => X"3AF4376F33EA30652CE0295B25D622511ECC1B4717C2143D10B80D3209AD0628",
      INIT_2A => X"5CE8565C4FD0494442B83C2C35A02F15288921FD1B7114E50E5907CD0141FAB5",
      INIT_2B => X"3B04368A32112D97291E24A4202B1BB1173812BE0E4509CB055200D9FC5FF7E6",
      INIT_2C => X"459F41943D8A397F3575316A2D602955254B21401D36192B152111170D0C0902",
      INIT_2D => X"345C309C2CDC291D255D219D1DDD1A1D165D129D0EDD0B1E075E039EFFDEFC1E",
      INIT_2E => X"468841FA3D6C38DE34502FC12B3326A522171D8918FB146C0FDE0B5006C20234",
      INIT_2F => X"4ABB469A42783E573A35361331F22DD029AE258D216B1D491928150610E50CC3",
      INIT_30 => X"549D4F664A2F44F93FC23A8C3555301E2AE825B1207A1B44160D10D70BA00669",
      INIT_31 => X"19F2184E16A91505136011BC10180E730CCF0B2B098607E2063D049902F50150",
      INIT_32 => X"505B4B524649413F3C36372D32242D1B281223091DFF18F613ED0EE409DB04D2",
      INIT_33 => X"3C15388834FB316E2DE12A5426C7233A1FAD1C201893150611780DEB0A5E06D1",
      INIT_34 => X"37B43499317E2E632B48282D251221F71EDC1BC118A6158B12700F550C3A091F",
      INIT_35 => X"496A4552413B3D23390B34F430DC2CC428AD2495207D1C65184E1436101E0C07",
      INIT_36 => X"48F5441A3F3F3A64358930AE2BD326F8221D1D421867138C0EB109D604FB0020",
      INIT_37 => X"297426E6245721C91F3A1CAC1A1D178F150012720FE40D550AC7083805AA031B",
      INIT_38 => X"39E2357231022C92282223B21F421AD2166211F30D83091304A30033FBC3F753",
      INIT_39 => X"345B313E2E222B0527E824CC21AF1E931B761859153D12200F040BE708CA05AE",
      INIT_3A => X"43633F813BA037BF33DD2FFC2C1A2839245720761C9518B314D210F00D0F092D",
      INIT_3B => X"3C82392935D032782F1F2BC6286D251521BC1E631B0B17B2145911000DA80A4F",
      INIT_3C => X"349030E22D34298525D722291E7B1ACD171E13700FC20C14086604B70109FD5B",
      INIT_3D => X"147A133611F210AF0F6B0E270CE30BA00A5C091807D40691054D040902C60182",
      INIT_3E => X"4815440E40073C0037F933F12FEA2BE327DC23D51FCD1BC617BF13B80FB10BA9",
      INIT_3F => X"41853D09388D34112F952B19269E22221DA6192A14AE10320BB6073A02BEFE42",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 5) => \genStages[3].genPE[0].P_reg[ptr]\(13 downto 5),
      ADDRARDADDR(4) => \genStages[3].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[4].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(1),
      DOUTPADOUTP(0) => \genStages[4].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[3].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[3].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(0),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(10),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(11),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(12),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(13),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(14),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(15),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(16),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(1),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(2),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(3),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(4),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(5),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(6),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(7),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(8),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[3].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].P_reg[val]\(9),
      Q => \genStages[3].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[4].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[4].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[4].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[4].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[4].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[4].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[4].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[4].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[4].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[4].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[4].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[4].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[4].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[4].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[4].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[4].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[4].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[4].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[4].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[4].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[3].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[4].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(4),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[4].genPE[0].P_reg[val]\(5),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(2),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[4].genPE[0].P_reg[val]\(3),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(0),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[4].genPE[0].P_reg[val]\(1),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(14),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[4].genPE[0].P_reg[val]\(15),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(12),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[4].genPE[0].P_reg[val]\(13),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(10),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[4].genPE[0].P_reg[val]\(11),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(8),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[4].genPE[0].P_reg[val]\(9),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(6),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[4].genPE[0].P_reg[val]\(7),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(4),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[4].genPE[0].P_reg[val]\(5),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(2),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[4].genPE[0].P_reg[val]\(3),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(0),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[4].genPE[0].P_reg[val]\(1),
      I3 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[4].genPE[0].P_reg[val]\(16),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(16),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(14),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[4].genPE[0].P_reg[val]\(15),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(12),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[4].genPE[0].P_reg[val]\(13),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(10),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[4].genPE[0].P_reg[val]\(11),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(8),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[4].genPE[0].P_reg[val]\(9),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\
    );
\genStages[4].genPE[0].Pf[ptr][3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[4].genPE[0].P_reg[val]\(6),
      I1 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[4].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[4].genPE[0].P_reg[val]\(7),
      O => \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\
    );
\genStages[4].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[op]\,
      Q => \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[4].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].cmp\,
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[4].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_4_n_0\
    );
\genStages[4].genPE[0].Pf_reg[ptr][3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_0\,
      CO(6) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_1\,
      CO(5) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_2\,
      CO(4) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_3\,
      CO(3) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_4\,
      CO(2) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_5\,
      CO(1) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_6\,
      CO(0) => \genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_n_7\,
      DI(7) => \genStages[4].genPE[0].Pf[ptr][3]_i_5_n_0\,
      DI(6) => \genStages[4].genPE[0].Pf[ptr][3]_i_6_n_0\,
      DI(5) => \genStages[4].genPE[0].Pf[ptr][3]_i_7_n_0\,
      DI(4) => \genStages[4].genPE[0].Pf[ptr][3]_i_8_n_0\,
      DI(3) => \genStages[4].genPE[0].Pf[ptr][3]_i_9_n_0\,
      DI(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_10_n_0\,
      DI(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_11_n_0\,
      DI(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr][3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[4].genPE[0].Pf[ptr][3]_i_13_n_0\,
      S(6) => \genStages[4].genPE[0].Pf[ptr][3]_i_14_n_0\,
      S(5) => \genStages[4].genPE[0].Pf[ptr][3]_i_15_n_0\,
      S(4) => \genStages[4].genPE[0].Pf[ptr][3]_i_16_n_0\,
      S(3) => \genStages[4].genPE[0].Pf[ptr][3]_i_17_n_0\,
      S(2) => \genStages[4].genPE[0].Pf[ptr][3]_i_18_n_0\,
      S(1) => \genStages[4].genPE[0].Pf[ptr][3]_i_19_n_0\,
      S(0) => \genStages[4].genPE[0].Pf[ptr][3]_i_20_n_0\
    );
\genStages[4].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000005",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000005500000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000500000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000005500000000000000050000000000000000",
      INITP_09 => X"0000000000000000000000000000000500000000000000000000000000000000",
      INITP_0A => X"0000000000000155000000000000001500000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000150000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000100000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000155",
      INITP_0F => X"0000000000000005000000000000000000000000000000000000000000000005",
      INIT_00 => X"2624242A223020371E3D1C431A4A18501656145D126310690E700C760A7C0883",
      INIT_01 => X"45BF43C541CB3FD23DD83BDE39E537EB35F133F831FE30042E0B2C112A17281E",
      INIT_02 => X"20431E971CEA1B3D199017E41637148A12DD11310F840DD70C2A0A7E08D10724",
      INIT_03 => X"3B0F396237B63609345C32AF31032F562DA92BFC2A5028A326F62549239D21F0",
      INIT_04 => X"1B29198717E5164314A112FF115D0FBB0E180C760AD40932079005EE044C02AA",
      INIT_05 => X"354B33A9320730652EC32D212B7F29DC283A269824F6235421B220101E6E1CCC",
      INIT_06 => X"20541EB41D151B7519D51835169514F5135611B610160E760CD60B37099707F7",
      INIT_07 => X"3A5138B13712357233D2323230922EF32D532BB32A13287326D32534239421F4",
      INIT_08 => X"184A167D14B012E211150F480D7B0BAE09E108140647047A02AD00E0FF13FD46",
      INIT_09 => X"351A334D31802FB32DE62C192A4C287F26B224E52318214B1F7E1DB11BE41A17",
      INIT_0A => X"2721249422061F791CEC1A5E17D1154412B610290D9C0B0E088105F3036600D9",
      INIT_0B => X"4FF74D6A4ADC484F45C1433440A73E193B8C38FF367133E431572EC92C3C29AE",
      INIT_0C => X"1DAD1C2E1AAF193017B2163314B4133511B610380EB90D3A0BBB0A3D08BE073F",
      INIT_0D => X"3599341B329C311D2F9E2E1F2CA12B2229A3282426A6252723A8222920AA1F2C",
      INIT_0E => X"28C52625238420E31E421BA21901166013C0111F0E7E0BDD093D069C03FB015A",
      INIT_0F => X"52D150304D904AEF484E45AD430D406C3DCB3B2A388A35E9334830A82E072B66",
      INIT_10 => X"260523B0215B1F061CB11A5C180715B2135D11080EB30C5E0A0907B4055F030A",
      INIT_11 => X"4B56490146AC445742023FAD3D583B0338AE3659340431AE2F592D042AAF285A",
      INIT_12 => X"21DD1FF71E121C2C1A461861167B149512AF10CA0EE40CFE0B180933074D0567",
      INIT_13 => X"40393E533C6D3A8838A236BC34D632F1310B2F252D402B5A2974278E25A923C3",
      INIT_14 => X"2A862802257E22FA20761DF21B6E18EA166713E3115F0EDB0C5709D3074F04CB",
      INIT_15 => X"52C550414DBD4B3948B5463143AD41293EA53C21399E371A349632122F8E2D0A",
      INIT_16 => X"11C410AA0F900E760D5C0C420B280A0E08F407DA06BF05A5048B03710257013D",
      INIT_17 => X"2365224B213120171EFD1DE31CC81BAE1A94197A18601746162C151213F812DE",
      INIT_18 => X"27E22583232420C51E661C0719A8174914EA128B102C0DCD0B6E090F06B00451",
      INIT_19 => X"4DD24B73491446B5445641F73F983D393ADA387B361C33BD315E2EFF2CA02A41",
      INIT_1A => X"2FC52D462AC7284825C9234A20CB1E4C1BCD194E16CF145011D10F520CD30A54",
      INIT_1B => X"57B6553752B850394DBA4B3B48BC463D43BE413F3EC03C4139C2374334C33244",
      INIT_1C => X"205D1EBD1D1D1B7E19DE183E169E14FE135F11BF101F0E7F0CDF0B3F09A00800",
      INIT_1D => X"3A5A38BA371A357A33DB323B309B2EFB2D5B2BBC2A1C287C26DC253C239D21FD",
      INIT_1E => X"261823DD21A21F681D2D1AF218B8167D144212080FCD0D930B58091D06E304A8",
      INIT_1F => X"49C24788454D431240D83E9D3C623A2837ED35B23378313D2F022CC82A8D2852",
      INIT_20 => X"1E531C9F1AEB1937178315CF141B126610B20EFE0D4A0B9609E2082E067A04C5",
      INIT_21 => X"399537E1362D347932C531112F5C2DA82BF42A40288C26D82524237021BB2007",
      INIT_22 => X"2AA4281F259A231520901E0B1B861901167C13F711720EED0C6809E3075E04D9",
      INIT_23 => X"52F4506F4DEA4B6548E0465B43D641513ECC3C4739C2373D34B832332FAE2D29",
      INIT_24 => X"1FF41E3D1C861ACF1918176115AA13F3123C10850ECE0D170B6009A907F2063B",
      INIT_25 => X"3B6339AC37F5363E348732D031192F622DAB2BF42A3D288626CF2518236121AA",
      INIT_26 => X"1E971D0A1B7D19F0186416D7154A13BD123010A30F160D890BFC0A6F08E30756",
      INIT_27 => X"376535D9344C32BF31322FA52E182C8B2AFE297127E4265824CB233E21B12024",
      INIT_28 => X"2D082ACF2897265F242621EE1FB61D7D1B45190C16D4149C1263102B0DF30BBA",
      INIT_29 => X"508D4E554C1D49E447AC4574433B41033ECB3C923A5A382135E933B131782F40",
      INIT_2A => X"1D7C1BA619CF17F81622144B1274109E0EC70CF00B190943076C059503BF01E8",
      INIT_2B => X"3AE83911373A3564338D31B62FDF2E092C322A5B288526AE24D72301212A1F53",
      INIT_2C => X"0D040C3B0B720AA909E00917084E078506BC05F3052A0461039802CF0206013D",
      INIT_2D => X"199418CB18021739167015A714DE1415134C128311BA10F110280F5F0E960DCD",
      INIT_2E => X"1BBC1A2B189A1709157813E7125610C50F350DA40C130A8208F1076005CF043E",
      INIT_2F => X"34CA333931A830172E862CF52B6429D3284326B22521239021FF206E1EDD1D4C",
      INIT_30 => X"1A9319131794161514951316119610170E970D180B990A19089A071A059B041B",
      INIT_31 => X"3289310A2F8B2E0B2C8C2B0C298D280E268E250F238F221020901F111D921C12",
      INIT_32 => X"249D226F20411E131BE419B61788155A132B10FD0ECF0CA00A720844061603E7",
      INIT_33 => X"47824554432540F73EC93C9A3A6C383E361033E131B32F852D572B2828FA26CC",
      INIT_34 => X"1E811BF6196A16DE145311C70F3B0CB00A240799050D0281FFF6FD6AFADEF853",
      INIT_35 => X"473C44B042243F993D0D3A8137F6356A32DE30532DC72B3C28B026242399210D",
      INIT_36 => X"30E12E6B2BF4297E27082491221B1FA51D2E1AB8184215CB135510DE0E680BF2",
      INIT_37 => X"584755D0535A50E44E6D4BF74981470A4494421E3FA73D313ABB384435CE3357",
      INIT_38 => X"1A3018B3173615B9143B12BE11410FC40E470CC90B4C09CF085206D4055703DA",
      INIT_39 => X"320330862F092D8C2C0F2A9129142797261A249D231F21A220251EA81D2B1BAD",
      INIT_3A => X"0B870ACD0A14095B08A207E90730067705BE0504044B039202D90220016700AE",
      INIT_3B => X"1718165F15A614ED1434137B12C21209114F10960FDD0F240E6B0DB20CF90C40",
      INIT_3C => X"189716B514D412F211100F2F0D4D0B6C098A07A805C703E502030022FE40FC5E",
      INIT_3D => X"36B134D032EE310D2F2B2D492B68298627A425C323E121FF201E1E3C1C5A1A79",
      INIT_3E => X"2483224D20171DE11BAB1975173F150912D3109D0E670C3109FB07C5058F0359",
      INIT_3F => X"47E445AE437841423F0C3CD63AA03869363333FD31C72F912D5B2B2528EF26B9",
      INIT_40 => X"248822AF20D51EFC1D221B49196F179615BC13E3120910300E560C7D0AA308CA",
      INIT_41 => X"422040473E6D3C943ABA38E13707352E3354317B2FA12DC82BEE2A15283B2662",
      INIT_42 => X"252022781FD11D291A8217DA1533128B0FE40D3C0A9507ED0546029EFFF7FD4F",
      INIT_43 => X"4F984CF14A4947A244FA42533FAB3D043A5C37B5350D32662FBE2D172A6F27C7",
      INIT_44 => X"1A5B181115C7137E11340EEA0CA00A56080C05C20378012FFEE5FC9BFA51F807",
      INIT_45 => X"3EF93CAF3A65381B35D13388313E2EF42CAA2A60281625CC238321391EEF1CA5",
      INIT_46 => X"282E25C5235D20F41E8B1C2319BA175114E9128010170DAF0B4608DD0675040C",
      INIT_47 => X"4EB84C5049E7477E451642AD40443DDC3B73390A36A2343931D02F682CFF2A96",
      INIT_48 => X"0A5309B40914087507D50735069605F6055704B70417037802D80239019900F9",
      INIT_49 => X"144D13AD130E126E11CE112F108F0FF00F500EB00E110D710CD20C320B920AF3",
      INIT_4A => X"1EC31D211B7E19DC183A169814F5135311B1100F0E6C0CCA0B28098607E40641",
      INIT_4B => X"38E7374435A23400325E30BB2F192D772BD52A32289026EE254C23AA22072065",
      INIT_4C => X"23B421091E5E1BB41909165E13B311080E5E0BB30908065D03B30108FE5DFBB2",
      INIT_4D => X"4E604BB5490A466043B5410A3E5F3BB5390A365F33B4310A2E5F2BB42909265F",
      INIT_4E => X"260F2437225F20871EAF1CD71AFE1926174E1576139E11C50FED0E150C3D0A65",
      INIT_4F => X"439241BA3FE23E0A3C323A5A388136A934D132F931212F482D702B9829C027E8",
      INIT_50 => X"2E242BDF299A2755251122CC20871E421BFD19B91774152F12EA10A60E610C1C",
      INIT_51 => X"5270502B4DE64BA2495D471844D3428E404A3E053BC0397B373734F232AD3068",
      INIT_52 => X"1FAD1DEA1C281A6518A316E0151E135B11990FD60E140C510A8F08CC070A0547",
      INIT_53 => X"3BD53A133850368E34CB330931462F842DC12BFF2A3C287A26B724F523322170",
      INIT_54 => X"2A2C26E623A0205A1D1419CE168813420FFC0CB60970062A02E4FF9EFC58F912",
      INIT_55 => X"5E8B5B4557FF54B951734E2D4AE747A1445B41153DCF3A89374333FD30B82D72",
      INIT_56 => X"1856161A13DD11A00F630D270AEA08AD0670043401F7FFBAFD7DFB41F904F6C7",
      INIT_57 => X"3C2239E537A9356C332F30F22EB62C792A3C27FF25C3238621491F0D1CD01A93",
      INIT_58 => X"264E24482243203E1E391C331A2E18291624141E121910140E0F0C090A0407FF",
      INIT_59 => X"46A1449C429740923E8D3C873A82387D36783472326D30682E632C5D2A582853",
      INIT_5A => X"174D156D138D11AD0FCD0DED0C0E0A2E084E066E048E02AE00CEFEEEFD0EFB2E",
      INIT_5B => X"354C336C318C2FAC2DCC2BEC2A0D282D264D246D228D20AD1ECD1CED1B0D192D",
      INIT_5C => X"233B20F31EAC1C651A1E17D71590134911020EBB0C740A2D07E5059E03570110",
      INIT_5D => X"47AC4565431E40D73E903C483A0137BA3573332C30E52E9E2C572A1027C92582",
      INIT_5E => X"2AB728A626952484227420631E521C411A30181F160F13FE11ED0FDC0DCB0BBB",
      INIT_5F => X"4BC449B347A24591438141703F5F3D4E3B3D392C371C350B32FA30E92ED82CC8",
      INIT_60 => X"2C35299A26FF246321C81F2D1C9219F6175B14C012240F890CEE0A5207B7051C",
      INIT_61 => X"55EA534F50B44E184B7D48E2464643AB41103E753BD9393E36A33407316C2ED1",
      INIT_62 => X"0D380C660B940AC109EF091D084B077906A705D405020430035E028C01B900E7",
      INIT_63 => X"1A5B198918B717E417121640156E149C13CA12F71225115310810FAF0EDC0E0A",
      INIT_64 => X"295426CF244B21C61F421CBD1A3917B4153012AB10260DA20B1D089906140390",
      INIT_65 => X"519D4F184C944A0F478B450642823FFD3D793AF4386F35EB336630E22E5D2BD9",
      INIT_66 => X"20901EC91D031B3C197617AF15E91422125C10950ECF0D080B42097B07B505EE",
      INIT_67 => X"3CF83B32396B37A535DE34183251308B2EC42CFE2B37297127AA25E4241D2256",
      INIT_68 => X"1FA31E151C881AFA196D17DF165214C4133611A9101B0E8E0D000B7309E50858",
      INIT_69 => X"387B36ED356033D2324530B72F2A2D9C2C0F2A8128F4276625D9244B22BE2130",
      INIT_6A => X"29B227A7259B238F21831F771D6B1B6019541748153C133011240F180D0D0B01",
      INIT_6B => X"4A7048644658444C424140353E293C1D3A11380535FA33EE31E22FD62DCA2BBE",
      INIT_6C => X"235420E61E791C0B199E173014C312560FE80D7B0B0D08A0063203C50157FEEA",
      INIT_6D => X"4A2B47BE455042E340763E083B9B392D36C0345231E52F772D0A2A9C282F25C1",
      INIT_6E => X"15A4145D131611CE10870F400DF90CB10B6A0A2308DC0795064D050603BF0278",
      INIT_6F => X"2A1828D02789264224FB23B3226C21251FDE1E971D4F1C081AC1197A183216EB",
      INIT_70 => X"177E1546130F10D70E9F0C670A2F07F705BF0387014FFF17FCDFFAA7F86FF637",
      INIT_71 => X"3AFE38C6368E3456321E2FE62DAE2B76293E270624CE2296205E1E261BEE19B6",
      INIT_72 => X"1C3D1AAF192117921604147612E711590FCB0E3C0CAE0B2009920803067504E7",
      INIT_73 => X"35223394320530772EE92D5A2BCC2A3E28B0272125932405227620E81F5A1DCB",
      INIT_74 => X"2550235F216E1F7E1D8D1B9C19AC17BB15CA13D911E90FF80E070C160A260835",
      INIT_75 => X"445B426B407A3E893C983AA838B736C634D632E530F42F032D132B2229312741",
      INIT_76 => X"229220E61F3A1D8D1BE11A34188816DC152F138311D7102A0E7E0CD20B250979",
      INIT_77 => X"3D583BAC39FF385336A734FA334E31A12FF52E492C9C2AF02944279725EB243F",
      INIT_78 => X"180A1633145C128510AE0ED70CFF0B280951077A05A303CC01F5001EFE47FC70",
      INIT_79 => X"357C33A431CD2FF62E1F2C482A71289A26C324EC2315213D1F661D8F1BB819E1",
      INIT_7A => X"0AAD0A0B096908C70825078406E20640059E04FC045A03B80316027501D30131",
      INIT_7B => X"14CB1429138712E5124311A11100105E0FBC0F1A0E780DD60D340C920BF10B4F",
      INIT_7C => X"28DE26DA24D622D320CF1ECC1CC81AC418C116BD14BA12B610B20EAF0CAB0AA8",
      INIT_7D => X"491747144510430C41093F053D023AFE38FA36F734F332F030EC2EE82CE52AE1",
      INIT_7E => X"1EC51C871A49180B15CD138F11510F130CD50A970859061B03DD019FFF61FD23",
      INIT_7F => X"42A440663E283BEA39AC376E353032F230B42E762C3829FB27BD257F23412103",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 5) => \genStages[4].genPE[0].P_reg[ptr]\(13 downto 4),
      ADDRARDADDR(4) => \genStages[4].genPE[0].cmp\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000001111111111111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0001",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTADOUT_UNCONNECTED\(31 downto 16),
      DOUTADOUT(15 downto 0) => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \genStages[5].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[4].genPE[0].Pf_reg[ptr]_rep_bsel_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[4].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(0),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(10),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(11),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(12),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(13),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(14),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(15),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(16),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(1),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(2),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(3),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(4),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(5),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(6),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(7),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(8),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[4].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].P_reg[val]\(9),
      Q => \genStages[4].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[5].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[5].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(3),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[5].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[5].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[5].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[5].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[5].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[5].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[5].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[5].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[5].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[5].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[5].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[5].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[5].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[5].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[5].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[5].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[5].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[5].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[4].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[5].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(4),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[5].genPE[0].P_reg[val]\(5),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(2),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[5].genPE[0].P_reg[val]\(3),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(0),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[5].genPE[0].P_reg[val]\(1),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(14),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[5].genPE[0].P_reg[val]\(15),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(12),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[5].genPE[0].P_reg[val]\(13),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(10),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[5].genPE[0].P_reg[val]\(11),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(8),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[5].genPE[0].P_reg[val]\(9),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(6),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[5].genPE[0].P_reg[val]\(7),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(4),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[5].genPE[0].P_reg[val]\(5),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(2),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[5].genPE[0].P_reg[val]\(3),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(0),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[5].genPE[0].P_reg[val]\(1),
      I3 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[5].genPE[0].P_reg[val]\(16),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(16),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(14),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[5].genPE[0].P_reg[val]\(15),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(12),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[5].genPE[0].P_reg[val]\(13),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(10),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[5].genPE[0].P_reg[val]\(11),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(8),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[5].genPE[0].P_reg[val]\(9),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\
    );
\genStages[5].genPE[0].Pf[ptr][2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[5].genPE[0].P_reg[val]\(6),
      I1 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[5].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[5].genPE[0].P_reg[val]\(7),
      O => \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\
    );
\genStages[5].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[op]\,
      Q => \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[5].genPE[0].Pf_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(10),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(11),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(12),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(13),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].cmp\,
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[5].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_4_n_0\
    );
\genStages[5].genPE[0].Pf_reg[ptr][2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_0\,
      CO(6) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_1\,
      CO(5) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_2\,
      CO(4) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_3\,
      CO(3) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_4\,
      CO(2) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_5\,
      CO(1) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_6\,
      CO(0) => \genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_n_7\,
      DI(7) => \genStages[5].genPE[0].Pf[ptr][2]_i_5_n_0\,
      DI(6) => \genStages[5].genPE[0].Pf[ptr][2]_i_6_n_0\,
      DI(5) => \genStages[5].genPE[0].Pf[ptr][2]_i_7_n_0\,
      DI(4) => \genStages[5].genPE[0].Pf[ptr][2]_i_8_n_0\,
      DI(3) => \genStages[5].genPE[0].Pf[ptr][2]_i_9_n_0\,
      DI(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_10_n_0\,
      DI(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_11_n_0\,
      DI(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr][2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[5].genPE[0].Pf[ptr][2]_i_13_n_0\,
      S(6) => \genStages[5].genPE[0].Pf[ptr][2]_i_14_n_0\,
      S(5) => \genStages[5].genPE[0].Pf[ptr][2]_i_15_n_0\,
      S(4) => \genStages[5].genPE[0].Pf[ptr][2]_i_16_n_0\,
      S(3) => \genStages[5].genPE[0].Pf[ptr][2]_i_17_n_0\,
      S(2) => \genStages[5].genPE[0].Pf[ptr][2]_i_18_n_0\,
      S(1) => \genStages[5].genPE[0].Pf[ptr][2]_i_19_n_0\,
      S(0) => \genStages[5].genPE[0].Pf[ptr][2]_i_20_n_0\
    );
\genStages[5].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(3),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(8),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[ptr]\(9),
      Q => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\,
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"6B5294AD6B5294AD95AD6A52B5A94AD6A56A56A56AD4AD4A5555555555555556",
      INITP_01 => X"925B6DB4924B6DB4D2DA5A5A5A5A5A5A49692DA5B4B692D2AD54AAD54AAD54AA",
      INITP_02 => X"C99B33664CD99B32969692D2D2D2D25A56AAAA955552AAAAA95A95A95A95A95A",
      INITP_03 => X"4AA552AD56AB55AA6B5A94A56B5A94A569696969696969694A56B5A94A56B529",
      INITP_04 => X"D694B5A52D296B4A952A54A952A54A95B496969692D2D2DA54A952B56AD5A952",
      INITP_05 => X"A52D6B4A52D694A5C739CE738C6318E7AA5552AAD556AA95D54AA552A954AA55",
      INITP_06 => X"5AD2D696B4B5A5ADA4B49692D25A4B492AA554AA9552AA552D2D2D2D2D2D2D2D",
      INITP_07 => X"52A955AAD54AA556AAAB5554AAAA55558E31C638C71CE39C4B4B496969696969",
      INITP_08 => X"94A5294B5AD6B5ADA54A952A54A952A52496DB6DB6DB6DB656AAB5552AA9554A",
      INITP_09 => X"5552AA9554AAB555DB6DB6DB6DB6DB6DA56B5295AD6A52B538F1C70E38F1C78E",
      INITP_0A => X"56AB54AA55AAD52AC718E31C638C718E54AB54AA55AA552AD5AB54A956AD52A5",
      INITP_0B => X"552AAAAAAA5555556AD52A54A952AD5AA5555AAAA5555AAAAAA9555555555555",
      INITP_0C => X"A954AA55AAD56AB52D2D2D25A5A5A5B4318CE739CC6319CE6925B6D24B6D2496",
      INITP_0D => X"6D9249B6C926DB645AD294A5AD694A5A55555555556AAAAA29694B5A52D694B5",
      INITP_0E => X"95A95A952B52B52B56AAAAAAAB555555B4A5AD296B4A5AD2A954AA552A954AA5",
      INITP_0F => X"956AB54AB54AA55AAAAAAAAAAAAAAAAA0E38E3C71C78E38FD556AA9554AAB555",
      INIT_00 => X"A2A5A9ACAFB2B5B8BCBFC2C5C8CBCFD2D5D8DBDEE2E5E8EBEEF1F5F8FBFE0104",
      INIT_01 => X"3D4043464A4D505356595D606366696C707376797C7F8386898C8F9296999C9F",
      INIT_02 => X"AED8022B557FA8D2FB254F78A2CCF51F49729CC5EF19426C96BFE9123C668FB9",
      INIT_03 => X"7AA4CEF7214A749EC7F11B446E97C1EB143E6891BBE50E38618BB5DE08325B85",
      INIT_04 => X"92C1F01F4E7DACDB09386796C5F4235281B0DF0E3D6C9BCAF8275685B4E31241",
      INIT_05 => X"B4E31241709FCDFC2B5A89B8E7164574A3D201305F8EBDEB1A4978A7D6053463",
      INIT_06 => X"BCEC1C4C7DADDD0D3D6D9DCDFD2D5D8EBEEE1E4E7EAEDE0E3E6E9FCFFF2F5F8F",
      INIT_07 => X"B9E9194A7AAADA0A3A6A9ACAFA2A5B8BBBEB1B4B7BABDB0B3B6C9CCCFC2C5C8C",
      INIT_08 => X"BDD6F009233C566F89A2BCD5EF08223B546E87A1BAD4ED07203A536D86A0B9D3",
      INIT_09 => X"8EA7C1DAF40D27405A738CA6BFD9F20C253F58728BA5BED8F10B243E57708AA3",
      INIT_0A => X"C47E37F0AA631CD68F4802BB742EE7A05A13CC863FF8B26B24DD975009C37C35",
      INIT_0B => X"9A540DC67F39F2AB651ED7914A03BD762FE9A25B15CE8741FAB36D26DF99520B",
      INIT_0C => X"0C4D8ECE0F5090D1115293D3145495D6165797D819599ADA1B5C9CDD1D5E9FDF",
      INIT_0D => X"F93A7ABBFC3C7DBDFE3F7FC0004182C2034384C5054686C7084889C90A4B8BCC",
      INIT_0E => X"6E1DCD7C2CDC8B3BEB9A4AFAA95908B86817C77726D68635E59444F4A35303B2",
      INIT_0F => X"7929D88838E79747F6A65605B56414C47323D38232E29141F0A050FFAF5F0EBE",
      INIT_10 => X"9B70461BF1C69B71461CF1C79C72471DF2C89D73481EF3C99E74491FF4CA9F75",
      INIT_11 => X"EBC1966C4117ECC2976C4217EDC2986D4318EEC3996E4419EFC49A6F451AF0C5",
      INIT_12 => X"5764717E8B98A5B3C0CDDAE7F4010F1C293643505D6B7885929FACB9C6D4E1EE",
      INIT_13 => X"B2BFCDDAE7F4010E1B283643505D6A7784929FACB9C6D3E0EEFB0815222F3C4A",
      INIT_14 => X"27E5A3611FDD9B5917D593510FCD8B4908C6844200BE7C3AF8B67432F0AE6C2A",
      INIT_15 => X"6624E2A05E1CDA985614D2904E0CCA884604C2803EFDBB7937F5B3712FEDAB69",
      INIT_16 => X"0A7DF063D649BC2FA21588FB6EE154C73AAD20930679EC5FD245B82B9E1184F7",
      INIT_17 => X"AB1E910477EA5DD043B6299C0F82F568DB4EC134A71A8D0073E659CC3FB22598",
      INIT_18 => X"7A4B1BECBC8C5D2DFECE9F6F4010E1B1825223F3C494653506D6A7774818E9B9",
      INIT_19 => X"6A3B0BDCAC7D4D1EEEBF8F603001D1A2724313E4B4855526F6C797683809D9AA",
      INIT_1A => X"6526E6A76728E8A9692AEAAB6B2CECAD6D2EEEAF6F30F0B07131F2B27333F4B4",
      INIT_1B => X"5616D7975718D899591ADA9B5B1CDC9D5D1EDE9F5F20E0A16122E2A36324E4A5",
      INIT_1C => X"C5F5255585B5E5164676A6D606366696C6F7275787B7E7174777A7D808386898",
      INIT_1D => X"C2F2225282B2E2124373A3D303336393C3F3245484B4E4144474A4D405356595",
      INIT_1E => X"A6896C4E3114F6D9BC9E816446290CEED1B496795C3F2104E7C9AC8F71543719",
      INIT_1F => X"513416F9DCBEA18466492C0EF1D4B6997C5E412406E9CCAE917456391CFEE1C4",
      INIT_20 => X"C0E60C32587EA4CAF0163C6288ADD3F91F456B91B7DD03294F759BC1E70D3258",
      INIT_21 => X"02284E749AC0E60C32587EA3C9EF153B6187ADD3F91F456B91B7DD03284E749A",
      INIT_22 => X"4503C07E3BF9B67431EFAC6A27E4A25F1DDA985513D08E4B09C68441FFBC7A37",
      INIT_23 => X"955310CE8B4906C4813FFCBA7735F2B06D2BE8A66321DE9C5917D4924F0DCA88",
      INIT_24 => X"6186AACFF3183C6185AACFF3183C6185AACEF3173C6085A9CEF3173C6085A9CE",
      INIT_25 => X"D0F5193E6287ABD0F4193E6287ABD0F4193D6286ABCFF4183D6286ABCFF4183D",
      INIT_26 => X"FA346DA7E11A548DC7003A73ADE7205A93CD064079B3EC266099D30C467FB9F2",
      INIT_27 => X"C9023C75AFE8225C95CF08427BB5EE28629BD50E4881BBF42E67A1DB144E87C1",
      INIT_28 => X"967A5D412509EDD1B4987C6044270BEFD3B79B7E62462A0EF1D5B99D8165482C",
      INIT_29 => X"1BFFE3C7AB8F72563A1E02E5C9AD9175593C2004E8CCB093775B3F2306EACEB2",
      INIT_2A => X"F2071B3045596E8397ACC1D5EAFF13283D51667A8FA4B8CDE2F60B2034495E72",
      INIT_2B => X"5D72879BB0C5D9EE02172C40556A7E93A8BCD1E6FA0F24384D62768BA0B4C9DD",
      INIT_2C => X"36D26D09A440DB7712AE49E5801CB753EE8A25C15CF8932FCA66019D38D46F0B",
      INIT_2D => X"C662FD9934D06B07A23ED97510AC47E37E1AB551EC8823BF5AF6912DC864FF9B",
      INIT_2E => X"20578FC6FE366DA5DC144B83BAF22A6199D0083F77AFE61E558DC4FC336BA3DA",
      INIT_2F => X"2E659DD50C447BB3EA225991C900386FA7DE164D85BDF42C639BD20A4279B1E8",
      INIT_30 => X"F33373B3F43474B5F53576B6F63677B7F73878B8F83979B9FA3A7ABAFB3B7BBC",
      INIT_31 => X"E92A6AAAEA2B6BABEC2C6CADED2D6DAEEE2E6FAFEF2F70B0F03171B1F13272B2",
      INIT_32 => X"2912FBE4CCB59E877059422B13FCE5CEB7A089715A432C15FEE7CFB8A18A735C",
      INIT_33 => X"0DF6DFC8B19A836B543D260FF8E1C9B29B846D563F2810F9E2CBB49D866E5740",
      INIT_34 => X"24DE99530DC7813CF6B06A24DE99530DC7813BF6B06A24DE99530DC7813BF6B0",
      INIT_35 => X"DE99530DC7813CF6B06A24DE99530DC7813CF6B06A24DE99530DC7813CF6B06A",
      INIT_36 => X"7F4408CD92571CE0A56A2FF4B97D4207CC91551ADFA4692EF2B77C4106CB8F54",
      INIT_37 => X"E4A96E33F8BD81460BD095591EE3A86D32F6BB80450ACE93581DE2A76B30F5BA",
      INIT_38 => X"8FD1125495D618599BDC1D5FA0E22364A6E7296AABED2E70B1F23475B7F8397B",
      INIT_39 => X"63A4E62768AAEB2D6EAFF13274B5F63879BBFC3D7FC0014384C607488ACB0D4E",
      INIT_3A => X"B558FC9F43E6892DD07417BB5E02A548EC8F33D67A1DC16407AB4EF29539DC7F",
      INIT_3B => X"47EA8E31D4781BBF6206A94DF09337DA7E21C5680BAF52F6993DE08427CA6E11",
      INIT_3C => X"0F1F2E3D4C5B6B7A8998A7B6C6D5E4F3021121303F4E5D6C7C8B9AA9B8C8D7E6",
      INIT_3D => X"2A39485767768594A3B2C2D1E0EFFE0E1D2C3B4A5969788796A5B4C4D3E2F100",
      INIT_3E => X"11F6DBC0A58A6F54391E03E8CDB2977C61462B10F5DABFA4896E53381D02E7CC",
      INIT_3F => X"71563B2005EACFB4997E63482D12F7DCC1A68B70553A1F04E9CEB3987D62472C",
      INIT_40 => X"FF1225384C5F728599ACBFD2E6F90C1F3346596C8093A6B9CDE0F3061A2D4053",
      INIT_41 => X"97AABDD0E4F70A1D3144576A7E91A4B7CBDEF104182B3E5165788B9EB2C5D8EB",
      INIT_42 => X"CA7622CF7B27D3802CD88430DD8935E18E3AE6923FEB9743F09C48F4A14DF9A5",
      INIT_43 => X"42EE9B47F39F4CF8A450FDA95501AD5A06B25E0BB7630FBC6814C06D19C5711E",
      INIT_44 => X"EEC9A47F5A3510EBC6A17C57320DE9C49F7A55300BE6C19C77522D08E4BF9A75",
      INIT_45 => X"8B66411DF8D3AE89643F1AF5D0AB86613C18F3CEA9845F3A15F0CBA6815C3713",
      INIT_46 => X"C8945F2BF7C28E5A25F1BD885420EBB7834E1AE6B17D4914E0AC77430FDAA672",
      INIT_47 => X"531EEAB6814D19E4B07C4713DFAA76420DD9A5703C08D39F6B3602CE996531FC",
      INIT_48 => X"7B2BDC8C3CEC9C4DFDAD5D0DBE6E1ECE7E2FDF8F3FEFA05000B06011C17121D1",
      INIT_49 => X"7525D58536E69646F6A75707B76718C87828D88939E99949FAAA5A0ABA6B1BCB",
      INIT_4A => X"2B5A89B8E7164574A2D1002F5E8DBCEB1A4877A6D504336291BFEE1D4C7BAAD9",
      INIT_4B => X"4F7EADDC0B396897C6F5245382B1DF0E3D6C9BCAF9285785B4E31241709FCEFC",
      INIT_4C => X"5E09B45E09B45E09B35E09B35E09B35E08B35E08B35E08B35D08B35D08B25D08",
      INIT_4D => X"0BB5600AB5600AB5600AB55F0AB55F0AB55F0AB45F0AB45F0AB45F09B45F09B4",
      INIT_4E => X"8699ADC1D5E9FD1125394D6074889CB0C4D8EC0014283B4F63778B9FB3C7DBEF",
      INIT_4F => X"081C3044586C8094A8BCD0E3F70B1F33475B6F8397ABBED2E6FA0E22364A5E72",
      INIT_50 => X"B592704E2B09E6C4A27F5D3B18F6D3B18F6C4A2705E3C09E7C593714F2D0AD8B",
      INIT_51 => X"01DFBC9A78553310EECCA987644220FDDBB99674512F0DEAC8A583613E1CFAD7",
      INIT_52 => X"1E3C5B7A99B7D6F5143251708EADCCEB0928476684A3C2E1FF1E3D5B7A99B8D6",
      INIT_53 => X"466584A2C1E0FF1D3C5B7998B7D6F41332516F8EADCCEA0928466584A3C1E0FF",
      INIT_54 => X"FD5AB71471CE2B88E5429FFC59B61370CD2A87E4419FFC59B61370CD2A87E441",
      INIT_55 => X"5CB91774D12E8BE845A2FF5CB91673D02D8AE744A1FE5BB81572CF2C89E643A0",
      INIT_56 => X"E5C7A98A6C4E2F11F3D4B697795B3C1E00E1C3A48668492B0DEED0B193755638",
      INIT_57 => X"B19375563819FBDDBEA08263452708EACBAD8F70523415F7D8BA9C7D5F412204",
      INIT_58 => X"CFCCCAC7C4C2BFBDBAB7B5B2AFADAAA8A5A2A09D9A989593908D8B888583807E",
      INIT_59 => X"23201E1B181613100E0B09060301FEFBF9F6F4F1EEECE9E6E4E1DFDCD9D7D4D2",
      INIT_5A => X"C5D5E5F505152535455565758696A6B6C6D6E6F606162636465666768696A6B6",
      INIT_5B => X"C4D4E4F404142434445464748595A5B5C5D5E5F505152535455565758595A5B5",
      INIT_5C => X"CCA985623E1BF7D3B08C694522FEDBB794704D2905E2BE9B7754300DE9C6A27E",
      INIT_5D => X"3E1AF7D3B08C684521FEDAB793704C2905E1BE9A7753300CE9C5A27E5A3713F0",
      INIT_5E => X"3B332A2219110900F8EFE7DED6CEC5BDB4ACA49B938A827A7169605850473F36",
      INIT_5F => X"4840372F261E160D05FCF4ECE3DBD2CAC1B9B1A8A0978F877E766D655D544C43",
      INIT_60 => X"DC8F41F3A6580ABD6F21D48638EB9D4F02B46619CB7D30E29547F9AC5E10C375",
      INIT_61 => X"9143F6A85B0DBF7224D6893BEDA05204B7691BCE8032E59749FCAE6013C5782A",
      INIT_62 => X"6D039A31C85FF68D24BB52E97F16AD44DB7209A037CE65FB9229C057EE851CB3",
      INIT_63 => X"9026BD54EB8219B047DE750CA239D067FE952CC35AF1881EB54CE37A11A83FD6",
      INIT_64 => X"F5B3712EECAA6725E3A15E1CDA975513D18E4C0AC8854301BE7C3AF8B57331EE",
      INIT_65 => X"3EFCBA7735F3B16E2CEAA76523E19E5C1AD7955311CE8C4A07C58341FEBC7A37",
      INIT_66 => X"021E3B587591AECBE704213E5A7794B1CDEA0724405D7A97B3D0ED092643607C",
      INIT_67 => X"6A87A3C0DDFA1633506D89A6C3E0FC1936536F8CA9C5E2FF1C3855728FABC8E5",
      INIT_68 => X"063F78B2EB245D97D009427CB5EE27619AD30C467FB8F12B649DD6104982BBF4",
      INIT_69 => X"DE18518AC3FC366FA8E11B548DC6003972ABE51E5790CA033C75AFE8215A94CD",
      INIT_6A => X"352F2A241E18120C0600FAF4EEE8E2DDD7D1CBC5BFB9B3ADA7A19B95908A847E",
      INIT_6B => X"F3EDE7E1DBD5CFCAC4BEB8B2ACA6A09A948E88827C77716B655F59534D47413B",
      INIT_6C => X"EFB8824B14DEA7703903CC955E28F1BA834D16DFA8723B04CE976029F3BC854E",
      INIT_6D => X"C7905923ECB57E4811DAA36D36FFC8925B24EEB7804913DCA56E3801CA935D26",
      INIT_6E => X"F652AF0B67C4207DD93592EE4AA70360BC1875D12E8AE6439FFC58B4116DC926",
      INIT_6F => X"69C6227FDB3794F04CA90562BE1A77D3308CE845A1FE5AB6136FCB2884E13D99",
      INIT_70 => X"0CF0D4B89C8165492D11F5D9BDA185694D3115F9DDC1A5896D513519FDE1C5A9",
      INIT_71 => X"8C7054381C00E4C8AC9074583C2004E8CCB094785C402408ECD0B4987C604428",
      INIT_72 => X"A1DA124B84BDF62F68A0D9124B84BDF52E67A0D9124B83BCF52E67A0D9114A83",
      INIT_73 => X"86BEF73069A2DB144C85BEF73069A1DA134C85BEF72F68A1DA134C84BDF62F68",
      INIT_74 => X"CCD4DBE3EBF2FA0109111820282F373F464E565D656C747C838B939AA2AAB1B9",
      INIT_75 => X"D7DFE7EEF6FE050D151C242C333B424A52596169707880878F969EA6ADB5BDC4",
      INIT_76 => X"FD27517BA5CEF8224C76A0C9F31D47719AC4EE18426C95BFE9133D6690BAE40E",
      INIT_77 => X"C3ED17416A94BEE8123B658FB9E30D36608AB4DE07315B85AFD9022C5680AAD4",
      INIT_78 => X"8094A9BDD2E6FA0F23384C61758A9EB3C7DBF004192D42566B7F94A8BCD1E5FA",
      INIT_79 => X"F1061A2F43586C8195A9BED2E7FB1024394D61768A9FB3C8DCF1051A2E42576B",
      INIT_7A => X"D58433E39241F09F4EFDAC5B0AB96817C67525D48332E1903FEE9D4CFBAA5908",
      INIT_7B => X"F3A25100B05F0EBD6C1BCA7928D78635E49342F1A150FFAE5D0CBB6A19C87726",
      INIT_7C => X"5E5D5B5957555452504E4C4B4947454342403E3C3A3937353331302E2C2A2827",
      INIT_7D => X"98969493918F8D8B8A88868482817F7D7B7978767472706F6D6B696766646260",
      INIT_7E => X"543516F7D8B99A7B5C3D1EFFE0C1A28364452607E8C9AA8B6C4D2E0FF0D1B293",
      INIT_7F => X"3415F6D7B8997A5B3C1DFEDFC0A18263442506E7C8A98A6B4C2D0EEFD0B19273",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \genStages[5].genPE[0].P_reg[ptr]\(13 downto 3),
      ADDRARDADDR(3) => \genStages[5].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0001",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 1) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\(3 downto 1),
      DOUTPADOUTP(0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(8),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"131212111110100F0F0E0E0D0D0C0C0B0B0A0A09090808070706060505040404",
      INIT_01 => X"232222212120201F1F1E1E1D1D1C1C1B1B1A1A19191818171716161515141413",
      INIT_02 => X"100F0F0F0E0E0D0D0C0C0C0B0B0A0A0A09090808070707060605050504040303",
      INIT_03 => X"1D1D1C1C1C1B1B1A1A1919191818171717161615151414141313121212111110",
      INIT_04 => X"0D0D0C0C0C0B0B0A0A0A09090808080707060606050504040303030202010101",
      INIT_05 => X"1A1A1A1919181817171716161515151414131313121211111110100F0F0F0E0E",
      INIT_06 => X"100F0F0F0E0E0D0D0D0C0C0B0B0B0A0A09090908080707070606050504040403",
      INIT_07 => X"1D1C1C1C1B1B1A1A1A1919181818171716161615151414141313121211111110",
      INIT_08 => X"0C0B0B0B0A0A09090808070706060605050404030302020201010000FFFFFEFE",
      INIT_09 => X"1A1A191918181817171616151514141413131212111110100F0F0F0E0E0D0D0C",
      INIT_0A => X"131312111110100F0E0E0D0C0C0B0A0A09090807070605050403030202010000",
      INIT_0B => X"28272726252524232322212120201F1E1E1D1C1C1B1A1A191818171716151514",
      INIT_0C => X"0F0E0E0D0D0D0C0C0C0B0B0A0A0A090909080807070706060605050404040303",
      INIT_0D => X"1A1A1A1919191818171717161616151515141413131312121211111010100F0F",
      INIT_0E => X"14141312121110100F0E0E0D0C0C0B0A0A090808070606050404030202010100",
      INIT_0F => X"2929282727262525242323222121201F1F1E1D1D1C1B1B1A1919181717161615",
      INIT_10 => X"1312121110100F0F0E0E0D0C0C0B0B0A09090808070706050504040302020101",
      INIT_11 => X"25252424232322212120201F1E1E1D1D1C1C1B1A1A1919181717161615151413",
      INIT_12 => X"1110100F0F0E0E0D0D0C0C0B0B0B0A0A09090808070706060505040403030202",
      INIT_13 => X"201F1F1E1E1D1D1D1C1C1B1B1A1A191918181717161615151414141313121211",
      INIT_14 => X"1514141313121111100F0F0E0E0D0C0C0B0A0A09090807070605050403030202",
      INIT_15 => X"292928272726252524242322222120201F1F1E1D1D1C1B1B1A19191818171616",
      INIT_16 => X"0908080807070707060606050505050404040403030302020202010101010000",
      INIT_17 => X"111111111010100F0F0F0F0E0E0E0D0D0D0D0C0C0C0C0B0B0B0A0A0A0A090909",
      INIT_18 => X"14131312111110100F0E0E0D0D0C0B0B0A0A0908080707060605040403030201",
      INIT_19 => X"272626252424232322212120201F1E1E1D1D1C1B1B1A1A191818171716161514",
      INIT_1A => X"18171616151514131312111110100F0E0E0D0C0C0B0B0A090908070706060504",
      INIT_1B => X"2C2B2A2A292928272726252524242322222120201F1F1E1D1D1C1B1B1A1A1918",
      INIT_1C => X"100F0F0F0E0E0D0D0D0C0C0B0B0B0A0A09090908080707070606050505040403",
      INIT_1D => X"1D1C1C1C1B1B1A1A1A1919181818171716161615151414141313121212111110",
      INIT_1E => X"1312121111100F0F0E0E0D0D0C0C0B0A0A090908080707060505040403030202",
      INIT_1F => X"252424232222212120201F1F1E1D1D1C1C1B1B1A1A1918181717161615141413",
      INIT_20 => X"0F0E0E0E0D0D0C0C0B0B0B0A0A09090808080707060606050504040303030202",
      INIT_21 => X"1D1C1C1B1B1A1A1A19191818171717161615151414141313121211111110100F",
      INIT_22 => X"1515141313121111100F0F0E0E0D0C0C0B0A0A09090807070605050403030202",
      INIT_23 => X"292928272726262524242322222120201F1F1E1D1D1C1B1B1A1A191818171616",
      INIT_24 => X"100F0F0E0E0E0D0D0C0C0B0B0B0A0A0909080808070706060505050404030302",
      INIT_25 => X"1D1D1D1C1C1B1B1A1A1A19191818171717161615151414141313121211111110",
      INIT_26 => X"0F0F0E0E0D0D0D0C0C0C0B0B0A0A0A0909080808070706060605050504040303",
      INIT_27 => X"1B1B1B1A1A19191918181817171616161515141414131312121211111110100F",
      INIT_28 => X"161615151414131212111110100F0F0E0D0D0C0C0B0B0A0A0908080707060605",
      INIT_29 => X"282727262625252424232322212120201F1F1E1E1D1C1C1B1B1A1A1919181717",
      INIT_2A => X"0E0E0E0D0D0C0C0B0B0A0A090908080807070606050504040303030202010100",
      INIT_2B => X"1D1D1C1C1B1B1A1A1A1919181817171616151514141413131212111110100F0F",
      INIT_2C => X"0606060605050505050404040404030303030302020202020101010101000000",
      INIT_2D => X"0C0C0C0C0C0B0B0B0B0B0A0A0A0A0A0909090909080808080807070707070606",
      INIT_2E => X"0E0D0D0C0C0C0B0B0A0A0A090908080807070706060505050404030303020201",
      INIT_2F => X"1A1A19191918181717171616151515141413131312121111111010100F0F0E0E",
      INIT_30 => X"0D0D0C0C0B0B0B0A0A0A09090808080707070606050505040404030302020201",
      INIT_31 => X"19191818171717161616151514141413131312121111111010100F0F0E0E0E0D",
      INIT_32 => X"12121110100F0F0E0E0D0D0C0C0B0A0A09090808070706060504040303020201",
      INIT_33 => X"24232222212120201F1F1E1E1D1C1C1B1B1A1A19191818171616151514141313",
      INIT_34 => X"0F0E0E0D0D0C0B0B0A09090807070606050404030202010000FFFFFEFDFDFCFB",
      INIT_35 => X"232322222120201F1E1E1D1C1C1B1B1A19191817171615151414131212111010",
      INIT_36 => X"1818171616151514131312111110100F0E0E0D0D0C0B0B0A0909080807060605",
      INIT_37 => X"2C2B2B2A29292828272626252524232322212120201F1E1E1D1D1C1B1B1A1919",
      INIT_38 => X"0D0C0C0C0B0B0B0A0A0909090808080707060606050505040403030302020201",
      INIT_39 => X"191818181717161616151515141413131312121211111110100F0F0F0E0E0E0D",
      INIT_3A => X"0505050505040404040404030303030302020202020201010101010000000000",
      INIT_3B => X"0B0B0B0B0A0A0A0A0A0A09090909090808080808080707070707060606060606",
      INIT_3C => X"0C0C0B0B0A0A090908080707060605050504040303020201010000FFFFFEFEFD",
      INIT_3D => X"1B1B1A1A1919181817171616151514141413131212111110100F0F0E0E0D0D0D",
      INIT_3E => X"12111110100F0F0E0E0D0D0C0B0B0A0A09090808070606050504040303020101",
      INIT_3F => X"24232322222120201F1F1E1E1D1D1C1B1B1A1A19191818171616151514141313",
      INIT_40 => X"1212111110100F0F0E0E0D0D0C0C0C0B0B0A0A09090808070706060605050404",
      INIT_41 => X"2120201F1F1E1E1E1D1D1C1C1B1B1A1A19191818181717161615151414131312",
      INIT_42 => X"12121110100F0E0E0D0C0C0B0A0A090808070606050404030202010000FFFEFE",
      INIT_43 => X"282726262524242322222120201F1E1E1D1C1C1B1A1A19181817161615141413",
      INIT_44 => X"0D0C0C0B0B0A0A0908080707060605040403030202010000FFFFFEFEFDFCFCFB",
      INIT_45 => X"1F1F1E1E1D1C1C1B1B1A1A19181817171616151414131312121110100F0F0E0E",
      INIT_46 => X"14131312111110100F0E0E0D0D0C0B0B0A0A0908080707060505040403020201",
      INIT_47 => X"272726252524242322222121201F1F1E1E1D1C1C1B1B1A191918181716161514",
      INIT_48 => X"0505040404040404030303030303030202020202020101010101010100000000",
      INIT_49 => X"0A0A090909090909080808080808080707070707070606060606060605050505",
      INIT_4A => X"0F0F0E0E0D0D0D0C0C0B0B0B0A0A090909080807070706060505040404030302",
      INIT_4B => X"1C1C1B1B1B1A1A1919181818171716161615151414141313121212111110100F",
      INIT_4C => X"121110100F0E0E0D0C0C0B0A0A090808070606050404030202010000FFFEFEFD",
      INIT_4D => X"2726262524242322222120201F1E1E1D1C1C1B1A1A1918181716161514141312",
      INIT_4E => X"13121211111010100F0F0E0E0D0D0C0C0B0B0A0A0A0909080807070606050504",
      INIT_4F => X"22212120201F1F1E1E1D1D1C1C1C1B1B1A1A1919181817171616161515141413",
      INIT_50 => X"171616151514131312121111100F0F0E0E0D0D0C0C0B0A0A0909080807060605",
      INIT_51 => X"29282827272626252424232322222120201F1F1E1E1D1D1C1B1B1A1A19191817",
      INIT_52 => X"100F0F0E0E0D0D0C0C0C0B0B0A0A090909080807070606050505040403030202",
      INIT_53 => X"1E1D1D1C1C1B1B1B1A1A19191818171717161615151414141313121211111010",
      INIT_54 => X"151413131211100F0E0E0D0C0B0A0A090807060505040302010100FFFEFDFCFC",
      INIT_55 => X"2F2E2E2D2C2B2A292928272625252423222120201F1E1D1C1C1B1A1918171716",
      INIT_56 => X"0C0B0B0A0A090908070706060505040403020201010000FFFFFEFDFDFCFCFBFB",
      INIT_57 => X"1E1D1D1C1C1B1A1A1919181817171615151414131312121110100F0F0E0E0D0D",
      INIT_58 => X"131212111110100F0F0E0E0D0D0C0C0B0B0A0A09090808070706060505040403",
      INIT_59 => X"23232222212120201F1F1E1E1D1D1C1B1B1A1A19191818171716161515141413",
      INIT_5A => X"0B0B0A0A0A090908080707060605050404030302020201010000FFFFFEFEFDFD",
      INIT_5B => X"1A1A191919181817171616151514141313121211111110100F0F0E0E0D0D0C0C",
      INIT_5C => X"111110100F0F0E0D0D0C0C0B0B0A090908080707060505040403030201010000",
      INIT_5D => X"24232222212120201F1E1E1D1D1C1C1B1B1A1919181817171615151414131312",
      INIT_5E => X"15151414131312121110100F0F0E0E0D0D0C0C0B0B0A0A090908080707060605",
      INIT_5F => X"2625252424232322222120201F1F1E1E1D1D1C1C1B1B1A1A1919181817171616",
      INIT_60 => X"161515141313121111100F0F0E0D0D0C0C0B0A0A090808070606050404030202",
      INIT_61 => X"2B2A292928282726262524242322222120201F1E1E1D1C1C1B1A1A1919181717",
      INIT_62 => X"0606060605050505050404040404030303030302020202010101010100000000",
      INIT_63 => X"0D0D0C0C0C0C0C0B0B0B0B0B0A0A0A0A09090909090808080808070707070706",
      INIT_64 => X"14141313121111100F0F0E0E0D0C0C0B0A0A0909080707060505040303020201",
      INIT_65 => X"2928272726252524242322222120201F1F1E1D1D1C1B1B1A1A19181817161615",
      INIT_66 => X"10100F0F0E0E0D0D0C0C0C0B0B0A0A0909080808070706060505040404030302",
      INIT_67 => X"1E1E1D1D1C1C1C1B1B1A1A191918181817171616151514141413131212111110",
      INIT_68 => X"100F0F0E0E0E0D0D0C0C0C0B0B0A0A0A09090908080707070606050505040403",
      INIT_69 => X"1C1C1B1B1A1A1A19191818181717171616151515141413131312121111111010",
      INIT_6A => X"151414131312121111100F0F0E0E0D0D0C0C0B0B0A0A09090808070706060505",
      INIT_6B => X"25242423232222212120201F1F1E1E1D1D1C1C1B1B1A1A191918181717161615",
      INIT_6C => X"111110100F0E0E0D0D0C0B0B0A0A09080807070605050404030202010000FFFF",
      INIT_6D => X"2524242322222121201F1F1E1E1D1C1C1B1B1A19191818171616151514131312",
      INIT_6E => X"0A0A0A0A09090908080807070706060605050504040403030302020202010101",
      INIT_6F => X"15141414131313121212121111111010100F0F0F0E0E0E0D0D0D0C0C0C0B0B0B",
      INIT_70 => X"0C0B0A0A090908080707060505040403030202010000FFFFFEFEFDFDFCFBFBFA",
      INIT_71 => X"1D1D1C1C1B1B1A1919181817171616151414131312121111100F0F0E0E0D0D0C",
      INIT_72 => X"0E0D0D0D0C0C0B0B0B0A0A0A0909080808070706060605050404040303030202",
      INIT_73 => X"1A1A19191918181817171616161515141414131312121211111110100F0F0F0E",
      INIT_74 => X"1212111110100F0F0F0E0E0D0D0C0C0B0B0A0A09090808070706060505040403",
      INIT_75 => X"22212120201F1F1F1E1E1D1D1C1C1B1B1A1A1919181817171616151514141313",
      INIT_76 => X"111110100F0F0E0E0E0D0D0C0C0C0B0B0A0A0909090808070707060605050404",
      INIT_77 => X"1E1E1E1D1D1C1C1B1B1B1A1A1919191818171716161615151414141313121211",
      INIT_78 => X"0C0B0B0A0A09090908080707060605050404030303020201010000FFFFFEFEFD",
      INIT_79 => X"1A1A1A1919181817171616151514141413131212111110100F0F0F0E0E0D0D0C",
      INIT_7A => X"0505050404040404040303030303030302020202020201010101010100000000",
      INIT_7B => X"0A0A0A0A09090909090908080808080807070707070706060606060606050505",
      INIT_7C => X"141413131212111110100F0F0E0E0D0D0C0C0B0B0A0A09090808070706060505",
      INIT_7D => X"242423232222212120201F1F1E1E1D1D1C1C1B1B1A1A19191818171716161515",
      INIT_7E => X"0F0F0E0D0D0C0C0B0B0A0A0908080707060605050403030202010100FFFFFEFE",
      INIT_7F => X"2121201F1F1E1E1D1D1C1B1B1A1A191918181716161515141413131211111010",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => \genStages[5].genPE[0].P_reg[ptr]\(13 downto 3),
      ADDRARDADDR(3) => \genStages[5].genPE[0].cmp\,
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\(31 downto 8),
      DOUTADOUT(7 downto 0) => \genStages[6].genPE[0].blkThresh.Thresh_reg\(16 downto 9),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[5].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[5].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(0),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(10),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(11),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(12),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(13),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(14),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(15),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(16),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(1),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(2),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(3),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(4),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(5),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(6),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(7),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(8),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[5].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].P_reg[val]\(9),
      Q => \genStages[5].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[6].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[6].genPE[0].P_reg[ptr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][10]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(10),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][11]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(11),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][12]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(12),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][13]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(13),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][2]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(2),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][3]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(3),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][4]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(4),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][5]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(5),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][6]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(6),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][7]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(7),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][8]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(8),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[ptr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[ptr_n_0_][9]\,
      Q => \genStages[6].genPE[0].P_reg[ptr]\(9),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[6].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[6].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[6].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[6].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[6].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[6].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[6].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[6].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[6].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[6].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[6].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[6].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[6].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[6].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[6].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[6].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[6].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[5].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[6].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[op]\,
      Q => \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\,
      R => clear
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"135689BDE0134689BCE0134679BCEF124679ACEF124579ACDF124578ACDF0245",
      INIT_01 => X"CEF134679ACEF124679ACDF124579ACDF024578ABDF023578ABDE023568ABDE0",
      INIT_02 => X"49E27C16BF49E37C16B049E38C16B049E38D16B059E38D26B05AE38D26B05AF3",
      INIT_03 => X"05AE38D26B05AE38D27B05AF38D27C05AF48D27C05AF49D27C15AF49E27C16AF",
      INIT_04 => X"6E5D4C3A291807F6E5D4C3B291807F6E5D4C3B2A1807F6E5D4C3B2A1907F6E5D",
      INIT_05 => X"807E6D5C4B3A291807F6D5C4B3A291807F6E5C4B3A291807F6E5D4B3A291807F",
      INIT_06 => X"0808080809191919191919191919191A2A2A2A2A2A2A2A2A2A2A2B3B3B3B3B3B",
      INIT_07 => X"D5D5D5E6E6E6E6E6E6E6E6E6E6E6F7F7F7F7F7F7F7F7F7F7F708080808080808",
      INIT_08 => X"730D9630C963FC962FC952FB852EB851EB841EB741DA740DA730DA630D963FC9",
      INIT_09 => X"741EA741DA730DA630D9630C963FC952FC852FB852EB851EB741EA741DA740DA",
      INIT_0A => X"63FC952FB851EB741DA730D963FC952FB851EB741DA730D962FC852EB841EA74",
      INIT_0B => X"C952FB851EA740DA630C962FC852EB841EA740DA630C962FC852EB841EA740D9",
      INIT_0C => X"CDDDEEEEFFF000111122233344455556667778888999AAABBBBCCCDDDEEEFFFF",
      INIT_0D => X"99AAAABBBCCCDDDDEEEFFF000111122233344445556667777888999AAABBBBCC",
      INIT_0E => X"291919180808F7F7F7E6E6E5D5D5D4C4C4B3B3B3A2A2A191919080807F7F7F6E",
      INIT_0F => X"D5D5D4C4C4B3B3B3A2A2A191919080807F7F7F6E6E6D5D5D5C4C4C3B3B3B2A2A",
      INIT_10 => X"50B50B60B61B61C61C71C72C72C72D72D82D83D83E83E93E94E94E94F94FA4FA",
      INIT_11 => X"61B61B61C61C71C72C72D72D82D83D83D83E83E93E94E94F94FA4FA5FA5FA50A",
      INIT_12 => X"3A07E4B18E5C29F6C3A07D4A18E5B28F6C3906D4A17E4B28F5C29F6D3A07D4B1",
      INIT_13 => X"F6C3906D4A17E4B28F5C29F6D3A07D4B18E5B29F6C3907D4A17E5B28F5C3906D",
      INIT_14 => X"765433210FEDCBA9876543210FEDCBA9876543210FEDCBA9876543210FEEDCBA",
      INIT_15 => X"6543210FEDCBA98876543210FEDCBA9876543210FEDCBA9876543210FEDCBA98",
      INIT_16 => X"E71A4D70A3D6093C6F92B5E81B4E71A4D70A3D6093C6F92C5F82B5E81B4D70A3",
      INIT_17 => X"F82B5E81A4D70A3D6093C6F92C5F82B5E81B4E71A4D7093C6F92C5F82B5E81B4",
      INIT_18 => X"6E6F7F7080819192A2A3B3B4C4C5D5D6E6E7F7F80809191A2A2B3B3C4C4D5D5E",
      INIT_19 => X"6E7F7F8080919192A2A3B3B4C4C5D5D6E6E7F7F80809191A2A2B3B3C4C4D5D5E",
      INIT_1A => X"556666777788889999AAAAABBBBCCCCDDDDEEEEFFFF000011112222333344445",
      INIT_1B => X"56666777788889999AAAABBBBCCCCDDDDDEEEEFFFF0000111122223333444455",
      INIT_1C => X"91919191919192A2A2A2A2A2A2A2A2A2A2B3B3B3B3B3B3B3B3B3B3C4C4C4C4C4",
      INIT_1D => X"6E6E6E6E6E6E6E6F7F7F7F7F7F7F7F7F7F7F8080808080808080808091919191",
      INIT_1E => X"EF0234678ABCEF0234678ABCEF0234678ABCEF0235679ABDEF1235679ABDEF12",
      INIT_1F => X"8ABCEF0234678ABCEF0234678ABCEF0234678ABCEF0234678ABCEF0234678ABC",
      INIT_20 => X"7AD0369CF247AD0369CF258BE147AD0369CF258BE1479CF258BE147AD0369CF2",
      INIT_21 => X"9CF258AD0369CF258BE147AD0369CF258BE147ADF258BE147AD0369CF258BE14",
      INIT_22 => X"64321FEDCA98754320FEDBA98654310FECBA97654210FDCB98764321FEDCA987",
      INIT_23 => X"654210FDCBA8765321FEDCA98754320FEDBA98654310FECBA97654210FDCBA87",
      INIT_24 => X"8ADF1368ADF1368ACF1358ACE1358ACE1357ACE0357ACE03579CE02579CE0257",
      INIT_25 => X"79CE02579CE02579BE02479BD02479BD02469BDF2469BDF2468BDF1468BDF146",
      INIT_26 => X"C962FC952FC852FC852FB852FB852EB852EB851EB851EB841EB841EB741EB741",
      INIT_27 => X"A741DA740DA740DA730DA730DA630DA630D9630D9630C9630C963FC963FC962F",
      INIT_28 => X"DF13468ACE024689BDF13579BDE02468ACE024579BDF13579ACE02468ACEF135",
      INIT_29 => X"2468ACE024679BDF13579BDE02468ACE023579BDF13578ACE02468ACEF13579B",
      INIT_2A => X"D72C61B50A4F93E82C71B60A5F94E83D72C61B50A4F93E82D71C60B5F94E83D7",
      INIT_2B => X"82D71C60B5FA4E93D82C71B60A5F94E83D72C60B5FA4E93D82C71B60A5F94E83",
      INIT_2C => X"FDB96420DB97420EB97520EC97530ECA7531ECA8531FCA8631FDA8641FDB8642",
      INIT_2D => X"FDB96420DB97420EB97520EC97530ECA7531ECA8531FCA8631FDA8641FDB8642",
      INIT_2E => X"2E951D940C83FB73EA62D951D840C83FB72EA62D951C840C73FB62EA61D950C8",
      INIT_2F => X"0C83FB72EA62D951C840C73FB62EA61D950C840B73FA62EA51D950C84FB73FA6",
      INIT_30 => X"333333344444445555555666666677777778888888999999AAAAAAABBBBBBBCC",
      INIT_31 => X"99AAAAAAABBBBBBBCCCCCCCDDDDDDDEEEEEEEFFFFFFF00000011111112222222",
      INIT_32 => X"F38C159E27B048D16AF37C059E26BF48D15AE37C059D26BF48C15AE37B049D26",
      INIT_33 => X"38C059E27BF48D16AE37C059E26BF48D15AE37C049D26BF38C15AE27B049D26A",
      INIT_34 => X"630DA741EC9630DA741EC9630DA741EB9630DA741EB9630DA741EB9630DA741E",
      INIT_35 => X"0DA741EC9630DA741EC9630DA741EC9630DA741EC9630DA741EC9630DA741EC9",
      INIT_36 => X"E0257ACE1368ADF2469BE0357ACF1368BDF2479CE0358ACF1468BD02479CE135",
      INIT_37 => X"368ADF2479BE0357ACF1368BDF2479CE0358ACF1468BD02579CE1358ADF1469B",
      INIT_38 => X"F01123345567789AABCCDEEF01123345567889AABCCDEFF01123345667889AAB",
      INIT_39 => X"23455677899ABBCDEEF001223455677899ABCCDEEF00123345567789AABCCDEE",
      INIT_3A => X"CEF13568ABDF124679BDE024579ACE013568ACDF124689BDF024579BCE013578",
      INIT_3B => X"E013568ACDF124689BDF024579BCE013578ACDF13468ABDF024679BCE023578A",
      INIT_3C => X"C3B2A291808F7E6D5D4C3B3A291908F7E6E5D4C4B3A2A1908F7F6E5D5C4B3B2A",
      INIT_3D => X"6E5D4C4B3A2A190807F6E5D5C4B3B2A190807F6E6D5C4C3B2A191807F7E6D5D4",
      INIT_3E => X"8ADF2479CE1368BD0257ACF1469BE0358ACF1469BE0358ADF2479CE1368BD025",
      INIT_3F => X"8ADF2479CE1368BD0257ACF1469BE0358ADF2479CE1368BD0257ACF1469BE035",
      INIT_40 => X"A3D70A4D70A4D71A4D71A4E71A4E71B4E71B4E81B4E81B4E81B5E81B5E82B5E8",
      INIT_41 => X"2C5F82C5F92C5F92C6F92C6F93C6F93C6F93C6093C6093D6093D60A3D60A3D70",
      INIT_42 => X"F5B17D4A06C28E4B17D39F5C28E4A06D39F5B17D4A06C28E5B17D39F6C28E4A0",
      INIT_43 => X"7D3906C28E4A07D39F5B18E4A06C29F5B17D3A06C28E4A17D39F5B28E4A06C39",
      INIT_44 => X"742FDA8631EC9742FDA8531EC9742FDA8531EC9742FDA8530EC9742FDA8530EB",
      INIT_45 => X"520DB8631EC97520DB8631EC97420DB8631EC97420DB8631EC9742FDB8631EC9",
      INIT_46 => X"5B17C28E4AF5B17D28E4A05B17D38E4A06B17D39E4A06C17D39F4A06C27D39F5",
      INIT_47 => X"06B17D39E4A06C17D39F4A06C27D39F5A06C28D39F5B06C28E39F5B16C28E49F",
      INIT_48 => X"F7F7080808080819191919192A2A2A2A2A3B3B3B3B3C4C4C4C4C4D5D5D5D5D5E",
      INIT_49 => X"9191919192A2A2A2A2A3B3B3B3B3B4C4C4C4C4D5D5D5D5D5E6E6E6E6E6F7F7F7",
      INIT_4A => X"07F6D5C4B3A2908F7E6D4C3B2A1907F6E5D4C3A291807F6D5C4B3A2908F7E6D5",
      INIT_4B => X"3B2A1907F6E5D4C3A291807F6D5C4B3A2908F7E6D4C3B2A1907F6E5D4C3A2918",
      INIT_4C => X"49E49E49E49E49E39E39E39E39E39E38E38E38E38E38D38D38D38D38D38D28D2",
      INIT_4D => X"05B05A05A05A05A05A05AF5AF5AF5AF5AF5AF4AF4AF4AF4AF49F49F49F49F49F",
      INIT_4E => X"1A4E82C60A4E82C60A4E82C5F93D71B5F93D71B5F93D60A4E82C60A4E82C60A4",
      INIT_4F => X"4D71B5F93D71B5F93D71B5E82C60A4E82C60A4E82C6093D71B5F93D71B5F93D7",
      INIT_50 => X"DCBA97654310FEDBA987643210EDCBA87654210FECBA98754321FEDCB9876532",
      INIT_51 => X"A87654210FEDBA98754321FEDCB987653210FECBA98654320FEDCA987653210F",
      INIT_52 => X"65543322100FEEDCCBBA9987766544322100FFEDDCBBA9988766544332110FFE",
      INIT_53 => X"EEDDCBBA9987766544322110FFEDDCBBAA988766544332110FFEEDCCBAA98877",
      INIT_54 => X"64310EDBA875421FEDBA875421FECB9865320FDCA9764310EDBA875421FECB98",
      INIT_55 => X"5421FECB9865320FDCA9764310EDBA9764310EDBA875421FECB9865320FDCA97",
      INIT_56 => X"DEF0012344567889ABCDDEF011234566789AABCDEEF012334567789ABCCDEF00",
      INIT_57 => X"9ABBCDEFF012344567889ABCCDEF011234556789AABCDEEF012234567789ABBC",
      INIT_58 => X"0EDCA98654210EDCB98754310FDCBA8764320FECBA8765321FEDBA97653210ED",
      INIT_59 => X"3210EDCA98654210EDCB98754310FDCB98764320FECBA8765321FEDBA9765321",
      INIT_5A => X"1919191919191919191919191A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_5B => X"0808080808080808080808091919191919191919191919191919191919191919",
      INIT_5C => X"5320ECB975320ECB975420ECB975420ECB975420EDB975420EDB975420EDB976",
      INIT_5D => X"7531FECA875310ECA875310ECA875310ECA975310ECA975320ECA975320ECA97",
      INIT_5E => X"D950C840B73FB62EA61D951C840C73FB72EA62D951D840C83FB72EA62D951D84",
      INIT_5F => X"A62D951D840C83FB73EA62E951D940C84FB73FA62EA51D950C840B73FB62EA51",
      INIT_60 => X"092B4D7092B5E7092C5E7093C5E70A3C5E81A3C5F81A3C6F81A3D6F81A4D6F82",
      INIT_61 => X"5E7092C5E7093C5E70A3C5E81A3C5F81A3C6F81A3D6F81B4D6F82B4D6F92B4D6",
      INIT_62 => X"72E950C72E950C73EA50C73EA51C83EA51C83FA61C83FA61D83FA61D84FB61D8",
      INIT_63 => X"A51C83FA51C83FA61D83FA61D84FB61D84FB62D94FB62D940B72D940B72E940B",
      INIT_64 => X"653210FEDBA987653210FEDBA987654210FEDCA987654210FEDCA987654210FE",
      INIT_65 => X"FECBA987643210FEDBA987653210FEDBA987653210FEDBA987653210FEDBA987",
      INIT_66 => X"A975421FDCA875420FDBA865320EDB9865310ECB976431FECA976421FDCA8754",
      INIT_67 => X"310ECB976431FECA975421FDCA875420FDBA865320EDB9865310ECB976431FEC",
      INIT_68 => X"841EA730D963FC852EB741DA730C962FC851EB741DA630C952FB851EA740DA63",
      INIT_69 => X"0D962FC852EB741DA730C962FB851EB740DA630C952FB851EA740D963FC952EB",
      INIT_6A => X"741EB852FC9630DA852FC9630DA741EB852FC9630DA852FC9630DA741EB852FC",
      INIT_6B => X"41FC9630DA741EB852FC9630DA742FC9630DA741EB852FC9630DA752FC9630DA",
      INIT_6C => X"D26BF49D27B049E27C05AE37C15AF38C16AF48D26BF49D27B049E27C05AE37C1",
      INIT_6D => X"49E27C05AE37C15AF38C16AF48D26BF49D27B049E27C05AE37C15AF38C16AF48",
      INIT_6E => X"FDB986420EDB975420ECB975320ECA975310ECA86531FDCA86431FDBA86421FD",
      INIT_6F => X"20FDB976420EDB975420ECB975320ECA97531FECA86531FDCA86431FDBA86421",
      INIT_70 => X"3579BDF1368ACE02468ACE02468ACE02468ACE02468ACE02468ACE02468ACE02",
      INIT_71 => X"3579BDF13579BDF13579BDF13579BDF13579BDF13579BDF13579BDF13579BDF1",
      INIT_72 => X"3FB841D962FB840D962FB740D962EB740D952EB740C952EA730C951EA730C851",
      INIT_73 => X"740D952EB740C952EB730C952EA730C951EA73FC851EA63FC851DA63FC841DA6",
      INIT_74 => X"AE269D159C048C037BF36AE26AD159D148C047BF37BE26AE159D158C048CF37B",
      INIT_75 => X"69D159C048C037BF37AE26AD159D148C047BF37BE26AE159D158C048CF37BF26",
      INIT_76 => X"38D27B05AF49E38D16B05AF49E37C16B05AF49D27C16B05AF38D27C16B059E38",
      INIT_77 => X"9E27C16B05AF48D27C16B05AE38D27C16B049E38D27C16AF49E38D27C15AF49E",
      INIT_78 => X"B5F94E82C71B50A4E93D71C60A5F93D82C61B5F94E82D71B60A4E93D72C60A5F",
      INIT_79 => X"C61B5FA4E82D71B60A4F93D72C60B5F93E82C71B5FA4E83D71C60A4F93D82C60",
      INIT_7A => X"A1908F7E6D5C4C3B2A1908F7E6D5D4C3B2A1908F7E6D5D4C3B2A1908F7E6E5D4",
      INIT_7B => X"7F7E6D5C4B3A291808F7E6D5C4B3A291908F7E6D5C4B3A2A1908F7E6D5C4B3B2",
      INIT_7C => X"FEDCBAA98765432110FEDCBA98876543210FFEDCBA98766543210FEDDCBA9876",
      INIT_7D => X"98765432100FEDCBA98776543210FEEDCBA98765543210FEDCCBA98765433210",
      INIT_7E => X"CCDDEEFF00112233445566778899AABBCCDDEEF00112233445566778899AABBC",
      INIT_7F => X"CCDDEEFF00112233445566778899AABBCCDDEEFF00112233445566778899AABB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3 downto 0),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[6].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(4),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[6].genPE[0].P_reg[val]\(5),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(2),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[6].genPE[0].P_reg[val]\(3),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(0),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[6].genPE[0].P_reg[val]\(1),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(14),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[6].genPE[0].P_reg[val]\(15),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(12),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[6].genPE[0].P_reg[val]\(13),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(10),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[6].genPE[0].P_reg[val]\(11),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(8),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[6].genPE[0].P_reg[val]\(9),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(6),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[6].genPE[0].P_reg[val]\(7),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(4),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[6].genPE[0].P_reg[val]\(5),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(2),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[6].genPE[0].P_reg[val]\(3),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_0\,
      CO(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_1\,
      CO(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_2\,
      CO(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_3\,
      CO(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_4\,
      CO(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_5\,
      CO(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_6\,
      CO(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_n_7\,
      DI(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\,
      DI(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\,
      DI(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\,
      DI(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\,
      DI(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\,
      DI(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_10_n_0\,
      DI(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_11_n_0\,
      DI(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_13_n_0\,
      S(6) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_14_n_0\,
      S(5) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_15_n_0\,
      S(4) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_16_n_0\,
      S(3) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_17_n_0\,
      S(2) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_18_n_0\,
      S(1) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_19_n_0\,
      S(0) => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(0),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[6].genPE[0].P_reg[val]\(1),
      I3 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_20_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[6].genPE[0].P_reg[val]\(16),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_3_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(16),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_4_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(14),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[6].genPE[0].P_reg[val]\(15),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_5_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(12),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[6].genPE[0].P_reg[val]\(13),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_6_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(10),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[6].genPE[0].P_reg[val]\(11),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_7_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(8),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[6].genPE[0].P_reg[val]\(9),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_8_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[6].genPE[0].P_reg[val]\(6),
      I1 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[6].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[6].genPE[0].P_reg[val]\(7),
      O => \genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_0_i_9_n_0\
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"E6E6E6E6E7F7F7F7F7F8080808080819191919192A2A2A2A2A3B3B3B3B3B4C4C",
      INIT_01 => X"7F7080808080819191919192A2A2A2A2A3B3B3B3B3B4C4C4C4C4C5D5D5D5D5D6",
      INIT_02 => X"E70A3C6F81B4D7093C5F81A4D6092C5E71A3D6F92B4E70A3C6F81B4D7093C5E8",
      INIT_03 => X"B4D6092C5E81A3D6F92B5E70A3C6F82B4D7093C5F81A4D6092C5E71A3D6F92B4",
      INIT_04 => X"C5F82B5E81B4E70A3D6093C6F92C5E81B4E71A4D70A3C6F92C5F82B5E81A4D70",
      INIT_05 => X"E81A4D70A3D6093C6F82B5E81B4E71A4D6093C6F92C5F82B4E71A4D70A3D6092",
      INIT_06 => X"F82B5E81B4E71A4D70A3D6093C6F92C5F82B5E81B4E71A4D70A3D6093C6F92C5",
      INIT_07 => X"E81B4E71A4D70A3D6093C6F92C5F82B5E81B4E71A4D70A3D60A3D6093C6F92C5",
      INIT_08 => X"F8192B4D5E7081A3C4D6F8092B4C5E7081A3C4D6F8092B4C5E7081A3C4D6F709",
      INIT_09 => X"C5E6F81A2B4D6E7092A3C5E6F8192B4D5E7091A3C5D6F8192B4D5E7091A3C5D6",
      INIT_0A => X"17C28E49F5B16C28E39F5B06C27D39F4A06C17D39E4A06B17D28E4AF5B17C28E",
      INIT_0B => X"E4A05B17D28E4AF5B17C28E39F5B06C28D39F5A06C27D39E4A06B17D38E4A05B",
      INIT_0C => X"3D71B5F93D72C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A",
      INIT_0D => X"2C60A4E82C60A4E82C60A4F93D71B5F93D71B5F93D71B5F93D71B5F93D71B5F9",
      INIT_0E => X"C17C27D28D38D38E39E49F4AF5A05B06B16C17C27D28D38E39E49F4AF4AF5A05",
      INIT_0F => X"C27D28D38E39E49F4AF5A05B06B16C17C17C27D28D38E39E49F4AF5A05B06B16",
      INIT_10 => X"E5B29F6D3A17E5B29F6D3A17E5B29F6D3A17E5B29F6D3A17E5B29F6D3A17E5B2",
      INIT_11 => X"3A07E4B28F6C3A07E4B28F6C3A07E4B28F6C3A07E4B28F6C3A07E4B28F6C3A17",
      INIT_12 => X"91A2A3B4C4D5E6E7F809192A3B3C4D5D6E7F808192A2B3C4C5D6E6F708191A2B",
      INIT_13 => X"E7F809192A3B3C4D5D6E7F708192A2B3C4C5D6E6F708191A2B3B4C5D5E6F7080",
      INIT_14 => X"7D39F5B17C28E4A06C28E4A06B17D39F5B17D39F5A06C28E4A06C28E49F5B17D",
      INIT_15 => X"B17D39F4A06C28E4A06C28E49F5B17D39F5B17D38E4A06C28E4A06C27D39F5B1",
      INIT_16 => X"2EA51C84FB62E950C73FA61D940B73EA51D84FB72E950C83FA62D940C73EA61D",
      INIT_17 => X"C84FB62E950C83FA62D940B73EA51D84FB72E951C83FB62D940C73EA61D840B7",
      INIT_18 => X"C29F6C3A07D4A17E4B18E5B28F5C29F6C3906D3A17E4B18E5B28F5C29F6C3906",
      INIT_19 => X"B18E5B29F6C3906D3A07D4A17E4B18E5B28F5C2906D3A07D4A17E4B18E5B28F5",
      INIT_1A => X"B17D39F5B17D39F5B17D39F5B17D39F5B17D39F5B17E4A06C28E4A06C28E4A06",
      INIT_1B => X"A06C28E4A06C28E4A06C28E4A06C28E4A06C28E4A07D39F5B17D39F5B17D39F5",
      INIT_1C => X"F92C5F82B5E81B4E71A4D70A3D6093C6F92C5F82B5E81B4E71A4D70A3D6093C6",
      INIT_1D => X"F82B5E81B4E71A4D70A3D6093C6F92C5F82B5F82B5E81B4E71A4D70A3D6093C6",
      INIT_1E => X"E5D4B2907E5C3A2907E5C3A18F7E5C3A18F6D4C3A18F6D4B2918F6D4B2907E6D",
      INIT_1F => X"907E5C4B2907E5C3A1907E5C3A18F6E5C3A18F6D4B3A18F6D4B2908F6D4B2907",
      INIT_20 => X"F81B4D6F82B4D6092B4D7092B5E7093C5E70A3C5E81A3C5F81A3D6F81B4D6F82",
      INIT_21 => X"3C5F81A3D6F81A4D6F82B4D6092B4D7092B5E7092C5E70A3C5E81A3C5F81A3D6",
      INIT_22 => X"9F5B16C28E4A06C28E39F5B17D39F5B06C28E4A06C28D39F5B17D39F4A06C28E",
      INIT_23 => X"E4A06C17D39F5B17D38E4A06C28E4A05B17D39F5B17D28E4A06C28E4AF5B17D3",
      INIT_24 => X"92B4E7092B4E7092B4E7092B4E7092B4E7092B4E7092B4E7092B4E7092B4E709",
      INIT_25 => X"092B5E7092B5E7092B5E7092B5E7092B5E7092B4E7092B4E7092B4E7092B4E70",
      INIT_26 => X"2C6093D71A4E82B5F93C60A4D71B5E82C6F93D70A4E81B5F92C60A3D71B4E82C",
      INIT_27 => X"F93D60A4E71B5F82C6093D71A4E82B5F93C60A4D71B5E82C6F93D60A4E71B5F8",
      INIT_28 => X"D4C3A18F6D5C3A18F6D5C3A18F6E5C3A18F7E5C3A18F7E5C3A1807E5C3A1807E",
      INIT_29 => X"6D4B2908F6D4B2908F6D4B2918F6D4B2A18F6D4B2A18F6D4B3A18F6D4B3A18F6",
      INIT_2A => X"2B4C5E6F8091A3B4D5E7F8192A3C4D6E7081A2B4C5D6F7091A3B4D5E6F8092A3",
      INIT_2B => X"92A3C4D6E7F8192B3C5D6F7091A2B4C5E6F8092A3B4D5E7F8192B3C5D6E7081A",
      INIT_2C => X"41EB852FB852FC952FC963FC9630D9630DA730DA741DA741EB741EB851EB852F",
      INIT_2D => X"DA741EB841EB852EB852FC852FC962FC9630C9630DA630DA740DA741EA741EB8",
      INIT_2E => X"5E82C5F93C6093D70A4E71B5E82C5F92C6093D70A4E71B5E82B5F92C6093D70A",
      INIT_2F => X"6F93C60A3D71A4E81B5F82C5F93C60A3D71A4E81B5E82C5F93C60A3D70A4E71B",
      INIT_30 => X"2C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4E82C60A4E8",
      INIT_31 => X"1B5F93D71B5F93D71B5F93D71B5F93D71B5F93D71B5FA4E82C60A4E82C60A4E8",
      INIT_32 => X"6E5C4B2918F7E5C4B2918F7E5C4B2918F7E5C4B2A18F7E5C4B2A18F7E5D4B2A1",
      INIT_33 => X"5C3B2908F6D5C3B2908F6E5C3B2908F6E5C3B2918F6E5C3B2918F6E5C4B2918F",
      INIT_34 => X"7D38E4A05B17D38E4A05B17D38E4A05B17D38E4A05B17D38E4A05B17D38E4A05",
      INIT_35 => X"38E4A05B17D38E4A05B17D38E4A05B17D38E4A05B17D38E4A05B17D38E4A05B1",
      INIT_36 => X"C39F5B17E4A06C29F5B17E4A06C29F5B17D4A06C29F5B17D4A06C29F5B17D4A0",
      INIT_37 => X"39F5B18E4A06D39F5B18E4A06C39F5B18E4A06C39F5B18E4A06C39F5B17E4A06",
      INIT_38 => X"B60A4E82C60A4E82C60A4E82D71B5F93D71B5F93D71B5F94E82C60A4E82C60A4",
      INIT_39 => X"93D71B5F93D71B5F93D82C60A4E82C60A4E82C60A4F93D71B5F93D71B5F93D71",
      INIT_3A => X"C9641EB852FCA741EB8520DA741EB8630DA741EB9630DA741FC9630DA752FC96",
      INIT_3B => X"530DA741EB8630DA741EC9630DA742FC9630DA752FC9630DB852FC9631EB852F",
      INIT_3C => X"4D5E6F708191A2B3C4D5E6F708192A2B3C4D5E6F708192A3B3C4D5E6F708192A",
      INIT_3D => X"6E7F8091A2B3C4D5E6E7F8091A2B3C4D5E6F7F8091A2B3C4D5E6F708091A2B3C",
      INIT_3E => X"5C3A2907E5D4B2908F6D4B2A18F6D5C3A18F7E5C3A2907E5C4B2907F6D4B2A18",
      INIT_3F => X"B2908F6D4B3A18F6E5C3A1807E5C3B2907E5D4B2908F6D4B3A18F6D5C3A1807E",
      INIT_40 => X"3C4D6E7F8192A3C4D5E7F8092A3B4D5E6F8091A3B4C5E6F7091A2B4C5D6F7081",
      INIT_41 => X"D5E6F8091A3B4C5E6F7091A2B4C5D6F7081A2B4C5D6F7081A2B3C5D6E708192B",
      INIT_42 => X"17C27C27D27D27D28D28D28D38D38E38E38E39E39E49E49E49F49F49F4AF4AF5",
      INIT_43 => X"9E49F49F49F4AF4AF4AF5AF5A05A05A05B05B06B06B06B16B16B16C16C17C17C",
      INIT_44 => X"3A17E5C3A17E5C3A07E5C3A07E5C3907E5C3907E5C2907E5C2907E5B2907E5B2",
      INIT_45 => X"D4B18F6D4A18F6D4A18F6D3A18F6D3A18F6C3A18F6C3A18F5C3A18E5C3A18E5C",
      INIT_46 => X"17E4A17D4A07D4A07D3A07D3A06D3906D3906C39F6C39F6C29F5C29F5C28F5B2",
      INIT_47 => X"A06D3906C3906C39F6C29F6C29F5C28F5C28F5B28E5B28E5B18E4B18E4B17E4A",
      INIT_48 => X"8631FCA7520DB8631EC9742FDA8530EB9641FCA7520DB8631EC9742FDA8530EB",
      INIT_49 => X"8631EC9742FDA8530EB9641FCA7520DB8631EC9742FDA8530EB9641FCA7520DB",
      INIT_4A => X"6F82B5E81B4E71A3D6093C6F92C5F81B4E71A4D70A3D6F92C5F82B5E81A4D70A",
      INIT_4B => X"81B4E71A3D6093C6F92C5F81B4E71A4D70A3C6F92C5F82B5E81A4D70A3D6093C",
      INIT_4C => X"B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05B",
      INIT_4D => X"6B06B06B06B06B06B06B05B05B05B05B05B05B05B05B05B05B05B05B05B05B05",
      INIT_4E => X"C4D5E7F8192A3C4D6E7F8192A3C4D6E7F8192B3C4D6E708192B3C5D6E7081A2B",
      INIT_4F => X"4C5E6F7091A3B4C5E6F8091A3B4D5E6F8092A3B4D5E7F8092A3B4D5E7F8092A3",
      INIT_50 => X"F6D4B2907E5C2907E5C3A18F6D3A18F6D4B2907D4B2907E5C3A17E5C3A18F6D4",
      INIT_51 => X"4B2907E5C2907E5C3A18F6C3A18F6D4B2907D4B2907E5C3A17E5C3A18F6D4B28",
      INIT_52 => X"5E7092B4D6F7092B4D6F81A3C5E7092B4D6F7092B4D6F81A3C5E7092B4D6F709",
      INIT_53 => X"7092B4D6F81A3C5E7092B4D6E7092B4D6F81A3C5E7092B4D6E7092B4D6F81A3C",
      INIT_54 => X"69CF247AD0369CF147AD0369CF147AD0369CF147AD0369CF147AD0369CE147AD",
      INIT_55 => X"CF257AD0369CF257AD0369CF257AD0369CF257AD0369CF247AD0369CF247AD03",
      INIT_56 => X"2908F6D4B2907E5C3A18F6D5C3A18F6D4B2907E5C3A2907E5C3A18F6D4B2908F",
      INIT_57 => X"F6D4B2907F6D4B2907E5C3A18F6D5C3A18F6D4B2907E5C3A2907E5C3A18F6D4B",
      INIT_58 => X"18080808080807F7F7F7F7F7F6E6E6E6E6E6E5D5D5D5D5D5D4C4C4C4C4C4C4B3",
      INIT_59 => X"6E6E5D5D5D5D5D5D4C4C4C4C4C4C3B3B3B3B3B3B2A2A2A2A2A2A191919191919",
      INIT_5A => X"08192A3B4C5D6E7F8091A2B3C4D5E6F708192A3B4C5D6E7F8091A2B3C4D5E6F7",
      INIT_5B => X"08192A3B4C5D6E7F8091A2B3C4D5E6F708192A3B4C5D6E7F8091A2B3C4D5E6F7",
      INIT_5C => X"18F6C3A18F6D4A18F6D4B28F6D4B2906D4B2907E4B2907E5C2907E5C3A07E5C3",
      INIT_5D => X"8F6D3A18F6D4B28F6D4B2906D4B2907E4B2907E5C2907E5C3A07E5C3A18E5C3A",
      INIT_5E => X"7F7F6E6E5D5C4C4B3B3A2A29191808F7F7E6E6D5D5C4C4B3B2A2A19190808F7F",
      INIT_5F => X"808F7F7E6E6D5D4C4C3B3B2A2A19190807F7F6E6E5D5D4C4C3B3B2A291918080",
      INIT_60 => X"38E39E4AF5A05B16C17C28D38E39F4AF5A06B16C17D28D38E49F4AF5B06B16C2",
      INIT_61 => X"E39F4AF5A06B16C17D28D38E49F4AF5B06B16C27D28D39E49F4A05B06B17C27D",
      INIT_62 => X"851EB841EA741DA730DA630C963FC952FC852EB851EB741EA740DA730D9630C9",
      INIT_63 => X"A740DA630D963FC962FC852FB851EB841EA741DA730DA630D963FC962FC852FB",
      INIT_64 => X"4A06C27D39F5B17D39F5A06C28E4A06C28D39F5B17D39F5B06C28E4A06C28E39",
      INIT_65 => X"8E4A06C28E4A06B17D39F5B17D39E4A06C28E4A06C17D39F5B17D39F4A06C28E",
      INIT_66 => X"3C5E7091A3C5E7092A3C5E7092B3C5E7092B4C5E7092B4C5E7092B4D5E7092B4",
      INIT_67 => X"A3C4D6F81A3C4D6F81A3C5D6F81A3C5E6F81A3C5E7F81A3C5E7081A3C5E7081A",
      INIT_68 => X"3D70A4E81B5F82C6093D71A4E82B5F92C60A3D71B4E82C5F93C60A4D71B5E82C",
      INIT_69 => X"1A4E81B5F92C60A3D71B4E82B5F93C60A4D71B5E82C5F93D60A4E71B5E82C6F9",
      INIT_6A => X"7F7E6E6E5D5D5D4C4C4B3B3B3A2A2A191918080807F7F7E6E6E6D5D5D4C4C4B3",
      INIT_6B => X"3B2A2A2A1919180808F7F7F7E6E6E5D5D5D4C4C4B3B3B2A2A2A191918080807F",
      INIT_6C => X"3A06C39F6C29F5B28E5B17E4A17D3A06D39F6C29F5B28E5B18E4A17D4A06D390",
      INIT_6D => X"17D4A07D3906C39F5C28F5B18E4B17D4A07D3A06C39F6C28F5B28E4B17E4A07D",
      INIT_6E => X"1C72D83E93E94FA50B50B61C72D72D83E94F94FA50B60B61C72D82D83E94FA4F",
      INIT_6F => X"94E94FA50B60B61C72D82D83E94FA4FA50B61B61C72D83D83E94FA5FA50B61C7",
      INIT_70 => X"5C3A18F7E5C3A1907E5C3A2907E5C3B2907E5C4B2907E5D4B2907E6D4B2907F6",
      INIT_71 => X"D4B2907F6D4B2908F6D4B2918F6D4B2A18F6D4B3A18F6D4C3A18F6D5C3A18F6E",
      INIT_72 => X"D60A4E71B5E82C6F93D60A4E71B5E82C6F93D60A4E71B5E82C6F93D60A4E71B5",
      INIT_73 => X"B5F82C6F93D70A4E71B5F82C6F93D70A4E71B5E82C6F93D60A4E71B5E82C6F93",
      INIT_74 => X"0819192A2A3B3B4C4C4D5D5E6E6F7F7080819191A2A2B3B3C4C4D5D5E6E6E7F7",
      INIT_75 => X"191A2A2B3B3C4C4C5D5D6E6E7F7F8080919192A2A3B3B4C4C5D5D6E6E6F7F708",
      INIT_76 => X"3C5F81B4D6092C5E81A4D6F92B5E71A3D6F82B4E70A3C6F81B4D7093C5F81A4D",
      INIT_77 => X"F82B4E70A3C5F81B4D7093C5E81A4D6092C5E71A3D6F92B4E70A3C6F82B4D709",
      INIT_78 => X"B4C5E6F8092A3C4D5E7F8192B3C4D6E7081A2B3C5D6F7091A3B4C5E6F8092A3B",
      INIT_79 => X"2B4C5D6F7091A3B4D5E6F8092A3C4D5E7F8192B3C4D6E7081A2B4C5D6F7091A3",
      INIT_7A => X"EC9741FCA7520DB8631EC9641FCA7520DB8631EB9641FCA7520DB8630EB9641F",
      INIT_7B => X"0DB8631EC9742FDA8520DB8631EC9742FDA7520DB8631EC9742FCA7520DB8631",
      INIT_7C => X"91919191919191919180808080808080808F7F7F7F7F7F7F7F7F7E6E6E6E6E6E",
      INIT_7D => X"D5D5D5D5D5D4C4C4C4C4C4C4C4C4B3B3B3B3B3B3B3B3B3A2A2A2A2A2A2A2A2A2",
      INIT_7E => X"907E5C3A2907E5C3A18F6D4B2907E5C3A18F6D4C3A18F6D4B2907E5C3A18F6D4",
      INIT_7F => X"7E5C3A1807E5C3A18F6D4B2907E5C3A18F6D4B2918F6D4B2907E5C3A18F6D4B2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7 downto 4),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"66554433221100FFEEDDDCCBBAA99887766554433221100FFEEDDCCBBAA99887",
      INIT_01 => X"65554433221100FFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877",
      INIT_02 => X"000FFEEDDDCCBBBAA998887766655443332211000FFEEEDDCCBBBAA999887766",
      INIT_03 => X"BBAAA99887776655444332221100FFFEEDDDCCBBAAA998887766555443322211",
      INIT_04 => X"BBAAA998887766655444332211100FFFEEDDDCCBBBAA99888776665544433222",
      INIT_05 => X"555443332211100FFEEEDDCCCBBAAA998887766555443332211100FFFEEDDDCC",
      INIT_06 => X"000FFEEEDDCCCBBAAA998887766555443332211100FFFEEDDDCCBBBAA9988877",
      INIT_07 => X"AAA998887766655444332211100FFFEEDDDCCBBBAA9998877766555443322211",
      INIT_08 => X"88877665544433221100FFFEEDDCCBBBAA9988776665544332221100FFEEDDDC",
      INIT_09 => X"5544333221100FFFEEDDCCBBAAA9988776665544332211100FFEEDDDCCBBAA99",
      INIT_0A => X"8766544322110FFEDDCBBAA988766544332110FFEDDCCBAA988766544332110F",
      INIT_0B => X"00FFEDDCBBA9987766544322100FFEDDCBBA9988766544322110FFEDDCBBAA98",
      INIT_0C => X"EDDDCCBBBAAA999887776665544433322111000FFEEEDDDCCBBBAAA998887776",
      INIT_0D => X"65554433322211000FFFEEDDDCCCBBAAA999887776665544433322111000FFEE",
      INIT_0E => X"998776554332110FFEDDCBBA9988766544322100FEEDCCBAA988766544322110",
      INIT_0F => X"332110FFEDDCBBA9987766544322100FEEDCCBAA988766544322100FFEDDCBBA",
      INIT_10 => X"665543322110FFEEDCCBBAA98877655443321100FEEDDCCBAA99877665543322",
      INIT_11 => X"CBBA99887665544322110FFEEDDCBBAA98877665443321100FFEDDCCBAA99887",
      INIT_12 => X"221100FFEEDDCCBBAAA998877665544332211100FFEEDDCCBBAA998887766554",
      INIT_13 => X"00FFFEEDDCCBBAA998877666554433221100FFEEDDDCCBBAA998877665544433",
      INIT_14 => X"BAA9887765543322100FEEDDCBBA9987766544322110FFEDDCCBAA9887665543",
      INIT_15 => X"332110FFEEDCCBAA9987765543322100FEEDDCBBA9988766544332110FFEDDCC",
      INIT_16 => X"21111000FFFFEEEEDDDCCCCBBBBAAA9999888777766665554444333322211110",
      INIT_17 => X"33322221111000FFFFEEEEDDDCCCCBBBAAAA9999888777766665554444333322",
      INIT_18 => X"887665544322110FFEEDCCBBA99887665544322110FFEEDCCBBA998876655443",
      INIT_19 => X"EEDCCBBA99887765544322110FFEEDCCBBA99887765544322110FFEEDCCBBA99",
      INIT_1A => X"00FEEDCCBBA9987766544322110FFEDDCCBAA9887765544322100FFEDDCBBAA9",
      INIT_1B => X"88766544332110FFEEDCCBAA9987765544322100FFEDDCBBAA98876655433211",
      INIT_1C => X"000FFEEEDDCCCBBAAA998887766655443332211100FFFEEDDDCCBBBAA9998877",
      INIT_1D => X"AAA998887766655444332221100FFFEEDDDCCBBBAA9998877766555443332211",
      INIT_1E => X"6655443321100FFEEDCCBBAA988776655433221100FEEDDCCBBA998877665443",
      INIT_1F => X"AA988776655433221100FEEDDCCBAA998877655443322100FFEEDDCBBAA99887",
      INIT_20 => X"EEEDDCCBBBAA999887766655443332211000FFEEDDDCCBBAAA99887776655444",
      INIT_21 => X"A998887766555443322211000FFEEDDDCCBBAAA99887776655444332211100FF",
      INIT_22 => X"BAA9987765544322100FEEDDCBBA9988766544332110FFEDDCCBAA9887765543",
      INIT_23 => X"3322100FEEDCCBBA9987766544322110FFEDDCBBAA988766554332110FFEEDCC",
      INIT_24 => X"00FFEEEDDCCBBBAA99888776655544332221100FFFEEDDCCCBBAA99988776665",
      INIT_25 => X"CBBAA999887766655443332211000FFEEDDDCCBBAAA998877766554443322111",
      INIT_26 => X"FEEEDDCCCBBAAA99888777665554433322111000FFEEEDDCCCBBBAA999887776",
      INIT_27 => X"777666554443322211100FFFEEDDDCCBBBAAA9988877666554443332211100FF",
      INIT_28 => X"DDCCBBA998877665443322110FFEEDDCCBAA998877655443322110FFEEDDCCBA",
      INIT_29 => X"100FFEEDCCBBAA998776655443221100FFEDDCCBBAA988776655433221100FEE",
      INIT_2A => X"EDDCCBBAAA998877665544433221100FFFEEDDCCBBAA99988776655443332211",
      INIT_2B => X"BBAA9988776665544332211100FFEEDDCCBBBAA9988776655544332211000FFE",
      INIT_2C => X"DDCCCCCBBBBBAAAAA99999888888777776666655555444443333322222111110",
      INIT_2D => X"999998888877777666665555544444333333222221111100000FFFFFEEEEEDDD",
      INIT_2E => X"CBBBAA99988877666554443322211000FFFEEDDDCCBBBAA99988777666554443",
      INIT_2F => X"54443332211100FFFEEDDDCCBBBAAA9988877666554443322211100FFFEEDDDC",
      INIT_30 => X"BAAA99888777665554443322211100FFFEEEDDCCCBBBAA999888776665554433",
      INIT_31 => X"322111000FFEEEDDDCCBBBAAA998887776655544433222111000FFEEEDDDCCBB",
      INIT_32 => X"5443322110FFEEDDCCBBA9988776655433221100FFEDDCCBBAA9987766554433",
      INIT_33 => X"8776655433221100FFEDDCCBBAA998776655443321100FFEEDDCBBAA99887765",
      INIT_34 => X"FEEDCCBBA9987765544322100FEEDDCBBA9987766544322100FFEDDCBBA99887",
      INIT_35 => X"8766554332110FFEEDCCBAA9887765543321100FEEDCCBAA9987765543322100",
      INIT_36 => X"110FFEEDCCBBA9987766544332110FFEEDCCBBA9987766544332110FFEEDCCBB",
      INIT_37 => X"987766544332110FFEEDCCBBA9987766544332110FFEEDCCBBA9987766544332",
      INIT_38 => X"AAA99888777665554443322211100FFFEEEDDCCCBBBAA9998887776655544433",
      INIT_39 => X"2211100FFFEEEDDCCCBBBAAA99888777665554443322211100FFFEEEDDCCCBBB",
      INIT_3A => X"BBBBBAAAAA999999888888777776666665555544444433333222222111110000",
      INIT_3B => X"77766666555555444443333332222211111100000FFFFFFEEEEEDDDDDDCCCCCB",
      INIT_3C => X"98877666554433221100FFEEEDDCCBBAA998877666554433221100FFEEEDDCCB",
      INIT_3D => X"7665554433221100FFEEDDDCCBBAA998877665554433221100FFEEEDDCCBBAA9",
      INIT_3E => X"5443322100FFEEDDCBBAA998876655443321100FFEEDDCBBAA99887665544332",
      INIT_3F => X"8877655443322100FFEEDDCCBAA998877655443322100FFEEDDCBBAA99887765",
      INIT_40 => X"544332211100FFEEDDCCBBBAA998877665554433221100FFFEEDDCCBBAA99988",
      INIT_41 => X"2211000FFEEDDCCBBAAA998877665544433221100FFEEEDDCCBBAA9988877665",
      INIT_42 => X"6544322100FEEDCCBAA988766544322100FEEDCCBAA988766544322100FEEDCC",
      INIT_43 => X"0FFEDDCBBA9987765543321100FEEDCCBAA988766544322100FEEDCCBAA98876",
      INIT_44 => X"BAA98877665443322100FFEEDCCBBAA98877665443322100FFEEDCCBBAA98877",
      INIT_45 => X"FFEEDCCBBAA98877665443322100FFEEDCCBBAA98877665443322100FFEEDCCB",
      INIT_46 => X"9877665443321100FEEDDCBBAA9887765544322100FFEDDCCBAA998776654433",
      INIT_47 => X"FFEDDCCBAA9987765544322110FFEEDCCBBA99887665543322100FFEDDCCBAA9",
      INIT_48 => X"AAAA999999988888877777766666665555554444444333333222222111111100",
      INIT_49 => X"444433333322222221111110000000FFFFFFEEEEEEDDDDDDDCCCCCCBBBBBBBAA",
      INIT_4A => X"FEEEDDCCCBBAAA998887766555443332211100FFFEEDDCCCBBAAA99888776665",
      INIT_4B => X"998877766555443322211000FFEEEDDCCCBBAA9998877766555443332211100F",
      INIT_4C => X"44322100FEEDCCBAA988766544322100FEEDCCBAA988766544322100FEEDCCBA",
      INIT_4D => X"FEEDCCBAA988766544322100FEEDCCBAA988766544322100FEEDCCBAA9887665",
      INIT_4E => X"665544333221100FFEEDDDCCBBAA9988777665544332221100FFEEDDCCCBBAA9",
      INIT_4F => X"4332211100FFEEDDCCBBBAA998877665554433221100FFFEEDDCCBBAA9998877",
      INIT_50 => X"EEDDCCBBA998877655443321100FFEDDCCBBAA98877665443322100FFEEDCCBB",
      INIT_51 => X"322110FFEEDDCBBAA998776655433221100FEEDDCCBAA998876655443221100F",
      INIT_52 => X"0FFFEEDDCCBBBAA99887776655444332211000FFEEDDCCCBBAA9998877665554",
      INIT_53 => X"CCBBAA99888776655544332211100FFEEDDDCCBBAAA998877666554433222110",
      INIT_54 => X"BA988765443210FFEDCBBA987665432210FEDDCBA9987654432100FEDCBBA987",
      INIT_55 => X"FEEDCBAA987655432110FEDCCBA988765433210FFEDCBAA987665432110FEDDC",
      INIT_56 => X"98876655443321100FFEDDCCBBAA988776655433221100FEEDDCCBAA99887765",
      INIT_57 => X"CCBBAA998776655443221100FEEDDCCBBA998877665443322110FFEEDDCBBAA9",
      INIT_58 => X"76655443322110FFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA998877",
      INIT_59 => X"766554433221100FFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA99887",
      INIT_5A => X"877665544332211000FFEEDDCCBBAA9998877665544332211100FFEEDDCCBBAA",
      INIT_5B => X"6554433221100FFEEEDDCCBBAA998877766554433221100FFFEEDDCCBBAA9988",
      INIT_5C => X"43221100FEEDDCCBAA998876655443321100FFEDDCCBBA998877655443321100",
      INIT_5D => X"877665543322110FFEEDDCCBAA998876655443221100FEEDDCCBAA9988766554",
      INIT_5E => X"BAA99887766554433221100FFEEDDCBBAA99887766554433221100FFEEDDCBBA",
      INIT_5F => X"CCBAA99887766554433221100FFEEDDCCBAA99887766554433221100FFEEDDCC",
      INIT_60 => X"DCBBA9987766544322100FEEDCCBAA988776554332110FFEDDCBBA9988766544",
      INIT_61 => X"66544322110FFEDDCBBA9987765543322100FEEDCCBAA988766554332110FFED",
      INIT_62 => X"DDDCCCCCBBBBBAAAAA9999988887777766666555554444433333222221111100",
      INIT_63 => X"AAAA999998888777776666655555444443333322222111110000FFFFFEEEEEDD",
      INIT_64 => X"A9987765543322100FEEDDCBBA9988766544322110FFEDDCCBAA988776554332",
      INIT_65 => X"21100FEEDCCBBA9987765544322100FFEDDCBBAA988766544332110FFEEDCCBA",
      INIT_66 => X"100FFFEEDDCCBBBAA9988777665544333221100FFFEEDDCCBBBAA99887776655",
      INIT_67 => X"DDCCBBAAA9988776665544332221100FFEEEDDCCBBAAA9988777665544333221",
      INIT_68 => X"0FFFEEDDDCCBBBAAA9988877666554443332211100FFFEEDDDCCCBBAAA998887",
      INIT_69 => X"988777665554443322211000FFEEEDDDCCBBBAA9998877766655444332221100",
      INIT_6A => X"A99887766554433221100FFEEDDCCBBAA9988776654433221100FFEEDDCCBBAA",
      INIT_6B => X"BAA9988776655443321100FFEEDDCCBBAA99887766554433221100FFEEDDCCBA",
      INIT_6C => X"4332110FFEEDCCBBA99887665543322100FEEDDCBBAA9887765544322110FFEE",
      INIT_6D => X"BA99887665543321100FEEDDCBBAA9887765544322100FFEDDCCBAA998776654",
      INIT_6E => X"65554443332221111000FFFEEEDDDCCCBBBAAA99998887776665554443332221",
      INIT_6F => X"AA99988887776665554443332221110000FFFEEEDDDCCCBBBAAA999888877766",
      INIT_70 => X"8776654433221100FEEDDCCBBA998877665443322110FFEEDDCCBAA998877655",
      INIT_71 => X"BBAA998776655443221100FFEDDCCBBAA988776655433221100FEEDDCCBBA998",
      INIT_72 => X"CCCBBAAA9988877666555443332211100FFFEEEDDCCCBBAAA998887776655544",
      INIT_73 => X"554443322211100FFFEEDDDCCBBBAAA9988877666554443332211100FFFEEDDD",
      INIT_74 => X"6554433221100FFEEDDCCBBAA998877766554433221100FFEEDDCCBBAA998877",
      INIT_75 => X"54433221100FFEEDDCCBBAA998877766554433221100FFEEDDCCBBAA99887776",
      INIT_76 => X"32211100FFFEEDDCCCBBAA999887776655444332221100FFFEEDDDCCBBAAA998",
      INIT_77 => X"DDDCCBBBAA998887766655443332211100FFEEEDDCCBBBAA9998877666554443",
      INIT_78 => X"8877665554433221100FFFEEDDCCBBAAA998877665544433221100FFEEEDDCCB",
      INIT_79 => X"65544332221100FFEEDDCCCBBAA9988776665544332211100FFEEDDCCBBBAA99",
      INIT_7A => X"AAAAAA9999999888888777777666666655555544444433333332222221111110",
      INIT_7B => X"54444443333332222222111111000000FFFFFFFEEEEEEDDDDDDCCCCCCCBBBBBB",
      INIT_7C => X"99887766554433221100FFEEDDCCBBAA9987766554433221100FFEEDDCCBBAA9",
      INIT_7D => X"99887766554433221100FFEEDDCCBBAA99887766554433221100FFEEDDCCBBAA",
      INIT_7E => X"FFEDDCCBBAA98877665443322110FFEEDDCBBAA998876655443321100FFEDDCC",
      INIT_7F => X"3221100FFEDDCCBBA998877665443322100FFEEDDCBBAA998876655443221100",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11 downto 8),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2222222222222211111111111111111111111111111111100000000000000000",
      INIT_01 => X"4444444444444433333333333333333333333333333333222222222222222222",
      INIT_02 => X"2221111111111111111111111111111111111111100000000000000000000000",
      INIT_03 => X"3333333333333333333333333333222222222222222222222222222222222222",
      INIT_04 => X"1111111111111111111111111111100000000000000000000000000000000000",
      INIT_05 => X"3333333333333332222222222222222222222222222222222222221111111111",
      INIT_06 => X"2221111111111111111111111111111111111111110000000000000000000000",
      INIT_07 => X"3333333333333333333333333332222222222222222222222222222222222222",
      INIT_08 => X"11111111111111111111000000000000000000000000000000000000FFFFFFFF",
      INIT_09 => X"3333333333333222222222222222222222222222222222222111111111111111",
      INIT_0A => X"222222222222211111111111111111111111110000000000000000000000000F",
      INIT_0B => X"5544444444444444444444444443333333333333333333333333222222222222",
      INIT_0C => X"1111111111111111111111111111111111111110000000000000000000000000",
      INIT_0D => X"3333333333333333322222222222222222222222222222222222222222221111",
      INIT_0E => X"2222222222222221111111111111111111111111000000000000000000000000",
      INIT_0F => X"5555554444444444444444444444444333333333333333333333333222222222",
      INIT_10 => X"2222222222221111111111111111111111111111000000000000000000000000",
      INIT_11 => X"4444444444444444444443333333333333333333333333333222222222222222",
      INIT_12 => X"2222221111111111111111111111111111111111000000000000000000000000",
      INIT_13 => X"4433333333333333333333333333333333332222222222222222222222222222",
      INIT_14 => X"2222222222222222222111111111111111111111111100000000000000000000",
      INIT_15 => X"5555554444444444444444444444444433333333333333333333333332222222",
      INIT_16 => X"1111111100000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"2222222222222211111111111111111111111111111111111111111111111111",
      INIT_18 => X"2222222222222221111111111111111111111111110000000000000000000000",
      INIT_19 => X"4444444444444444444444444333333333333333333333333333222222222222",
      INIT_1A => X"3322222222222222222222222221111111111111111111111111100000000000",
      INIT_1B => X"5555555555555544444444444444444444444444333333333333333333333333",
      INIT_1C => X"2221111111111111111111111111111111111111110000000000000000000000",
      INIT_1D => X"3333333333333333333333333332222222222222222222222222222222222222",
      INIT_1E => X"2222222222222111111111111111111111111111110000000000000000000000",
      INIT_1F => X"4444444444444444444433333333333333333333333333332222222222222222",
      INIT_20 => X"1111111111111111111111111111111111110000000000000000000000000000",
      INIT_21 => X"3333333333333333333333333222222222222222222222222222222222222211",
      INIT_22 => X"2222222222222222222111111111111111111111111100000000000000000000",
      INIT_23 => X"5555555444444444444444444444444433333333333333333333333332222222",
      INIT_24 => X"2211111111111111111111111111111111111110000000000000000000000000",
      INIT_25 => X"3333333333333333333333333333322222222222222222222222222222222222",
      INIT_26 => X"1111111111111111111111111111111111111111000000000000000000000000",
      INIT_27 => X"3333333333333333333332222222222222222222222222222222222222222211",
      INIT_28 => X"2222222222222222222222222111111111111111111111111111110000000000",
      INIT_29 => X"5554444444444444444444444444444433333333333333333333333333333222",
      INIT_2A => X"1111111111111111111111111111111000000000000000000000000000000000",
      INIT_2B => X"3333333333333333333333333322222222222222222222222222222222222111",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"1111111111111111111111111111111111111111111111111110000000000000",
      INIT_2E => X"1111111111111111111111111111111100000000000000000000000000000000",
      INIT_2F => X"3333333333333322222222222222222222222222222222222222222111111111",
      INIT_30 => X"1111111111111111111111111111110000000000000000000000000000000000",
      INIT_31 => X"3333333332222222222222222222222222222222222222222222111111111111",
      INIT_32 => X"2222222222111111111111111111111111111111000000000000000000000000",
      INIT_33 => X"4444444444444444333333333333333333333333333332222222222222222222",
      INIT_34 => X"11111111111111111111111110000000000000000000000000FFFFFFFFFFFFFF",
      INIT_35 => X"4444444444444333333333333333333333333332222222222222222222222222",
      INIT_36 => X"3332222222222222222222222222211111111111111111111111111000000000",
      INIT_37 => X"5555555555555554444444444444444444444444433333333333333333333333",
      INIT_38 => X"1111111111111111111111111111100000000000000000000000000000000000",
      INIT_39 => X"3333333222222222222222222222222222222222222222222211111111111111",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"1111111111111111111111111111111111111111100000000000000000000000",
      INIT_3C => X"111111111111111111110000000000000000000000000000000000FFFFFFFFFF",
      INIT_3D => X"3333333333333333222222222222222222222222222222222211111111111111",
      INIT_3E => X"2222222222111111111111111111111111111110000000000000000000000000",
      INIT_3F => X"4444444444444444333333333333333333333333333332222222222222222222",
      INIT_40 => X"2222222222221111111111111111111111111111111111000000000000000000",
      INIT_41 => X"4444444333333333333333333333333333333333322222222222222222222222",
      INIT_42 => X"2222222222111111111111111111111111000000000000000000000000FFFFFF",
      INIT_43 => X"5444444444444444444444444433333333333333333333333322222222222222",
      INIT_44 => X"111111111111111111110000000000000000000000000000FFFFFFFFFFFFFFFF",
      INIT_45 => X"3333333333333333333333333333222222222222222222222222222211111111",
      INIT_46 => X"2222222222222222111111111111111111111111110000000000000000000000",
      INIT_47 => X"4444444444444444444444444433333333333333333333333333322222222222",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"1111111111111111111111111111110000000000000000000000000000000000",
      INIT_4A => X"1111111111111111111111111111111111111100000000000000000000000000",
      INIT_4B => X"3333333333333333333333332222222222222222222222222222222222222221",
      INIT_4C => X"22222222111111111111111111111111000000000000000000000000FFFFFFFF",
      INIT_4D => X"4444444444444444444444443333333333333333333333332222222222222222",
      INIT_4E => X"2222222222222221111111111111111111111111111111111100000000000000",
      INIT_4F => X"4444444444333333333333333333333333333333333322222222222222222222",
      INIT_50 => X"2222222222222222222222222221111111111111111111111111111000000000",
      INIT_51 => X"5555554444444444444444444444444444433333333333333333333333333332",
      INIT_52 => X"2111111111111111111111111111111111111100000000000000000000000000",
      INIT_53 => X"3333333333333333333333333333322222222222222222222222222222222222",
      INIT_54 => X"222222222222221111111111111111111100000000000000000000FFFFFFFFFF",
      INIT_55 => X"5555555555555555555544444444444444444443333333333333333333322222",
      INIT_56 => X"1111111111111111100000000000000000000000000000FFFFFFFFFFFFFFFFFF",
      INIT_57 => X"3333333333333333333333332222222222222222222222222222111111111111",
      INIT_58 => X"2222222222222211111111111111111111111111111111000000000000000000",
      INIT_59 => X"4444444444444443333333333333333333333333333333322222222222222222",
      INIT_5A => X"1111111111111111110000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_5B => X"3333333333333222222222222222222222222222222222211111111111111111",
      INIT_5C => X"2222222211111111111111111111111111110000000000000000000000000000",
      INIT_5D => X"4444444444444443333333333333333333333333333322222222222222222222",
      INIT_5E => X"2222222222222222222222211111111111111111111111111111110000000000",
      INIT_5F => X"4444444444444444444444444333333333333333333333333333333322222222",
      INIT_60 => X"2222222222222222222221111111111111111111111110000000000000000000",
      INIT_61 => X"5555555555544444444444444444444444443333333333333333333333332222",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"1111111111111111111111111111111111111111111111111111000000000000",
      INIT_64 => X"2222222222222222211111111111111111111111110000000000000000000000",
      INIT_65 => X"5555544444444444444444444444443333333333333333333333333222222222",
      INIT_66 => X"2221111111111111111111111111111111111110000000000000000000000000",
      INIT_67 => X"3333333333333333333333333333333222222222222222222222222222222222",
      INIT_68 => X"2111111111111111111111111111111111111111110000000000000000000000",
      INIT_69 => X"3333333333333333333333332222222222222222222222222222222222222222",
      INIT_6A => X"2222222222222222222221111111111111111111111111111111000000000000",
      INIT_6B => X"4444444444444444444444333333333333333333333333333333332222222222",
      INIT_6C => X"222222211111111111111111111111111100000000000000000000000000FFFF",
      INIT_6D => X"4444444444444444444333333333333333333333333332222222222222222222",
      INIT_6E => X"1111111111111111111100000000000000000000000000000000000000000000",
      INIT_6F => X"2222222222222222222222222222222222111111111111111111111111111111",
      INIT_70 => X"11111111111111110000000000000000000000000000FFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"3333333333333333333333222222222222222222222222222221111111111111",
      INIT_72 => X"1111111111111111111111111111111110000000000000000000000000000000",
      INIT_73 => X"3333333333333332222222222222222222222222222222222222222211111111",
      INIT_74 => X"2222222222222111111111111111111111111111111111000000000000000000",
      INIT_75 => X"4444444444433333333333333333333333333333333322222222222222222222",
      INIT_76 => X"2222222211111111111111111111111111111111111111000000000000000000",
      INIT_77 => X"3333333333333333333333333333333333222222222222222222222222222222",
      INIT_78 => X"111111111111111111100000000000000000000000000000000000FFFFFFFFFF",
      INIT_79 => X"3333333333333322222222222222222222222222222222222111111111111111",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"1111111111111111111111111111111100000000000000000000000000000000",
      INIT_7C => X"2222222222222222222211111111111111111111111111111110000000000000",
      INIT_7D => X"4444444444444444444433333333333333333333333333333333222222222222",
      INIT_7E => X"111111111111111111111111111100000000000000000000000000000FFFFFFF",
      INIT_7F => X"4444444333333333333333333333333333322222222222222222222222222222",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(2) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => B"00000000000000000000000000001111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 4) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTADOUT_UNCONNECTED\(31 downto 4),
      DOUTADOUT(3 downto 0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15 downto 12),
      DOUTBDOUT(31 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTBDOUT_UNCONNECTED\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000005555",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000001",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000005555555",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000055555",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000555",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000055555555",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000005555",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000055555",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000555555555",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000555555",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000055",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000005555555555",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000055555",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000001555",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 2) => \genStages[6].genPE[0].P_reg[ptr]\(13 downto 2),
      ADDRARDADDR(1) => \genStages[6].genPE[0].cmp\,
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"0000000000000001",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 1) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTADOUT_UNCONNECTED\(15 downto 1),
      DOUTADOUT(0) => \genStages[7].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTBDOUT(15 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_genStages[6].genPE[0].Pf_reg[ptr]_rep_bsel_4_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\genStages[6].genPE[0].Pf_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(0),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(0),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(10),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(10),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(11),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(11),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(12),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(12),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(13),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(13),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(14),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(14),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(15),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(15),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(16),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(16),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(1),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(1),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(2),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(2),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(3),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(3),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(4),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(4),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(5),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(5),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(6),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(6),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(7),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(7),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(8),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(8),
      R => '0'
    );
\genStages[6].genPE[0].Pf_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].P_reg[val]\(9),
      Q => \genStages[6].genPE[0].Pf_reg[val]\(9),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[op_n_0_][0]\,
      Q => \genStages[7].genPE[0].P_reg[op]\,
      R => clear
    );
\genStages[7].genPE[0].P_reg[ptr][1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].cmp\,
      Q => \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(2),
      Q => \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(3),
      Q => \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(4),
      Q => \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(5),
      Q => \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(6),
      Q => \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[ptr][7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => \genStages[6].genPE[0].P_reg[ptr]\(7),
      Q => \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\
    );
\genStages[7].genPE[0].P_reg[val][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(0),
      Q => \genStages[7].genPE[0].P_reg[val]\(0),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(10),
      Q => \genStages[7].genPE[0].P_reg[val]\(10),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(11),
      Q => \genStages[7].genPE[0].P_reg[val]\(11),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(12),
      Q => \genStages[7].genPE[0].P_reg[val]\(12),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(13),
      Q => \genStages[7].genPE[0].P_reg[val]\(13),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(14),
      Q => \genStages[7].genPE[0].P_reg[val]\(14),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(15),
      Q => \genStages[7].genPE[0].P_reg[val]\(15),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(16),
      Q => \genStages[7].genPE[0].P_reg[val]\(16),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(1),
      Q => \genStages[7].genPE[0].P_reg[val]\(1),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(2),
      Q => \genStages[7].genPE[0].P_reg[val]\(2),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(3),
      Q => \genStages[7].genPE[0].P_reg[val]\(3),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(4),
      Q => \genStages[7].genPE[0].P_reg[val]\(4),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(5),
      Q => \genStages[7].genPE[0].P_reg[val]\(5),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(6),
      Q => \genStages[7].genPE[0].P_reg[val]\(6),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(7),
      Q => \genStages[7].genPE[0].P_reg[val]\(7),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(8),
      Q => \genStages[7].genPE[0].P_reg[val]\(8),
      R => '0'
    );
\genStages[7].genPE[0].P_reg[val][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[6].genPE[0].Pf_reg[val]\(9),
      Q => \genStages[7].genPE[0].P_reg[val]\(9),
      R => '0'
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(4),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(5),
      I3 => \genStages[7].genPE[0].P_reg[val]\(5),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(2),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3),
      I3 => \genStages[7].genPE[0].P_reg[val]\(3),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(0),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(1),
      I3 => \genStages[7].genPE[0].P_reg[val]\(1),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(14),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[7].genPE[0].P_reg[val]\(15),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(12),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[7].genPE[0].P_reg[val]\(13),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(13),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(10),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[7].genPE[0].P_reg[val]\(11),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(8),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[7].genPE[0].P_reg[val]\(9),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(9),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(6),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[7].genPE[0].P_reg[val]\(7),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(4),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(4),
      I2 => \genStages[7].genPE[0].P_reg[val]\(5),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(5),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(2),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(2),
      I2 => \genStages[7].genPE[0].P_reg[val]\(3),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(3),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(0),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(0),
      I2 => \genStages[7].genPE[0].P_reg[val]\(1),
      I3 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(1),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(16),
      I1 => \genStages[7].genPE[0].P_reg[val]\(16),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(16),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(16),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(14),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(14),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(15),
      I3 => \genStages[7].genPE[0].P_reg[val]\(15),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(12),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(12),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(13),
      I3 => \genStages[7].genPE[0].P_reg[val]\(13),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(10),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(10),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(11),
      I3 => \genStages[7].genPE[0].P_reg[val]\(11),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(8),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(8),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(9),
      I3 => \genStages[7].genPE[0].P_reg[val]\(9),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\
    );
\genStages[7].genPE[0].Pf[ptr][0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \genStages[7].genPE[0].P_reg[val]\(6),
      I1 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(6),
      I2 => \genStages[7].genPE[0].blkThresh.Thresh_reg\(7),
      I3 => \genStages[7].genPE[0].P_reg[val]\(7),
      O => \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\
    );
\genStages[7].genPE[0].Pf_reg[op][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[op]\,
      Q => \blkStreamOutput.aload\,
      R => clear
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].cmp\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][0]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \genStages[7].genPE[0].cmp\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_3_n_0\,
      O(7 downto 0) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_4_n_0\
    );
\genStages[7].genPE[0].Pf_reg[ptr][0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_0\,
      CO(6) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_1\,
      CO(5) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_2\,
      CO(4) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_3\,
      CO(3) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_4\,
      CO(2) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_5\,
      CO(1) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_6\,
      CO(0) => \genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_n_7\,
      DI(7) => \genStages[7].genPE[0].Pf[ptr][0]_i_5_n_0\,
      DI(6) => \genStages[7].genPE[0].Pf[ptr][0]_i_6_n_0\,
      DI(5) => \genStages[7].genPE[0].Pf[ptr][0]_i_7_n_0\,
      DI(4) => \genStages[7].genPE[0].Pf[ptr][0]_i_8_n_0\,
      DI(3) => \genStages[7].genPE[0].Pf[ptr][0]_i_9_n_0\,
      DI(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_10_n_0\,
      DI(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_11_n_0\,
      DI(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_12_n_0\,
      O(7 downto 0) => \NLW_genStages[7].genPE[0].Pf_reg[ptr][0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \genStages[7].genPE[0].Pf[ptr][0]_i_13_n_0\,
      S(6) => \genStages[7].genPE[0].Pf[ptr][0]_i_14_n_0\,
      S(5) => \genStages[7].genPE[0].Pf[ptr][0]_i_15_n_0\,
      S(4) => \genStages[7].genPE[0].Pf[ptr][0]_i_16_n_0\,
      S(3) => \genStages[7].genPE[0].Pf[ptr][0]_i_17_n_0\,
      S(2) => \genStages[7].genPE[0].Pf[ptr][0]_i_18_n_0\,
      S(1) => \genStages[7].genPE[0].Pf[ptr][0]_i_19_n_0\,
      S(0) => \genStages[7].genPE[0].Pf[ptr][0]_i_20_n_0\
    );
\genStages[7].genPE[0].Pf_reg[ptr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][1]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][1]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][2]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][2]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][3]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][3]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][4]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][4]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][5]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][5]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][6]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][6]\,
      R => '0'
    );
\genStages[7].genPE[0].Pf_reg[ptr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \genStages[7].genPE[0].P_reg[ptr][7]_srl2_n_0\,
      Q => \genStages[7].genPE[0].Pf_reg[ptr_n_0_][7]\,
      R => '0'
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg\(5),
      O => in0_V_TREADY
    );
sel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \blkFeed.GuardSem_reg\(5),
      I1 => in0_V_TVALID,
      I2 => ap_rst_n,
      O => \blkFeed.GuardSem_reg[5]_0\
    );
sel_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => ap_rst_n,
      O => ADDRARDADDR(5)
    );
sel_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA00000000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(4),
      I1 => \blkFeed.CnlCnt_reg\(3),
      I2 => \blkFeed.CnlCnt_reg\(1),
      I3 => \blkFeed.CnlCnt_reg\(0),
      I4 => \blkFeed.CnlCnt_reg\(2),
      I5 => ap_rst_n,
      O => ADDRARDADDR(4)
    );
sel_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA0000"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(3),
      I1 => \blkFeed.CnlCnt_reg\(2),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => \blkFeed.CnlCnt_reg\(1),
      I4 => ap_rst_n,
      O => ADDRARDADDR(3)
    );
sel_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A00"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(2),
      I1 => \blkFeed.CnlCnt_reg\(1),
      I2 => \blkFeed.CnlCnt_reg\(0),
      I3 => ap_rst_n,
      O => ADDRARDADDR(2)
    );
sel_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \blkFeed.CnlCnt_reg\(1),
      I1 => \blkFeed.CnlCnt_reg\(0),
      I2 => ap_rst_n,
      O => ADDRARDADDR(1)
    );
sel_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \blkFeed.CnlCnt_reg\(0),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_0_0_thresholding_axi is
  port (
    \blkStreamOutput.BVld_reg\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_0_0_thresholding_axi : entity is "thresholding_axi";
end finn_design_Thresholding_rtl_0_0_thresholding_axi;

architecture STRUCTURE of finn_design_Thresholding_rtl_0_0_thresholding_axi is
begin
impl: entity work.finn_design_Thresholding_rtl_0_0_thresholding
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]_0\ => \blkFeed.GuardSem_reg[5]\,
      \blkStreamOutput.BVld_reg_0\ => \blkStreamOutput.BVld_reg\,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0),
      in0_V_TDATA(16 downto 0) => in0_V_TDATA(16 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_0_0_Thresholding_rtl_0_axi_wrapper is
  port (
    \blkStreamOutput.BVld_reg\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \blkFeed.GuardSem_reg[5]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \genStages[0].genPE[0].blkThresh.Thresh_reg\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_Thresholding_rtl_0_0_Thresholding_rtl_0_axi_wrapper : entity is "Thresholding_rtl_0_axi_wrapper";
end finn_design_Thresholding_rtl_0_0_Thresholding_rtl_0_axi_wrapper;

architecture STRUCTURE of finn_design_Thresholding_rtl_0_0_Thresholding_rtl_0_axi_wrapper is
begin
core: entity work.finn_design_Thresholding_rtl_0_0_thresholding_axi
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]\ => \blkFeed.GuardSem_reg[5]\,
      \blkStreamOutput.BVld_reg\ => \blkStreamOutput.BVld_reg\,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0),
      in0_V_TDATA(16 downto 0) => in0_V_TDATA(16 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_Thresholding_rtl_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axilite_AWVALID : in STD_LOGIC;
    s_axilite_AWREADY : out STD_LOGIC;
    s_axilite_AWADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axilite_WVALID : in STD_LOGIC;
    s_axilite_WREADY : out STD_LOGIC;
    s_axilite_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axilite_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axilite_BVALID : out STD_LOGIC;
    s_axilite_BREADY : in STD_LOGIC;
    s_axilite_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axilite_ARVALID : in STD_LOGIC;
    s_axilite_ARREADY : out STD_LOGIC;
    s_axilite_ARADDR : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axilite_RVALID : out STD_LOGIC;
    s_axilite_RREADY : in STD_LOGIC;
    s_axilite_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axilite_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    out_V_TREADY : in STD_LOGIC;
    out_V_TVALID : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_Thresholding_rtl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_Thresholding_rtl_0_0 : entity is "finn_design_Thresholding_rtl_0_0,Thresholding_rtl_0_axi_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_Thresholding_rtl_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_Thresholding_rtl_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_Thresholding_rtl_0_0 : entity is "Thresholding_rtl_0_axi_wrapper,Vivado 2024.1";
end finn_design_Thresholding_rtl_0_0;

architecture STRUCTURE of finn_design_Thresholding_rtl_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \genStages[0].genPE[0].blkThresh.Thresh_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal NLW_sel_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sel_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sel_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sel_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_sel_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_sel_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_sel_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of sel : label is "p1_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of sel : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of sel : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of sel : label is 1088;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of sel : label is "sel";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of sel : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of sel : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of sel : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of sel : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of sel : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of sel : label is 16;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF s_axilite:in0_V:out_V, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of s_axilite_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of s_axilite_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of s_axilite_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of s_axilite_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of s_axilite_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of s_axilite_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of s_axilite_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of s_axilite_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of s_axilite_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of s_axilite_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 250000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axilite_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of s_axilite_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of s_axilite_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of s_axilite_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_INFO of s_axilite_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_PARAMETER of s_axilite_RRESP : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 250000000, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axilite_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of s_axilite_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  s_axilite_ARREADY <= \<const0>\;
  s_axilite_AWREADY <= \<const0>\;
  s_axilite_BRESP(1) <= \<const0>\;
  s_axilite_BRESP(0) <= \<const0>\;
  s_axilite_BVALID <= \<const0>\;
  s_axilite_RDATA(31) <= \<const0>\;
  s_axilite_RDATA(30) <= \<const0>\;
  s_axilite_RDATA(29) <= \<const0>\;
  s_axilite_RDATA(28) <= \<const0>\;
  s_axilite_RDATA(27) <= \<const0>\;
  s_axilite_RDATA(26) <= \<const0>\;
  s_axilite_RDATA(25) <= \<const0>\;
  s_axilite_RDATA(24) <= \<const0>\;
  s_axilite_RDATA(23) <= \<const0>\;
  s_axilite_RDATA(22) <= \<const0>\;
  s_axilite_RDATA(21) <= \<const0>\;
  s_axilite_RDATA(20) <= \<const0>\;
  s_axilite_RDATA(19) <= \<const0>\;
  s_axilite_RDATA(18) <= \<const0>\;
  s_axilite_RDATA(17) <= \<const0>\;
  s_axilite_RDATA(16) <= \<const0>\;
  s_axilite_RDATA(15) <= \<const0>\;
  s_axilite_RDATA(14) <= \<const0>\;
  s_axilite_RDATA(13) <= \<const0>\;
  s_axilite_RDATA(12) <= \<const0>\;
  s_axilite_RDATA(11) <= \<const0>\;
  s_axilite_RDATA(10) <= \<const0>\;
  s_axilite_RDATA(9) <= \<const0>\;
  s_axilite_RDATA(8) <= \<const0>\;
  s_axilite_RDATA(7) <= \<const0>\;
  s_axilite_RDATA(6) <= \<const0>\;
  s_axilite_RDATA(5) <= \<const0>\;
  s_axilite_RDATA(4) <= \<const0>\;
  s_axilite_RDATA(3) <= \<const0>\;
  s_axilite_RDATA(2) <= \<const0>\;
  s_axilite_RDATA(1) <= \<const0>\;
  s_axilite_RDATA(0) <= \<const0>\;
  s_axilite_RRESP(1) <= \<const0>\;
  s_axilite_RRESP(0) <= \<const0>\;
  s_axilite_RVALID <= \<const0>\;
  s_axilite_WREADY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.finn_design_Thresholding_rtl_0_0_Thresholding_rtl_0_axi_wrapper
     port map (
      ADDRARDADDR(5) => inst_n_1,
      ADDRARDADDR(4) => inst_n_2,
      ADDRARDADDR(3) => inst_n_3,
      ADDRARDADDR(2) => inst_n_4,
      ADDRARDADDR(1) => inst_n_5,
      ADDRARDADDR(0) => inst_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \blkFeed.GuardSem_reg[5]\ => inst_n_7,
      \blkStreamOutput.BVld_reg\ => out_V_TVALID,
      \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16 downto 0),
      in0_V_TDATA(16 downto 0) => in0_V_TDATA(16 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
sel: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"2735212D3105291212512BC822D027302A161E6C2868193021241BFA211A2721",
      INIT_01 => X"259E19880BE31AEF321C1FC725B51B521C840D681E682E241F5E20CF2BE61F2D",
      INIT_02 => X"2BBF245E183D275019752BCF208E2F4626FC25091F940AA329621B8026742575",
      INIT_03 => X"1FE429DF0AFE18F6236826481D04189A1648248B2AB8206921732A960DA12D83",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 10) => B"0000",
      ADDRARDADDR(9) => inst_n_1,
      ADDRARDADDR(8) => inst_n_2,
      ADDRARDADDR(7) => inst_n_3,
      ADDRARDADDR(6) => inst_n_4,
      ADDRARDADDR(5) => inst_n_5,
      ADDRARDADDR(4) => inst_n_6,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_sel_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_sel_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_sel_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_sel_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"1111111111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"01",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(15 downto 0),
      DOUTBDOUT(15 downto 0) => NLW_sel_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1) => NLW_sel_DOUTPADOUTP_UNCONNECTED(1),
      DOUTPADOUTP(0) => \genStages[0].genPE[0].blkThresh.Thresh_reg\(16),
      DOUTPBDOUTP(1 downto 0) => NLW_sel_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => inst_n_7,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
