// Seed: 2559038952
module module_0 (
    output supply0 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wand id_4,
    output tri id_5,
    input tri1 id_6,
    output uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri id_10,
    input uwire id_11
);
  wire id_13, id_14;
  wire id_15 = id_13;
  assign id_1  = id_11;
  assign id_15 = id_14;
  logic id_16;
endmodule
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2
    , id_9,
    input supply0 id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6,
    input wor module_1
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_0,
      id_4,
      id_4,
      id_5,
      id_2,
      id_3,
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
