{
	"author": [
		"Nilanjan Banerjee",
		"Praveen Vellanki",
		"Karam S. Chatha"
	],
	"booktitle": "Proceedings of the Eighth Conference on Design, Automation and Test in Europe, Volume 2",
	"booktitleshort": "DATE v2",
	"crossref": "conf/date/2004",
	"dblpkey": "conf/date/BanerjeeVC04",
	"doi": "10.1109/DATE.2004.1269067",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.2004.1269067",
	"pages": "1250-1255",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"a",
		"power",
		"and",
		"perform",
		"model",
		"for",
		"network",
		"on",
		"chip",
		"architectur"
	],
	"tag": [
		"architecture",
		"performance"
	],
	"title": "A Power and Performance Model for Network-on-Chip Architectures",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2004
}