
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c500  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000c500  2000c500  00014500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000534  2000c508  2000c508  00014508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000024c  2000ca3c  2000ca3c  00014a3c  2**2
                  ALLOC
  4 .stack        00003000  2000cc88  2000cc88  00014a3c  2**0
                  ALLOC
  5 .comment      00000306  00000000  00000000  00014a3c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000998  00000000  00000000  00014d42  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000019e4  00000000  00000000  000156da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e1f7  00000000  00000000  000170be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001dc1  00000000  00000000  000252b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005d58  00000000  00000000  00027076  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002bb8  00000000  00000000  0002cdd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004d01  00000000  00000000  0002f988  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003e71  00000000  00000000  00034689  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0007620f  00000000  00000000  000384fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ae709  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000be0  00000000  00000000  000ae72e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002851 	.word	0x20002851
2000006c:	2000287d 	.word	0x2000287d
20000070:	200033cd 	.word	0x200033cd
20000074:	200033f9 	.word	0x200033f9
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20002061 	.word	0x20002061
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200037dd 	.word	0x200037dd
2000021c:	20003805 	.word	0x20003805
20000220:	2000382d 	.word	0x2000382d
20000224:	20003855 	.word	0x20003855
20000228:	2000387d 	.word	0x2000387d
2000022c:	200038a5 	.word	0x200038a5
20000230:	200038cd 	.word	0x200038cd
20000234:	200038f5 	.word	0x200038f5
20000238:	2000391d 	.word	0x2000391d
2000023c:	20003945 	.word	0x20003945
20000240:	2000396d 	.word	0x2000396d
20000244:	20003995 	.word	0x20003995
20000248:	200039bd 	.word	0x200039bd
2000024c:	200039e5 	.word	0x200039e5
20000250:	20003a0d 	.word	0x20003a0d
20000254:	20003a35 	.word	0x20003a35
20000258:	20003a5d 	.word	0x20003a5d
2000025c:	20003a85 	.word	0x20003a85
20000260:	20003aad 	.word	0x20003aad
20000264:	20003ad5 	.word	0x20003ad5
20000268:	20003afd 	.word	0x20003afd
2000026c:	20003b25 	.word	0x20003b25
20000270:	20003b4d 	.word	0x20003b4d
20000274:	20003b75 	.word	0x20003b75
20000278:	20003b9d 	.word	0x20003b9d
2000027c:	20003bc5 	.word	0x20003bc5
20000280:	20003bed 	.word	0x20003bed
20000284:	20003c15 	.word	0x20003c15
20000288:	20003c3d 	.word	0x20003c3d
2000028c:	20003c65 	.word	0x20003c65
20000290:	20003c8d 	.word	0x20003c8d
20000294:	20003cb5 	.word	0x20003cb5

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20003549 	.word	0x20003549
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000c508 	.word	0x2000c508
20000450:	2000c508 	.word	0x2000c508
20000454:	2000c508 	.word	0x2000c508
20000458:	2000ca3c 	.word	0x2000ca3c
2000045c:	00000000 	.word	0x00000000
20000460:	2000ca3c 	.word	0x2000ca3c
20000464:	2000cc88 	.word	0x2000cc88
20000468:	20004a4d 	.word	0x20004a4d
2000046c:	20000ef9 	.word	0x20000ef9

20000470 <__do_global_dtors_aux>:
20000470:	f64c 233c 	movw	r3, #51772	; 0xca3c
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24c 5008 	movw	r0, #50440	; 0xc508
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <lcd_init>:

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
200004a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    disp_init();
200004a4:	f001 fc50 	bl	20001d48 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
200004a8:	f64c 2548 	movw	r5, #51784	; 0xca48
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004ac:	f24e 1000 	movw	r0, #57600	; 0xe100
    lcd_state.target_mode = MANUAL_MODE;
200004b0:	f2c2 0500 	movt	r5, #8192	; 0x2000
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004b4:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
    lcd_state.target_mode = MANUAL_MODE;
200004b8:	f04f 0800 	mov.w	r8, #0
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
200004bc:	f001 fcd0 	bl	20001e60 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
200004c0:	f885 8007 	strb.w	r8, [r5, #7]
    lcd_state.distance = (uint16_t)get_distance();
200004c4:	f001 f824 	bl	20001510 <get_distance>
200004c8:	f004 faa0 	bl	20004a0c <__aeabi_f2uiz>
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
200004cc:	f64c 3618 	movw	r6, #51992	; 0xcb18
200004d0:	f2c2 0600 	movt	r6, #8192	; 0x2000
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
200004d4:	f64c 2760 	movw	r7, #51808	; 0xca60
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
200004d8:	f64c 2454 	movw	r4, #51796	; 0xca54

void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
200004dc:	80a8      	strh	r0, [r5, #4]
    lcd_state.target_pos = &trg;
200004de:	f2c2 0700 	movt	r7, #8192	; 0x2000
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
200004e2:	4630      	mov	r0, r6
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
200004e4:	2101      	movs	r1, #1
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;
200004e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
    lcd_state.chamber_status = CHAMBER_LOADED;
200004ea:	71a9      	strb	r1, [r5, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
    lcd_last_state.target_pos = &trg;

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
200004ec:	f8c6 8004 	str.w	r8, [r6, #4]
void lcd_init(){
    disp_init();
    set_clk(CLK_SPEED); // Only for scaling
    lcd_state.target_mode = MANUAL_MODE;
    lcd_state.distance = (uint16_t)get_distance();
    lcd_state.target_pos = &trg;
200004f0:	602f      	str	r7, [r5, #0]
    lcd_state.chamber_status = CHAMBER_LOADED;
    g_disp_update_argument.lcd_state = &lcd_state;
200004f2:	6035      	str	r5, [r6, #0]
    lcd_last_state.target_pos = &trg;
200004f4:	6027      	str	r7, [r4, #0]

    //should force an update on initialization
    g_disp_update_argument.last_state = NULL;
    disp_update((void*)&g_disp_update_argument);
200004f6:	f001 fa37 	bl	20001968 <disp_update>

    //spin for first update
    while (g_disp_update_lock) {}
200004fa:	f64c 3014 	movw	r0, #51988	; 0xcb14
200004fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000502:	7803      	ldrb	r3, [r0, #0]
20000504:	b97b      	cbnz	r3, 20000526 <lcd_init+0x86>
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000506:	683a      	ldr	r2, [r7, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000508:	f64c 235c 	movw	r3, #51804	; 0xca5c
2000050c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    lasttrg=trg;
20000510:	0c10      	lsrs	r0, r2, #16
20000512:	7098      	strb	r0, [r3, #2]

    //spin for first update
    while (g_disp_update_lock) {}

    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
20000514:	6074      	str	r4, [r6, #4]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000516:	e895 0003 	ldmia.w	r5, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
2000051a:	801a      	strh	r2, [r3, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
2000051c:	e884 0003 	stmia.w	r4, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
20000520:	6023      	str	r3, [r4, #0]
    while (g_disp_update_lock) {}

    //DO NOT force subsequent updates
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}
20000522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20000526:	e7fe      	b.n	20000526 <lcd_init+0x86>

20000528 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
20000528:	b570      	push	{r4, r5, r6, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
2000052a:	7803      	ldrb	r3, [r0, #0]
2000052c:	780a      	ldrb	r2, [r1, #0]
2000052e:	f013 0420 	ands.w	r4, r3, #32
20000532:	d033      	beq.n	2000059c <do_servos_manual+0x74>
20000534:	f002 0520 	and.w	r5, r2, #32
20000538:	b2ed      	uxtb	r5, r5
2000053a:	2d00      	cmp	r5, #0
2000053c:	d12e      	bne.n	2000059c <do_servos_manual+0x74>
        servo_do(Y_SET_FORWARD);
2000053e:	f240 1248 	movw	r2, #328	; 0x148
20000542:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000546:	6015      	str	r5, [r2, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
20000548:	f013 0240 	ands.w	r2, r3, #64	; 0x40
2000054c:	d03d      	beq.n	200005ca <do_servos_manual+0xa2>
2000054e:	f891 c000 	ldrb.w	ip, [r1]
20000552:	f00c 0440 	and.w	r4, ip, #64	; 0x40
20000556:	b2e4      	uxtb	r4, r4
20000558:	2c00      	cmp	r4, #0
2000055a:	d136      	bne.n	200005ca <do_servos_manual+0xa2>
        servo_do(X_SET_FORWARD);
2000055c:	f240 1308 	movw	r3, #264	; 0x108
20000560:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000564:	601c      	str	r4, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
20000566:	f990 c002 	ldrsb.w	ip, [r0, #2]
2000056a:	f991 2002 	ldrsb.w	r2, [r1, #2]
2000056e:	4594      	cmp	ip, r2
20000570:	d105      	bne.n	2000057e <do_servos_manual+0x56>
    	state->Y_axis != last_state->Y_axis ) {
20000572:	f991 3003 	ldrsb.w	r3, [r1, #3]
20000576:	f990 1003 	ldrsb.w	r1, [r0, #3]
2000057a:	4299      	cmp	r1, r3
2000057c:	d057      	beq.n	2000062e <do_servos_manual+0x106>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
2000057e:	f64c 2440 	movw	r4, #51776	; 0xca40
20000582:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000586:	4621      	mov	r1, r4
20000588:	f000 fff0 	bl	2000156c <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
2000058c:	6820      	ldr	r0, [r4, #0]
2000058e:	f001 f82d 	bl	200015ec <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000592:	6860      	ldr	r0, [r4, #4]
    }
}
20000594:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    if (state->X_axis != last_state->X_axis ||
    	state->Y_axis != last_state->Y_axis ) {

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
20000598:	f001 b836 	b.w	20001608 <set_y_servo_analog_pw>
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000059c:	f013 0f10 	tst.w	r3, #16
200005a0:	d02f      	beq.n	20000602 <do_servos_manual+0xda>
200005a2:	f002 0c10 	and.w	ip, r2, #16
200005a6:	fa5f f58c 	uxtb.w	r5, ip
200005aa:	2d00      	cmp	r5, #0
200005ac:	d039      	beq.n	20000622 <do_servos_manual+0xfa>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
200005ae:	2c00      	cmp	r4, #0
200005b0:	d1ca      	bne.n	20000548 <do_servos_manual+0x20>
200005b2:	f012 0f20 	tst.w	r2, #32
200005b6:	d0c7      	beq.n	20000548 <do_servos_manual+0x20>
        servo_do(Y_SET_NEUTRAL);
200005b8:	f240 1244 	movw	r2, #324	; 0x144
200005bc:	f2c4 0205 	movt	r2, #16389	; 0x4005
200005c0:	2400      	movs	r4, #0
200005c2:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
200005c4:	f013 0240 	ands.w	r2, r3, #64	; 0x40
200005c8:	d1c1      	bne.n	2000054e <do_servos_manual+0x26>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
200005ca:	f013 0380 	ands.w	r3, r3, #128	; 0x80
200005ce:	d005      	beq.n	200005dc <do_servos_manual+0xb4>
200005d0:	f891 c000 	ldrb.w	ip, [r1]
200005d4:	f00c 0480 	and.w	r4, ip, #128	; 0x80
200005d8:	b2e4      	uxtb	r4, r4
200005da:	b1e4      	cbz	r4, 20000616 <do_servos_manual+0xee>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
200005dc:	b922      	cbnz	r2, 200005e8 <do_servos_manual+0xc0>
200005de:	f891 c000 	ldrb.w	ip, [r1]
200005e2:	f01c 0f40 	tst.w	ip, #64	; 0x40
200005e6:	d105      	bne.n	200005f4 <do_servos_manual+0xcc>
200005e8:	2b00      	cmp	r3, #0
200005ea:	d1bc      	bne.n	20000566 <do_servos_manual+0x3e>
200005ec:	780b      	ldrb	r3, [r1, #0]
200005ee:	f013 0f80 	tst.w	r3, #128	; 0x80
200005f2:	d0b8      	beq.n	20000566 <do_servos_manual+0x3e>
        servo_do(X_SET_NEUTRAL);
200005f4:	f240 1304 	movw	r3, #260	; 0x104
200005f8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200005fc:	2200      	movs	r2, #0
200005fe:	601a      	str	r2, [r3, #0]
20000600:	e7b1      	b.n	20000566 <do_servos_manual+0x3e>
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
20000602:	f012 0f10 	tst.w	r2, #16
20000606:	d0d2      	beq.n	200005ae <do_servos_manual+0x86>
        servo_do(Y_SET_NEUTRAL);
20000608:	f240 1244 	movw	r2, #324	; 0x144
2000060c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000610:	2400      	movs	r4, #0
20000612:	6014      	str	r4, [r2, #0]
20000614:	e7d6      	b.n	200005c4 <do_servos_manual+0x9c>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
        servo_do(X_SET_REVERSE);
20000616:	f240 120c 	movw	r2, #268	; 0x10c
2000061a:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000061e:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
20000620:	e7a1      	b.n	20000566 <do_servos_manual+0x3e>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
        servo_do(Y_SET_REVERSE);
20000622:	f240 124c 	movw	r2, #332	; 0x14c
20000626:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000062a:	6015      	str	r5, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
2000062c:	e78c      	b.n	20000548 <do_servos_manual+0x20>
2000062e:	bd70      	pop	{r4, r5, r6, pc}

20000630 <_reload_motion>:
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000630:	f64a 3098 	movw	r0, #43928	; 0xab98
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
20000634:	b510      	push	{r4, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000636:	f2c0 0002 	movt	r0, #2
2000063a:	f000 ffe5 	bl	20001608 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
2000063e:	f240 1254 	movw	r2, #340	; 0x154
20000642:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000646:	6813      	ldr	r3, [r2, #0]
20000648:	2b00      	cmp	r3, #0
2000064a:	d1fc      	bne.n	20000646 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000064c:	f64e 0048 	movw	r0, #59464	; 0xe848
20000650:	f2c0 0001 	movt	r0, #1
20000654:	f000 ffd8 	bl	20001608 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
20000658:	20fa      	movs	r0, #250	; 0xfa
2000065a:	f001 fc6f 	bl	20001f3c <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
2000065e:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000662:	f2c0 0002 	movt	r0, #2
}
20000666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    while (servo_r(READ_LOWER_STOP)) { }

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
    use_me_carefully_ms_delay_timer(250);
    set_y_servo_analog_pw(SERVO_NEUTRAL);
2000066a:	f000 bfcd 	b.w	20001608 <set_y_servo_analog_pw>
2000066e:	bf00      	nop

20000670 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
20000670:	b570      	push	{r4, r5, r6, lr}
20000672:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
20000674:	f64b 40ec 	movw	r0, #48364	; 0xbcec
20000678:	4621      	mov	r1, r4
2000067a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000067e:	f004 fe25 	bl	200052cc <printf>
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
20000682:	f004 0601 	and.w	r6, r4, #1
20000686:	f3c4 0540 	ubfx	r5, r4, #1, #1
2000068a:	f64b 5000 	movw	r0, #48384	; 0xbd00
2000068e:	f3c4 0480 	ubfx	r4, r4, #2, #1
20000692:	462a      	mov	r2, r5
20000694:	4623      	mov	r3, r4
20000696:	4631      	mov	r1, r6
20000698:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000069c:	f004 fe16 	bl	200052cc <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
200006a0:	4631      	mov	r1, r6
200006a2:	2004      	movs	r0, #4
200006a4:	f002 ff30 	bl	20003508 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
200006a8:	4629      	mov	r1, r5
200006aa:	2005      	movs	r0, #5
200006ac:	f002 ff2c 	bl	20003508 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
200006b0:	4621      	mov	r1, r4
200006b2:	2006      	movs	r0, #6
}
200006b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	printf("Lights set: 0x%x\r\n", pattern);
	printf("bit0:%d\tbit1:%d\tbit2:%d\t\r\n",0x01 & pattern,((0x02 & pattern)>>1),((0x04 & pattern)>>2));
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
    MSS_GPIO_set_output(MSS_GPIO_5, (((0x02 & pattern)>>1)));
    MSS_GPIO_set_output(MSS_GPIO_6, (((0x04 & pattern)>>2))); // msp
200006b8:	f002 bf26 	b.w	20003508 <MSS_GPIO_set_output>

200006bc <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
200006bc:	b570      	push	{r4, r5, r6, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {
200006be:	7803      	ldrb	r3, [r0, #0]
200006c0:	f013 0f02 	tst.w	r3, #2
200006c4:	d048      	beq.n	20000758 <do_manual_reload+0x9c>
200006c6:	7808      	ldrb	r0, [r1, #0]
200006c8:	f010 0f02 	tst.w	r0, #2
200006cc:	d144      	bne.n	20000758 <do_manual_reload+0x9c>
200006ce:	f64c 2150 	movw	r1, #51792	; 0xca50
200006d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006d6:	780d      	ldrb	r5, [r1, #0]
200006d8:	2d00      	cmp	r5, #0
200006da:	d13d      	bne.n	20000758 <do_manual_reload+0x9c>

		if (in_reload_position) {
200006dc:	f64c 2465 	movw	r4, #51813	; 0xca65
200006e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200006e4:	7822      	ldrb	r2, [r4, #0]
200006e6:	2a00      	cmp	r2, #0
200006e8:	d137      	bne.n	2000075a <do_manual_reload+0x9e>
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
		}
		else {
			in_reload_position = 1;
200006ea:	2301      	movs	r3, #1
200006ec:	7023      	strb	r3, [r4, #0]
			lights_set(LIGHTS_RELOADING);
200006ee:	2004      	movs	r0, #4
200006f0:	f7ff ffbe 	bl	20000670 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
200006f4:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
200006f8:	f2c0 0002 	movt	r0, #2
200006fc:	f000 ff76 	bl	200015ec <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
20000700:	f64a 3098 	movw	r0, #43928	; 0xab98
20000704:	f2c0 0002 	movt	r0, #2
20000708:	f000 ff7e 	bl	20001608 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
2000070c:	f240 1404 	movw	r4, #260	; 0x104
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
20000710:	f240 1254 	movw	r2, #340	; 0x154
20000714:	f240 1110 	movw	r1, #272	; 0x110
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
20000718:	f240 1044 	movw	r0, #324	; 0x144
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000071c:	f2c4 0205 	movt	r2, #16389	; 0x4005
20000720:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
20000724:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
20000728:	f2c4 0405 	movt	r4, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
2000072c:	6813      	ldr	r3, [r2, #0]
2000072e:	b90b      	cbnz	r3, 20000734 <do_manual_reload+0x78>
20000730:	680b      	ldr	r3, [r1, #0]
20000732:	b13b      	cbz	r3, 20000744 <do_manual_reload+0x88>
				if (!servo_r(READ_LOWER_STOP)) {
20000734:	6813      	ldr	r3, [r2, #0]
20000736:	b903      	cbnz	r3, 2000073a <do_manual_reload+0x7e>
					servo_do(Y_SET_NEUTRAL);
20000738:	6003      	str	r3, [r0, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
2000073a:	680b      	ldr	r3, [r1, #0]
2000073c:	2b00      	cmp	r3, #0
2000073e:	d1f5      	bne.n	2000072c <do_manual_reload+0x70>
					servo_do(X_SET_NEUTRAL);
20000740:	6023      	str	r3, [r4, #0]
20000742:	e7f3      	b.n	2000072c <do_manual_reload+0x70>
				}
			}
			servo_do(X_SET_NEUTRAL);
20000744:	f240 1104 	movw	r1, #260	; 0x104
			servo_do(Y_SET_NEUTRAL);
20000748:	f240 1044 	movw	r0, #324	; 0x144
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
2000074c:	f2c4 0105 	movt	r1, #16389	; 0x4005
			servo_do(Y_SET_NEUTRAL);
20000750:	f2c4 0005 	movt	r0, #16389	; 0x4005
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
20000754:	600b      	str	r3, [r1, #0]
			servo_do(Y_SET_NEUTRAL);
20000756:	6003      	str	r3, [r0, #0]
20000758:	bd70      	pop	{r4, r5, r6, pc}
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
2000075a:	f64c 2248 	movw	r2, #51784	; 0xca48
2000075e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000762:	2101      	movs	r1, #1
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
20000764:	f64e 0048 	movw	r0, #59464	; 0xe848
	static uint32_t y_return_time = 250;

	if (n64_pressed(B) && !g_live_fire_enabled) {

		if (in_reload_position) {
			lcd_state.chamber_status = CHAMBER_LOADED;
20000768:	7191      	strb	r1, [r2, #6]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
2000076a:	f2c0 0001 	movt	r0, #1
2000076e:	f000 ff4b 	bl	20001608 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
20000772:	f64e 0048 	movw	r0, #59464	; 0xe848
20000776:	f2c0 0001 	movt	r0, #1
2000077a:	f000 ff37 	bl	200015ec <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
2000077e:	20fa      	movs	r0, #250	; 0xfa
20000780:	f001 fbdc 	bl	20001f3c <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
20000784:	f240 1044 	movw	r0, #324	; 0x144
20000788:	f2c4 0005 	movt	r0, #16389	; 0x4005
2000078c:	6005      	str	r5, [r0, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
2000078e:	206e      	movs	r0, #110	; 0x6e
20000790:	f001 fbd4 	bl	20001f3c <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
20000794:	f240 1304 	movw	r3, #260	; 0x104
20000798:	f2c4 0305 	movt	r3, #16389	; 0x4005
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
2000079c:	4628      	mov	r0, r5
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
2000079e:	601d      	str	r5, [r3, #0]
			in_reload_position = 0;
200007a0:	7025      	strb	r5, [r4, #0]
			}
			servo_do(X_SET_NEUTRAL);
			servo_do(Y_SET_NEUTRAL);
		}
	}
}
200007a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		    use_me_carefully_ms_delay_timer(y_return_time);
		    servo_do(Y_SET_NEUTRAL);
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
			servo_do(X_SET_NEUTRAL);
			in_reload_position = 0;
			lights_set(LIGHTS_IDLE);
200007a6:	f7ff bf63 	b.w	20000670 <lights_set>
200007aa:	bf00      	nop

200007ac <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200007ac:	b510      	push	{r4, lr}
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007ae:	f64c 2350 	movw	r3, #51792	; 0xca50
200007b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b6:	781a      	ldrb	r2, [r3, #0]

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
200007b8:	b082      	sub	sp, #8
200007ba:	4604      	mov	r4, r0
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007bc:	2a00      	cmp	r2, #0
200007be:	d129      	bne.n	20000814 <do_ready_live_fire+0x68>
200007c0:	7800      	ldrb	r0, [r0, #0]
200007c2:	f010 0f08 	tst.w	r0, #8
200007c6:	d012      	beq.n	200007ee <do_ready_live_fire+0x42>
		lights_set(LIGHTS_IDLE);
		printf("Live-fire disabled.\r\n");
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
200007c8:	7863      	ldrb	r3, [r4, #1]
200007ca:	f013 0f40 	tst.w	r3, #64	; 0x40
200007ce:	d00c      	beq.n	200007ea <do_ready_live_fire+0x3e>
200007d0:	784a      	ldrb	r2, [r1, #1]
200007d2:	f002 0140 	and.w	r1, r2, #64	; 0x40
200007d6:	b2ca      	uxtb	r2, r1
200007d8:	b93a      	cbnz	r2, 200007ea <do_ready_live_fire+0x3e>
		if (REPEATED_FIRING_MODE) {
200007da:	f64c 2364 	movw	r3, #51812	; 0xca64
200007de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e2:	7818      	ldrb	r0, [r3, #0]
200007e4:	b900      	cbnz	r0, 200007e8 <do_ready_live_fire+0x3c>
			REPEATED_FIRING_MODE = 0;
		}
		else {
			REPEATED_FIRING_MODE = 1;
200007e6:	2201      	movs	r2, #1
200007e8:	701a      	strb	r2, [r3, #0]
		}
	}
}
200007ea:	b002      	add	sp, #8
200007ec:	bd10      	pop	{r4, pc}
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
200007ee:	f891 c000 	ldrb.w	ip, [r1]
200007f2:	f01c 0f08 	tst.w	ip, #8
200007f6:	d0e7      	beq.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
200007f8:	2201      	movs	r2, #1
		lights_set(LIGHTS_SAFETY_OFF);
200007fa:	4610      	mov	r0, r2
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 1;
200007fc:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
200007fe:	9101      	str	r1, [sp, #4]
20000800:	f7ff ff36 	bl	20000670 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
20000804:	f64b 501c 	movw	r0, #48412	; 0xbd1c
20000808:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000080c:	f004 fdcc 	bl	200053a8 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
20000810:	9901      	ldr	r1, [sp, #4]
20000812:	e7d9      	b.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
20000814:	f890 c000 	ldrb.w	ip, [r0]
20000818:	f00c 0008 	and.w	r0, ip, #8
2000081c:	b2c2      	uxtb	r2, r0
2000081e:	2a00      	cmp	r2, #0
20000820:	d1d2      	bne.n	200007c8 <do_ready_live_fire+0x1c>
20000822:	7808      	ldrb	r0, [r1, #0]
20000824:	f010 0f08 	tst.w	r0, #8
20000828:	d0ce      	beq.n	200007c8 <do_ready_live_fire+0x1c>
		g_live_fire_enabled = 0;
		lights_set(LIGHTS_IDLE);
2000082a:	4610      	mov	r0, r2
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
		g_live_fire_enabled = 0;
2000082c:	701a      	strb	r2, [r3, #0]
		lights_set(LIGHTS_IDLE);
2000082e:	9101      	str	r1, [sp, #4]
20000830:	f7ff ff1e 	bl	20000670 <lights_set>
		printf("Live-fire disabled.\r\n");
20000834:	f64b 5040 	movw	r0, #48448	; 0xbd40
20000838:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000083c:	f004 fdb4 	bl	200053a8 <puts>
20000840:	9901      	ldr	r1, [sp, #4]
20000842:	e7c1      	b.n	200007c8 <do_ready_live_fire+0x1c>

20000844 <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
20000844:	b510      	push	{r4, lr}

    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
20000846:	2004      	movs	r0, #4
20000848:	2105      	movs	r1, #5
2000084a:	f002 fe3f 	bl	200034cc <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
2000084e:	2005      	movs	r0, #5
20000850:	4601      	mov	r1, r0
20000852:	f002 fe3b 	bl	200034cc <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
20000856:	2006      	movs	r0, #6
20000858:	2105      	movs	r1, #5
2000085a:	f002 fe37 	bl	200034cc <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
2000085e:	2004      	movs	r0, #4
20000860:	2100      	movs	r1, #0
20000862:	f002 fe51 	bl	20003508 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
20000866:	2005      	movs	r0, #5
20000868:	2100      	movs	r1, #0
2000086a:	f002 fe4d 	bl	20003508 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
2000086e:	2006      	movs	r0, #6
20000870:	2100      	movs	r1, #0

}
20000872:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
20000876:	f002 be47 	b.w	20003508 <MSS_GPIO_set_output>
2000087a:	bf00      	nop

2000087c <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
2000087c:	b510      	push	{r4, lr}
2000087e:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
20000880:	2001      	movs	r0, #1
20000882:	4601      	mov	r1, r0
20000884:	f002 fe40 	bl	20003508 <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
20000888:	4620      	mov	r0, r4
2000088a:	f001 fb57 	bl	20001f3c <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
2000088e:	2001      	movs	r0, #1
20000890:	2100      	movs	r1, #0
20000892:	f002 fe39 	bl	20003508 <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
20000896:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
}
2000089a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
2000089e:	f001 bb4d 	b.w	20001f3c <use_me_carefully_ms_delay_timer>
200008a2:	bf00      	nop

200008a4 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
200008a4:	b510      	push	{r4, lr}
	if ( ! g_live_fire_enabled) {
200008a6:	f64c 2450 	movw	r4, #51792	; 0xca50
200008aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
200008ae:	7823      	ldrb	r3, [r4, #0]
200008b0:	2b00      	cmp	r3, #0
200008b2:	d02a      	beq.n	2000090a <_fire_dart+0x66>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
200008b4:	f64c 2148 	movw	r1, #51784	; 0xca48
200008b8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200008bc:	2200      	movs	r2, #0
	disp_update((void*)&g_disp_update_argument);
200008be:	f64c 3018 	movw	r0, #51992	; 0xcb18
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
		return;
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
200008c2:	718a      	strb	r2, [r1, #6]
	disp_update((void*)&g_disp_update_argument);
200008c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008c8:	f001 f84e 	bl	20001968 <disp_update>

	lights_set(LIGHTS_FIRING);
200008cc:	2003      	movs	r0, #3
200008ce:	f7ff fecf 	bl	20000670 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
200008d2:	2064      	movs	r0, #100	; 0x64
200008d4:	f7ff ffd2 	bl	2000087c <trigger_solenoid_activate>
    _reload_motion();
200008d8:	f7ff feaa 	bl	20000630 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
200008dc:	f64c 2064 	movw	r0, #51812	; 0xca64
200008e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008e4:	7803      	ldrb	r3, [r0, #0]
200008e6:	b123      	cbz	r3, 200008f2 <_fire_dart+0x4e>
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
200008e8:	2001      	movs	r0, #1
    }
}
200008ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
200008ee:	f7ff bebf 	b.w	20000670 <lights_set>
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
200008f2:	4618      	mov	r0, r3
	trigger_solenoid_activate(TRIGGER_DURATION);
    _reload_motion();

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
200008f4:	7023      	strb	r3, [r4, #0]
    	lights_set(LIGHTS_IDLE);
200008f6:	f7ff febb 	bl	20000670 <lights_set>
    	printf("Live-fire disabled.\r\n");
200008fa:	f64b 5040 	movw	r0, #48448	; 0xbd40
200008fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
20000902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
    	g_live_fire_enabled = 0;
    	lights_set(LIGHTS_IDLE);
    	printf("Live-fire disabled.\r\n");
20000906:	f004 bd4f 	b.w	200053a8 <puts>
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
2000090a:	f64b 5058 	movw	r0, #48472	; 0xbd58
2000090e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    	printf("Live-fire disabled.\r\n");
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
    }
}
20000912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
	if ( ! g_live_fire_enabled) {
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
20000916:	f004 bd47 	b.w	200053a8 <puts>
2000091a:	bf00      	nop
2000091c:	0000      	lsls	r0, r0, #0
	...

20000920 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000924:	f64c 2a50 	movw	sl, #51792	; 0xca50
20000928:	f2c2 0a00 	movt	sl, #8192	; 0x2000
2000092c:	f89a 3000 	ldrb.w	r3, [sl]

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
20000930:	b093      	sub	sp, #76	; 0x4c
20000932:	4604      	mov	r4, r0
20000934:	460d      	mov	r5, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
20000936:	b143      	cbz	r3, 2000094a <do_automatic+0x2a>
20000938:	7840      	ldrb	r0, [r0, #1]
2000093a:	f010 0f08 	tst.w	r0, #8
2000093e:	d004      	beq.n	2000094a <do_automatic+0x2a>
20000940:	784a      	ldrb	r2, [r1, #1]
20000942:	f002 0108 	and.w	r1, r2, #8
20000946:	b2cf      	uxtb	r7, r1
20000948:	b117      	cbz	r7, 20000950 <do_automatic+0x30>
    update_last_screen_state();
    //speaker_play(END_AUTO);

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
2000094a:	b013      	add	sp, #76	; 0x4c
2000094c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
20000950:	f64b 5090 	movw	r0, #48528	; 0xbd90
20000954:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000958:	f004 fd26 	bl	200053a8 <puts>
    lights_set(LIGHTS_AUTO_MODE);
2000095c:	2002      	movs	r0, #2
2000095e:	f7ff fe87 	bl	20000670 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000962:	f240 1204 	movw	r2, #260	; 0x104
    servo_do(Y_SET_NEUTRAL);
20000966:	f240 1344 	movw	r3, #324	; 0x144

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
2000096a:	f2c4 0205 	movt	r2, #16389	; 0x4005
    servo_do(Y_SET_NEUTRAL);
2000096e:	f2c4 0305 	movt	r3, #16389	; 0x4005
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
20000972:	f64c 2148 	movw	r1, #51784	; 0xca48

    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
20000976:	6017      	str	r7, [r2, #0]
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
20000978:	f2c2 0100 	movt	r1, #8192	; 0x2000
    printf("Beginning automated seek-and-destroy!\r\n");
    lights_set(LIGHTS_AUTO_MODE);

    // just a good idea
    servo_do(X_SET_NEUTRAL);
    servo_do(Y_SET_NEUTRAL);
2000097c:	601f      	str	r7, [r3, #0]
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
    disp_update((void*)&g_disp_update_argument);
2000097e:	f64c 3018 	movw	r0, #51992	; 0xcb18
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
20000982:	2301      	movs	r3, #1
20000984:	71cb      	strb	r3, [r1, #7]
    disp_update((void*)&g_disp_update_argument);
20000986:	f2c2 0000 	movt	r0, #8192	; 0x2000
    static uint16_t PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
    static uint16_t PIXY_X_CENTER = PIXY_X_CENTER_DEF;
    static uint16_t PIXY_Y_CENTER = PIXY_Y_CENTER_DEF;
    uint16_t scaling_modifier = 20;

    lcd_state.target_mode = AUTO_MODE;
2000098a:	9103      	str	r1, [sp, #12]
    disp_update((void*)&g_disp_update_argument);
2000098c:	f000 ffec 	bl	20001968 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000990:	f64c 2354 	movw	r3, #51796	; 0xca54
20000994:	9a03      	ldr	r2, [sp, #12]
20000996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
2000099a:	f64c 2660 	movw	r6, #51808	; 0xca60
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
2000099e:	9302      	str	r3, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009a0:	f2c2 0600 	movt	r6, #8192	; 0x2000
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009a4:	e892 0003 	ldmia.w	r2, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009a8:	f8d6 c000 	ldr.w	ip, [r6]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009ac:	9a02      	ldr	r2, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
200009ae:	f64c 285c 	movw	r8, #51804	; 0xca5c
200009b2:	f2c2 0800 	movt	r8, #8192	; 0x2000
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
200009b6:	e882 0003 	stmia.w	r2, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
200009be:	4641      	mov	r1, r8
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009c0:	f24c 5014 	movw	r0, #50452	; 0xc514
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009c4:	f24c 530c 	movw	r3, #50444	; 0xc50c
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009c8:	f801 9f02 	strb.w	r9, [r1, #2]!
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009d4:	f644 1bf0 	movw	fp, #18928	; 0x49f0
200009d8:	9104      	str	r1, [sp, #16]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
200009da:	f8c2 8000 	str.w	r8, [r2]
        }
        if (state->R && n64_pressed(C_Up)) {
        	Y_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Down)) {
        	Y_SCALE_PW -= scaling_modifier;
200009de:	9007      	str	r0, [sp, #28]
       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
        	X_SCALE_PW += scaling_modifier;
        }
        if (state->R && n64_pressed(C_Left)) {
        	X_SCALE_PW -= scaling_modifier;
200009e0:	9308      	str	r3, [sp, #32]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
200009e2:	f24c 5210 	movw	r2, #50448	; 0xc510
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
200009e6:	f24c 510e 	movw	r1, #50446	; 0xc50e
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
200009ea:	f24c 5016 	movw	r0, #50454	; 0xc516
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
200009ee:	f24c 5312 	movw	r3, #50450	; 0xc512
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
200009f2:	f2c0 0b02 	movt	fp, #2
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
200009f6:	f2c2 0200 	movt	r2, #8192	; 0x2000
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
200009fa:	f2c2 0100 	movt	r1, #8192	; 0x2000
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
200009fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
20000a02:	f2c2 0300 	movt	r3, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000a06:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000a0a:	f8a8 c000 	strh.w	ip, [r8]
        }
        if (state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
20000a0e:	9205      	str	r2, [sp, #20]
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
        	PIXY_X_DEADZONE += 1;
        }
        if (state->Z && n64_pressed(C_Left)) {
        	PIXY_X_DEADZONE -= 1;
20000a10:	9106      	str	r1, [sp, #24]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_CENTER -= 1;
20000a12:	9009      	str	r0, [sp, #36]	; 0x24
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
        	PIXY_X_CENTER -= 1;
20000a14:	930a      	str	r3, [sp, #40]	; 0x28
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000a16:	970d      	str	r7, [sp, #52]	; 0x34
20000a18:	970e      	str	r7, [sp, #56]	; 0x38
20000a1a:	46d9      	mov	r9, fp

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000a1c:	46ba      	mov	sl, r7
    
    //speaker_play(BEGIN_AUTO);
    while (active) {

       	// on the fly tuning for the scaling factors
        if (state->R && n64_pressed(C_Right)) {
20000a1e:	7863      	ldrb	r3, [r4, #1]
20000a20:	f013 0108 	ands.w	r1, r3, #8
20000a24:	d02f      	beq.n	20000a86 <do_automatic+0x166>
20000a26:	f013 0f80 	tst.w	r3, #128	; 0x80
20000a2a:	d008      	beq.n	20000a3e <do_automatic+0x11e>
20000a2c:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a30:	f01e 0f80 	tst.w	lr, #128	; 0x80
20000a34:	d103      	bne.n	20000a3e <do_automatic+0x11e>
        	X_SCALE_PW += scaling_modifier;
20000a36:	9f08      	ldr	r7, [sp, #32]
20000a38:	8838      	ldrh	r0, [r7, #0]
20000a3a:	3014      	adds	r0, #20
20000a3c:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Left)) {
20000a3e:	f013 0f40 	tst.w	r3, #64	; 0x40
20000a42:	d008      	beq.n	20000a56 <do_automatic+0x136>
20000a44:	f895 c001 	ldrb.w	ip, [r5, #1]
20000a48:	f01c 0f40 	tst.w	ip, #64	; 0x40
20000a4c:	d103      	bne.n	20000a56 <do_automatic+0x136>
        	X_SCALE_PW -= scaling_modifier;
20000a4e:	9808      	ldr	r0, [sp, #32]
20000a50:	8802      	ldrh	r2, [r0, #0]
20000a52:	3a14      	subs	r2, #20
20000a54:	8002      	strh	r2, [r0, #0]
        }
        if (state->R && n64_pressed(C_Up)) {
20000a56:	f013 0f10 	tst.w	r3, #16
20000a5a:	d008      	beq.n	20000a6e <do_automatic+0x14e>
20000a5c:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a60:	f01e 0f10 	tst.w	lr, #16
20000a64:	d103      	bne.n	20000a6e <do_automatic+0x14e>
        	Y_SCALE_PW += scaling_modifier;
20000a66:	9f07      	ldr	r7, [sp, #28]
20000a68:	8838      	ldrh	r0, [r7, #0]
20000a6a:	3014      	adds	r0, #20
20000a6c:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && n64_pressed(C_Down)) {
20000a6e:	f013 0f20 	tst.w	r3, #32
20000a72:	d008      	beq.n	20000a86 <do_automatic+0x166>
20000a74:	f895 c001 	ldrb.w	ip, [r5, #1]
20000a78:	f01c 0f20 	tst.w	ip, #32
20000a7c:	d103      	bne.n	20000a86 <do_automatic+0x166>
        	Y_SCALE_PW -= scaling_modifier;
20000a7e:	9807      	ldr	r0, [sp, #28]
20000a80:	8802      	ldrh	r2, [r0, #0]
20000a82:	3a14      	subs	r2, #20
20000a84:	8002      	strh	r2, [r0, #0]
        }
        // on the fly tuning for the deadzone
        if (state->Z && n64_pressed(C_Right)) {
20000a86:	7822      	ldrb	r2, [r4, #0]
20000a88:	f012 0004 	ands.w	r0, r2, #4
20000a8c:	d03b      	beq.n	20000b06 <do_automatic+0x1e6>
20000a8e:	f013 0f80 	tst.w	r3, #128	; 0x80
20000a92:	d00b      	beq.n	20000aac <do_automatic+0x18c>
20000a94:	f895 e001 	ldrb.w	lr, [r5, #1]
20000a98:	f01e 0f80 	tst.w	lr, #128	; 0x80
20000a9c:	d106      	bne.n	20000aac <do_automatic+0x18c>
        	PIXY_X_DEADZONE += 1;
20000a9e:	9f06      	ldr	r7, [sp, #24]
20000aa0:	f8b7 e000 	ldrh.w	lr, [r7]
20000aa4:	f10e 0c01 	add.w	ip, lr, #1
20000aa8:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Left)) {
20000aac:	f013 0f40 	tst.w	r3, #64	; 0x40
20000ab0:	d00b      	beq.n	20000aca <do_automatic+0x1aa>
20000ab2:	f895 c001 	ldrb.w	ip, [r5, #1]
20000ab6:	f01c 0f40 	tst.w	ip, #64	; 0x40
20000aba:	d106      	bne.n	20000aca <do_automatic+0x1aa>
        	PIXY_X_DEADZONE -= 1;
20000abc:	9f06      	ldr	r7, [sp, #24]
20000abe:	f8b7 c000 	ldrh.w	ip, [r7]
20000ac2:	f10c 3eff 	add.w	lr, ip, #4294967295
20000ac6:	f8a7 e000 	strh.w	lr, [r7]
        }
        if (state->Z && n64_pressed(C_Up)) {
20000aca:	f013 0f10 	tst.w	r3, #16
20000ace:	d00b      	beq.n	20000ae8 <do_automatic+0x1c8>
20000ad0:	f895 e001 	ldrb.w	lr, [r5, #1]
20000ad4:	f01e 0f10 	tst.w	lr, #16
20000ad8:	d106      	bne.n	20000ae8 <do_automatic+0x1c8>
        	PIXY_Y_DEADZONE += 1;
20000ada:	9f05      	ldr	r7, [sp, #20]
20000adc:	f8b7 e000 	ldrh.w	lr, [r7]
20000ae0:	f10e 0c01 	add.w	ip, lr, #1
20000ae4:	f8a7 c000 	strh.w	ip, [r7]
        }
        if (state->Z && n64_pressed(C_Down)) {
20000ae8:	f013 0f20 	tst.w	r3, #32
20000aec:	d00b      	beq.n	20000b06 <do_automatic+0x1e6>
20000aee:	f895 c001 	ldrb.w	ip, [r5, #1]
20000af2:	f01c 0f20 	tst.w	ip, #32
        	PIXY_Y_DEADZONE -= 1;
20000af6:	bf01      	itttt	eq
20000af8:	9f05      	ldreq	r7, [sp, #20]
20000afa:	f8b7 c000 	ldrheq.w	ip, [r7]
20000afe:	f10c 3cff 	addeq.w	ip, ip, #4294967295
20000b02:	f8a7 c000 	strheq.w	ip, [r7]
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
20000b06:	b1f9      	cbz	r1, 20000b48 <do_automatic+0x228>
20000b08:	b1f0      	cbz	r0, 20000b48 <do_automatic+0x228>
20000b0a:	f013 0f80 	tst.w	r3, #128	; 0x80
20000b0e:	f040 8196 	bne.w	20000e3e <do_automatic+0x51e>
        	PIXY_X_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Left)) {
20000b12:	f013 0f40 	tst.w	r3, #64	; 0x40
20000b16:	d008      	beq.n	20000b2a <do_automatic+0x20a>
20000b18:	f895 e001 	ldrb.w	lr, [r5, #1]
20000b1c:	f01e 0f40 	tst.w	lr, #64	; 0x40
20000b20:	d103      	bne.n	20000b2a <do_automatic+0x20a>
        	PIXY_X_CENTER -= 1;
20000b22:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20000b24:	8839      	ldrh	r1, [r7, #0]
20000b26:	1e48      	subs	r0, r1, #1
20000b28:	8038      	strh	r0, [r7, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
20000b2a:	f013 0f10 	tst.w	r3, #16
20000b2e:	d008      	beq.n	20000b42 <do_automatic+0x222>
20000b30:	f895 c001 	ldrb.w	ip, [r5, #1]
20000b34:	f01c 0f10 	tst.w	ip, #16
20000b38:	d103      	bne.n	20000b42 <do_automatic+0x222>
        	PIXY_Y_CENTER += 1;
20000b3a:	9809      	ldr	r0, [sp, #36]	; 0x24
20000b3c:	8801      	ldrh	r1, [r0, #0]
20000b3e:	1c4f      	adds	r7, r1, #1
20000b40:	8007      	strh	r7, [r0, #0]
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000b42:	f013 0f20 	tst.w	r3, #32
20000b46:	d150      	bne.n	20000bea <do_automatic+0x2ca>
        	PIXY_Y_CENTER -= 1;
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
20000b48:	f012 0f08 	tst.w	r2, #8
20000b4c:	d015      	beq.n	20000b7a <do_automatic+0x25a>
20000b4e:	782a      	ldrb	r2, [r5, #0]
20000b50:	f012 0f08 	tst.w	r2, #8
20000b54:	d111      	bne.n	20000b7a <do_automatic+0x25a>
        	X_SCALE_PW = X_SCALE_PW_DEF;
20000b56:	9a08      	ldr	r2, [sp, #32]
20000b58:	f44f 73c8 	mov.w	r3, #400	; 0x190
20000b5c:	8013      	strh	r3, [r2, #0]
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b5e:	9f07      	ldr	r7, [sp, #28]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b60:	9806      	ldr	r0, [sp, #24]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b62:	9b05      	ldr	r3, [sp, #20]
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b64:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b68:	f04f 0c12 	mov.w	ip, #18
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b6c:	f04f 0e10 	mov.w	lr, #16
        }

        // reset on the fly tuning
        if (n64_pressed(Start)) {
        	X_SCALE_PW = X_SCALE_PW_DEF;
        	Y_SCALE_PW = Y_SCALE_PW_DEF;
20000b70:	8039      	strh	r1, [r7, #0]
        	PIXY_X_DEADZONE = PIXY_X_DEADZONE_DEF;
20000b72:	f8a0 c000 	strh.w	ip, [r0]
        	PIXY_Y_DEADZONE = PIXY_Y_DEADZONE_DEF;
20000b76:	f8a3 e000 	strh.w	lr, [r3]
        }

        if ( Pixy_get_target_location(&target) == -1 ) {
20000b7a:	a811      	add	r0, sp, #68	; 0x44
20000b7c:	f000 fcb2 	bl	200014e4 <Pixy_get_target_location>
20000b80:	f1b0 3fff 	cmp.w	r0, #4294967295
20000b84:	d13a      	bne.n	20000bfc <do_automatic+0x2dc>

        	// TODO use a defined value
        	//use_me_carefully_ms_delay_timer(5);
        	junk_frame_count++;
20000b86:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 30) {
20000b8a:	f1ba 0f1e 	cmp.w	sl, #30
20000b8e:	d01f      	beq.n	20000bd0 <do_automatic+0x2b0>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000b90:	2701      	movs	r7, #1
        		servo_do(X_SET_NEUTRAL);
                servo_do(Y_SET_NEUTRAL);
        		active = 0;
        	}
        }
		lasttrg = trg;
20000b92:	6833      	ldr	r3, [r6, #0]
20000b94:	9804      	ldr	r0, [sp, #16]
20000b96:	0c19      	lsrs	r1, r3, #16
20000b98:	7001      	strb	r1, [r0, #0]
20000b9a:	f8a8 3000 	strh.w	r3, [r8]
        if (n64_pressed(B)) {
20000b9e:	f894 e000 	ldrb.w	lr, [r4]
20000ba2:	f01e 0f02 	tst.w	lr, #2
20000ba6:	d007      	beq.n	20000bb8 <do_automatic+0x298>
20000ba8:	782a      	ldrb	r2, [r5, #0]
20000baa:	f002 0c02 	and.w	ip, r2, #2
20000bae:	fa5f f38c 	uxtb.w	r3, ip
20000bb2:	2b00      	cmp	r3, #0
20000bb4:	f000 810a 	beq.w	20000dcc <do_automatic+0x4ac>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
20000bb8:	4628      	mov	r0, r5
20000bba:	4621      	mov	r1, r4
20000bbc:	2204      	movs	r2, #4
20000bbe:	f004 fa4f 	bl	20005060 <memcpy>
        n64_get_state( state );
20000bc2:	4620      	mov	r0, r4
20000bc4:	f000 fcb8 	bl	20001538 <n64_get_state>
    lcd_state.target_mode = AUTO_MODE;
    disp_update((void*)&g_disp_update_argument);
    update_last_screen_state();
    
    //speaker_play(BEGIN_AUTO);
    while (active) {
20000bc8:	2f00      	cmp	r7, #0
20000bca:	f47f af28 	bne.w	20000a1e <do_automatic+0xfe>
20000bce:	e11e      	b.n	20000e0e <do_automatic+0x4ee>
        	junk_frame_count++;

        	if (junk_frame_count == 30) {
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
20000bd0:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000bd4:	f2c0 0002 	movt	r0, #2
20000bd8:	f000 fd08 	bl	200015ec <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
20000bdc:	f644 10f0 	movw	r0, #18928	; 0x49f0
20000be0:	f2c0 0002 	movt	r0, #2
20000be4:	f000 fd10 	bl	20001608 <set_y_servo_analog_pw>
20000be8:	e7d2      	b.n	20000b90 <do_automatic+0x270>
        	PIXY_X_CENTER -= 1;
        }
        if (state->R && state->Z && n64_pressed(C_Up)) {
        	PIXY_Y_CENTER += 1;
        }
        if (state->R && state->Z && n64_pressed(C_Down)) {
20000bea:	786b      	ldrb	r3, [r5, #1]
20000bec:	f013 0f20 	tst.w	r3, #32
20000bf0:	d1aa      	bne.n	20000b48 <do_automatic+0x228>
        	PIXY_Y_CENTER -= 1;
20000bf2:	9809      	ldr	r0, [sp, #36]	; 0x24
20000bf4:	8801      	ldrh	r1, [r0, #0]
20000bf6:	1e4f      	subs	r7, r1, #1
20000bf8:	8007      	strh	r7, [r0, #0]
20000bfa:	e7a5      	b.n	20000b48 <do_automatic+0x228>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
20000bfc:	f64b 50b8 	movw	r0, #48568	; 0xbdb8
20000c00:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
20000c04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c08:	f9bd 1044 	ldrsh.w	r1, [sp, #68]	; 0x44
20000c0c:	f004 fb5e 	bl	200052cc <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
20000c10:	980a      	ldr	r0, [sp, #40]	; 0x28
20000c12:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
20000c16:	8802      	ldrh	r2, [r0, #0]
20000c18:	4293      	cmp	r3, r2
20000c1a:	f280 80c3 	bge.w	20000da4 <do_automatic+0x484>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000c1e:	9f08      	ldr	r7, [sp, #32]
20000c20:	1ad1      	subs	r1, r2, r3
20000c22:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000c24:	f64a 3a98 	movw	sl, #43928	; 0xab98
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
20000c28:	fb00 fc01 	mul.w	ip, r0, r1
20000c2c:	f50c 3e16 	add.w	lr, ip, #153600	; 0x25800
20000c30:	f50e 67af 	add.w	r7, lr, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
20000c34:	f2c0 0a02 	movt	sl, #2
20000c38:	4557      	cmp	r7, sl
20000c3a:	bf28      	it	cs
20000c3c:	4657      	movcs	r7, sl
20000c3e:	970c      	str	r7, [sp, #48]	; 0x30
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000c40:	9f06      	ldr	r7, [sp, #24]
20000c42:	8839      	ldrh	r1, [r7, #0]
20000c44:	1a50      	subs	r0, r2, r1
20000c46:	4283      	cmp	r3, r0
20000c48:	dd03      	ble.n	20000c52 <do_automatic+0x332>
20000c4a:	188a      	adds	r2, r1, r2
20000c4c:	4293      	cmp	r3, r2
20000c4e:	f2c0 8100 	blt.w	20000e52 <do_automatic+0x532>
20000c52:	2000      	movs	r0, #0
20000c54:	900e      	str	r0, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000c56:	4648      	mov	r0, r9
20000c58:	f003 f982 	bl	20003f60 <__aeabi_ui2d>
20000c5c:	a38e      	add	r3, pc, #568	; (adr r3, 20000e98 <do_automatic+0x578>)
20000c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c62:	f003 f9f3 	bl	2000404c <__aeabi_dmul>
20000c66:	f003 fc03 	bl	20004470 <__aeabi_d2uiz>
20000c6a:	4682      	mov	sl, r0
20000c6c:	980c      	ldr	r0, [sp, #48]	; 0x30
20000c6e:	f003 f977 	bl	20003f60 <__aeabi_ui2d>
20000c72:	a38b      	add	r3, pc, #556	; (adr r3, 20000ea0 <do_automatic+0x580>)
20000c74:	e9d3 2300 	ldrd	r2, r3, [r3]
20000c78:	f003 f9e8 	bl	2000404c <__aeabi_dmul>
20000c7c:	f003 fbf8 	bl	20004470 <__aeabi_d2uiz>

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000c80:	9f09      	ldr	r7, [sp, #36]	; 0x24
20000c82:	f9bd 3046 	ldrsh.w	r3, [sp, #70]	; 0x46
20000c86:	883a      	ldrh	r2, [r7, #0]
		    	printf("X on target!\r\n");
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
20000c88:	eb00 090a 	add.w	r9, r0, sl

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
20000c8c:	4293      	cmp	r3, r2
20000c8e:	da76      	bge.n	20000d7e <do_automatic+0x45e>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000c90:	9f07      	ldr	r7, [sp, #28]
20000c92:	1a99      	subs	r1, r3, r2
20000c94:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000c96:	f64e 0e48 	movw	lr, #59464	; 0xe848
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
20000c9a:	fb00 fa01 	mul.w	sl, r0, r1
20000c9e:	f50a 3c0e 	add.w	ip, sl, #145408	; 0x23800
20000ca2:	f50c 60c7 	add.w	r0, ip, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
20000ca6:	f2c0 0e01 	movt	lr, #1
20000caa:	4570      	cmp	r0, lr
20000cac:	bf38      	it	cc
20000cae:	4670      	movcc	r0, lr
20000cb0:	900b      	str	r0, [sp, #44]	; 0x2c
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000cb2:	9805      	ldr	r0, [sp, #20]
20000cb4:	8801      	ldrh	r1, [r0, #0]
20000cb6:	1a57      	subs	r7, r2, r1
20000cb8:	42bb      	cmp	r3, r7
20000cba:	dd03      	ble.n	20000cc4 <do_automatic+0x3a4>
20000cbc:	188a      	adds	r2, r1, r2
20000cbe:	4293      	cmp	r3, r2
20000cc0:	f2c0 80d2 	blt.w	20000e68 <do_automatic+0x548>
20000cc4:	f04f 0a00 	mov.w	sl, #0
20000cc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
		    	y_on_target++;
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
20000ccc:	4658      	mov	r0, fp
20000cce:	f003 f947 	bl	20003f60 <__aeabi_ui2d>
20000cd2:	a371      	add	r3, pc, #452	; (adr r3, 20000e98 <do_automatic+0x578>)
20000cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cd8:	f003 f9b8 	bl	2000404c <__aeabi_dmul>
20000cdc:	f003 fbc8 	bl	20004470 <__aeabi_d2uiz>
20000ce0:	4607      	mov	r7, r0
20000ce2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20000ce4:	f003 f93c 	bl	20003f60 <__aeabi_ui2d>
20000ce8:	a36d      	add	r3, pc, #436	; (adr r3, 20000ea0 <do_automatic+0x580>)
20000cea:	e9d3 2300 	ldrd	r2, r3, [r3]
20000cee:	f003 f9ad 	bl	2000404c <__aeabi_dmul>
20000cf2:	f003 fbbd 	bl	20004470 <__aeabi_d2uiz>
20000cf6:	eb00 0b07 	add.w	fp, r0, r7

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
20000cfa:	4648      	mov	r0, r9
20000cfc:	f000 fc76 	bl	200015ec <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
20000d00:	4658      	mov	r0, fp
20000d02:	f000 fc81 	bl	20001608 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
20000d06:	f8bd 0044 	ldrh.w	r0, [sp, #68]	; 0x44
20000d0a:	f000 fc93 	bl	20001634 <disp_scale_x>
20000d0e:	7030      	strb	r0, [r6, #0]
        	trg.y = disp_scale_y(target.y);
20000d10:	f8bd 0046 	ldrh.w	r0, [sp, #70]	; 0x46
20000d14:	f000 fc9c 	bl	20001650 <disp_scale_y>
        	lcd_state.target_pos = &trg;
20000d18:	9f03      	ldr	r7, [sp, #12]
        	set_y_servo_analog_pw(y_pw);

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
20000d1a:	7070      	strb	r0, [r6, #1]
        	lcd_state.target_pos = &trg;
        	disp_update((void*)&g_disp_update_argument);
20000d1c:	f64c 3018 	movw	r0, #51992	; 0xcb18
20000d20:	f2c2 0000 	movt	r0, #8192	; 0x2000

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
        	lcd_state.target_pos = &trg;
20000d24:	603e      	str	r6, [r7, #0]
        	disp_update((void*)&g_disp_update_argument);
20000d26:	f000 fe1f 	bl	20001968 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000d2a:	9b03      	ldr	r3, [sp, #12]
20000d2c:	9f02      	ldr	r7, [sp, #8]
20000d2e:	e893 0003 	ldmia.w	r3, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000d32:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000d34:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000d38:	9904      	ldr	r1, [sp, #16]
20000d3a:	0c1a      	lsrs	r2, r3, #16
20000d3c:	700a      	strb	r2, [r1, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000d3e:	f8c7 8000 	str.w	r8, [r7]
    lasttrg=trg;
20000d42:	f8a8 3000 	strh.w	r3, [r8]
        	update_last_screen_state();
            // spin lock until screen finishes updating
        	//while (g_disp_update_lock) {}

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
20000d46:	f1ba 0f00 	cmp.w	sl, #0
20000d4a:	f43f af21 	beq.w	20000b90 <do_automatic+0x270>
        		printf("Target acquired, firing!\r\n");
20000d4e:	f64b 50e8 	movw	r0, #48616	; 0xbde8
20000d52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d56:	f004 fb27 	bl	200053a8 <puts>
        		_fire_dart();
20000d5a:	f7ff fda3 	bl	200008a4 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
20000d5e:	f240 1204 	movw	r2, #260	; 0x104
                servo_do(Y_SET_NEUTRAL);
20000d62:	f240 1144 	movw	r1, #324	; 0x144
20000d66:	f04f 0a00 	mov.w	sl, #0

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000d6a:	f2c4 0205 	movt	r2, #16389	; 0x4005
                servo_do(Y_SET_NEUTRAL);
20000d6e:	f2c4 0105 	movt	r1, #16389	; 0x4005

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
20000d72:	f8c2 a000 	str.w	sl, [r2]
                servo_do(Y_SET_NEUTRAL);
20000d76:	4657      	mov	r7, sl
20000d78:	f8c1 a000 	str.w	sl, [r1]
20000d7c:	e709      	b.n	20000b92 <do_automatic+0x272>
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
20000d7e:	dd98      	ble.n	20000cb2 <do_automatic+0x392>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000d80:	9807      	ldr	r0, [sp, #28]
20000d82:	1a99      	subs	r1, r3, r2
20000d84:	8807      	ldrh	r7, [r0, #0]
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000d86:	f64a 3e98 	movw	lr, #43928	; 0xab98
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
		    }
		    else if (target.y > PIXY_Y_CENTER) {
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
20000d8a:	fb07 fa01 	mul.w	sl, r7, r1
20000d8e:	f50a 3c16 	add.w	ip, sl, #153600	; 0x25800
20000d92:	f50c 60af 	add.w	r0, ip, #1400	; 0x578
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
20000d96:	f2c0 0e02 	movt	lr, #2
20000d9a:	4570      	cmp	r0, lr
20000d9c:	bf28      	it	cs
20000d9e:	4670      	movcs	r0, lr
20000da0:	900b      	str	r0, [sp, #44]	; 0x2c
20000da2:	e786      	b.n	20000cb2 <do_automatic+0x392>
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
20000da4:	f77f af4c 	ble.w	20000c40 <do_automatic+0x320>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000da8:	9f08      	ldr	r7, [sp, #32]
20000daa:	1ad1      	subs	r1, r2, r3
20000dac:	8838      	ldrh	r0, [r7, #0]
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000dae:	f64e 0a48 	movw	sl, #59464	; 0xe848
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
		    }
		    else if (target.x > PIXY_X_CENTER) {
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
20000db2:	fb00 fc01 	mul.w	ip, r0, r1
20000db6:	f50c 3e0e 	add.w	lr, ip, #145408	; 0x23800
20000dba:	f50e 60c7 	add.w	r0, lr, #1592	; 0x638
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
20000dbe:	f2c0 0a01 	movt	sl, #1
20000dc2:	4550      	cmp	r0, sl
20000dc4:	bf38      	it	cc
20000dc6:	4650      	movcc	r0, sl
20000dc8:	900c      	str	r0, [sp, #48]	; 0x30
20000dca:	e739      	b.n	20000c40 <do_automatic+0x320>
20000dcc:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000dd0:	f240 1104 	movw	r1, #260	; 0x104
            servo_do(Y_SET_NEUTRAL);
20000dd4:	f240 1244 	movw	r2, #324	; 0x144
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000dd8:	f2c4 0105 	movt	r1, #16389	; 0x4005
            servo_do(Y_SET_NEUTRAL);
20000ddc:	f2c4 0205 	movt	r2, #16389	; 0x4005
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000de0:	f64b 6004 	movw	r0, #48644	; 0xbe04
        	}
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
20000de4:	600b      	str	r3, [r1, #0]
            servo_do(Y_SET_NEUTRAL);
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000de6:	f2c2 0000 	movt	r0, #8192	; 0x2000
        }
		lasttrg = trg;
        if (n64_pressed(B)) {
            active = 0;
            servo_do(X_SET_NEUTRAL);
            servo_do(Y_SET_NEUTRAL);
20000dea:	6013      	str	r3, [r2, #0]
            g_live_fire_enabled = 0;
20000dec:	f88a 3000 	strb.w	r3, [sl]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
20000df0:	9301      	str	r3, [sp, #4]
20000df2:	f004 fad9 	bl	200053a8 <puts>
            lights_set(LIGHTS_IDLE);
20000df6:	9f01      	ldr	r7, [sp, #4]
20000df8:	4638      	mov	r0, r7
20000dfa:	f7ff fc39 	bl	20000670 <lights_set>
        }

        *last_state = *state;
20000dfe:	4628      	mov	r0, r5
20000e00:	4621      	mov	r1, r4
20000e02:	2204      	movs	r2, #4
20000e04:	f004 f92c 	bl	20005060 <memcpy>
        n64_get_state( state );
20000e08:	4620      	mov	r0, r4
20000e0a:	f000 fb95 	bl	20001538 <n64_get_state>
    }
    lcd_state.target_mode = MANUAL_MODE;
20000e0e:	9a03      	ldr	r2, [sp, #12]
20000e10:	2100      	movs	r1, #0
    disp_update((void*)&g_disp_update_argument);
20000e12:	f64c 3018 	movw	r0, #51992	; 0xcb18
20000e16:	f2c2 0000 	movt	r0, #8192	; 0x2000
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
20000e1a:	71d1      	strb	r1, [r2, #7]
    disp_update((void*)&g_disp_update_argument);
20000e1c:	f000 fda4 	bl	20001968 <disp_update>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e20:	9f03      	ldr	r7, [sp, #12]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e22:	6833      	ldr	r3, [r6, #0]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e24:	e897 0003 	ldmia.w	r7, {r0, r1}
20000e28:	9f02      	ldr	r7, [sp, #8]
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e2a:	f8a8 3000 	strh.w	r3, [r8]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000e2e:	e887 0003 	stmia.w	r7, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000e32:	0c18      	lsrs	r0, r3, #16
20000e34:	f888 0002 	strb.w	r0, [r8, #2]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000e38:	f8c7 8000 	str.w	r8, [r7]
20000e3c:	e585      	b.n	2000094a <do_automatic+0x2a>
        }
        if (state->Z && n64_pressed(C_Down)) {
        	PIXY_Y_DEADZONE -= 1;
		}
        // on the fly tuning for the target center
        if (state->R && state->Z && n64_pressed(C_Right)) {
20000e3e:	786f      	ldrb	r7, [r5, #1]
20000e40:	f017 0f80 	tst.w	r7, #128	; 0x80
20000e44:	f47f ae65 	bne.w	20000b12 <do_automatic+0x1f2>
        	PIXY_X_CENTER += 1;
20000e48:	980a      	ldr	r0, [sp, #40]	; 0x28
20000e4a:	8807      	ldrh	r7, [r0, #0]
20000e4c:	1c79      	adds	r1, r7, #1
20000e4e:	8001      	strh	r1, [r0, #0]
20000e50:	e65f      	b.n	20000b12 <do_automatic+0x1f2>
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000e52:	990e      	ldr	r1, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
20000e54:	f64b 50c8 	movw	r0, #48584	; 0xbdc8
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000e58:	1c4f      	adds	r7, r1, #1
20000e5a:	b2fb      	uxtb	r3, r7
		    	printf("X on target!\r\n");
20000e5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
20000e60:	930e      	str	r3, [sp, #56]	; 0x38
		    	printf("X on target!\r\n");
20000e62:	f004 faa1 	bl	200053a8 <puts>
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
20000e66:	e6f6      	b.n	20000c56 <do_automatic+0x336>
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
20000e68:	f64b 50d8 	movw	r0, #48600	; 0xbdd8
20000e6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e70:	f004 fa9a 	bl	200053a8 <puts>
		    	y_on_target++;
20000e74:	980d      	ldr	r0, [sp, #52]	; 0x34
20000e76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20000e78:	1c47      	adds	r7, r0, #1
20000e7a:	b2f9      	uxtb	r1, r7
20000e7c:	290a      	cmp	r1, #10
20000e7e:	bf94      	ite	ls
20000e80:	f04f 0a00 	movls.w	sl, #0
20000e84:	f04f 0a01 	movhi.w	sl, #1
20000e88:	910d      	str	r1, [sp, #52]	; 0x34
20000e8a:	2b0a      	cmp	r3, #10
20000e8c:	bf94      	ite	ls
20000e8e:	f04f 0a00 	movls.w	sl, #0
20000e92:	f00a 0a01 	andhi.w	sl, sl, #1
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
20000e96:	e719      	b.n	20000ccc <do_automatic+0x3ac>
20000e98:	33333333 	.word	0x33333333
20000e9c:	3feb3333 	.word	0x3feb3333
20000ea0:	33333333 	.word	0x33333333
20000ea4:	3fc33333 	.word	0x3fc33333

20000ea8 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
20000ea8:	b510      	push	{r4, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
20000eaa:	f64c 2250 	movw	r2, #51792	; 0xca50
20000eae:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000eb2:	7813      	ldrb	r3, [r2, #0]
20000eb4:	b143      	cbz	r3, 20000ec8 <do_solenoid+0x20>
20000eb6:	f890 c000 	ldrb.w	ip, [r0]
20000eba:	f01c 0f04 	tst.w	ip, #4
20000ebe:	d003      	beq.n	20000ec8 <do_solenoid+0x20>
20000ec0:	7808      	ldrb	r0, [r1, #0]
20000ec2:	f010 0f04 	tst.w	r0, #4
20000ec6:	d000      	beq.n	20000eca <do_solenoid+0x22>
20000ec8:	bd10      	pop	{r4, pc}
        printf("Z pressed, activating trigger solenoid\r\n");
20000eca:	f64b 6038 	movw	r0, #48696	; 0xbe38
20000ece:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ed2:	f004 fa69 	bl	200053a8 <puts>
            milliseconds -= increment;
            printf("Decrementing solenoid time to: %d ms\r\n", milliseconds);
        }
    }
    */
}
20000ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
        printf("Z pressed, activating trigger solenoid\r\n");
		_fire_dart();
20000eda:	f7ff bce3 	b.w	200008a4 <_fire_dart>
20000ede:	bf00      	nop

20000ee0 <trigger_solenoid_pin_init>:
#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20000ee0:	2001      	movs	r0, #1
20000ee2:	2105      	movs	r1, #5
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
20000ee4:	b510      	push	{r4, lr}
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
20000ee6:	f002 faf1 	bl	200034cc <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000eea:	2001      	movs	r0, #1
20000eec:	2100      	movs	r1, #0
}
20000eee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
    //MSS_GPIO_init();
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
20000ef2:	f002 bb09 	b.w	20003508 <MSS_GPIO_set_output>
20000ef6:	bf00      	nop

20000ef8 <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
20000ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
20000efc:	b082      	sub	sp, #8

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
20000efe:	f002 faaf 	bl	20003460 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
20000f02:	2000      	movs	r0, #0
20000f04:	2105      	movs	r1, #5
20000f06:	f002 fae1 	bl	200034cc <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
20000f0a:	2000      	movs	r0, #0
20000f0c:	4601      	mov	r1, r0
20000f0e:	f002 fafb 	bl	20003508 <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
20000f12:	f7ff ffe5 	bl	20000ee0 <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
20000f16:	f000 fb19 	bl	2000154c <n64_reset>
    n64_enable();
20000f1a:	f000 fb1f 	bl	2000155c <n64_enable>

    n64_get_state(&last_buttons);
20000f1e:	4668      	mov	r0, sp
20000f20:	f000 fb0a 	bl	20001538 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
20000f24:	f7ff fc8e 	bl	20000844 <lights_init>
    lights_set(LIGHTS_IDLE);
20000f28:	2000      	movs	r0, #0
20000f2a:	f7ff fba1 	bl	20000670 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
20000f2e:	f000 f98f 	bl	20001250 <Pixy_init>
    //speaker_init();

    /*
    * Initialize the lcd screen
    */
    lcd_init();
20000f32:	f7ff fab5 	bl	200004a0 <lcd_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
20000f36:	f64b 6060 	movw	r0, #48736	; 0xbe60
20000f3a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f3e:	f004 fa33 	bl	200053a8 <puts>
20000f42:	f64c 275c 	movw	r7, #51804	; 0xca5c
20000f46:	f2c2 0700 	movt	r7, #8192	; 0x2000
20000f4a:	f64c 2654 	movw	r6, #51796	; 0xca54
20000f4e:	f64c 2848 	movw	r8, #51784	; 0xca48
20000f52:	f64c 2a60 	movw	sl, #51808	; 0xca60
20000f56:	f2c2 0600 	movt	r6, #8192	; 0x2000
20000f5a:	f2c2 0800 	movt	r8, #8192	; 0x2000
20000f5e:	f2c2 0a00 	movt	sl, #8192	; 0x2000
20000f62:	ac01      	add	r4, sp, #4
20000f64:	f107 0902 	add.w	r9, r7, #2
    while (1) {

        n64_get_state( &n64_buttons );
20000f68:	4620      	mov	r0, r4
20000f6a:	f000 fae5 	bl	20001538 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
20000f6e:	4620      	mov	r0, r4
20000f70:	4669      	mov	r1, sp
20000f72:	f7ff fc1b 	bl	200007ac <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
20000f76:	4620      	mov	r0, r4
20000f78:	4669      	mov	r1, sp
20000f7a:	f7ff ff95 	bl	20000ea8 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
20000f7e:	4620      	mov	r0, r4
20000f80:	4669      	mov	r1, sp
20000f82:	f7ff fad1 	bl	20000528 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
20000f86:	4620      	mov	r0, r4
20000f88:	4669      	mov	r1, sp
20000f8a:	f7ff fcc9 	bl	20000920 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
20000f8e:	4620      	mov	r0, r4
20000f90:	4669      	mov	r1, sp
20000f92:	f7ff fb93 	bl	200006bc <do_manual_reload>
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000f96:	e898 0003 	ldmia.w	r8, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000f9a:	f8da 5000 	ldr.w	r5, [sl]
    g_disp_update_argument.last_state = &lcd_last_state;
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
20000f9e:	e886 0003 	stmia.w	r6, {r0, r1}
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000fa2:	0c2a      	lsrs	r2, r5, #16
        do_automatic( &n64_buttons, &last_buttons );

        do_manual_reload( &n64_buttons, &last_buttons );

        update_last_screen_state();
        disp_update(&g_disp_update_argument);
20000fa4:	f64c 3018 	movw	r0, #51992	; 0xcb18
20000fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
    lasttrg=trg;
20000fac:	f889 2000 	strb.w	r2, [r9]
20000fb0:	803d      	strh	r5, [r7, #0]
    update_last_screen_state();
}

void update_last_screen_state(){
    lcd_last_state = lcd_state;
    lcd_last_state.target_pos = &lasttrg;
20000fb2:	6037      	str	r7, [r6, #0]
        do_automatic( &n64_buttons, &last_buttons );

        do_manual_reload( &n64_buttons, &last_buttons );

        update_last_screen_state();
        disp_update(&g_disp_update_argument);
20000fb4:	f000 fcd8 	bl	20001968 <disp_update>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
20000fb8:	9b01      	ldr	r3, [sp, #4]
20000fba:	9300      	str	r3, [sp, #0]
20000fbc:	e7d4      	b.n	20000f68 <main+0x70>
20000fbe:	bf00      	nop

20000fc0 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
20000fc0:	b510      	push	{r4, lr}
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fc2:	f64c 3428 	movw	r4, #52008	; 0xcb28
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
20000fc6:	b086      	sub	sp, #24
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fc8:	f2c2 0400 	movt	r4, #8192	; 0x2000
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
20000fcc:	f88d 3000 	strb.w	r3, [sp]
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000fd0:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x03};
		uint8_t message3[] = {x};
20000fd2:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
20000fd6:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
20000fda:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fde:	a905      	add	r1, sp, #20
20000fe0:	2201      	movs	r2, #1
20000fe2:	4620      	mov	r0, r4
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20000fe4:	f88d 3014 	strb.w	r3, [sp, #20]
		uint8_t message2[] = {0x03};
20000fe8:	2303      	movs	r3, #3
20000fea:	f88d 3010 	strb.w	r3, [sp, #16]
		uint8_t message3[] = {x};
		uint8_t message4[] = {y};
		uint8_t message5[] = {rad};
		uint8_t message6[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20000fee:	f001 fa43 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20000ff2:	4620      	mov	r0, r4
20000ff4:	a904      	add	r1, sp, #16
20000ff6:	2201      	movs	r2, #1
20000ff8:	f001 fa3e 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20000ffc:	4620      	mov	r0, r4
20000ffe:	a903      	add	r1, sp, #12
20001000:	2201      	movs	r2, #1
20001002:	f001 fa39 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20001006:	4620      	mov	r0, r4
20001008:	a902      	add	r1, sp, #8
2000100a:	2201      	movs	r2, #1
2000100c:	f001 fa34 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001010:	4620      	mov	r0, r4
20001012:	a901      	add	r1, sp, #4
20001014:	2201      	movs	r2, #1
20001016:	f001 fa2f 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
2000101a:	4620      	mov	r0, r4
2000101c:	4669      	mov	r1, sp
2000101e:	2201      	movs	r2, #1
20001020:	f001 fa2a 	bl	20002478 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
20001024:	b006      	add	sp, #24
20001026:	bd10      	pop	{r4, pc}

20001028 <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
20001028:	b510      	push	{r4, lr}
2000102a:	b088      	sub	sp, #32
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
2000102c:	f88d 3008 	strb.w	r3, [sp, #8]
	void LCD_drawLine(x1, y1, x2, y2, set)
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
20001030:	237c      	movs	r3, #124	; 0x7c
20001032:	f88d 301c 	strb.w	r3, [sp, #28]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001036:	f64c 3428 	movw	r4, #52008	; 0xcb28
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
2000103a:	230c      	movs	r3, #12
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000103c:	f2c2 0400 	movt	r4, #8192	; 0x2000
	{
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
20001040:	f88d 3018 	strb.w	r3, [sp, #24]
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
20001044:	9b0a      	ldr	r3, [sp, #40]	; 0x28
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
20001046:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
2000104a:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
2000104e:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001052:	a907      	add	r1, sp, #28
20001054:	2201      	movs	r2, #1
20001056:	4620      	mov	r0, r4
		uint8_t message2[] = {0x0C};
		uint8_t message3[] = {x1};
		uint8_t message4[] = {y1};
		uint8_t message5[] = {x2};
		uint8_t message6[] = {y2};
		uint8_t message7[] = {set};
20001058:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000105c:	f001 fa0c 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001060:	4620      	mov	r0, r4
20001062:	a906      	add	r1, sp, #24
20001064:	2201      	movs	r2, #1
20001066:	f001 fa07 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
2000106a:	4620      	mov	r0, r4
2000106c:	a905      	add	r1, sp, #20
2000106e:	2201      	movs	r2, #1
20001070:	f001 fa02 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20001074:	4620      	mov	r0, r4
20001076:	a904      	add	r1, sp, #16
20001078:	2201      	movs	r2, #1
2000107a:	f001 f9fd 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
2000107e:	4620      	mov	r0, r4
20001080:	a903      	add	r1, sp, #12
20001082:	2201      	movs	r2, #1
20001084:	f001 f9f8 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001088:	4620      	mov	r0, r4
2000108a:	a902      	add	r1, sp, #8
2000108c:	2201      	movs	r2, #1
2000108e:	f001 f9f3 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
20001092:	4620      	mov	r0, r4
20001094:	a901      	add	r1, sp, #4
20001096:	2201      	movs	r2, #1
20001098:	f001 f9ee 	bl	20002478 <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
2000109c:	b008      	add	sp, #32
2000109e:	bd10      	pop	{r4, pc}

200010a0 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
200010a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200010a4:	b088      	sub	sp, #32
200010a6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
200010a8:	4616      	mov	r6, r2
200010aa:	4607      	mov	r7, r0
200010ac:	460d      	mov	r5, r1
200010ae:	4698      	mov	r8, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
200010b0:	b9dc      	cbnz	r4, 200010ea <LCD_drawBox+0x4a>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
200010b2:	4602      	mov	r2, r0
200010b4:	9400      	str	r4, [sp, #0]
200010b6:	f7ff ffb7 	bl	20001028 <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
200010ba:	4638      	mov	r0, r7
200010bc:	4629      	mov	r1, r5
200010be:	4632      	mov	r2, r6
200010c0:	462b      	mov	r3, r5
200010c2:	9400      	str	r4, [sp, #0]
200010c4:	f7ff ffb0 	bl	20001028 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
200010c8:	4638      	mov	r0, r7
200010ca:	4641      	mov	r1, r8
200010cc:	4632      	mov	r2, r6
200010ce:	4643      	mov	r3, r8
200010d0:	9400      	str	r4, [sp, #0]
200010d2:	f7ff ffa9 	bl	20001028 <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
200010d6:	4630      	mov	r0, r6
200010d8:	4629      	mov	r1, r5
200010da:	4643      	mov	r3, r8
200010dc:	4632      	mov	r2, r6
200010de:	9400      	str	r4, [sp, #0]
200010e0:	f7ff ffa2 	bl	20001028 <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
200010e4:	b008      	add	sp, #32
200010e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
200010ea:	237c      	movs	r3, #124	; 0x7c
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010ec:	f64c 3028 	movw	r0, #52008	; 0xcb28
200010f0:	a907      	add	r1, sp, #28
200010f2:	2201      	movs	r2, #1
	{
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
200010f4:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message3[] = {x1};
			uint8_t message4[] = {y1};
			uint8_t message5[] = {x2};
			uint8_t message6[] = {y2};
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200010f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
			uint8_t message[] = {0x7C};
			uint8_t message2[] = {0x0F};
200010fc:	230f      	movs	r3, #15
200010fe:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
20001102:	f88d 7014 	strb.w	r7, [sp, #20]
			uint8_t message4[] = {y1};
20001106:	f88d 5010 	strb.w	r5, [sp, #16]
			uint8_t message5[] = {x2};
2000110a:	f88d 600c 	strb.w	r6, [sp, #12]
			uint8_t message6[] = {y2};
2000110e:	f88d 8008 	strb.w	r8, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001112:	f001 f9b1 	bl	20002478 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
20001116:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000111a:	a906      	add	r1, sp, #24
2000111c:	2201      	movs	r2, #1
2000111e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001122:	f001 f9a9 	bl	20002478 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20001126:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000112a:	a905      	add	r1, sp, #20
2000112c:	2201      	movs	r2, #1
2000112e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001132:	f001 f9a1 	bl	20002478 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
20001136:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000113a:	a904      	add	r1, sp, #16
2000113c:	2201      	movs	r2, #1
2000113e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001142:	f001 f999 	bl	20002478 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
20001146:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000114a:	a903      	add	r1, sp, #12
2000114c:	2201      	movs	r2, #1
2000114e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001152:	f001 f991 	bl	20002478 <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
20001156:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000115a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000115e:	a902      	add	r1, sp, #8
20001160:	2201      	movs	r2, #1
20001162:	f001 f989 	bl	20002478 <MSS_UART_polled_tx>
20001166:	e7bd      	b.n	200010e4 <LCD_drawBox+0x44>

20001168 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
20001168:	b510      	push	{r4, lr}
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000116a:	f64c 3428 	movw	r4, #52008	; 0xcb28
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
2000116e:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001170:	f2c2 0400 	movt	r4, #8192	; 0x2000
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20001174:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x19};
		uint8_t message3[] = {posY};
20001176:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000117a:	a903      	add	r1, sp, #12
2000117c:	2201      	movs	r2, #1
2000117e:	4620      	mov	r0, r4
 	}

	void LCD_setY(posY)
	{
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
20001180:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
20001184:	2319      	movs	r3, #25
20001186:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000118a:	f001 f975 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
2000118e:	4620      	mov	r0, r4
20001190:	a902      	add	r1, sp, #8
20001192:	2201      	movs	r2, #1
20001194:	f001 f970 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
20001198:	4620      	mov	r0, r4
2000119a:	a901      	add	r1, sp, #4
2000119c:	2201      	movs	r2, #1
2000119e:	f001 f96b 	bl	20002478 <MSS_UART_polled_tx>
	}
200011a2:	b004      	add	sp, #16
200011a4:	bd10      	pop	{r4, pc}
200011a6:	bf00      	nop

200011a8 <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
200011a8:	b510      	push	{r4, lr}
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011aa:	f64c 3428 	movw	r4, #52008	; 0xcb28
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
200011ae:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
200011b4:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x18};
		uint8_t message3[] = {posX};
200011b6:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011ba:	a903      	add	r1, sp, #12
200011bc:	2201      	movs	r2, #1
200011be:	4620      	mov	r0, r4
	*/	
 	void LCD_setX(posX)
 	{
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
200011c0:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
200011c4:	2318      	movs	r3, #24
200011c6:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011ca:	f001 f955 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
200011ce:	4620      	mov	r0, r4
200011d0:	a902      	add	r1, sp, #8
200011d2:	2201      	movs	r2, #1
200011d4:	f001 f950 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
200011d8:	4620      	mov	r0, r4
200011da:	a901      	add	r1, sp, #4
200011dc:	2201      	movs	r2, #1
200011de:	f001 f94b 	bl	20002478 <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
200011e2:	b004      	add	sp, #16
200011e4:	bd10      	pop	{r4, pc}
200011e6:	bf00      	nop

200011e8 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
200011e8:	b510      	push	{r4, lr}
200011ea:	460c      	mov	r4, r1
		LCD_setX(posX);
200011ec:	f7ff ffdc 	bl	200011a8 <LCD_setX>
		LCD_setY(posY);
200011f0:	4620      	mov	r0, r4
	}
200011f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
		LCD_setX(posX);
		LCD_setY(posY);
200011f6:	f7ff bfb7 	b.w	20001168 <LCD_setY>
200011fa:	bf00      	nop

200011fc <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
200011fc:	b510      	push	{r4, lr}
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
200011fe:	f64c 3428 	movw	r4, #52008	; 0xcb28
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
20001202:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
20001204:	f2c2 0400 	movt	r4, #8192	; 0x2000
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20001208:	237c      	movs	r3, #124	; 0x7c
		uint8_t message2[] = {0x00};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000120a:	a901      	add	r1, sp, #4
2000120c:	2201      	movs	r2, #1
2000120e:	4620      	mov	r0, r4
	}
	
	void LCD_clearScreen()
	{
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
20001210:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
20001214:	2300      	movs	r3, #0
20001216:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
2000121a:	f001 f92d 	bl	20002478 <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
2000121e:	4620      	mov	r0, r4
20001220:	4669      	mov	r1, sp
20001222:	2201      	movs	r2, #1
20001224:	f001 f928 	bl	20002478 <MSS_UART_polled_tx>
	}
20001228:	b002      	add	sp, #8
2000122a:	bd10      	pop	{r4, pc}

2000122c <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
2000122c:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
2000122e:	f64c 3028 	movw	r0, #52008	; 0xcb28
20001232:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001236:	f001 b991 	b.w	2000255c <MSS_UART_polled_tx_string>
2000123a:	bf00      	nop

2000123c <LCD_init>:
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
		MSS_UART_init(
2000123c:	f64c 3028 	movw	r0, #52008	; 0xcb28
20001240:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001244:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20001248:	2203      	movs	r2, #3
2000124a:	f001 b813 	b.w	20002274 <MSS_UART_init>
2000124e:	bf00      	nop

20001250 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20001250:	b510      	push	{r4, lr}
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001252:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
20001256:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001258:	f003 fc28 	bl	20004aac <malloc>

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
2000125c:	f64c 3478 	movw	r4, #52088	; 0xcb78
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
20001260:	f64c 3320 	movw	r3, #52000	; 0xcb20
20001264:	f2c2 0300 	movt	r3, #8192	; 0x2000

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
20001268:	f2c2 0400 	movt	r4, #8192	; 0x2000
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
2000126c:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
2000126e:	4620      	mov	r0, r4
20001270:	f001 fb72 	bl	20002958 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
20001274:	2100      	movs	r1, #0
20001276:	4620      	mov	r0, r4
20001278:	460a      	mov	r2, r1
2000127a:	2408      	movs	r4, #8
2000127c:	2307      	movs	r3, #7
2000127e:	9400      	str	r4, [sp, #0]
20001280:	f001 fcb4 	bl	20002bec <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
20001284:	b002      	add	sp, #8
20001286:	bd10      	pop	{r4, pc}

20001288 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20001288:	b538      	push	{r3, r4, r5, lr}

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000128a:	f64c 3478 	movw	r4, #52088	; 0xcb78
2000128e:	f2c2 0400 	movt	r4, #8192	; 0x2000
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
20001292:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001294:	2100      	movs	r1, #0
20001296:	4620      	mov	r0, r4
20001298:	f001 fd38 	bl	20002d0c <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
2000129c:	4629      	mov	r1, r5
2000129e:	4620      	mov	r0, r4
200012a0:	f001 fe00 	bl	20002ea4 <MSS_SPI_transfer_frame>
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200012a4:	2100      	movs	r1, #0
uint8_t getByte(uint8_t out) {

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
200012a6:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200012a8:	4620      	mov	r0, r4
200012aa:	f001 fdb3 	bl	20002e14 <MSS_SPI_clear_slave_select>

    return in_rx;
}
200012ae:	b2e8      	uxtb	r0, r5
200012b0:	bd38      	pop	{r3, r4, r5, pc}
200012b2:	bf00      	nop

200012b4 <getWord>:

uint16_t getWord() {
200012b4:	b538      	push	{r3, r4, r5, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
200012b6:	f64c 2467 	movw	r4, #51815	; 0xca67
200012ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200012be:	7825      	ldrb	r5, [r4, #0]
200012c0:	b30d      	cbz	r5, 20001306 <getWord+0x52>
        w = getByte(PIXY_SYNC_BYTE_DATA);
200012c2:	205b      	movs	r0, #91	; 0x5b
200012c4:	f7ff ffe0 	bl	20001288 <getByte>
        cout = g_outBuf[g_outReadIndex++];
200012c8:	f64c 2366 	movw	r3, #51814	; 0xca66
200012cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d0:	f893 c000 	ldrb.w	ip, [r3]
        g_outLen--;
200012d4:	7825      	ldrb	r5, [r4, #0]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
200012d6:	f10c 0101 	add.w	r1, ip, #1
200012da:	b2c9      	uxtb	r1, r1
200012dc:	f64c 226c 	movw	r2, #51820	; 0xca6c
        g_outLen--;
200012e0:	f105 3eff 	add.w	lr, r5, #4294967295
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
200012e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
200012e8:	2940      	cmp	r1, #64	; 0x40
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
200012ea:	f884 e000 	strb.w	lr, [r4]
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
200012ee:	7019      	strb	r1, [r3, #0]
200012f0:	f812 500c 	ldrb.w	r5, [r2, ip]
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
200012f4:	d012      	beq.n	2000131c <getWord+0x68>
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
200012f6:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
200012f8:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
200012fa:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
200012fc:	f7ff ffc4 	bl	20001288 <getByte>
20001300:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
20001302:	b280      	uxth	r0, r0
20001304:	bd38      	pop	{r3, r4, r5, pc}
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
20001306:	205a      	movs	r0, #90	; 0x5a
20001308:	f7ff ffbe 	bl	20001288 <getByte>

    w <<= 8;
2000130c:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
2000130e:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001310:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
20001312:	f7ff ffb9 	bl	20001288 <getByte>
20001316:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
20001318:	b280      	uxth	r0, r0
2000131a:	bd38      	pop	{r3, r4, r5, pc}
    if (g_outLen) {
        w = getByte(PIXY_SYNC_BYTE_DATA);
        cout = g_outBuf[g_outReadIndex++];
        g_outLen--;
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
2000131c:	2400      	movs	r4, #0
2000131e:	701c      	strb	r4, [r3, #0]
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001320:	0203      	lsls	r3, r0, #8
    c = getByte(cout);  // send out data byte
20001322:	4628      	mov	r0, r5
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
            g_outReadIndex = 0;
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte

    w <<= 8;
20001324:	b29c      	uxth	r4, r3
    c = getByte(cout);  // send out data byte
20001326:	f7ff ffaf 	bl	20001288 <getByte>
2000132a:	4320      	orrs	r0, r4
    w |= c;

    return w;
}
2000132c:	b280      	uxth	r0, r0
2000132e:	bd38      	pop	{r3, r4, r5, pc}

20001330 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
20001330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001332:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20001336:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
2000133a:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
2000133e:	f245 56aa 	movw	r6, #21930	; 0x55aa
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001342:	f7ff ffb7 	bl	200012b4 <getWord>
20001346:	e005      	b.n	20001354 <Pixy_get_start+0x24>
20001348:	f7ff ffb4 	bl	200012b4 <getWord>
        if (w == 0 && lastw == 0)
2000134c:	ea44 0300 	orr.w	r3, r4, r0
20001350:	b29b      	uxth	r3, r3
20001352:	b1f3      	cbz	r3, 20001392 <Pixy_get_start+0x62>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20001354:	42ac      	cmp	r4, r5
20001356:	bf14      	ite	ne
20001358:	2400      	movne	r4, #0
2000135a:	2401      	moveq	r4, #1
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
2000135c:	42b8      	cmp	r0, r7
2000135e:	bf14      	ite	ne
20001360:	2300      	movne	r3, #0
20001362:	f004 0301 	andeq.w	r3, r4, #1

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
20001366:	42a8      	cmp	r0, r5
20001368:	bf14      	ite	ne
2000136a:	2400      	movne	r4, #0
2000136c:	f004 0401 	andeq.w	r4, r4, #1
20001370:	b98c      	cbnz	r4, 20001396 <Pixy_get_start+0x66>
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
20001372:	b9c3      	cbnz	r3, 200013a6 <Pixy_get_start+0x76>
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
20001374:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001376:	bf18      	it	ne
20001378:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
2000137a:	d1e5      	bne.n	20001348 <Pixy_get_start+0x18>
            getByte(0);  // we're out of sync! (backwards)
2000137c:	4618      	mov	r0, r3
2000137e:	f7ff ff83 	bl	20001288 <getByte>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
20001382:	f7ff ff97 	bl	200012b4 <getWord>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
20001386:	4634      	mov	r4, r6

    lastw = 0xffff;

    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
20001388:	ea44 0300 	orr.w	r3, r4, r0
2000138c:	b29b      	uxth	r3, r3
2000138e:	2b00      	cmp	r3, #0
20001390:	d1e0      	bne.n	20001354 <Pixy_get_start+0x24>
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
            getByte(0);  // we're out of sync! (backwards)
20001392:	4618      	mov	r0, r3

        lastw = w;
    }
}
20001394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while (1) {
        w = getWord();
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
            g_blockType = NORMAL_BLOCK;
20001396:	f64c 3024 	movw	r0, #52004	; 0xcb24
2000139a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139e:	2200      	movs	r2, #0
200013a0:	7002      	strb	r2, [r0, #0]
200013a2:	2001      	movs	r0, #1
            return 1;  // code found!
200013a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
200013a6:	f64c 3124 	movw	r1, #52004	; 0xcb24
200013aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200013ae:	2001      	movs	r0, #1
200013b0:	7008      	strb	r0, [r1, #0]
            return 1;
200013b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

200013b4 <Pixy_get_blocks>:

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200013b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200013b8:	f64c 2168 	movw	r1, #51816	; 0xca68
200013bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200013c0:	680b      	ldr	r3, [r1, #0]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200013c2:	b085      	sub	sp, #20
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200013c4:	9102      	str	r1, [sp, #8]

        lastw = w;
    }
}

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
200013c6:	9001      	str	r0, [sp, #4]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
200013c8:	2b00      	cmp	r3, #0
200013ca:	d078      	beq.n	200014be <Pixy_get_blocks+0x10a>
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
200013cc:	9a02      	ldr	r2, [sp, #8]
200013ce:	2000      	movs	r0, #0
200013d0:	6010      	str	r0, [r2, #0]
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
200013d2:	f64c 3320 	movw	r3, #52000	; 0xcb20

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200013d6:	f64c 3a24 	movw	sl, #52004	; 0xcb24
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
200013da:	f2c2 0300 	movt	r3, #8192	; 0x2000

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;
200013de:	2400      	movs	r4, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
200013e0:	9300      	str	r3, [sp, #0]

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
200013e2:	f2c2 0a00 	movt	sl, #8192	; 0x2000
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
200013e6:	f64a 2955 	movw	r9, #43605	; 0xaa55
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
200013ea:	f64a 2b56 	movw	fp, #43606	; 0xaa56
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
200013ee:	9a01      	ldr	r2, [sp, #4]
200013f0:	4294      	cmp	r4, r2
200013f2:	bf2c      	ite	cs
200013f4:	2300      	movcs	r3, #0
200013f6:	2301      	movcc	r3, #1
200013f8:	2c63      	cmp	r4, #99	; 0x63
200013fa:	bf8c      	ite	hi
200013fc:	2300      	movhi	r3, #0
200013fe:	f003 0301 	andls.w	r3, r3, #1
20001402:	2b00      	cmp	r3, #0
20001404:	d057      	beq.n	200014b6 <Pixy_get_blocks+0x102>
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
20001406:	f7ff ff55 	bl	200012b4 <getWord>
        if (checksum ==
2000140a:	4548      	cmp	r0, r9
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
2000140c:	4605      	mov	r5, r0
        if (checksum ==
2000140e:	d05d      	beq.n	200014cc <Pixy_get_blocks+0x118>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
20001410:	4558      	cmp	r0, fp
20001412:	d047      	beq.n	200014a4 <Pixy_get_blocks+0xf0>
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
20001414:	2800      	cmp	r0, #0
20001416:	d04d      	beq.n	200014b4 <Pixy_get_blocks+0x100>
            return blockCount;

        block = g_blocks + blockCount;
20001418:	9800      	ldr	r0, [sp, #0]
2000141a:	eb04 0844 	add.w	r8, r4, r4, lsl #1
2000141e:	6807      	ldr	r7, [r0, #0]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
20001420:	f7ff ff48 	bl	200012b4 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
20001424:	f827 0028 	strh.w	r0, [r7, r8, lsl #2]
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
20001428:	4606      	mov	r6, r0
2000142a:	f7ff ff43 	bl	200012b4 <getWord>
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
2000142e:	eb07 0788 	add.w	r7, r7, r8, lsl #2
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001432:	1832      	adds	r2, r6, r0
            *((uint16_t *)block + i) = w;
20001434:	8078      	strh	r0, [r7, #2]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001436:	b296      	uxth	r6, r2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
20001438:	f7ff ff3c 	bl	200012b4 <getWord>
            sum += w;
2000143c:	1833      	adds	r3, r6, r0
            *((uint16_t *)block + i) = w;
2000143e:	80b8      	strh	r0, [r7, #4]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001440:	b29e      	uxth	r6, r3
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
20001442:	f7ff ff37 	bl	200012b4 <getWord>
            sum += w;
20001446:	1831      	adds	r1, r6, r0
            *((uint16_t *)block + i) = w;
20001448:	80f8      	strh	r0, [r7, #6]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
2000144a:	b28e      	uxth	r6, r1
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
2000144c:	f7ff ff32 	bl	200012b4 <getWord>
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
20001450:	f89a 2000 	ldrb.w	r2, [sl]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001454:	1836      	adds	r6, r6, r0
            *((uint16_t *)block + i) = w;
20001456:	8138      	strh	r0, [r7, #8]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001458:	b2b6      	uxth	r6, r6
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
2000145a:	b1f2      	cbz	r2, 2000149a <Pixy_get_blocks+0xe6>
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
2000145c:	f7ff ff2a 	bl	200012b4 <getWord>
            sum += w;
20001460:	1981      	adds	r1, r0, r6
            *((uint16_t *)block + i) = w;
20001462:	8178      	strh	r0, [r7, #10]
            {
                block->angle = 0;
                break;
            }
            w = getWord();
            sum += w;
20001464:	b28e      	uxth	r6, r1
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
20001466:	42ae      	cmp	r6, r5
20001468:	d110      	bne.n	2000148c <Pixy_get_blocks+0xd8>
            blockCount++;
2000146a:	3401      	adds	r4, #1
2000146c:	b2a4      	uxth	r4, r4
        else
            printf("checksum error!\n");

        w = getWord();
2000146e:	f7ff ff21 	bl	200012b4 <getWord>
        if (w == PIXY_START_WORD)
20001472:	4548      	cmp	r0, r9
            g_blockType = NORMAL_BLOCK;
20001474:	bf04      	itt	eq
20001476:	2300      	moveq	r3, #0
20001478:	f88a 3000 	strbeq.w	r3, [sl]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
2000147c:	d0b7      	beq.n	200013ee <Pixy_get_blocks+0x3a>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
2000147e:	4558      	cmp	r0, fp
20001480:	d118      	bne.n	200014b4 <Pixy_get_blocks+0x100>
            g_blockType = CC_BLOCK;
20001482:	f04f 0e01 	mov.w	lr, #1
20001486:	f88a e000 	strb.w	lr, [sl]
2000148a:	e7b0      	b.n	200013ee <Pixy_get_blocks+0x3a>

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
2000148c:	f64b 60b8 	movw	r0, #48824	; 0xbeb8
20001490:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001494:	f003 ff88 	bl	200053a8 <puts>
20001498:	e7e9      	b.n	2000146e <Pixy_get_blocks+0xba>

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
2000149a:	f04f 0c00 	mov.w	ip, #0
2000149e:	f8a7 c00a 	strh.w	ip, [r7, #10]
                break;
200014a2:	e7e0      	b.n	20001466 <Pixy_get_blocks+0xb2>
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
            g_blockType = CC_BLOCK;
200014a4:	f64c 3324 	movw	r3, #52004	; 0xcb24
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
200014a8:	9802      	ldr	r0, [sp, #8]
200014aa:	2101      	movs	r1, #1
            g_blockType = CC_BLOCK;
200014ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b0:	7019      	strb	r1, [r3, #0]
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
            return blockCount;
        } else if (checksum == PIXY_START_WORD_CC) {
            g_skipStart = 1;
200014b2:	6001      	str	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200014b4:	9403      	str	r4, [sp, #12]
200014b6:	9803      	ldr	r0, [sp, #12]
200014b8:	b005      	add	sp, #20
200014ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
        if (Pixy_get_start() == 0)
200014be:	f7ff ff37 	bl	20001330 <Pixy_get_start>
200014c2:	4604      	mov	r4, r0
200014c4:	2800      	cmp	r0, #0
200014c6:	d184      	bne.n	200013d2 <Pixy_get_blocks+0x1e>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200014c8:	9403      	str	r4, [sp, #12]
200014ca:	e7f4      	b.n	200014b6 <Pixy_get_blocks+0x102>
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
            g_blockType = NORMAL_BLOCK;
200014cc:	f64c 3024 	movw	r0, #52004	; 0xcb24
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200014d0:	9b02      	ldr	r3, [sp, #8]
            g_blockType = NORMAL_BLOCK;
200014d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200014d6:	2201      	movs	r2, #1
            g_blockType = NORMAL_BLOCK;
200014d8:	2100      	movs	r1, #0
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
        if (checksum ==
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
200014da:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
200014dc:	7001      	strb	r1, [r0, #0]
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
200014de:	9403      	str	r4, [sp, #12]
200014e0:	e7e9      	b.n	200014b6 <Pixy_get_blocks+0x102>
200014e2:	bf00      	nop

200014e4 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
200014e4:	b510      	push	{r4, lr}
200014e6:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
200014e8:	2001      	movs	r0, #1
200014ea:	f7ff ff63 	bl	200013b4 <Pixy_get_blocks>
200014ee:	b150      	cbz	r0, 20001506 <Pixy_get_target_location+0x22>
        return -1;
    }

    target->x = g_blocks[0].x;
200014f0:	f64c 3020 	movw	r0, #52000	; 0xcb20
200014f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014f8:	6801      	ldr	r1, [r0, #0]
    target->y = g_blocks[0].y;
200014fa:	2000      	movs	r0, #0
    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
        return -1;
    }

    target->x = g_blocks[0].x;
200014fc:	884a      	ldrh	r2, [r1, #2]
200014fe:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
20001500:	888b      	ldrh	r3, [r1, #4]
20001502:	8063      	strh	r3, [r4, #2]

    return 0;
}
20001504:	bd10      	pop	{r4, pc}
}

int Pixy_get_target_location(target_pos_t* target) {

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
20001506:	f04f 30ff 	mov.w	r0, #4294967295
2000150a:	bd10      	pop	{r4, pc}
2000150c:	0000      	lsls	r0, r0, #0
	...

20001510 <get_distance>:

#include "dsensor_driver.h"

// read current distance
float get_distance()
{
20001510:	b508      	push	{r3, lr}
	volatile uint32_t* distance_count = (volatile uint32_t*)DSNSR_ADDR;
	float distance = (*distance_count) * (CENTIMETER * MULTIPLIER);
20001512:	f240 2300 	movw	r3, #512	; 0x200
20001516:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000151a:	6818      	ldr	r0, [r3, #0]
2000151c:	f002 fd20 	bl	20003f60 <__aeabi_ui2d>
20001520:	a303      	add	r3, pc, #12	; (adr r3, 20001530 <get_distance+0x20>)
20001522:	e9d3 2300 	ldrd	r2, r3, [r3]
20001526:	f002 fd91 	bl	2000404c <__aeabi_dmul>
2000152a:	f002 ffc1 	bl	200044b0 <__aeabi_d2f>
	return distance;
}
2000152e:	bd08      	pop	{r3, pc}
20001530:	3230f5b1 	.word	0x3230f5b1
20001534:	3f26a5d7 	.word	0x3f26a5d7

20001538 <n64_get_state>:

// read the current state
void n64_get_state(n64_state_t* state)
{
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
20001538:	f240 0100 	movw	r1, #0

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
2000153c:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
2000153e:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001542:	2204      	movs	r2, #4
20001544:	f003 fd8c 	bl	20005060 <memcpy>
}
20001548:	bd08      	pop	{r3, pc}
2000154a:	bf00      	nop

2000154c <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
2000154c:	f240 0300 	movw	r3, #0
20001550:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001554:	22ff      	movs	r2, #255	; 0xff
20001556:	601a      	str	r2, [r3, #0]
}
20001558:	4770      	bx	lr
2000155a:	bf00      	nop

2000155c <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
2000155c:	f240 0300 	movw	r3, #0
20001560:	f2c4 0305 	movt	r3, #16389	; 0x4005
20001564:	2201      	movs	r2, #1
20001566:	601a      	str	r2, [r3, #0]
}
20001568:	4770      	bx	lr
2000156a:	bf00      	nop

2000156c <map_n64_analog_to_servo_pwm>:
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000156c:	7883      	ldrb	r3, [r0, #2]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000156e:	1d9a      	adds	r2, r3, #6
20001570:	b2d2      	uxtb	r2, r2
20001572:	2a0c      	cmp	r2, #12
20001574:	d81c      	bhi.n	200015b0 <map_n64_analog_to_servo_pwm+0x44>
20001576:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001578:	b25b      	sxtb	r3, r3
2000157a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
2000157e:	fb02 fc03 	mul.w	ip, r2, r3
20001582:	f5cc 3312 	rsb	r3, ip, #149504	; 0x24800
20001586:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
}


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
2000158a:	600b      	str	r3, [r1, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
2000158c:	78c3      	ldrb	r3, [r0, #3]

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
2000158e:	1d9a      	adds	r2, r3, #6
20001590:	b2d0      	uxtb	r0, r2
20001592:	280c      	cmp	r0, #12
20001594:	d81b      	bhi.n	200015ce <map_n64_analog_to_servo_pwm+0x62>
20001596:	2300      	movs	r3, #0
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
20001598:	fa4f fc83 	sxtb.w	ip, r3
2000159c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
200015a0:	fb02 f00c 	mul.w	r0, r2, ip
200015a4:	f5c0 3312 	rsb	r3, r0, #149504	; 0x24800
200015a8:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
200015ac:	604b      	str	r3, [r1, #4]
}
200015ae:	4770      	bx	lr
	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
		val = 0;
	}
	// apply upper bound
	if (val > N64_ANALOG_MAX) {
200015b0:	b25b      	sxtb	r3, r3
200015b2:	2b50      	cmp	r3, #80	; 0x50
200015b4:	bfc4      	itt	gt
200015b6:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
200015ba:	f2c0 0301 	movtgt	r3, #1
200015be:	dce4      	bgt.n	2000158a <map_n64_analog_to_servo_pwm+0x1e>
200015c0:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
200015c4:	4563      	cmp	r3, ip
200015c6:	bfb8      	it	lt
200015c8:	4663      	movlt	r3, ip
200015ca:	b2db      	uxtb	r3, r3
200015cc:	e7d4      	b.n	20001578 <map_n64_analog_to_servo_pwm+0xc>
200015ce:	b25b      	sxtb	r3, r3
200015d0:	2b50      	cmp	r3, #80	; 0x50
200015d2:	bfc4      	itt	gt
200015d4:	f64a 53b0 	movwgt	r3, #44464	; 0xadb0
200015d8:	f2c0 0301 	movtgt	r3, #1
200015dc:	dce6      	bgt.n	200015ac <map_n64_analog_to_servo_pwm+0x40>
200015de:	f06f 0c4f 	mvn.w	ip, #79	; 0x4f
200015e2:	4563      	cmp	r3, ip
200015e4:	bfb8      	it	lt
200015e6:	4663      	movlt	r3, ip
200015e8:	b2db      	uxtb	r3, r3
200015ea:	e7d5      	b.n	20001598 <map_n64_analog_to_servo_pwm+0x2c>

200015ec <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
200015ec:	f24c 5318 	movw	r3, #50456	; 0xc518
200015f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f4:	681a      	ldr	r2, [r3, #0]
200015f6:	4290      	cmp	r0, r2
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
200015f8:	bf1f      	itttt	ne
200015fa:	f240 1200 	movwne	r2, #256	; 0x100
200015fe:	f2c4 0205 	movtne	r2, #16389	; 0x4005
20001602:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
20001604:	6018      	strne	r0, [r3, #0]
20001606:	4770      	bx	lr

20001608 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
20001608:	f24c 531c 	movw	r3, #50460	; 0xc51c
2000160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001610:	681a      	ldr	r2, [r3, #0]
20001612:	4290      	cmp	r0, r2
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
20001614:	bf1f      	itttt	ne
20001616:	f240 1240 	movwne	r2, #320	; 0x140
2000161a:	f2c4 0205 	movtne	r2, #16389	; 0x4005
2000161e:	6010      	strne	r0, [r2, #0]

    current_pw = new_pw;
20001620:	6018      	strne	r0, [r3, #0]
20001622:	4770      	bx	lr

20001624 <disp_upd_finish>:
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
	g_disp_update_lock = 0;
20001624:	f64c 3314 	movw	r3, #51988	; 0xcb14
20001628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000162c:	2200      	movs	r2, #0
2000162e:	701a      	strb	r2, [r3, #0]
	//DBG("cleaning up update");
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
20001630:	4770      	bx	lr
20001632:	bf00      	nop

20001634 <disp_scale_x>:

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
20001634:	b508      	push	{r3, lr}
20001636:	f003 f841 	bl	200046bc <__aeabi_ui2f>
2000163a:	f641 3149 	movw	r1, #6985	; 0x1b49
2000163e:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
20001642:	f003 f893 	bl	2000476c <__aeabi_fmul>
20001646:	f003 f9e1 	bl	20004a0c <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
2000164a:	b2c0      	uxtb	r0, r0
2000164c:	bd08      	pop	{r3, pc}
2000164e:	bf00      	nop

20001650 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
20001650:	b508      	push	{r3, lr}
20001652:	f003 f833 	bl	200046bc <__aeabi_ui2f>
20001656:	f64f 4124 	movw	r1, #64548	; 0xfc24
2000165a:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
2000165e:	f003 f885 	bl	2000476c <__aeabi_fmul>
20001662:	f003 f9d3 	bl	20004a0c <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
20001666:	b2c0      	uxtb	r0, r0
20001668:	bd08      	pop	{r3, pc}
2000166a:	bf00      	nop

2000166c <disp_write_mode>:
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
2000166c:	b510      	push	{r4, lr}
	DBG("writing mode");
2000166e:	f64b 7114 	movw	r1, #48916	; 0xbf14
	sprintf(num, "%05d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
20001672:	4604      	mov	r4, r0
	DBG("writing mode");
20001674:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001678:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000167c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001680:	f003 fe24 	bl	200052cc <printf>
20001684:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001688:	f24c 01d4 	movw	r1, #49364	; 0xc0d4
2000168c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001690:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001694:	f003 fe1a 	bl	200052cc <printf>
20001698:	f64b 7034 	movw	r0, #48948	; 0xbf34
2000169c:	f44f 7188 	mov.w	r1, #272	; 0x110
200016a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016a4:	f003 fe12 	bl	200052cc <printf>
200016a8:	f64b 7038 	movw	r0, #48952	; 0xbf38
200016ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016b0:	f003 fe0c 	bl	200052cc <printf>
200016b4:	f64b 6000 	movw	r0, #48640	; 0xbe00
200016b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016bc:	f003 fe74 	bl	200053a8 <puts>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
200016c0:	7823      	ldrb	r3, [r4, #0]
200016c2:	2b01      	cmp	r3, #1
200016c4:	d00b      	beq.n	200016de <disp_write_mode+0x72>
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
200016c6:	2007      	movs	r0, #7
200016c8:	2148      	movs	r1, #72	; 0x48
200016ca:	f7ff fd8d 	bl	200011e8 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
200016ce:	f64b 7050 	movw	r0, #48976	; 0xbf50
200016d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
	}
	//DBG("writing mode %u", mode);
}
200016d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
200016da:	f7ff bda7 	b.w	2000122c <LCD_printStr>
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
200016de:	2007      	movs	r0, #7
200016e0:	2148      	movs	r1, #72	; 0x48
200016e2:	f7ff fd81 	bl	200011e8 <LCD_setPos>
		LCD_printStr(AUTO_STR);
200016e6:	f64b 7048 	movw	r0, #48968	; 0xbf48
200016ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(MANUAL_STR);
	}
	//DBG("writing mode %u", mode);
}
200016ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
		LCD_printStr(AUTO_STR);
200016f2:	f7ff bd9b 	b.w	2000122c <LCD_printStr>
200016f6:	bf00      	nop

200016f8 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
200016f8:	b510      	push	{r4, lr}
	DBG("writing chamber status");
200016fa:	f64b 7114 	movw	r1, #48916	; 0xbf14
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
200016fe:	4604      	mov	r4, r0
	DBG("writing chamber status");
20001700:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001704:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001708:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000170c:	f003 fdde 	bl	200052cc <printf>
20001710:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001714:	f64b 61e0 	movw	r1, #48864	; 0xbee0
20001718:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000171c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001720:	f003 fdd4 	bl	200052cc <printf>
20001724:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001728:	21ed      	movs	r1, #237	; 0xed
2000172a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000172e:	f003 fdcd 	bl	200052cc <printf>
20001732:	f64b 7058 	movw	r0, #48984	; 0xbf58
20001736:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000173a:	f003 fdc7 	bl	200052cc <printf>
2000173e:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001742:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001746:	f003 fe2f 	bl	200053a8 <puts>
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
2000174a:	7824      	ldrb	r4, [r4, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
2000174c:	2007      	movs	r0, #7
2000174e:	2166      	movs	r1, #102	; 0x66
20001750:	f7ff fd4a 	bl	200011e8 <LCD_setPos>
	if(status == CHAMBER_LOADED){
20001754:	2c01      	cmp	r4, #1
20001756:	d007      	beq.n	20001768 <disp_write_shots+0x70>
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
20001758:	f64b 7078 	movw	r0, #49016	; 0xbf78
2000175c:	f2c2 0000 	movt	r0, #8192	; 0x2000
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
20001760:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
20001764:	f7ff bd62 	b.w	2000122c <LCD_printStr>
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
20001768:	f64b 7070 	movw	r0, #49008	; 0xbf70
2000176c:	f2c2 0000 	movt	r0, #8192	; 0x2000
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
		//DBG("writing chamber status as %s", SHOTS_EMPTY_STR);
	}
}
20001770:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t status = s->chamber_status;
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
	if(status == CHAMBER_LOADED){
		LCD_printStr(SHOTS_LOADED_STR);
20001774:	f7ff bd5a 	b.w	2000122c <LCD_printStr>

20001778 <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001778:	b530      	push	{r4, r5, lr}
	DBG("writing distance");
2000177a:	f64b 7114 	movw	r1, #48916	; 0xbf14

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
2000177e:	4604      	mov	r4, r0
	DBG("writing distance");
20001780:	f64b 7004 	movw	r0, #48900	; 0xbf04

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
20001784:	b083      	sub	sp, #12
	DBG("writing distance");
20001786:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000178a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000178e:	f003 fd9d 	bl	200052cc <printf>
20001792:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001796:	f64b 61f4 	movw	r1, #48884	; 0xbef4
2000179a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000179e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017a2:	f003 fd93 	bl	200052cc <printf>
200017a6:	f64b 7034 	movw	r0, #48948	; 0xbf34
200017aa:	f240 1103 	movw	r1, #259	; 0x103
200017ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017b2:	f003 fd8b 	bl	200052cc <printf>
200017b6:	f64b 7080 	movw	r0, #49024	; 0xbf80
200017ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017be:	f003 fd85 	bl	200052cc <printf>
200017c2:	f64b 6000 	movw	r0, #48640	; 0xbe00
200017c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017ca:	f003 fded 	bl	200053a8 <puts>
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint16_t distance = d->dist;
200017ce:	7825      	ldrb	r5, [r4, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
200017d0:	2007      	movs	r0, #7
200017d2:	212a      	movs	r1, #42	; 0x2a
200017d4:	f7ff fd08 	bl	200011e8 <LCD_setPos>
	sprintf(num, "%05d", distance);
200017d8:	ac01      	add	r4, sp, #4
200017da:	f64b 7194 	movw	r1, #49044	; 0xbf94
200017de:	f2c2 0100 	movt	r1, #8192	; 0x2000
200017e2:	462a      	mov	r2, r5
200017e4:	4620      	mov	r0, r4
200017e6:	f003 fdfb 	bl	200053e0 <sprintf>
	LCD_printStr(num);
200017ea:	4620      	mov	r0, r4
200017ec:	f7ff fd1e 	bl	2000122c <LCD_printStr>
	//DBG("writing distance %u", distance);
}
200017f0:	b003      	add	sp, #12
200017f2:	bd30      	pop	{r4, r5, pc}

200017f4 <disp_write_targ_vals>:
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
200017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	DBG("writing target values");
200017f6:	f64b 7114 	movw	r1, #48916	; 0xbf14
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
200017fa:	4604      	mov	r4, r0
	DBG("writing target values");
200017fc:	f64b 7004 	movw	r0, #48900	; 0xbf04
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
}

void disp_write_targ_vals(void *t_v){
20001800:	b083      	sub	sp, #12
	DBG("writing target values");
20001802:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001806:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000180a:	f003 fd5f 	bl	200052cc <printf>
2000180e:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001812:	f64b 61c8 	movw	r1, #48840	; 0xbec8
20001816:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000181a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000181e:	f003 fd55 	bl	200052cc <printf>
20001822:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001826:	21d1      	movs	r1, #209	; 0xd1
20001828:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000182c:	f003 fd4e 	bl	200052cc <printf>
20001830:	f64b 709c 	movw	r0, #49052	; 0xbf9c
20001834:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001838:	f003 fd48 	bl	200052cc <printf>
2000183c:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001840:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001844:	f003 fdb0 	bl	200053a8 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
20001848:	6823      	ldr	r3, [r4, #0]
	uint8_t ty = targ->y;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
2000184a:	f64b 74b4 	movw	r4, #49076	; 0xbfb4
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
	circle_t* lasttarg = t->lasttarg;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;
2000184e:	785f      	ldrb	r7, [r3, #1]

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
20001850:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001854:	ae01      	add	r6, sp, #4
20001856:	781a      	ldrb	r2, [r3, #0]
20001858:	4621      	mov	r1, r4
2000185a:	4630      	mov	r0, r6
2000185c:	f003 fdc0 	bl	200053e0 <sprintf>
	sprintf(vert, "%03d", ty);
20001860:	463a      	mov	r2, r7
20001862:	4621      	mov	r1, r4
20001864:	4668      	mov	r0, sp
20001866:	f003 fdbb 	bl	200053e0 <sprintf>

	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
2000186a:	210f      	movs	r1, #15
2000186c:	2060      	movs	r0, #96	; 0x60
2000186e:	f7ff fcbb 	bl	200011e8 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
20001872:	4630      	mov	r0, r6
20001874:	f7ff fcda 	bl	2000122c <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
20001878:	2088      	movs	r0, #136	; 0x88
2000187a:	210f      	movs	r1, #15
2000187c:	f7ff fcb4 	bl	200011e8 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001880:	4668      	mov	r0, sp

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
	sprintf(vert, "%03d", ty);
20001882:	466d      	mov	r5, sp
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
20001884:	f7ff fcd2 	bl	2000122c <LCD_printStr>

}
20001888:	b003      	add	sp, #12
2000188a:	bdf0      	pop	{r4, r5, r6, r7, pc}

2000188c <disp_write_targ_circle>:
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
2000188c:	b510      	push	{r4, lr}
	DBG("writing target circle");
2000188e:	f64b 7114 	movw	r1, #48916	; 0xbf14
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
	}
}

void disp_write_targ_circle(void *t_v){
20001892:	4604      	mov	r4, r0
	DBG("writing target circle");
20001894:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001898:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000189c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018a0:	f003 fd14 	bl	200052cc <printf>
200018a4:	f64b 7030 	movw	r0, #48944	; 0xbf30
200018a8:	f24c 110c 	movw	r1, #49420	; 0xc10c
200018ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200018b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018b4:	f003 fd0a 	bl	200052cc <printf>
200018b8:	f64b 7034 	movw	r0, #48948	; 0xbf34
200018bc:	21c6      	movs	r1, #198	; 0xc6
200018be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018c2:	f003 fd03 	bl	200052cc <printf>
200018c6:	f64b 70bc 	movw	r0, #49084	; 0xbfbc
200018ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018ce:	f003 fcfd 	bl	200052cc <printf>
200018d2:	f64b 6000 	movw	r0, #48640	; 0xbe00
200018d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018da:	f003 fd65 	bl	200053a8 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
200018de:	6823      	ldr	r3, [r4, #0]
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
200018e0:	2203      	movs	r2, #3
200018e2:	7859      	ldrb	r1, [r3, #1]
200018e4:	7818      	ldrb	r0, [r3, #0]
200018e6:	3122      	adds	r1, #34	; 0x22
200018e8:	3036      	adds	r0, #54	; 0x36
200018ea:	b2c0      	uxtb	r0, r0
200018ec:	b2c9      	uxtb	r1, r1
200018ee:	2301      	movs	r3, #1
}
200018f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	circle_t* targ = t->targ;
	uint8_t tx = targ->x;
	uint8_t ty = targ->y;

	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
200018f4:	f7ff bb64 	b.w	20000fc0 <LCD_drawCircle>

200018f8 <disp_erase_old_targ_circle>:
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
200018f8:	b510      	push	{r4, lr}
	DBG("erasing old target circle");
200018fa:	f64b 7114 	movw	r1, #48916	; 0xbf14
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
	DBG("drawing target (%u,%u)", tx, ty);*/

//}

void disp_erase_old_targ_circle(void *t_v){
200018fe:	4604      	mov	r4, r0
	DBG("erasing old target circle");
20001900:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001904:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001908:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000190c:	f003 fcde 	bl	200052cc <printf>
20001910:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001914:	f24c 01f0 	movw	r1, #49392	; 0xc0f0
20001918:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000191c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001920:	f003 fcd4 	bl	200052cc <printf>
20001924:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001928:	21b7      	movs	r1, #183	; 0xb7
2000192a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000192e:	f003 fccd 	bl	200052cc <printf>
20001932:	f64b 70d4 	movw	r0, #49108	; 0xbfd4
20001936:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000193a:	f003 fcc7 	bl	200052cc <printf>
2000193e:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001942:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001946:	f003 fd2f 	bl	200053a8 <puts>
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;
	circle_t* lasttarg = t->lasttarg;
2000194a:	6863      	ldr	r3, [r4, #4]

	uint8_t lx;
	uint8_t ly;

	if(lasttarg != NULL){
2000194c:	b15b      	cbz	r3, 20001966 <disp_erase_old_targ_circle+0x6e>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
2000194e:	7859      	ldrb	r1, [r3, #1]
20001950:	7818      	ldrb	r0, [r3, #0]
20001952:	3122      	adds	r1, #34	; 0x22
20001954:	3036      	adds	r0, #54	; 0x36
20001956:	b2c0      	uxtb	r0, r0
20001958:	b2c9      	uxtb	r1, r1
2000195a:	2203      	movs	r2, #3
2000195c:	2300      	movs	r3, #0
	}
}
2000195e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	uint8_t ly;

	if(lasttarg != NULL){
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
20001962:	f7ff bb2d 	b.w	20000fc0 <LCD_drawCircle>
20001966:	bd10      	pop	{r4, pc}

20001968 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
20001968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
2000196c:	f64c 3214 	movw	r2, #51988	; 0xcb14
20001970:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001974:	7813      	ldrb	r3, [r2, #0]
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
20001976:	b083      	sub	sp, #12
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
20001978:	2b01      	cmp	r3, #1
2000197a:	f000 81c5 	beq.w	20001d08 <disp_update+0x3a0>
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
2000197e:	2800      	cmp	r0, #0
20001980:	f000 818a 	beq.w	20001c98 <disp_update+0x330>
20001984:	6801      	ldr	r1, [r0, #0]
20001986:	2900      	cmp	r1, #0
20001988:	f000 8186 	beq.w	20001c98 <disp_update+0x330>
		DBG("args are NULL");
		return;
	}
	g_disp_update_lock = 1;
2000198c:	2601      	movs	r6, #1

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
2000198e:	f64c 24c8 	movw	r4, #51912	; 0xcac8
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
		DBG("args are NULL");
		return;
	}
	g_disp_update_lock = 1;
20001992:	7016      	strb	r6, [r2, #0]

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
20001994:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001998:	c803      	ldmia	r0!, {r0, r1}
	//Guarantees a refresh without rechecking
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	targ = *(lcd_state->target_pos);
2000199a:	f64c 26ac 	movw	r6, #51884	; 0xcaac

	//DBG("beginning update");
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
2000199e:	e884 0003 	stmia.w	r4, {r0, r1}
	//Guarantees a refresh without rechecking
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	targ = *(lcd_state->target_pos);
200019a2:	f2c2 0600 	movt	r6, #8192	; 0x2000
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
200019a6:	4605      	mov	r5, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
200019a8:	460c      	mov	r4, r1
	//Guarantees a refresh without rechecking
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	targ = *(lcd_state->target_pos);
200019aa:	2203      	movs	r2, #3
200019ac:	6801      	ldr	r1, [r0, #0]
200019ae:	4630      	mov	r0, r6
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint16_t dist 		= lcd_state->distance;
200019b0:	88af      	ldrh	r7, [r5, #4]
	uint8_t chamber_status = lcd_state->chamber_status;
200019b2:	f895 a006 	ldrb.w	sl, [r5, #6]
	uint8_t mode 		= lcd_state->target_mode;
200019b6:	f895 8007 	ldrb.w	r8, [r5, #7]
	//Guarantees a refresh without rechecking
	uint16_t lastdist;
	uint8_t lastchamber;
	uint8_t lastmode;

	targ = *(lcd_state->target_pos);
200019ba:	f003 fb51 	bl	20005060 <memcpy>
	
	if(last_state){
200019be:	2c00      	cmp	r4, #0
200019c0:	f000 8194 	beq.w	20001cec <disp_update+0x384>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
200019c4:	f64c 20b8 	movw	r0, #51896	; 0xcab8
200019c8:	2203      	movs	r2, #3
200019ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019ce:	6821      	ldr	r1, [r4, #0]
200019d0:	f003 fb46 	bl	20005060 <memcpy>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
200019d4:	79e2      	ldrb	r2, [r4, #7]
	
	if(last_state){
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);

		lastdist= last_state->distance;
200019d6:	88a0      	ldrh	r0, [r4, #4]
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
200019d8:	9200      	str	r2, [sp, #0]
	
	if(last_state){
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);

		lastdist= last_state->distance;
200019da:	9001      	str	r0, [sp, #4]
 		lastchamber = last_state->chamber_status;
200019dc:	f894 b006 	ldrb.w	fp, [r4, #6]

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(t_arg.lasttarg){
200019e0:	f64c 25c0 	movw	r5, #51904	; 0xcac0
200019e4:	f2c2 0500 	movt	r5, #8192	; 0x2000
200019e8:	686c      	ldr	r4, [r5, #4]
200019ea:	2c00      	cmp	r4, #0
200019ec:	f000 8152 	beq.w	20001c94 <disp_update+0x32c>
		DBG("Erasing previous target");
200019f0:	f64b 7004 	movw	r0, #48900	; 0xbf04
200019f4:	f64b 7114 	movw	r1, #48916	; 0xbf14
200019f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200019fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a00:	f003 fc64 	bl	200052cc <printf>
20001a04:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001a08:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001a0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a14:	f003 fc5a 	bl	200052cc <printf>
20001a18:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001a1c:	2168      	movs	r1, #104	; 0x68
20001a1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a22:	f003 fc53 	bl	200052cc <printf>
20001a26:	f24c 0010 	movw	r0, #49168	; 0xc010
20001a2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a2e:	f003 fc4d 	bl	200052cc <printf>
		t_arg.lasttarg = &lasttarg;
20001a32:	f64c 24b8 	movw	r4, #51896	; 0xcab8
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(t_arg.lasttarg){
		DBG("Erasing previous target");
20001a36:	f64b 6000 	movw	r0, #48640	; 0xbe00
		t_arg.lasttarg = &lasttarg;
20001a3a:	f2c2 0400 	movt	r4, #8192	; 0x2000
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(t_arg.lasttarg){
		DBG("Erasing previous target");
20001a3e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a42:	f003 fcb1 	bl	200053a8 <puts>
		t_arg.lasttarg = &lasttarg;
20001a46:	606c      	str	r4, [r5, #4]
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
20001a48:	2000      	movs	r0, #0
20001a4a:	f000 fa0f 	bl	20001e6c <to_ticks>
20001a4e:	4602      	mov	r2, r0
20001a50:	f641 00f9 	movw	r0, #6393	; 0x18f9
20001a54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a58:	4629      	mov	r1, r5
20001a5a:	f000 fa6b 	bl	20001f34 <add_timer_single>
20001a5e:	f04f 090a 	mov.w	r9, #10
20001a62:	464c      	mov	r4, r9
		upd_dur += TRG_ERASE_DELAY_MS;
	} if(t_arg.targ){
20001a64:	6828      	ldr	r0, [r5, #0]
20001a66:	f64c 25c0 	movw	r5, #51904	; 0xcac0
20001a6a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001a6e:	2800      	cmp	r0, #0
20001a70:	d042      	beq.n	20001af8 <disp_update+0x190>
		DBG("Writing new target");
20001a72:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001a76:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001a7a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a82:	f003 fc23 	bl	200052cc <printf>
20001a86:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001a8a:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001a8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001a92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a96:	f003 fc19 	bl	200052cc <printf>
20001a9a:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001a9e:	216d      	movs	r1, #109	; 0x6d
20001aa0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aa4:	f003 fc12 	bl	200052cc <printf>
20001aa8:	f24c 0028 	movw	r0, #49192	; 0xc028
20001aac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ab0:	f003 fc0c 	bl	200052cc <printf>
20001ab4:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001ab8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001abc:	f003 fc74 	bl	200053a8 <puts>
		t_arg.targ = &targ;
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001ac0:	4648      	mov	r0, r9
		t_arg.lasttarg = &lasttarg;
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_ERASE_DELAY_MS;
	} if(t_arg.targ){
		DBG("Writing new target");
		t_arg.targ = &targ;
20001ac2:	602e      	str	r6, [r5, #0]
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001ac4:	f000 f9d2 	bl	20001e6c <to_ticks>
		upd_dur += TRG_WRITE_DELAY_MS;
20001ac8:	340a      	adds	r4, #10
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_ERASE_DELAY_MS;
	} if(t_arg.targ){
		DBG("Writing new target");
		t_arg.targ = &targ;
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001aca:	4602      	mov	r2, r0
20001acc:	f641 008d 	movw	r0, #6285	; 0x188d
20001ad0:	4629      	mov	r1, r5
20001ad2:	f2c2 0000 	movt	r0, #8192	; 0x2000
		upd_dur += TRG_WRITE_DELAY_MS;
20001ad6:	b2e4      	uxtb	r4, r4
		add_timer_single((handler_t) disp_erase_old_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_ERASE_DELAY_MS;
	} if(t_arg.targ){
		DBG("Writing new target");
		t_arg.targ = &targ;
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
20001ad8:	f000 fa2c 	bl	20001f34 <add_timer_single>
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
20001adc:	4620      	mov	r0, r4
20001ade:	f000 f9c5 	bl	20001e6c <to_ticks>
20001ae2:	4602      	mov	r2, r0
20001ae4:	f241 70f5 	movw	r0, #6133	; 0x17f5
20001ae8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aec:	4629      	mov	r1, r5
20001aee:	f000 fa21 	bl	20001f34 <add_timer_single>
		upd_dur += TRG_VAL_DELAY_MS;
20001af2:	340a      	adds	r4, #10
20001af4:	b2e4      	uxtb	r4, r4
20001af6:	46a1      	mov	r9, r4
	} if(chamber_status != lastchamber){
20001af8:	45da      	cmp	sl, fp
20001afa:	d03b      	beq.n	20001b74 <disp_update+0x20c>
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001afc:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001b00:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001b04:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b08:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b0c:	f003 fbde 	bl	200052cc <printf>
20001b10:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001b14:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001b18:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b20:	f003 fbd4 	bl	200052cc <printf>
20001b24:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001b28:	2174      	movs	r1, #116	; 0x74
20001b2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b2e:	f003 fbcd 	bl	200052cc <printf>
20001b32:	f24c 003c 	movw	r0, #49212	; 0xc03c
20001b36:	4621      	mov	r1, r4
20001b38:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b3c:	f003 fbc6 	bl	200052cc <printf>
		s_arg.chamber_status = chamber_status;
20001b40:	f64c 25bc 	movw	r5, #51900	; 0xcabc
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001b44:	f64b 6000 	movw	r0, #48640	; 0xbe00
		s_arg.chamber_status = chamber_status;
20001b48:	f2c2 0500 	movt	r5, #8192	; 0x2000
		add_timer_single((handler_t) disp_write_targ_circle, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
20001b4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b50:	f003 fc2a 	bl	200053a8 <puts>
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
20001b54:	4648      	mov	r0, r9
		upd_dur += TRG_WRITE_DELAY_MS;
		add_timer_single((handler_t) disp_write_targ_vals, &t_arg, to_ticks(upd_dur));
		upd_dur += TRG_VAL_DELAY_MS;
	} if(chamber_status != lastchamber){
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
20001b56:	f885 a000 	strb.w	sl, [r5]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
20001b5a:	f000 f987 	bl	20001e6c <to_ticks>
20001b5e:	4602      	mov	r2, r0
20001b60:	f241 60f9 	movw	r0, #5881	; 0x16f9
20001b64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b68:	4629      	mov	r1, r5
20001b6a:	f000 f9e3 	bl	20001f34 <add_timer_single>
		upd_dur += SHOTS_DELAY_MS;
20001b6e:	340a      	adds	r4, #10
20001b70:	b2e4      	uxtb	r4, r4
20001b72:	46a1      	mov	r9, r4
	} if(mode != lastmode){
20001b74:	9a00      	ldr	r2, [sp, #0]
20001b76:	4590      	cmp	r8, r2
20001b78:	d03b      	beq.n	20001bf2 <disp_update+0x28a>
		DBG("adding mode update to fire in %u ms", upd_dur);
20001b7a:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001b7e:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001b82:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b86:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b8a:	f003 fb9f 	bl	200052cc <printf>
20001b8e:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001b92:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001b96:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001b9a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b9e:	f003 fb95 	bl	200052cc <printf>
20001ba2:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001ba6:	2179      	movs	r1, #121	; 0x79
20001ba8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bac:	f003 fb8e 	bl	200052cc <printf>
20001bb0:	f24c 0064 	movw	r0, #49252	; 0xc064
20001bb4:	4621      	mov	r1, r4
20001bb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bba:	f003 fb87 	bl	200052cc <printf>
		m_arg.mode = mode;
20001bbe:	f64c 25b4 	movw	r5, #51892	; 0xcab4
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
20001bc2:	f64b 6000 	movw	r0, #48640	; 0xbe00
		m_arg.mode = mode;
20001bc6:	f2c2 0500 	movt	r5, #8192	; 0x2000
		DBG("adding shots update to fire in %u ms, ", upd_dur);
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
20001bca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bce:	f003 fbeb 	bl	200053a8 <puts>
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001bd2:	4648      	mov	r0, r9
		s_arg.chamber_status = chamber_status;
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
		upd_dur += SHOTS_DELAY_MS;
	} if(mode != lastmode){
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
20001bd4:	f885 8000 	strb.w	r8, [r5]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
20001bd8:	f000 f948 	bl	20001e6c <to_ticks>
20001bdc:	4602      	mov	r2, r0
20001bde:	f241 606d 	movw	r0, #5741	; 0x166d
20001be2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001be6:	4629      	mov	r1, r5
20001be8:	f000 f9a4 	bl	20001f34 <add_timer_single>
		upd_dur += MODE_DELAY_MS;
20001bec:	340a      	adds	r4, #10
20001bee:	b2e4      	uxtb	r4, r4
20001bf0:	46a1      	mov	r9, r4
	} if(dist != lastdist){
20001bf2:	9b01      	ldr	r3, [sp, #4]
20001bf4:	429f      	cmp	r7, r3
20001bf6:	d03a      	beq.n	20001c6e <disp_update+0x306>
		DBG("adding distance update to fire in %u ms", upd_dur);
20001bf8:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001bfc:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001c00:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c04:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c08:	f003 fb60 	bl	200052cc <printf>
20001c0c:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001c10:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001c14:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c18:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c1c:	f003 fb56 	bl	200052cc <printf>
20001c20:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001c24:	217e      	movs	r1, #126	; 0x7e
20001c26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c2a:	f003 fb4f 	bl	200052cc <printf>
20001c2e:	f24c 0088 	movw	r0, #49288	; 0xc088
20001c32:	4621      	mov	r1, r4
20001c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c38:	f003 fb48 	bl	200052cc <printf>
		d_arg.dist = dist;
20001c3c:	f64c 25b0 	movw	r5, #51888	; 0xcab0
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
20001c40:	f64b 6000 	movw	r0, #48640	; 0xbe00
		d_arg.dist = dist;
20001c44:	f2c2 0500 	movt	r5, #8192	; 0x2000
		DBG("adding mode update to fire in %u ms", upd_dur);
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
20001c48:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c4c:	f003 fbac 	bl	200053a8 <puts>
		d_arg.dist = dist;
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
20001c50:	4648      	mov	r0, r9
		m_arg.mode = mode;
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
		upd_dur += MODE_DELAY_MS;
	} if(dist != lastdist){
		DBG("adding distance update to fire in %u ms", upd_dur);
		d_arg.dist = dist;
20001c52:	702f      	strb	r7, [r5, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
20001c54:	f000 f90a 	bl	20001e6c <to_ticks>
20001c58:	4602      	mov	r2, r0
20001c5a:	f241 7079 	movw	r0, #6009	; 0x1779
20001c5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c62:	4629      	mov	r1, r5
20001c64:	f000 f966 	bl	20001f34 <add_timer_single>
20001c68:	340a      	adds	r4, #10
20001c6a:	fa5f f984 	uxtb.w	r9, r4
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
20001c6e:	4648      	mov	r0, r9
20001c70:	f000 f8fc 	bl	20001e6c <to_ticks>
20001c74:	f64c 21c8 	movw	r1, #51912	; 0xcac8
20001c78:	4602      	mov	r2, r0
20001c7a:	f241 6025 	movw	r0, #5669	; 0x1625
20001c7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c82:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001c86:	f000 f955 	bl	20001f34 <add_timer_single>
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001c8a:	b003      	add	sp, #12
20001c8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
		upd_dur += DIST_DELAY_MS;
	}
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
20001c90:	f000 b8a2 	b.w	20001dd8 <start_hardware_timer>

	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	uint8_t upd_dur = 0;
	if(t_arg.lasttarg){
20001c94:	46a1      	mov	r9, r4
20001c96:	e6e5      	b.n	20001a64 <disp_update+0xfc>
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
		DBG("args are NULL");
20001c98:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001c9c:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001ca0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ca4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ca8:	f003 fb10 	bl	200052cc <printf>
20001cac:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001cb0:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001cb4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cb8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cbc:	f003 fb06 	bl	200052cc <printf>
20001cc0:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001cc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cc8:	2138      	movs	r1, #56	; 0x38
20001cca:	f003 faff 	bl	200052cc <printf>
20001cce:	f24c 0000 	movw	r0, #49152	; 0xc000
20001cd2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001cd6:	f003 faf9 	bl	200052cc <printf>
20001cda:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001cde:	f2c2 0000 	movt	r0, #8192	; 0x2000
	//DBG("adding cleanup to fire in %u ms", upd_dur);
	add_timer_single((handler_t)disp_upd_finish, &u_arg, to_ticks(upd_dur));
	start_hardware_timer();
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
20001ce2:	b003      	add	sp, #12
20001ce4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
	//	free(u_arg_v);
		return; //add frees
	} if (u_arg_v == NULL || u_arg_global->lcd_state == NULL){
		DBG("args are NULL");
20001ce8:	f003 bb5e 	b.w	200053a8 <puts>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
20001cec:	1c7d      	adds	r5, r7, #1
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
20001cee:	f108 0901 	add.w	r9, r8, #1

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
20001cf2:	b2a9      	uxth	r1, r5
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
20001cf4:	fa5f f389 	uxtb.w	r3, r9

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
20001cf8:	9101      	str	r1, [sp, #4]
		lastchamber = (chamber_status ? 0 : 1);
		lastmode = mode+1;
20001cfa:	9300      	str	r3, [sp, #0]
		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
		lastchamber = (chamber_status ? 0 : 1);
20001cfc:	f1da 0b01 	rsbs	fp, sl, #1
20001d00:	bf38      	it	cc
20001d02:	f04f 0b00 	movcc.w	fp, #0
20001d06:	e66b      	b.n	200019e0 <disp_update+0x78>
	if(g_disp_update_lock==1){//This will probably drop some updates, and idgaf
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		//printf("Update in progress!\r\n");
		DBG("upd in progress");
20001d08:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001d0c:	f64b 7114 	movw	r1, #48916	; 0xbf14
20001d10:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d18:	f003 fad8 	bl	200052cc <printf>
20001d1c:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001d20:	f24c 01e4 	movw	r1, #49380	; 0xc0e4
20001d24:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d2c:	f003 face 	bl	200052cc <printf>
20001d30:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001d34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d38:	2134      	movs	r1, #52	; 0x34
20001d3a:	f003 fac7 	bl	200052cc <printf>
20001d3e:	f64b 70f0 	movw	r0, #49136	; 0xbff0
20001d42:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d46:	e7c6      	b.n	20001cd6 <disp_update+0x36e>

20001d48 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
20001d48:	b510      	push	{r4, lr}
20001d4a:	b082      	sub	sp, #8
	LCD_init();
20001d4c:	f7ff fa76 	bl	2000123c <LCD_init>
	LCD_clearScreen();

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001d50:	2401      	movs	r4, #1
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
	LCD_init();
	LCD_clearScreen();
20001d52:	f7ff fa53 	bl	200011fc <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
20001d56:	229f      	movs	r2, #159	; 0x9f
20001d58:	237f      	movs	r3, #127	; 0x7f
20001d5a:	2032      	movs	r0, #50	; 0x32
20001d5c:	211e      	movs	r1, #30
20001d5e:	9400      	str	r4, [sp, #0]
20001d60:	f7ff f99e 	bl	200010a0 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
20001d64:	210f      	movs	r1, #15
20001d66:	204e      	movs	r0, #78	; 0x4e
20001d68:	f7ff fa3e 	bl	200011e8 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
20001d6c:	f24c 00b0 	movw	r0, #49328	; 0xc0b0
20001d70:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d74:	f7ff fa5a 	bl	2000122c <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
20001d78:	210f      	movs	r1, #15
20001d7a:	2076      	movs	r0, #118	; 0x76
20001d7c:	f7ff fa34 	bl	200011e8 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
20001d80:	f24c 00b4 	movw	r0, #49332	; 0xc0b4
20001d84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d88:	f7ff fa50 	bl	2000122c <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
20001d8c:	2132      	movs	r1, #50	; 0x32
20001d8e:	4620      	mov	r0, r4
20001d90:	f7ff fa2a 	bl	200011e8 <LCD_setPos>
	LCD_printStr(DIST_STR);
20001d94:	f24c 00b8 	movw	r0, #49336	; 0xc0b8
20001d98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d9c:	f7ff fa46 	bl	2000122c <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
20001da0:	216e      	movs	r1, #110	; 0x6e
20001da2:	4620      	mov	r0, r4
20001da4:	f7ff fa20 	bl	200011e8 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
20001da8:	f24c 00c4 	movw	r0, #49348	; 0xc0c4
20001dac:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001db0:	f7ff fa3c 	bl	2000122c <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
20001db4:	4620      	mov	r0, r4
20001db6:	2150      	movs	r1, #80	; 0x50
20001db8:	f7ff fa16 	bl	200011e8 <LCD_setPos>
	LCD_printStr(MODE_STR);
20001dbc:	f24c 00cc 	movw	r0, #49356	; 0xc0cc
20001dc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001dc4:	f7ff fa32 	bl	2000122c <LCD_printStr>

	g_disp_update_lock = 0;
20001dc8:	f64c 3314 	movw	r3, #51988	; 0xcb14
20001dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dd0:	2200      	movs	r2, #0
20001dd2:	701a      	strb	r2, [r3, #0]
}
20001dd4:	b002      	add	sp, #8
20001dd6:	bd10      	pop	{r4, pc}

20001dd8 <start_hardware_timer>:
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001dd8:	f24e 1100 	movw	r1, #57600	; 0xe100

        free(tmp);
    }
}

void start_hardware_timer() {
20001ddc:	b4f0      	push	{r4, r5, r6, r7}
20001dde:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001de2:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001de6:	f242 0000 	movw	r0, #8192	; 0x2000
20001dea:	f8c1 6080 	str.w	r6, [r1, #128]	; 0x80
20001dee:	f2ce 0004 	movt	r0, #57348	; 0xe004
20001df2:	6b05      	ldr	r5, [r0, #48]	; 0x30

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
20001df4:	f64c 24d0 	movw	r4, #51920	; 0xcad0
20001df8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001dfc:	f245 0300 	movw	r3, #20480	; 0x5000
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001e00:	f240 0200 	movw	r2, #0
20001e04:	f2c4 220a 	movt	r2, #16906	; 0x420a
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e08:	f2c4 0300 	movt	r3, #16384	; 0x4000
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e0c:	f025 0c40 	bic.w	ip, r5, #64	; 0x40
20001e10:	6827      	ldr	r7, [r4, #0]
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001e12:	2501      	movs	r5, #1
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e14:	2400      	movs	r4, #0
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20001e16:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001e1a:	655c      	str	r4, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20001e1c:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20001e20:	f8c2 4188 	str.w	r4, [r2, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001e24:	f8c2 5184 	str.w	r5, [r2, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
20001e28:	611d      	str	r5, [r3, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001e2a:	f8c1 6180 	str.w	r6, [r1, #384]	; 0x180
20001e2e:	687a      	ldr	r2, [r7, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001e30:	605a      	str	r2, [r3, #4]
    if(root->time_left)
20001e32:	b992      	cbnz	r2, 20001e5a <start_hardware_timer+0x82>
20001e34:	605d      	str	r5, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20001e36:	f240 0000 	movw	r0, #0
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001e3a:	f24e 1200 	movw	r2, #57600	; 0xe100
20001e3e:	f2c4 200a 	movt	r0, #16906	; 0x420a
20001e42:	2101      	movs	r1, #1
20001e44:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001e48:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
20001e4c:	f8c0 1180 	str.w	r1, [r0, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
20001e50:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
20001e54:	6013      	str	r3, [r2, #0]
    	MSS_TIM1_load_immediate(root->time_left);
    else
    	MSS_TIM1_load_immediate(root->time_left+1);
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
20001e56:	bcf0      	pop	{r4, r5, r6, r7}
20001e58:	4770      	bx	lr
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
20001e5a:	605a      	str	r2, [r3, #4]
20001e5c:	e7eb      	b.n	20001e36 <start_hardware_timer+0x5e>
20001e5e:	bf00      	nop

20001e60 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
20001e60:	f64c 23d4 	movw	r3, #51924	; 0xcad4
20001e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e68:	6018      	str	r0, [r3, #0]
}
20001e6a:	4770      	bx	lr

20001e6c <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
20001e6c:	f64c 21d4 	movw	r1, #51924	; 0xcad4
20001e70:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001e74:	680b      	ldr	r3, [r1, #0]
20001e76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20001e7a:	fbb2 f0f0 	udiv	r0, r2, r0
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
20001e7e:	fbb3 f0f0 	udiv	r0, r3, r0
20001e82:	4770      	bx	lr

20001e84 <_end_delay_timer>:
}

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
20001e84:	f64b 7004 	movw	r0, #48900	; 0xbf04
20001e88:	f24c 1124 	movw	r1, #49444	; 0xc124
    return handlers_root;
}

// dumb delay timer callback lock
volatile uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
20001e8c:	b508      	push	{r3, lr}
	DBG("unlocking");
20001e8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001e92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001e96:	f003 fa19 	bl	200052cc <printf>
20001e9a:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001e9e:	f24c 1158 	movw	r1, #49496	; 0xc158
20001ea2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ea6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001eaa:	f003 fa0f 	bl	200052cc <printf>
20001eae:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001eb2:	21b0      	movs	r1, #176	; 0xb0
20001eb4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001eb8:	f003 fa08 	bl	200052cc <printf>
20001ebc:	f24c 103c 	movw	r0, #49468	; 0xc13c
20001ec0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ec4:	f003 fa02 	bl	200052cc <printf>
20001ec8:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001ecc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001ed0:	f003 fa6a 	bl	200053a8 <puts>
	delay_timer_lock = 0;
20001ed4:	f64c 3325 	movw	r3, #52005	; 0xcb25
20001ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001edc:	2200      	movs	r2, #0
20001ede:	701a      	strb	r2, [r3, #0]
}
20001ee0:	bd08      	pop	{r3, pc}
20001ee2:	bf00      	nop

20001ee4 <add_timer>:
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20001ee6:	4604      	mov	r4, r0
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001ee8:	2018      	movs	r0, #24
    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
}

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
20001eea:	4615      	mov	r5, r2
20001eec:	460e      	mov	r6, r1
20001eee:	461f      	mov	r7, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
20001ef0:	f002 fddc 	bl	20004aac <malloc>

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001ef4:	f64c 23d0 	movw	r3, #51920	; 0xcad0
20001ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001efc:	681a      	ldr	r2, [r3, #0]

    newtimer->handler = handler;
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
    newtimer->next = NULL;
20001efe:	2100      	movs	r1, #0

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
20001f00:	6004      	str	r4, [r0, #0]
    newtimer->time_left = period;
    newtimer->period = period;
    newtimer->mode = mode;
20001f02:	60c7      	str	r7, [r0, #12]
    newtimer->next = NULL;
20001f04:	6101      	str	r1, [r0, #16]
    newtimer->arg = arg;
20001f06:	6146      	str	r6, [r0, #20]
void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    //printf("adding timer\r\n");

    newtimer->handler = handler;
    newtimer->time_left = period;
20001f08:	6045      	str	r5, [r0, #4]
    newtimer->period = period;
20001f0a:	6085      	str	r5, [r0, #8]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20001f0c:	b182      	cbz	r2, 20001f30 <add_timer+0x4c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20001f0e:	6851      	ldr	r1, [r2, #4]
20001f10:	428d      	cmp	r5, r1
20001f12:	d204      	bcs.n	20001f1e <add_timer+0x3a>
20001f14:	e009      	b.n	20001f2a <add_timer+0x46>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001f16:	6859      	ldr	r1, [r3, #4]
20001f18:	428d      	cmp	r5, r1
20001f1a:	d903      	bls.n	20001f24 <add_timer+0x40>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
20001f1c:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20001f1e:	6913      	ldr	r3, [r2, #16]
20001f20:	2b00      	cmp	r3, #0
20001f22:	d1f8      	bne.n	20001f16 <add_timer+0x32>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
20001f24:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
20001f26:	6110      	str	r0, [r2, #16]
20001f28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
20001f2a:	6018      	str	r0, [r3, #0]
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
20001f2c:	6102      	str	r2, [r0, #16]
20001f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
        root = newtimer;
20001f30:	6018      	str	r0, [r3, #0]
20001f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

20001f34 <add_timer_single>:
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    add_timer(handler, arg, period, ONE_SHOT);
20001f34:	2301      	movs	r3, #1
20001f36:	f7ff bfd5 	b.w	20001ee4 <add_timer>
20001f3a:	bf00      	nop

20001f3c <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001f3c:	b538      	push	{r3, r4, r5, lr}

	delay_timer_lock = 1;
	DBG("delaying for %d", ms);
20001f3e:	f24c 1124 	movw	r1, #49444	; 0xc124
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
20001f42:	4605      	mov	r5, r0

	delay_timer_lock = 1;
20001f44:	f64c 3425 	movw	r4, #52005	; 0xcb25
	DBG("delaying for %d", ms);
20001f48:	f64b 7004 	movw	r0, #48900	; 0xbf04
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001f4c:	2301      	movs	r3, #1
	DBG("delaying for %d", ms);
20001f4e:	f2c2 0100 	movt	r1, #8192	; 0x2000
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001f52:	f2c2 0400 	movt	r4, #8192	; 0x2000
	DBG("delaying for %d", ms);
20001f56:	f2c2 0000 	movt	r0, #8192	; 0x2000
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {

	delay_timer_lock = 1;
20001f5a:	7023      	strb	r3, [r4, #0]
	DBG("delaying for %d", ms);
20001f5c:	f003 f9b6 	bl	200052cc <printf>
20001f60:	f64b 7030 	movw	r0, #48944	; 0xbf30
20001f64:	f24c 116c 	movw	r1, #49516	; 0xc16c
20001f68:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f6c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f70:	f003 f9ac 	bl	200052cc <printf>
20001f74:	f64b 7034 	movw	r0, #48948	; 0xbf34
20001f78:	21b7      	movs	r1, #183	; 0xb7
20001f7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f7e:	f003 f9a5 	bl	200052cc <printf>
20001f82:	f24c 1048 	movw	r0, #49480	; 0xc148
20001f86:	4629      	mov	r1, r5
20001f88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f8c:	f003 f99e 	bl	200052cc <printf>
20001f90:	f64b 6000 	movw	r0, #48640	; 0xbe00
20001f94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f98:	f003 fa06 	bl	200053a8 <puts>
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
20001f9c:	4628      	mov	r0, r5
20001f9e:	f7ff ff65 	bl	20001e6c <to_ticks>
20001fa2:	4602      	mov	r2, r0
20001fa4:	f641 6085 	movw	r0, #7813	; 0x1e85
20001fa8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fac:	2100      	movs	r1, #0
20001fae:	f7ff ffc1 	bl	20001f34 <add_timer_single>
	start_hardware_timer();
20001fb2:	f7ff ff11 	bl	20001dd8 <start_hardware_timer>
	while (delay_timer_lock) {}
20001fb6:	7820      	ldrb	r0, [r4, #0]
20001fb8:	2800      	cmp	r0, #0
20001fba:	d1fc      	bne.n	20001fb6 <use_me_carefully_ms_delay_timer+0x7a>
}
20001fbc:	bd38      	pop	{r3, r4, r5, pc}
20001fbe:	bf00      	nop

20001fc0 <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
20001fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
20001fc4:	f64c 26d0 	movw	r6, #51920	; 0xcad0
20001fc8:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001fcc:	6831      	ldr	r1, [r6, #0]
    uint32_t elapsed = root->time_left;
20001fce:	684a      	ldr	r2, [r1, #4]
20001fd0:	460f      	mov	r7, r1
20001fd2:	4613      	mov	r3, r2
20001fd4:	e000      	b.n	20001fd8 <update_timers+0x18>
    uint8_t count = 0;
    while (node) {
20001fd6:	687b      	ldr	r3, [r7, #4]
        node->time_left -= elapsed;
20001fd8:	1a9b      	subs	r3, r3, r2
20001fda:	607b      	str	r3, [r7, #4]
        node = node->next;
20001fdc:	693f      	ldr	r7, [r7, #16]
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
20001fde:	2f00      	cmp	r7, #0
20001fe0:	d1f9      	bne.n	20001fd6 <update_timers+0x16>
20001fe2:	684d      	ldr	r5, [r1, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20001fe4:	f64c 29d0 	movw	r9, #51920	; 0xcad0
20001fe8:	f2c2 0900 	movt	r9, #8192	; 0x2000
	//DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;
    uint8_t count = 0;
    while (node) {
20001fec:	46b8      	mov	r8, r7
            free(head);
        }

        else {
            head->time_left = head->period;
            head->next = NULL;
20001fee:	46ba      	mov	sl, r7
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20001ff0:	bb1d      	cbnz	r5, 2000203a <update_timers+0x7a>

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
20001ff2:	200c      	movs	r0, #12
20001ff4:	f002 fd5a 	bl	20004aac <malloc>
20001ff8:	4604      	mov	r4, r0
        new_handler->handler = NULL;
        new_handler->next = NULL;
20001ffa:	6045      	str	r5, [r0, #4]
    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
20001ffc:	6005      	str	r5, [r0, #0]
        new_handler->next = NULL;

        if (handlers_root == NULL) {
20001ffe:	f1b8 0f00 	cmp.w	r8, #0
20002002:	d027      	beq.n	20002054 <update_timers+0x94>
        	handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	handlers_tail->next = new_handler;
20002004:	6078      	str	r0, [r7, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
20002006:	6830      	ldr	r0, [r6, #0]
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
20002008:	68c7      	ldr	r7, [r0, #12]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
2000200a:	6902      	ldr	r2, [r0, #16]

        new_handler->handler = head->handler;
2000200c:	6805      	ldr	r5, [r0, #0]
        new_handler->arg = head->arg;
2000200e:	6941      	ldr	r1, [r0, #20]
        if (head->mode == ONE_SHOT) {
20002010:	2f01      	cmp	r7, #1

        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;

        new_handler->handler = head->handler;
20002012:	6025      	str	r5, [r4, #0]
        new_handler->arg = head->arg;
20002014:	60a1      	str	r1, [r4, #8]
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
        root = head->next;
20002016:	6032      	str	r2, [r6, #0]

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
20002018:	d01e      	beq.n	20002058 <update_timers+0x98>
            free(head);
        }

        else {
            head->time_left = head->period;
2000201a:	6885      	ldr	r5, [r0, #8]
            head->next = NULL;
2000201c:	f8c0 a010 	str.w	sl, [r0, #16]
        if (head->mode == ONE_SHOT) {
            free(head);
        }

        else {
            head->time_left = head->period;
20002020:	6045      	str	r5, [r0, #4]

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
	//DBG("inserting timer");
    // insert empty case
    if (root == NULL) {
20002022:	b11a      	cbz	r2, 2000202c <update_timers+0x6c>
        root = newtimer;
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
20002024:	6853      	ldr	r3, [r2, #4]
20002026:	429d      	cmp	r5, r3
20002028:	d20e      	bcs.n	20002048 <update_timers+0x88>
    	//DBG("inserting timer at root");
        newtimer->next = root;
2000202a:	6102      	str	r2, [r0, #16]
        root = newtimer;
2000202c:	f8c9 0000 	str.w	r0, [r9]
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    pos->next = newtimer;
20002030:	6830      	ldr	r0, [r6, #0]
20002032:	4627      	mov	r7, r4
20002034:	6845      	ldr	r5, [r0, #4]
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
20002036:	2d00      	cmp	r5, #0
20002038:	d0db      	beq.n	20001ff2 <update_timers+0x32>
            insert_timer(head);
        }
    }

    return handlers_root;
}
2000203a:	4640      	mov	r0, r8
2000203c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20002040:	685f      	ldr	r7, [r3, #4]
20002042:	42bd      	cmp	r5, r7
20002044:	d903      	bls.n	2000204e <update_timers+0x8e>

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	//DBG("inserting timer at root");
        newtimer->next = root;
        root = newtimer;
20002046:	461a      	mov	r2, r3
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
20002048:	6913      	ldr	r3, [r2, #16]
2000204a:	2b00      	cmp	r3, #0
2000204c:	d1f8      	bne.n	20002040 <update_timers+0x80>
        //DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
2000204e:	6103      	str	r3, [r0, #16]
    pos->next = newtimer;
20002050:	6110      	str	r0, [r2, #16]
20002052:	e7ed      	b.n	20002030 <update_timers+0x70>
        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
20002054:	4680      	mov	r8, r0
20002056:	e7d6      	b.n	20002006 <update_timers+0x46>
        root = head->next;

        new_handler->handler = head->handler;
        new_handler->arg = head->arg;
        if (head->mode == ONE_SHOT) {
            free(head);
20002058:	f002 fd20 	bl	20004a9c <free>
2000205c:	e7e8      	b.n	20002030 <update_timers+0x70>
2000205e:	bf00      	nop

20002060 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
20002060:	b538      	push	{r3, r4, r5, lr}
	//DBG("TIOMER INTERURUPT");
    struct Handler* handlers = update_timers();
20002062:	f7ff ffad 	bl	20001fc0 <update_timers>
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
20002066:	f245 0300 	movw	r3, #20480	; 0x5000
2000206a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000206e:	2101      	movs	r1, #1
20002070:	4604      	mov	r4, r0
20002072:	6119      	str	r1, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20002074:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
20002078:	f64c 22d0 	movw	r2, #51920	; 0xcad0
2000207c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002080:	6812      	ldr	r2, [r2, #0]
20002082:	b13a      	cbz	r2, 20002094 <Timer1_IRQHandler+0x34>
    	//DBG("restting hardware timer to fire at %d", root->time_left);
        MSS_TIM1_load_immediate(root->time_left);
20002084:	6850      	ldr	r0, [r2, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20002086:	f240 0200 	movw	r2, #0
2000208a:	f2c4 220a 	movt	r2, #16906	; 0x420a
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
2000208e:	6058      	str	r0, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
20002090:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
20002094:	b90c      	cbnz	r4, 2000209a <Timer1_IRQHandler+0x3a>
20002096:	e009      	b.n	200020ac <Timer1_IRQHandler+0x4c>
20002098:	462c      	mov	r4, r5
    	//DBG("executing callback");
        handlers->handler(handlers->arg);
2000209a:	68a0      	ldr	r0, [r4, #8]
2000209c:	6823      	ldr	r3, [r4, #0]
2000209e:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
200020a0:	6865      	ldr	r5, [r4, #4]

        free(tmp);
200020a2:	4620      	mov	r0, r4
200020a4:	f002 fcfa 	bl	20004a9c <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
200020a8:	2d00      	cmp	r5, #0
200020aa:	d1f5      	bne.n	20002098 <Timer1_IRQHandler+0x38>
200020ac:	bd38      	pop	{r3, r4, r5, pc}
200020ae:	bf00      	nop

200020b0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200020b0:	b480      	push	{r7}
200020b2:	b083      	sub	sp, #12
200020b4:	af00      	add	r7, sp, #0
200020b6:	6078      	str	r0, [r7, #4]
    return -1;
200020b8:	f04f 33ff 	mov.w	r3, #4294967295
}
200020bc:	4618      	mov	r0, r3
200020be:	f107 070c 	add.w	r7, r7, #12
200020c2:	46bd      	mov	sp, r7
200020c4:	bc80      	pop	{r7}
200020c6:	4770      	bx	lr

200020c8 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200020c8:	b480      	push	{r7}
200020ca:	b083      	sub	sp, #12
200020cc:	af00      	add	r7, sp, #0
200020ce:	6078      	str	r0, [r7, #4]
200020d0:	e7fe      	b.n	200020d0 <_exit+0x8>
200020d2:	bf00      	nop

200020d4 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200020d4:	b480      	push	{r7}
200020d6:	b083      	sub	sp, #12
200020d8:	af00      	add	r7, sp, #0
200020da:	6078      	str	r0, [r7, #4]
200020dc:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200020de:	683b      	ldr	r3, [r7, #0]
200020e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200020e4:	605a      	str	r2, [r3, #4]
    return 0;
200020e6:	f04f 0300 	mov.w	r3, #0
}
200020ea:	4618      	mov	r0, r3
200020ec:	f107 070c 	add.w	r7, r7, #12
200020f0:	46bd      	mov	sp, r7
200020f2:	bc80      	pop	{r7}
200020f4:	4770      	bx	lr
200020f6:	bf00      	nop

200020f8 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200020f8:	b480      	push	{r7}
200020fa:	b083      	sub	sp, #12
200020fc:	af00      	add	r7, sp, #0
200020fe:	6078      	str	r0, [r7, #4]
    return 1;
20002100:	f04f 0301 	mov.w	r3, #1
}
20002104:	4618      	mov	r0, r3
20002106:	f107 070c 	add.w	r7, r7, #12
2000210a:	46bd      	mov	sp, r7
2000210c:	bc80      	pop	{r7}
2000210e:	4770      	bx	lr

20002110 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20002110:	b480      	push	{r7}
20002112:	b085      	sub	sp, #20
20002114:	af00      	add	r7, sp, #0
20002116:	60f8      	str	r0, [r7, #12]
20002118:	60b9      	str	r1, [r7, #8]
2000211a:	607a      	str	r2, [r7, #4]
    return 0;
2000211c:	f04f 0300 	mov.w	r3, #0
}
20002120:	4618      	mov	r0, r3
20002122:	f107 0714 	add.w	r7, r7, #20
20002126:	46bd      	mov	sp, r7
20002128:	bc80      	pop	{r7}
2000212a:	4770      	bx	lr

2000212c <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
2000212c:	b480      	push	{r7}
2000212e:	b085      	sub	sp, #20
20002130:	af00      	add	r7, sp, #0
20002132:	60f8      	str	r0, [r7, #12]
20002134:	60b9      	str	r1, [r7, #8]
20002136:	607a      	str	r2, [r7, #4]
    return 0;
20002138:	f04f 0300 	mov.w	r3, #0
}
2000213c:	4618      	mov	r0, r3
2000213e:	f107 0714 	add.w	r7, r7, #20
20002142:	46bd      	mov	sp, r7
20002144:	bc80      	pop	{r7}
20002146:	4770      	bx	lr

20002148 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002148:	b580      	push	{r7, lr}
2000214a:	b084      	sub	sp, #16
2000214c:	af00      	add	r7, sp, #0
2000214e:	60f8      	str	r0, [r7, #12]
20002150:	60b9      	str	r1, [r7, #8]
20002152:	607a      	str	r2, [r7, #4]
20002154:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20002156:	f64c 23d8 	movw	r3, #51928	; 0xcad8
2000215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000215e:	681b      	ldr	r3, [r3, #0]
20002160:	2b00      	cmp	r3, #0
20002162:	d110      	bne.n	20002186 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20002164:	f64c 3050 	movw	r0, #52048	; 0xcb50
20002168:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000216c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20002170:	f04f 0203 	mov.w	r2, #3
20002174:	f000 f87e 	bl	20002274 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20002178:	f64c 23d8 	movw	r3, #51928	; 0xcad8
2000217c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002180:	f04f 0201 	mov.w	r2, #1
20002184:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20002186:	683b      	ldr	r3, [r7, #0]
20002188:	f64c 3050 	movw	r0, #52048	; 0xcb50
2000218c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002190:	6879      	ldr	r1, [r7, #4]
20002192:	461a      	mov	r2, r3
20002194:	f000 f970 	bl	20002478 <MSS_UART_polled_tx>
    
    return len;
20002198:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000219a:	4618      	mov	r0, r3
2000219c:	f107 0710 	add.w	r7, r7, #16
200021a0:	46bd      	mov	sp, r7
200021a2:	bd80      	pop	{r7, pc}

200021a4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
200021a4:	b580      	push	{r7, lr}
200021a6:	b084      	sub	sp, #16
200021a8:	af00      	add	r7, sp, #0
200021aa:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
200021ac:	f64c 23dc 	movw	r3, #51932	; 0xcadc
200021b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021b4:	681b      	ldr	r3, [r3, #0]
200021b6:	2b00      	cmp	r3, #0
200021b8:	d108      	bne.n	200021cc <_sbrk+0x28>
    {
      heap_end = &_end;
200021ba:	f64c 23dc 	movw	r3, #51932	; 0xcadc
200021be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021c2:	f64c 4288 	movw	r2, #52360	; 0xcc88
200021c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200021ca:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200021cc:	f64c 23dc 	movw	r3, #51932	; 0xcadc
200021d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021d4:	681b      	ldr	r3, [r3, #0]
200021d6:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200021d8:	f3ef 8308 	mrs	r3, MSP
200021dc:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200021de:	f64c 23dc 	movw	r3, #51932	; 0xcadc
200021e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e6:	681a      	ldr	r2, [r3, #0]
200021e8:	687b      	ldr	r3, [r7, #4]
200021ea:	441a      	add	r2, r3
200021ec:	68fb      	ldr	r3, [r7, #12]
200021ee:	429a      	cmp	r2, r3
200021f0:	d90f      	bls.n	20002212 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200021f2:	f04f 0000 	mov.w	r0, #0
200021f6:	f04f 0101 	mov.w	r1, #1
200021fa:	f24c 128c 	movw	r2, #49548	; 0xc18c
200021fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002202:	f04f 0319 	mov.w	r3, #25
20002206:	f7ff ff9f 	bl	20002148 <_write_r>
      _exit (1);
2000220a:	f04f 0001 	mov.w	r0, #1
2000220e:	f7ff ff5b 	bl	200020c8 <_exit>
    }
  
    heap_end += incr;
20002212:	f64c 23dc 	movw	r3, #51932	; 0xcadc
20002216:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000221a:	681a      	ldr	r2, [r3, #0]
2000221c:	687b      	ldr	r3, [r7, #4]
2000221e:	441a      	add	r2, r3
20002220:	f64c 23dc 	movw	r3, #51932	; 0xcadc
20002224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002228:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
2000222a:	68bb      	ldr	r3, [r7, #8]
}
2000222c:	4618      	mov	r0, r3
2000222e:	f107 0710 	add.w	r7, r7, #16
20002232:	46bd      	mov	sp, r7
20002234:	bd80      	pop	{r7, pc}
20002236:	bf00      	nop

20002238 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002238:	b480      	push	{r7}
2000223a:	b083      	sub	sp, #12
2000223c:	af00      	add	r7, sp, #0
2000223e:	4603      	mov	r3, r0
20002240:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002242:	f24e 1300 	movw	r3, #57600	; 0xe100
20002246:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000224a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000224e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002252:	88f9      	ldrh	r1, [r7, #6]
20002254:	f001 011f 	and.w	r1, r1, #31
20002258:	f04f 0001 	mov.w	r0, #1
2000225c:	fa00 f101 	lsl.w	r1, r0, r1
20002260:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002268:	f107 070c 	add.w	r7, r7, #12
2000226c:	46bd      	mov	sp, r7
2000226e:	bc80      	pop	{r7}
20002270:	4770      	bx	lr
20002272:	bf00      	nop

20002274 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20002274:	b580      	push	{r7, lr}
20002276:	b088      	sub	sp, #32
20002278:	af00      	add	r7, sp, #0
2000227a:	60f8      	str	r0, [r7, #12]
2000227c:	60b9      	str	r1, [r7, #8]
2000227e:	4613      	mov	r3, r2
20002280:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20002282:	f04f 0301 	mov.w	r3, #1
20002286:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20002288:	f04f 0300 	mov.w	r3, #0
2000228c:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000228e:	68fa      	ldr	r2, [r7, #12]
20002290:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002294:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002298:	429a      	cmp	r2, r3
2000229a:	d007      	beq.n	200022ac <MSS_UART_init+0x38>
2000229c:	68fa      	ldr	r2, [r7, #12]
2000229e:	f64c 3328 	movw	r3, #52008	; 0xcb28
200022a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022a6:	429a      	cmp	r2, r3
200022a8:	d000      	beq.n	200022ac <MSS_UART_init+0x38>
200022aa:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200022ac:	68bb      	ldr	r3, [r7, #8]
200022ae:	2b00      	cmp	r3, #0
200022b0:	d100      	bne.n	200022b4 <MSS_UART_init+0x40>
200022b2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200022b4:	f001 f94e 	bl	20003554 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200022b8:	68fa      	ldr	r2, [r7, #12]
200022ba:	f64c 3350 	movw	r3, #52048	; 0xcb50
200022be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022c2:	429a      	cmp	r2, r3
200022c4:	d12e      	bne.n	20002324 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200022c6:	68fb      	ldr	r3, [r7, #12]
200022c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200022cc:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200022ce:	68fb      	ldr	r3, [r7, #12]
200022d0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200022d4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200022d6:	68fb      	ldr	r3, [r7, #12]
200022d8:	f04f 020a 	mov.w	r2, #10
200022dc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200022de:	f24c 5328 	movw	r3, #50472	; 0xc528
200022e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022e6:	681b      	ldr	r3, [r3, #0]
200022e8:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200022ea:	f242 0300 	movw	r3, #8192	; 0x2000
200022ee:	f2ce 0304 	movt	r3, #57348	; 0xe004
200022f2:	f242 0200 	movw	r2, #8192	; 0x2000
200022f6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200022fa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200022fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002300:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20002302:	f04f 000a 	mov.w	r0, #10
20002306:	f7ff ff97 	bl	20002238 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000230a:	f242 0300 	movw	r3, #8192	; 0x2000
2000230e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002312:	f242 0200 	movw	r2, #8192	; 0x2000
20002316:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000231a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000231c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002320:	631a      	str	r2, [r3, #48]	; 0x30
20002322:	e031      	b.n	20002388 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002324:	68fa      	ldr	r2, [r7, #12]
20002326:	f240 0300 	movw	r3, #0
2000232a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000232e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20002330:	68fa      	ldr	r2, [r7, #12]
20002332:	f240 0300 	movw	r3, #0
20002336:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000233a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
2000233c:	68fb      	ldr	r3, [r7, #12]
2000233e:	f04f 020b 	mov.w	r2, #11
20002342:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20002344:	f24c 532c 	movw	r3, #50476	; 0xc52c
20002348:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000234c:	681b      	ldr	r3, [r3, #0]
2000234e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20002350:	f242 0300 	movw	r3, #8192	; 0x2000
20002354:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002358:	f242 0200 	movw	r2, #8192	; 0x2000
2000235c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002360:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20002366:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20002368:	f04f 000b 	mov.w	r0, #11
2000236c:	f7ff ff64 	bl	20002238 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20002370:	f242 0300 	movw	r3, #8192	; 0x2000
20002374:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002378:	f242 0200 	movw	r2, #8192	; 0x2000
2000237c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002380:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002382:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20002386:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20002388:	68fb      	ldr	r3, [r7, #12]
2000238a:	681b      	ldr	r3, [r3, #0]
2000238c:	f04f 0200 	mov.w	r2, #0
20002390:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20002392:	68bb      	ldr	r3, [r7, #8]
20002394:	2b00      	cmp	r3, #0
20002396:	d021      	beq.n	200023dc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20002398:	69ba      	ldr	r2, [r7, #24]
2000239a:	68bb      	ldr	r3, [r7, #8]
2000239c:	fbb2 f3f3 	udiv	r3, r2, r3
200023a0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200023a2:	69fb      	ldr	r3, [r7, #28]
200023a4:	f003 0308 	and.w	r3, r3, #8
200023a8:	2b00      	cmp	r3, #0
200023aa:	d006      	beq.n	200023ba <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200023ac:	69fb      	ldr	r3, [r7, #28]
200023ae:	ea4f 1313 	mov.w	r3, r3, lsr #4
200023b2:	f103 0301 	add.w	r3, r3, #1
200023b6:	61fb      	str	r3, [r7, #28]
200023b8:	e003      	b.n	200023c2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200023ba:	69fb      	ldr	r3, [r7, #28]
200023bc:	ea4f 1313 	mov.w	r3, r3, lsr #4
200023c0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200023c2:	69fa      	ldr	r2, [r7, #28]
200023c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
200023c8:	429a      	cmp	r2, r3
200023ca:	d900      	bls.n	200023ce <MSS_UART_init+0x15a>
200023cc:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200023ce:	69fa      	ldr	r2, [r7, #28]
200023d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
200023d4:	429a      	cmp	r2, r3
200023d6:	d801      	bhi.n	200023dc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200023d8:	69fb      	ldr	r3, [r7, #28]
200023da:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200023dc:	68fb      	ldr	r3, [r7, #12]
200023de:	685b      	ldr	r3, [r3, #4]
200023e0:	f04f 0201 	mov.w	r2, #1
200023e4:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200023e8:	68fb      	ldr	r3, [r7, #12]
200023ea:	681b      	ldr	r3, [r3, #0]
200023ec:	8afa      	ldrh	r2, [r7, #22]
200023ee:	ea4f 2212 	mov.w	r2, r2, lsr #8
200023f2:	b292      	uxth	r2, r2
200023f4:	b2d2      	uxtb	r2, r2
200023f6:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200023f8:	68fb      	ldr	r3, [r7, #12]
200023fa:	681b      	ldr	r3, [r3, #0]
200023fc:	8afa      	ldrh	r2, [r7, #22]
200023fe:	b2d2      	uxtb	r2, r2
20002400:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20002402:	68fb      	ldr	r3, [r7, #12]
20002404:	685b      	ldr	r3, [r3, #4]
20002406:	f04f 0200 	mov.w	r2, #0
2000240a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000240e:	68fb      	ldr	r3, [r7, #12]
20002410:	681b      	ldr	r3, [r3, #0]
20002412:	79fa      	ldrb	r2, [r7, #7]
20002414:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20002416:	68fb      	ldr	r3, [r7, #12]
20002418:	681b      	ldr	r3, [r3, #0]
2000241a:	f04f 020e 	mov.w	r2, #14
2000241e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20002420:	68fb      	ldr	r3, [r7, #12]
20002422:	685b      	ldr	r3, [r3, #4]
20002424:	f04f 0200 	mov.w	r2, #0
20002428:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
2000242c:	68fb      	ldr	r3, [r7, #12]
2000242e:	f04f 0200 	mov.w	r2, #0
20002432:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20002434:	68fb      	ldr	r3, [r7, #12]
20002436:	f04f 0200 	mov.w	r2, #0
2000243a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
2000243c:	68fb      	ldr	r3, [r7, #12]
2000243e:	f04f 0200 	mov.w	r2, #0
20002442:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20002444:	68fb      	ldr	r3, [r7, #12]
20002446:	f04f 0200 	mov.w	r2, #0
2000244a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
2000244c:	68fa      	ldr	r2, [r7, #12]
2000244e:	f242 7349 	movw	r3, #10057	; 0x2749
20002452:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002456:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20002458:	68fb      	ldr	r3, [r7, #12]
2000245a:	f04f 0200 	mov.w	r2, #0
2000245e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20002460:	68fb      	ldr	r3, [r7, #12]
20002462:	f04f 0200 	mov.w	r2, #0
20002466:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20002468:	68fb      	ldr	r3, [r7, #12]
2000246a:	f04f 0200 	mov.w	r2, #0
2000246e:	729a      	strb	r2, [r3, #10]
}
20002470:	f107 0720 	add.w	r7, r7, #32
20002474:	46bd      	mov	sp, r7
20002476:	bd80      	pop	{r7, pc}

20002478 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20002478:	b480      	push	{r7}
2000247a:	b089      	sub	sp, #36	; 0x24
2000247c:	af00      	add	r7, sp, #0
2000247e:	60f8      	str	r0, [r7, #12]
20002480:	60b9      	str	r1, [r7, #8]
20002482:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20002484:	f04f 0300 	mov.w	r3, #0
20002488:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000248a:	68fa      	ldr	r2, [r7, #12]
2000248c:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002494:	429a      	cmp	r2, r3
20002496:	d007      	beq.n	200024a8 <MSS_UART_polled_tx+0x30>
20002498:	68fa      	ldr	r2, [r7, #12]
2000249a:	f64c 3328 	movw	r3, #52008	; 0xcb28
2000249e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024a2:	429a      	cmp	r2, r3
200024a4:	d000      	beq.n	200024a8 <MSS_UART_polled_tx+0x30>
200024a6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200024a8:	68bb      	ldr	r3, [r7, #8]
200024aa:	2b00      	cmp	r3, #0
200024ac:	d100      	bne.n	200024b0 <MSS_UART_polled_tx+0x38>
200024ae:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200024b0:	687b      	ldr	r3, [r7, #4]
200024b2:	2b00      	cmp	r3, #0
200024b4:	d100      	bne.n	200024b8 <MSS_UART_polled_tx+0x40>
200024b6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200024b8:	68fa      	ldr	r2, [r7, #12]
200024ba:	f64c 3350 	movw	r3, #52048	; 0xcb50
200024be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c2:	429a      	cmp	r2, r3
200024c4:	d006      	beq.n	200024d4 <MSS_UART_polled_tx+0x5c>
200024c6:	68fa      	ldr	r2, [r7, #12]
200024c8:	f64c 3328 	movw	r3, #52008	; 0xcb28
200024cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024d0:	429a      	cmp	r2, r3
200024d2:	d13d      	bne.n	20002550 <MSS_UART_polled_tx+0xd8>
200024d4:	68bb      	ldr	r3, [r7, #8]
200024d6:	2b00      	cmp	r3, #0
200024d8:	d03a      	beq.n	20002550 <MSS_UART_polled_tx+0xd8>
200024da:	687b      	ldr	r3, [r7, #4]
200024dc:	2b00      	cmp	r3, #0
200024de:	d037      	beq.n	20002550 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
200024e0:	68fb      	ldr	r3, [r7, #12]
200024e2:	681b      	ldr	r3, [r3, #0]
200024e4:	7d1b      	ldrb	r3, [r3, #20]
200024e6:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
200024e8:	68fb      	ldr	r3, [r7, #12]
200024ea:	7a9a      	ldrb	r2, [r3, #10]
200024ec:	7efb      	ldrb	r3, [r7, #27]
200024ee:	ea42 0303 	orr.w	r3, r2, r3
200024f2:	b2da      	uxtb	r2, r3
200024f4:	68fb      	ldr	r3, [r7, #12]
200024f6:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
200024f8:	7efb      	ldrb	r3, [r7, #27]
200024fa:	f003 0320 	and.w	r3, r3, #32
200024fe:	2b00      	cmp	r3, #0
20002500:	d023      	beq.n	2000254a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002502:	f04f 0310 	mov.w	r3, #16
20002506:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002508:	687b      	ldr	r3, [r7, #4]
2000250a:	2b0f      	cmp	r3, #15
2000250c:	d801      	bhi.n	20002512 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000250e:	687b      	ldr	r3, [r7, #4]
20002510:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002512:	f04f 0300 	mov.w	r3, #0
20002516:	617b      	str	r3, [r7, #20]
20002518:	e00e      	b.n	20002538 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000251a:	68fb      	ldr	r3, [r7, #12]
2000251c:	681b      	ldr	r3, [r3, #0]
2000251e:	68b9      	ldr	r1, [r7, #8]
20002520:	693a      	ldr	r2, [r7, #16]
20002522:	440a      	add	r2, r1
20002524:	7812      	ldrb	r2, [r2, #0]
20002526:	701a      	strb	r2, [r3, #0]
20002528:	693b      	ldr	r3, [r7, #16]
2000252a:	f103 0301 	add.w	r3, r3, #1
2000252e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002530:	697b      	ldr	r3, [r7, #20]
20002532:	f103 0301 	add.w	r3, r3, #1
20002536:	617b      	str	r3, [r7, #20]
20002538:	697a      	ldr	r2, [r7, #20]
2000253a:	69fb      	ldr	r3, [r7, #28]
2000253c:	429a      	cmp	r2, r3
2000253e:	d3ec      	bcc.n	2000251a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002540:	687a      	ldr	r2, [r7, #4]
20002542:	697b      	ldr	r3, [r7, #20]
20002544:	ebc3 0302 	rsb	r3, r3, r2
20002548:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000254a:	687b      	ldr	r3, [r7, #4]
2000254c:	2b00      	cmp	r3, #0
2000254e:	d1c7      	bne.n	200024e0 <MSS_UART_polled_tx+0x68>
    }
}
20002550:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002554:	46bd      	mov	sp, r7
20002556:	bc80      	pop	{r7}
20002558:	4770      	bx	lr
2000255a:	bf00      	nop

2000255c <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
2000255c:	b480      	push	{r7}
2000255e:	b087      	sub	sp, #28
20002560:	af00      	add	r7, sp, #0
20002562:	6078      	str	r0, [r7, #4]
20002564:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20002566:	f04f 0300 	mov.w	r3, #0
2000256a:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000256c:	687a      	ldr	r2, [r7, #4]
2000256e:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002572:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002576:	429a      	cmp	r2, r3
20002578:	d007      	beq.n	2000258a <MSS_UART_polled_tx_string+0x2e>
2000257a:	687a      	ldr	r2, [r7, #4]
2000257c:	f64c 3328 	movw	r3, #52008	; 0xcb28
20002580:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002584:	429a      	cmp	r2, r3
20002586:	d000      	beq.n	2000258a <MSS_UART_polled_tx_string+0x2e>
20002588:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
2000258a:	683b      	ldr	r3, [r7, #0]
2000258c:	2b00      	cmp	r3, #0
2000258e:	d100      	bne.n	20002592 <MSS_UART_polled_tx_string+0x36>
20002590:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002592:	687a      	ldr	r2, [r7, #4]
20002594:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002598:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259c:	429a      	cmp	r2, r3
2000259e:	d006      	beq.n	200025ae <MSS_UART_polled_tx_string+0x52>
200025a0:	687a      	ldr	r2, [r7, #4]
200025a2:	f64c 3328 	movw	r3, #52008	; 0xcb28
200025a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025aa:	429a      	cmp	r2, r3
200025ac:	d138      	bne.n	20002620 <MSS_UART_polled_tx_string+0xc4>
200025ae:	683b      	ldr	r3, [r7, #0]
200025b0:	2b00      	cmp	r3, #0
200025b2:	d035      	beq.n	20002620 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
200025b4:	683a      	ldr	r2, [r7, #0]
200025b6:	68bb      	ldr	r3, [r7, #8]
200025b8:	4413      	add	r3, r2
200025ba:	781b      	ldrb	r3, [r3, #0]
200025bc:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
200025be:	e02c      	b.n	2000261a <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200025c0:	687b      	ldr	r3, [r7, #4]
200025c2:	681b      	ldr	r3, [r3, #0]
200025c4:	7d1b      	ldrb	r3, [r3, #20]
200025c6:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200025c8:	687b      	ldr	r3, [r7, #4]
200025ca:	7a9a      	ldrb	r2, [r3, #10]
200025cc:	7dfb      	ldrb	r3, [r7, #23]
200025ce:	ea42 0303 	orr.w	r3, r2, r3
200025d2:	b2da      	uxtb	r2, r3
200025d4:	687b      	ldr	r3, [r7, #4]
200025d6:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
200025d8:	7dfb      	ldrb	r3, [r7, #23]
200025da:	f003 0320 	and.w	r3, r3, #32
200025de:	2b00      	cmp	r3, #0
200025e0:	d0ee      	beq.n	200025c0 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
200025e2:	f04f 0300 	mov.w	r3, #0
200025e6:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
200025e8:	e011      	b.n	2000260e <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200025ea:	687b      	ldr	r3, [r7, #4]
200025ec:	681b      	ldr	r3, [r3, #0]
200025ee:	693a      	ldr	r2, [r7, #16]
200025f0:	b2d2      	uxtb	r2, r2
200025f2:	701a      	strb	r2, [r3, #0]
                ++fill_size;
200025f4:	68fb      	ldr	r3, [r7, #12]
200025f6:	f103 0301 	add.w	r3, r3, #1
200025fa:	60fb      	str	r3, [r7, #12]
                char_idx++;
200025fc:	68bb      	ldr	r3, [r7, #8]
200025fe:	f103 0301 	add.w	r3, r3, #1
20002602:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20002604:	683a      	ldr	r2, [r7, #0]
20002606:	68bb      	ldr	r3, [r7, #8]
20002608:	4413      	add	r3, r2
2000260a:	781b      	ldrb	r3, [r3, #0]
2000260c:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
2000260e:	693b      	ldr	r3, [r7, #16]
20002610:	2b00      	cmp	r3, #0
20002612:	d002      	beq.n	2000261a <MSS_UART_polled_tx_string+0xbe>
20002614:	68fb      	ldr	r3, [r7, #12]
20002616:	2b0f      	cmp	r3, #15
20002618:	d9e7      	bls.n	200025ea <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
2000261a:	693b      	ldr	r3, [r7, #16]
2000261c:	2b00      	cmp	r3, #0
2000261e:	d1cf      	bne.n	200025c0 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20002620:	f107 071c 	add.w	r7, r7, #28
20002624:	46bd      	mov	sp, r7
20002626:	bc80      	pop	{r7}
20002628:	4770      	bx	lr
2000262a:	bf00      	nop

2000262c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000262c:	b580      	push	{r7, lr}
2000262e:	b084      	sub	sp, #16
20002630:	af00      	add	r7, sp, #0
20002632:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002634:	687a      	ldr	r2, [r7, #4]
20002636:	f64c 3350 	movw	r3, #52048	; 0xcb50
2000263a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000263e:	429a      	cmp	r2, r3
20002640:	d007      	beq.n	20002652 <MSS_UART_isr+0x26>
20002642:	687a      	ldr	r2, [r7, #4]
20002644:	f64c 3328 	movw	r3, #52008	; 0xcb28
20002648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000264c:	429a      	cmp	r2, r3
2000264e:	d000      	beq.n	20002652 <MSS_UART_isr+0x26>
20002650:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20002652:	687a      	ldr	r2, [r7, #4]
20002654:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002658:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000265c:	429a      	cmp	r2, r3
2000265e:	d006      	beq.n	2000266e <MSS_UART_isr+0x42>
20002660:	687a      	ldr	r2, [r7, #4]
20002662:	f64c 3328 	movw	r3, #52008	; 0xcb28
20002666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000266a:	429a      	cmp	r2, r3
2000266c:	d167      	bne.n	2000273e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000266e:	687b      	ldr	r3, [r7, #4]
20002670:	681b      	ldr	r3, [r3, #0]
20002672:	7a1b      	ldrb	r3, [r3, #8]
20002674:	b2db      	uxtb	r3, r3
20002676:	f003 030f 	and.w	r3, r3, #15
2000267a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
2000267c:	7bfb      	ldrb	r3, [r7, #15]
2000267e:	2b0c      	cmp	r3, #12
20002680:	d854      	bhi.n	2000272c <MSS_UART_isr+0x100>
20002682:	a201      	add	r2, pc, #4	; (adr r2, 20002688 <MSS_UART_isr+0x5c>)
20002684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20002688:	200026bd 	.word	0x200026bd
2000268c:	2000272d 	.word	0x2000272d
20002690:	200026d9 	.word	0x200026d9
20002694:	2000272d 	.word	0x2000272d
20002698:	200026f5 	.word	0x200026f5
2000269c:	2000272d 	.word	0x2000272d
200026a0:	20002711 	.word	0x20002711
200026a4:	2000272d 	.word	0x2000272d
200026a8:	2000272d 	.word	0x2000272d
200026ac:	2000272d 	.word	0x2000272d
200026b0:	2000272d 	.word	0x2000272d
200026b4:	2000272d 	.word	0x2000272d
200026b8:	200026f5 	.word	0x200026f5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200026bc:	687b      	ldr	r3, [r7, #4]
200026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200026c0:	2b00      	cmp	r3, #0
200026c2:	d100      	bne.n	200026c6 <MSS_UART_isr+0x9a>
200026c4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200026c6:	687b      	ldr	r3, [r7, #4]
200026c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200026ca:	2b00      	cmp	r3, #0
200026cc:	d030      	beq.n	20002730 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200026ce:	687b      	ldr	r3, [r7, #4]
200026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200026d2:	6878      	ldr	r0, [r7, #4]
200026d4:	4798      	blx	r3
                }
            }
            break;
200026d6:	e032      	b.n	2000273e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200026d8:	687b      	ldr	r3, [r7, #4]
200026da:	6a1b      	ldr	r3, [r3, #32]
200026dc:	2b00      	cmp	r3, #0
200026de:	d100      	bne.n	200026e2 <MSS_UART_isr+0xb6>
200026e0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200026e2:	687b      	ldr	r3, [r7, #4]
200026e4:	6a1b      	ldr	r3, [r3, #32]
200026e6:	2b00      	cmp	r3, #0
200026e8:	d024      	beq.n	20002734 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200026ea:	687b      	ldr	r3, [r7, #4]
200026ec:	6a1b      	ldr	r3, [r3, #32]
200026ee:	6878      	ldr	r0, [r7, #4]
200026f0:	4798      	blx	r3
                }
            }
            break;
200026f2:	e024      	b.n	2000273e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200026f4:	687b      	ldr	r3, [r7, #4]
200026f6:	69db      	ldr	r3, [r3, #28]
200026f8:	2b00      	cmp	r3, #0
200026fa:	d100      	bne.n	200026fe <MSS_UART_isr+0xd2>
200026fc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200026fe:	687b      	ldr	r3, [r7, #4]
20002700:	69db      	ldr	r3, [r3, #28]
20002702:	2b00      	cmp	r3, #0
20002704:	d018      	beq.n	20002738 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002706:	687b      	ldr	r3, [r7, #4]
20002708:	69db      	ldr	r3, [r3, #28]
2000270a:	6878      	ldr	r0, [r7, #4]
2000270c:	4798      	blx	r3
                }
            }
            break;
2000270e:	e016      	b.n	2000273e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20002710:	687b      	ldr	r3, [r7, #4]
20002712:	699b      	ldr	r3, [r3, #24]
20002714:	2b00      	cmp	r3, #0
20002716:	d100      	bne.n	2000271a <MSS_UART_isr+0xee>
20002718:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000271a:	687b      	ldr	r3, [r7, #4]
2000271c:	699b      	ldr	r3, [r3, #24]
2000271e:	2b00      	cmp	r3, #0
20002720:	d00c      	beq.n	2000273c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20002722:	687b      	ldr	r3, [r7, #4]
20002724:	699b      	ldr	r3, [r3, #24]
20002726:	6878      	ldr	r0, [r7, #4]
20002728:	4798      	blx	r3
                }
            }
            break;
2000272a:	e008      	b.n	2000273e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
2000272c:	be00      	bkpt	0x0000
2000272e:	e006      	b.n	2000273e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20002730:	bf00      	nop
20002732:	e004      	b.n	2000273e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002734:	bf00      	nop
20002736:	e002      	b.n	2000273e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002738:	bf00      	nop
2000273a:	e000      	b.n	2000273e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
2000273c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000273e:	f107 0710 	add.w	r7, r7, #16
20002742:	46bd      	mov	sp, r7
20002744:	bd80      	pop	{r7, pc}
20002746:	bf00      	nop

20002748 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002748:	b480      	push	{r7}
2000274a:	b087      	sub	sp, #28
2000274c:	af00      	add	r7, sp, #0
2000274e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002750:	687a      	ldr	r2, [r7, #4]
20002752:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002756:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000275a:	429a      	cmp	r2, r3
2000275c:	d007      	beq.n	2000276e <default_tx_handler+0x26>
2000275e:	687a      	ldr	r2, [r7, #4]
20002760:	f64c 3328 	movw	r3, #52008	; 0xcb28
20002764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002768:	429a      	cmp	r2, r3
2000276a:	d000      	beq.n	2000276e <default_tx_handler+0x26>
2000276c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000276e:	687b      	ldr	r3, [r7, #4]
20002770:	68db      	ldr	r3, [r3, #12]
20002772:	2b00      	cmp	r3, #0
20002774:	d100      	bne.n	20002778 <default_tx_handler+0x30>
20002776:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20002778:	687b      	ldr	r3, [r7, #4]
2000277a:	691b      	ldr	r3, [r3, #16]
2000277c:	2b00      	cmp	r3, #0
2000277e:	d100      	bne.n	20002782 <default_tx_handler+0x3a>
20002780:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20002782:	687a      	ldr	r2, [r7, #4]
20002784:	f64c 3350 	movw	r3, #52048	; 0xcb50
20002788:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000278c:	429a      	cmp	r2, r3
2000278e:	d006      	beq.n	2000279e <default_tx_handler+0x56>
20002790:	687a      	ldr	r2, [r7, #4]
20002792:	f64c 3328 	movw	r3, #52008	; 0xcb28
20002796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000279a:	429a      	cmp	r2, r3
2000279c:	d152      	bne.n	20002844 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
2000279e:	687b      	ldr	r3, [r7, #4]
200027a0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027a2:	2b00      	cmp	r3, #0
200027a4:	d04e      	beq.n	20002844 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200027a6:	687b      	ldr	r3, [r7, #4]
200027a8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200027aa:	2b00      	cmp	r3, #0
200027ac:	d04a      	beq.n	20002844 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200027ae:	687b      	ldr	r3, [r7, #4]
200027b0:	681b      	ldr	r3, [r3, #0]
200027b2:	7d1b      	ldrb	r3, [r3, #20]
200027b4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200027b6:	687b      	ldr	r3, [r7, #4]
200027b8:	7a9a      	ldrb	r2, [r3, #10]
200027ba:	7afb      	ldrb	r3, [r7, #11]
200027bc:	ea42 0303 	orr.w	r3, r2, r3
200027c0:	b2da      	uxtb	r2, r3
200027c2:	687b      	ldr	r3, [r7, #4]
200027c4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200027c6:	7afb      	ldrb	r3, [r7, #11]
200027c8:	f003 0320 	and.w	r3, r3, #32
200027cc:	2b00      	cmp	r3, #0
200027ce:	d029      	beq.n	20002824 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200027d0:	f04f 0310 	mov.w	r3, #16
200027d4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200027d6:	687b      	ldr	r3, [r7, #4]
200027d8:	691a      	ldr	r2, [r3, #16]
200027da:	687b      	ldr	r3, [r7, #4]
200027dc:	695b      	ldr	r3, [r3, #20]
200027de:	ebc3 0302 	rsb	r3, r3, r2
200027e2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200027e4:	697b      	ldr	r3, [r7, #20]
200027e6:	2b0f      	cmp	r3, #15
200027e8:	d801      	bhi.n	200027ee <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200027ea:	697b      	ldr	r3, [r7, #20]
200027ec:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200027ee:	f04f 0300 	mov.w	r3, #0
200027f2:	60fb      	str	r3, [r7, #12]
200027f4:	e012      	b.n	2000281c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200027f6:	687b      	ldr	r3, [r7, #4]
200027f8:	681b      	ldr	r3, [r3, #0]
200027fa:	687a      	ldr	r2, [r7, #4]
200027fc:	68d1      	ldr	r1, [r2, #12]
200027fe:	687a      	ldr	r2, [r7, #4]
20002800:	6952      	ldr	r2, [r2, #20]
20002802:	440a      	add	r2, r1
20002804:	7812      	ldrb	r2, [r2, #0]
20002806:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002808:	687b      	ldr	r3, [r7, #4]
2000280a:	695b      	ldr	r3, [r3, #20]
2000280c:	f103 0201 	add.w	r2, r3, #1
20002810:	687b      	ldr	r3, [r7, #4]
20002812:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002814:	68fb      	ldr	r3, [r7, #12]
20002816:	f103 0301 	add.w	r3, r3, #1
2000281a:	60fb      	str	r3, [r7, #12]
2000281c:	68fa      	ldr	r2, [r7, #12]
2000281e:	693b      	ldr	r3, [r7, #16]
20002820:	429a      	cmp	r2, r3
20002822:	d3e8      	bcc.n	200027f6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002824:	687b      	ldr	r3, [r7, #4]
20002826:	695a      	ldr	r2, [r3, #20]
20002828:	687b      	ldr	r3, [r7, #4]
2000282a:	691b      	ldr	r3, [r3, #16]
2000282c:	429a      	cmp	r2, r3
2000282e:	d109      	bne.n	20002844 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002830:	687b      	ldr	r3, [r7, #4]
20002832:	f04f 0200 	mov.w	r2, #0
20002836:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002838:	687b      	ldr	r3, [r7, #4]
2000283a:	685b      	ldr	r3, [r3, #4]
2000283c:	f04f 0200 	mov.w	r2, #0
20002840:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002844:	f107 071c 	add.w	r7, r7, #28
20002848:	46bd      	mov	sp, r7
2000284a:	bc80      	pop	{r7}
2000284c:	4770      	bx	lr
2000284e:	bf00      	nop

20002850 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002850:	4668      	mov	r0, sp
20002852:	f020 0107 	bic.w	r1, r0, #7
20002856:	468d      	mov	sp, r1
20002858:	b589      	push	{r0, r3, r7, lr}
2000285a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
2000285c:	f64c 3050 	movw	r0, #52048	; 0xcb50
20002860:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002864:	f7ff fee2 	bl	2000262c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20002868:	f04f 000a 	mov.w	r0, #10
2000286c:	f7ff fce4 	bl	20002238 <NVIC_ClearPendingIRQ>
}
20002870:	46bd      	mov	sp, r7
20002872:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002876:	4685      	mov	sp, r0
20002878:	4770      	bx	lr
2000287a:	bf00      	nop

2000287c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000287c:	4668      	mov	r0, sp
2000287e:	f020 0107 	bic.w	r1, r0, #7
20002882:	468d      	mov	sp, r1
20002884:	b589      	push	{r0, r3, r7, lr}
20002886:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20002888:	f64c 3028 	movw	r0, #52008	; 0xcb28
2000288c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002890:	f7ff fecc 	bl	2000262c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002894:	f04f 000b 	mov.w	r0, #11
20002898:	f7ff fcce 	bl	20002238 <NVIC_ClearPendingIRQ>
}
2000289c:	46bd      	mov	sp, r7
2000289e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200028a2:	4685      	mov	sp, r0
200028a4:	4770      	bx	lr
200028a6:	bf00      	nop

200028a8 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200028a8:	b480      	push	{r7}
200028aa:	b083      	sub	sp, #12
200028ac:	af00      	add	r7, sp, #0
200028ae:	4603      	mov	r3, r0
200028b0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200028b2:	f24e 1300 	movw	r3, #57600	; 0xe100
200028b6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200028be:	ea4f 1252 	mov.w	r2, r2, lsr #5
200028c2:	88f9      	ldrh	r1, [r7, #6]
200028c4:	f001 011f 	and.w	r1, r1, #31
200028c8:	f04f 0001 	mov.w	r0, #1
200028cc:	fa00 f101 	lsl.w	r1, r0, r1
200028d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200028d4:	f107 070c 	add.w	r7, r7, #12
200028d8:	46bd      	mov	sp, r7
200028da:	bc80      	pop	{r7}
200028dc:	4770      	bx	lr
200028de:	bf00      	nop

200028e0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200028e0:	b480      	push	{r7}
200028e2:	b083      	sub	sp, #12
200028e4:	af00      	add	r7, sp, #0
200028e6:	4603      	mov	r3, r0
200028e8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200028ea:	f24e 1300 	movw	r3, #57600	; 0xe100
200028ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
200028f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200028f6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200028fa:	88f9      	ldrh	r1, [r7, #6]
200028fc:	f001 011f 	and.w	r1, r1, #31
20002900:	f04f 0001 	mov.w	r0, #1
20002904:	fa00 f101 	lsl.w	r1, r0, r1
20002908:	f102 0220 	add.w	r2, r2, #32
2000290c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002910:	f107 070c 	add.w	r7, r7, #12
20002914:	46bd      	mov	sp, r7
20002916:	bc80      	pop	{r7}
20002918:	4770      	bx	lr
2000291a:	bf00      	nop

2000291c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000291c:	b480      	push	{r7}
2000291e:	b083      	sub	sp, #12
20002920:	af00      	add	r7, sp, #0
20002922:	4603      	mov	r3, r0
20002924:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002926:	f24e 1300 	movw	r3, #57600	; 0xe100
2000292a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000292e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002932:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002936:	88f9      	ldrh	r1, [r7, #6]
20002938:	f001 011f 	and.w	r1, r1, #31
2000293c:	f04f 0001 	mov.w	r0, #1
20002940:	fa00 f101 	lsl.w	r1, r0, r1
20002944:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002948:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000294c:	f107 070c 	add.w	r7, r7, #12
20002950:	46bd      	mov	sp, r7
20002952:	bc80      	pop	{r7}
20002954:	4770      	bx	lr
20002956:	bf00      	nop

20002958 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002958:	b580      	push	{r7, lr}
2000295a:	b084      	sub	sp, #16
2000295c:	af00      	add	r7, sp, #0
2000295e:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002960:	687a      	ldr	r2, [r7, #4]
20002962:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002966:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000296a:	429a      	cmp	r2, r3
2000296c:	d007      	beq.n	2000297e <MSS_SPI_init+0x26>
2000296e:	687a      	ldr	r2, [r7, #4]
20002970:	f64c 3378 	movw	r3, #52088	; 0xcb78
20002974:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002978:	429a      	cmp	r2, r3
2000297a:	d000      	beq.n	2000297e <MSS_SPI_init+0x26>
2000297c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000297e:	687b      	ldr	r3, [r7, #4]
20002980:	889b      	ldrh	r3, [r3, #4]
20002982:	b21b      	sxth	r3, r3
20002984:	4618      	mov	r0, r3
20002986:	f7ff ffab 	bl	200028e0 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000298a:	6878      	ldr	r0, [r7, #4]
2000298c:	f04f 0100 	mov.w	r1, #0
20002990:	f04f 0284 	mov.w	r2, #132	; 0x84
20002994:	f002 fc2c 	bl	200051f0 <memset>
    
    this_spi->cmd_done = 1u;
20002998:	687b      	ldr	r3, [r7, #4]
2000299a:	f04f 0201 	mov.w	r2, #1
2000299e:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200029a0:	f04f 0300 	mov.w	r3, #0
200029a4:	81fb      	strh	r3, [r7, #14]
200029a6:	e00d      	b.n	200029c4 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
200029a8:	89fb      	ldrh	r3, [r7, #14]
200029aa:	687a      	ldr	r2, [r7, #4]
200029ac:	f103 0306 	add.w	r3, r3, #6
200029b0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200029b4:	4413      	add	r3, r2
200029b6:	f04f 32ff 	mov.w	r2, #4294967295
200029ba:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
200029bc:	89fb      	ldrh	r3, [r7, #14]
200029be:	f103 0301 	add.w	r3, r3, #1
200029c2:	81fb      	strh	r3, [r7, #14]
200029c4:	89fb      	ldrh	r3, [r7, #14]
200029c6:	2b07      	cmp	r3, #7
200029c8:	d9ee      	bls.n	200029a8 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
200029ca:	687a      	ldr	r2, [r7, #4]
200029cc:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
200029d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029d4:	429a      	cmp	r2, r3
200029d6:	d126      	bne.n	20002a26 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200029d8:	687a      	ldr	r2, [r7, #4]
200029da:	f241 0300 	movw	r3, #4096	; 0x1000
200029de:	f2c4 0300 	movt	r3, #16384	; 0x4000
200029e2:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200029e4:	687b      	ldr	r3, [r7, #4]
200029e6:	f04f 020c 	mov.w	r2, #12
200029ea:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200029ec:	f242 0300 	movw	r3, #8192	; 0x2000
200029f0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200029f4:	f242 0200 	movw	r2, #8192	; 0x2000
200029f8:	f2ce 0204 	movt	r2, #57348	; 0xe004
200029fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
200029fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002a02:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002a04:	f04f 000c 	mov.w	r0, #12
20002a08:	f7ff ff88 	bl	2000291c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002a0c:	f242 0300 	movw	r3, #8192	; 0x2000
20002a10:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a14:	f242 0200 	movw	r2, #8192	; 0x2000
20002a18:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a1c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a1e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002a22:	631a      	str	r2, [r3, #48]	; 0x30
20002a24:	e025      	b.n	20002a72 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002a26:	687a      	ldr	r2, [r7, #4]
20002a28:	f241 0300 	movw	r3, #4096	; 0x1000
20002a2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002a30:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002a32:	687b      	ldr	r3, [r7, #4]
20002a34:	f04f 020d 	mov.w	r2, #13
20002a38:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002a3a:	f242 0300 	movw	r3, #8192	; 0x2000
20002a3e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a42:	f242 0200 	movw	r2, #8192	; 0x2000
20002a46:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002a50:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002a52:	f04f 000d 	mov.w	r0, #13
20002a56:	f7ff ff61 	bl	2000291c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002a5a:	f242 0300 	movw	r3, #8192	; 0x2000
20002a5e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002a62:	f242 0200 	movw	r2, #8192	; 0x2000
20002a66:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002a6a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002a70:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002a72:	687b      	ldr	r3, [r7, #4]
20002a74:	681b      	ldr	r3, [r3, #0]
20002a76:	687a      	ldr	r2, [r7, #4]
20002a78:	6812      	ldr	r2, [r2, #0]
20002a7a:	6812      	ldr	r2, [r2, #0]
20002a7c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002a80:	601a      	str	r2, [r3, #0]
}
20002a82:	f107 0710 	add.w	r7, r7, #16
20002a86:	46bd      	mov	sp, r7
20002a88:	bd80      	pop	{r7, pc}
20002a8a:	bf00      	nop

20002a8c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002a8c:	b580      	push	{r7, lr}
20002a8e:	b08a      	sub	sp, #40	; 0x28
20002a90:	af00      	add	r7, sp, #0
20002a92:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002a94:	687b      	ldr	r3, [r7, #4]
20002a96:	681b      	ldr	r3, [r3, #0]
20002a98:	681b      	ldr	r3, [r3, #0]
20002a9a:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002a9c:	687b      	ldr	r3, [r7, #4]
20002a9e:	681b      	ldr	r3, [r3, #0]
20002aa0:	699b      	ldr	r3, [r3, #24]
20002aa2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002aa4:	687b      	ldr	r3, [r7, #4]
20002aa6:	681b      	ldr	r3, [r3, #0]
20002aa8:	685b      	ldr	r3, [r3, #4]
20002aaa:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002aac:	687b      	ldr	r3, [r7, #4]
20002aae:	681b      	ldr	r3, [r3, #0]
20002ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002ab2:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002ab4:	687b      	ldr	r3, [r7, #4]
20002ab6:	681b      	ldr	r3, [r3, #0]
20002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002aba:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002abc:	687b      	ldr	r3, [r7, #4]
20002abe:	681b      	ldr	r3, [r3, #0]
20002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002ac2:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002ac4:	687b      	ldr	r3, [r7, #4]
20002ac6:	681b      	ldr	r3, [r3, #0]
20002ac8:	69db      	ldr	r3, [r3, #28]
20002aca:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002acc:	687a      	ldr	r2, [r7, #4]
20002ace:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ad6:	429a      	cmp	r2, r3
20002ad8:	d12e      	bne.n	20002b38 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20002ada:	687a      	ldr	r2, [r7, #4]
20002adc:	f241 0300 	movw	r3, #4096	; 0x1000
20002ae0:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002ae4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002ae6:	687b      	ldr	r3, [r7, #4]
20002ae8:	f04f 020c 	mov.w	r2, #12
20002aec:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002aee:	f242 0300 	movw	r3, #8192	; 0x2000
20002af2:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002af6:	f242 0200 	movw	r2, #8192	; 0x2000
20002afa:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002afe:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b04:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002b06:	f04f 000c 	mov.w	r0, #12
20002b0a:	f7ff ff07 	bl	2000291c <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002b0e:	f242 0300 	movw	r3, #8192	; 0x2000
20002b12:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b16:	f242 0200 	movw	r2, #8192	; 0x2000
20002b1a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b1e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b20:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002b24:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b26:	687b      	ldr	r3, [r7, #4]
20002b28:	681b      	ldr	r3, [r3, #0]
20002b2a:	687a      	ldr	r2, [r7, #4]
20002b2c:	6812      	ldr	r2, [r2, #0]
20002b2e:	6812      	ldr	r2, [r2, #0]
20002b30:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002b34:	601a      	str	r2, [r3, #0]
20002b36:	e02d      	b.n	20002b94 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20002b38:	687a      	ldr	r2, [r7, #4]
20002b3a:	f241 0300 	movw	r3, #4096	; 0x1000
20002b3e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002b42:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002b44:	687b      	ldr	r3, [r7, #4]
20002b46:	f04f 020d 	mov.w	r2, #13
20002b4a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002b4c:	f242 0300 	movw	r3, #8192	; 0x2000
20002b50:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b54:	f242 0200 	movw	r2, #8192	; 0x2000
20002b58:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b5e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002b62:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002b64:	f04f 000d 	mov.w	r0, #13
20002b68:	f7ff fed8 	bl	2000291c <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002b6c:	f242 0300 	movw	r3, #8192	; 0x2000
20002b70:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002b74:	f242 0200 	movw	r2, #8192	; 0x2000
20002b78:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002b7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002b7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002b82:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002b84:	687b      	ldr	r3, [r7, #4]
20002b86:	681b      	ldr	r3, [r3, #0]
20002b88:	687a      	ldr	r2, [r7, #4]
20002b8a:	6812      	ldr	r2, [r2, #0]
20002b8c:	6812      	ldr	r2, [r2, #0]
20002b8e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002b92:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002b94:	68fb      	ldr	r3, [r7, #12]
20002b96:	f023 0301 	bic.w	r3, r3, #1
20002b9a:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002b9c:	687b      	ldr	r3, [r7, #4]
20002b9e:	681b      	ldr	r3, [r3, #0]
20002ba0:	68fa      	ldr	r2, [r7, #12]
20002ba2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002ba4:	687b      	ldr	r3, [r7, #4]
20002ba6:	681b      	ldr	r3, [r3, #0]
20002ba8:	693a      	ldr	r2, [r7, #16]
20002baa:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002bac:	687b      	ldr	r3, [r7, #4]
20002bae:	681b      	ldr	r3, [r3, #0]
20002bb0:	697a      	ldr	r2, [r7, #20]
20002bb2:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002bb4:	687b      	ldr	r3, [r7, #4]
20002bb6:	681b      	ldr	r3, [r3, #0]
20002bb8:	687a      	ldr	r2, [r7, #4]
20002bba:	6812      	ldr	r2, [r2, #0]
20002bbc:	6812      	ldr	r2, [r2, #0]
20002bbe:	f042 0201 	orr.w	r2, r2, #1
20002bc2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002bc4:	687b      	ldr	r3, [r7, #4]
20002bc6:	681b      	ldr	r3, [r3, #0]
20002bc8:	69ba      	ldr	r2, [r7, #24]
20002bca:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002bcc:	687b      	ldr	r3, [r7, #4]
20002bce:	681b      	ldr	r3, [r3, #0]
20002bd0:	69fa      	ldr	r2, [r7, #28]
20002bd2:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002bd4:	687b      	ldr	r3, [r7, #4]
20002bd6:	681b      	ldr	r3, [r3, #0]
20002bd8:	6a3a      	ldr	r2, [r7, #32]
20002bda:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002bdc:	687b      	ldr	r3, [r7, #4]
20002bde:	681b      	ldr	r3, [r3, #0]
20002be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002be2:	61da      	str	r2, [r3, #28]
}
20002be4:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002be8:	46bd      	mov	sp, r7
20002bea:	bd80      	pop	{r7, pc}

20002bec <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20002bec:	b580      	push	{r7, lr}
20002bee:	b084      	sub	sp, #16
20002bf0:	af00      	add	r7, sp, #0
20002bf2:	60f8      	str	r0, [r7, #12]
20002bf4:	607a      	str	r2, [r7, #4]
20002bf6:	460a      	mov	r2, r1
20002bf8:	72fa      	strb	r2, [r7, #11]
20002bfa:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002bfc:	68fa      	ldr	r2, [r7, #12]
20002bfe:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c06:	429a      	cmp	r2, r3
20002c08:	d007      	beq.n	20002c1a <MSS_SPI_configure_master_mode+0x2e>
20002c0a:	68fa      	ldr	r2, [r7, #12]
20002c0c:	f64c 3378 	movw	r3, #52088	; 0xcb78
20002c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c14:	429a      	cmp	r2, r3
20002c16:	d000      	beq.n	20002c1a <MSS_SPI_configure_master_mode+0x2e>
20002c18:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002c1a:	7afb      	ldrb	r3, [r7, #11]
20002c1c:	2b07      	cmp	r3, #7
20002c1e:	d900      	bls.n	20002c22 <MSS_SPI_configure_master_mode+0x36>
20002c20:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002c22:	7e3b      	ldrb	r3, [r7, #24]
20002c24:	2b20      	cmp	r3, #32
20002c26:	d900      	bls.n	20002c2a <MSS_SPI_configure_master_mode+0x3e>
20002c28:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002c2a:	68fb      	ldr	r3, [r7, #12]
20002c2c:	889b      	ldrh	r3, [r3, #4]
20002c2e:	b21b      	sxth	r3, r3
20002c30:	4618      	mov	r0, r3
20002c32:	f7ff fe55 	bl	200028e0 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002c36:	68fb      	ldr	r3, [r7, #12]
20002c38:	f04f 0200 	mov.w	r2, #0
20002c3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002c40:	68fb      	ldr	r3, [r7, #12]
20002c42:	681b      	ldr	r3, [r3, #0]
20002c44:	68fa      	ldr	r2, [r7, #12]
20002c46:	6812      	ldr	r2, [r2, #0]
20002c48:	6812      	ldr	r2, [r2, #0]
20002c4a:	f022 0201 	bic.w	r2, r2, #1
20002c4e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002c50:	68fb      	ldr	r3, [r7, #12]
20002c52:	681b      	ldr	r3, [r3, #0]
20002c54:	68fa      	ldr	r2, [r7, #12]
20002c56:	6812      	ldr	r2, [r2, #0]
20002c58:	6812      	ldr	r2, [r2, #0]
20002c5a:	f042 0202 	orr.w	r2, r2, #2
20002c5e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002c60:	68fb      	ldr	r3, [r7, #12]
20002c62:	681b      	ldr	r3, [r3, #0]
20002c64:	68fa      	ldr	r2, [r7, #12]
20002c66:	6812      	ldr	r2, [r2, #0]
20002c68:	6812      	ldr	r2, [r2, #0]
20002c6a:	f042 0201 	orr.w	r2, r2, #1
20002c6e:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002c70:	7afb      	ldrb	r3, [r7, #11]
20002c72:	2b07      	cmp	r3, #7
20002c74:	d83f      	bhi.n	20002cf6 <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002c76:	687b      	ldr	r3, [r7, #4]
20002c78:	2b00      	cmp	r3, #0
20002c7a:	d00b      	beq.n	20002c94 <MSS_SPI_configure_master_mode+0xa8>
20002c7c:	687b      	ldr	r3, [r7, #4]
20002c7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002c82:	d007      	beq.n	20002c94 <MSS_SPI_configure_master_mode+0xa8>
20002c84:	687b      	ldr	r3, [r7, #4]
20002c86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002c8a:	d003      	beq.n	20002c94 <MSS_SPI_configure_master_mode+0xa8>
20002c8c:	687b      	ldr	r3, [r7, #4]
20002c8e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002c92:	d10f      	bne.n	20002cb4 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002c94:	7afa      	ldrb	r2, [r7, #11]
20002c96:	6879      	ldr	r1, [r7, #4]
20002c98:	f240 1302 	movw	r3, #258	; 0x102
20002c9c:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002ca0:	ea41 0303 	orr.w	r3, r1, r3
20002ca4:	68f9      	ldr	r1, [r7, #12]
20002ca6:	f102 0206 	add.w	r2, r2, #6
20002caa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002cae:	440a      	add	r2, r1
20002cb0:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002cb2:	e00e      	b.n	20002cd2 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002cb4:	7afa      	ldrb	r2, [r7, #11]
20002cb6:	6879      	ldr	r1, [r7, #4]
20002cb8:	f240 1302 	movw	r3, #258	; 0x102
20002cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cc0:	ea41 0303 	orr.w	r3, r1, r3
20002cc4:	68f9      	ldr	r1, [r7, #12]
20002cc6:	f102 0206 	add.w	r2, r2, #6
20002cca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002cce:	440a      	add	r2, r1
20002cd0:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002cd2:	7afb      	ldrb	r3, [r7, #11]
20002cd4:	68fa      	ldr	r2, [r7, #12]
20002cd6:	f103 0306 	add.w	r3, r3, #6
20002cda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002cde:	4413      	add	r3, r2
20002ce0:	7e3a      	ldrb	r2, [r7, #24]
20002ce2:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20002ce4:	7afb      	ldrb	r3, [r7, #11]
20002ce6:	68fa      	ldr	r2, [r7, #12]
20002ce8:	f103 0306 	add.w	r3, r3, #6
20002cec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002cf0:	4413      	add	r3, r2
20002cf2:	78fa      	ldrb	r2, [r7, #3]
20002cf4:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002cf6:	68fb      	ldr	r3, [r7, #12]
20002cf8:	889b      	ldrh	r3, [r3, #4]
20002cfa:	b21b      	sxth	r3, r3
20002cfc:	4618      	mov	r0, r3
20002cfe:	f7ff fdd3 	bl	200028a8 <NVIC_EnableIRQ>
}
20002d02:	f107 0710 	add.w	r7, r7, #16
20002d06:	46bd      	mov	sp, r7
20002d08:	bd80      	pop	{r7, pc}
20002d0a:	bf00      	nop

20002d0c <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002d0c:	b580      	push	{r7, lr}
20002d0e:	b084      	sub	sp, #16
20002d10:	af00      	add	r7, sp, #0
20002d12:	6078      	str	r0, [r7, #4]
20002d14:	460b      	mov	r3, r1
20002d16:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d18:	687a      	ldr	r2, [r7, #4]
20002d1a:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002d1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d22:	429a      	cmp	r2, r3
20002d24:	d007      	beq.n	20002d36 <MSS_SPI_set_slave_select+0x2a>
20002d26:	687a      	ldr	r2, [r7, #4]
20002d28:	f64c 3378 	movw	r3, #52088	; 0xcb78
20002d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d30:	429a      	cmp	r2, r3
20002d32:	d000      	beq.n	20002d36 <MSS_SPI_set_slave_select+0x2a>
20002d34:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002d36:	687b      	ldr	r3, [r7, #4]
20002d38:	681b      	ldr	r3, [r3, #0]
20002d3a:	681b      	ldr	r3, [r3, #0]
20002d3c:	f003 0302 	and.w	r3, r3, #2
20002d40:	2b00      	cmp	r3, #0
20002d42:	d100      	bne.n	20002d46 <MSS_SPI_set_slave_select+0x3a>
20002d44:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002d46:	78fb      	ldrb	r3, [r7, #3]
20002d48:	687a      	ldr	r2, [r7, #4]
20002d4a:	f103 0306 	add.w	r3, r3, #6
20002d4e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002d52:	4413      	add	r3, r2
20002d54:	685b      	ldr	r3, [r3, #4]
20002d56:	f1b3 3fff 	cmp.w	r3, #4294967295
20002d5a:	d100      	bne.n	20002d5e <MSS_SPI_set_slave_select+0x52>
20002d5c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002d5e:	687b      	ldr	r3, [r7, #4]
20002d60:	889b      	ldrh	r3, [r3, #4]
20002d62:	b21b      	sxth	r3, r3
20002d64:	4618      	mov	r0, r3
20002d66:	f7ff fdbb 	bl	200028e0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002d6a:	687b      	ldr	r3, [r7, #4]
20002d6c:	681b      	ldr	r3, [r3, #0]
20002d6e:	689b      	ldr	r3, [r3, #8]
20002d70:	f003 0304 	and.w	r3, r3, #4
20002d74:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002d76:	68fb      	ldr	r3, [r7, #12]
20002d78:	2b00      	cmp	r3, #0
20002d7a:	d002      	beq.n	20002d82 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002d7c:	6878      	ldr	r0, [r7, #4]
20002d7e:	f7ff fe85 	bl	20002a8c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002d82:	687b      	ldr	r3, [r7, #4]
20002d84:	681b      	ldr	r3, [r3, #0]
20002d86:	687a      	ldr	r2, [r7, #4]
20002d88:	6812      	ldr	r2, [r2, #0]
20002d8a:	6812      	ldr	r2, [r2, #0]
20002d8c:	f022 0201 	bic.w	r2, r2, #1
20002d90:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002d92:	687b      	ldr	r3, [r7, #4]
20002d94:	681a      	ldr	r2, [r3, #0]
20002d96:	78fb      	ldrb	r3, [r7, #3]
20002d98:	6879      	ldr	r1, [r7, #4]
20002d9a:	f103 0306 	add.w	r3, r3, #6
20002d9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002da2:	440b      	add	r3, r1
20002da4:	685b      	ldr	r3, [r3, #4]
20002da6:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002da8:	687b      	ldr	r3, [r7, #4]
20002daa:	681a      	ldr	r2, [r3, #0]
20002dac:	78fb      	ldrb	r3, [r7, #3]
20002dae:	6879      	ldr	r1, [r7, #4]
20002db0:	f103 0306 	add.w	r3, r3, #6
20002db4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002db8:	440b      	add	r3, r1
20002dba:	7a5b      	ldrb	r3, [r3, #9]
20002dbc:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002dbe:	687b      	ldr	r3, [r7, #4]
20002dc0:	681a      	ldr	r2, [r3, #0]
20002dc2:	78fb      	ldrb	r3, [r7, #3]
20002dc4:	6879      	ldr	r1, [r7, #4]
20002dc6:	f103 0306 	add.w	r3, r3, #6
20002dca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002dce:	440b      	add	r3, r1
20002dd0:	7a1b      	ldrb	r3, [r3, #8]
20002dd2:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002dd4:	687b      	ldr	r3, [r7, #4]
20002dd6:	681b      	ldr	r3, [r3, #0]
20002dd8:	687a      	ldr	r2, [r7, #4]
20002dda:	6812      	ldr	r2, [r2, #0]
20002ddc:	6812      	ldr	r2, [r2, #0]
20002dde:	f042 0201 	orr.w	r2, r2, #1
20002de2:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002de4:	687b      	ldr	r3, [r7, #4]
20002de6:	681b      	ldr	r3, [r3, #0]
20002de8:	687a      	ldr	r2, [r7, #4]
20002dea:	6812      	ldr	r2, [r2, #0]
20002dec:	69d1      	ldr	r1, [r2, #28]
20002dee:	78fa      	ldrb	r2, [r7, #3]
20002df0:	f04f 0001 	mov.w	r0, #1
20002df4:	fa00 f202 	lsl.w	r2, r0, r2
20002df8:	ea41 0202 	orr.w	r2, r1, r2
20002dfc:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002dfe:	687b      	ldr	r3, [r7, #4]
20002e00:	889b      	ldrh	r3, [r3, #4]
20002e02:	b21b      	sxth	r3, r3
20002e04:	4618      	mov	r0, r3
20002e06:	f7ff fd4f 	bl	200028a8 <NVIC_EnableIRQ>
}
20002e0a:	f107 0710 	add.w	r7, r7, #16
20002e0e:	46bd      	mov	sp, r7
20002e10:	bd80      	pop	{r7, pc}
20002e12:	bf00      	nop

20002e14 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002e14:	b580      	push	{r7, lr}
20002e16:	b084      	sub	sp, #16
20002e18:	af00      	add	r7, sp, #0
20002e1a:	6078      	str	r0, [r7, #4]
20002e1c:	460b      	mov	r3, r1
20002e1e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e20:	687a      	ldr	r2, [r7, #4]
20002e22:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e2a:	429a      	cmp	r2, r3
20002e2c:	d007      	beq.n	20002e3e <MSS_SPI_clear_slave_select+0x2a>
20002e2e:	687a      	ldr	r2, [r7, #4]
20002e30:	f64c 3378 	movw	r3, #52088	; 0xcb78
20002e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e38:	429a      	cmp	r2, r3
20002e3a:	d000      	beq.n	20002e3e <MSS_SPI_clear_slave_select+0x2a>
20002e3c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002e3e:	687b      	ldr	r3, [r7, #4]
20002e40:	681b      	ldr	r3, [r3, #0]
20002e42:	681b      	ldr	r3, [r3, #0]
20002e44:	f003 0302 	and.w	r3, r3, #2
20002e48:	2b00      	cmp	r3, #0
20002e4a:	d100      	bne.n	20002e4e <MSS_SPI_clear_slave_select+0x3a>
20002e4c:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002e4e:	687b      	ldr	r3, [r7, #4]
20002e50:	889b      	ldrh	r3, [r3, #4]
20002e52:	b21b      	sxth	r3, r3
20002e54:	4618      	mov	r0, r3
20002e56:	f7ff fd43 	bl	200028e0 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002e5a:	687b      	ldr	r3, [r7, #4]
20002e5c:	681b      	ldr	r3, [r3, #0]
20002e5e:	689b      	ldr	r3, [r3, #8]
20002e60:	f003 0304 	and.w	r3, r3, #4
20002e64:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002e66:	68fb      	ldr	r3, [r7, #12]
20002e68:	2b00      	cmp	r3, #0
20002e6a:	d002      	beq.n	20002e72 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002e6c:	6878      	ldr	r0, [r7, #4]
20002e6e:	f7ff fe0d 	bl	20002a8c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002e72:	687b      	ldr	r3, [r7, #4]
20002e74:	681b      	ldr	r3, [r3, #0]
20002e76:	687a      	ldr	r2, [r7, #4]
20002e78:	6812      	ldr	r2, [r2, #0]
20002e7a:	69d1      	ldr	r1, [r2, #28]
20002e7c:	78fa      	ldrb	r2, [r7, #3]
20002e7e:	f04f 0001 	mov.w	r0, #1
20002e82:	fa00 f202 	lsl.w	r2, r0, r2
20002e86:	ea6f 0202 	mvn.w	r2, r2
20002e8a:	ea01 0202 	and.w	r2, r1, r2
20002e8e:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002e90:	687b      	ldr	r3, [r7, #4]
20002e92:	889b      	ldrh	r3, [r3, #4]
20002e94:	b21b      	sxth	r3, r3
20002e96:	4618      	mov	r0, r3
20002e98:	f7ff fd06 	bl	200028a8 <NVIC_EnableIRQ>
}
20002e9c:	f107 0710 	add.w	r7, r7, #16
20002ea0:	46bd      	mov	sp, r7
20002ea2:	bd80      	pop	{r7, pc}

20002ea4 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20002ea4:	b480      	push	{r7}
20002ea6:	b087      	sub	sp, #28
20002ea8:	af00      	add	r7, sp, #0
20002eaa:	6078      	str	r0, [r7, #4]
20002eac:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002eae:	687a      	ldr	r2, [r7, #4]
20002eb0:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20002eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eb8:	429a      	cmp	r2, r3
20002eba:	d007      	beq.n	20002ecc <MSS_SPI_transfer_frame+0x28>
20002ebc:	687a      	ldr	r2, [r7, #4]
20002ebe:	f64c 3378 	movw	r3, #52088	; 0xcb78
20002ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ec6:	429a      	cmp	r2, r3
20002ec8:	d000      	beq.n	20002ecc <MSS_SPI_transfer_frame+0x28>
20002eca:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002ecc:	687b      	ldr	r3, [r7, #4]
20002ece:	681b      	ldr	r3, [r3, #0]
20002ed0:	681b      	ldr	r3, [r3, #0]
20002ed2:	f003 0302 	and.w	r3, r3, #2
20002ed6:	2b00      	cmp	r3, #0
20002ed8:	d100      	bne.n	20002edc <MSS_SPI_transfer_frame+0x38>
20002eda:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002edc:	687b      	ldr	r3, [r7, #4]
20002ede:	681a      	ldr	r2, [r3, #0]
20002ee0:	687b      	ldr	r3, [r7, #4]
20002ee2:	681b      	ldr	r3, [r3, #0]
20002ee4:	6819      	ldr	r1, [r3, #0]
20002ee6:	f240 03ff 	movw	r3, #255	; 0xff
20002eea:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002eee:	ea01 0303 	and.w	r3, r1, r3
20002ef2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20002ef6:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002ef8:	687b      	ldr	r3, [r7, #4]
20002efa:	681b      	ldr	r3, [r3, #0]
20002efc:	687a      	ldr	r2, [r7, #4]
20002efe:	6812      	ldr	r2, [r2, #0]
20002f00:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002f02:	f042 020c 	orr.w	r2, r2, #12
20002f06:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f08:	687b      	ldr	r3, [r7, #4]
20002f0a:	681b      	ldr	r3, [r3, #0]
20002f0c:	689b      	ldr	r3, [r3, #8]
20002f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f12:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
20002f14:	e00b      	b.n	20002f2e <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20002f16:	687b      	ldr	r3, [r7, #4]
20002f18:	681b      	ldr	r3, [r3, #0]
20002f1a:	691b      	ldr	r3, [r3, #16]
20002f1c:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
20002f1e:	68bb      	ldr	r3, [r7, #8]
20002f20:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002f22:	687b      	ldr	r3, [r7, #4]
20002f24:	681b      	ldr	r3, [r3, #0]
20002f26:	689b      	ldr	r3, [r3, #8]
20002f28:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f2c:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002f2e:	68fb      	ldr	r3, [r7, #12]
20002f30:	2b00      	cmp	r3, #0
20002f32:	d0f0      	beq.n	20002f16 <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20002f34:	687b      	ldr	r3, [r7, #4]
20002f36:	681b      	ldr	r3, [r3, #0]
20002f38:	683a      	ldr	r2, [r7, #0]
20002f3a:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002f3c:	687b      	ldr	r3, [r7, #4]
20002f3e:	681b      	ldr	r3, [r3, #0]
20002f40:	689b      	ldr	r3, [r3, #8]
20002f42:	f003 0301 	and.w	r3, r3, #1
20002f46:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
20002f48:	e005      	b.n	20002f56 <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20002f4a:	687b      	ldr	r3, [r7, #4]
20002f4c:	681b      	ldr	r3, [r3, #0]
20002f4e:	689b      	ldr	r3, [r3, #8]
20002f50:	f003 0301 	and.w	r3, r3, #1
20002f54:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
20002f56:	697b      	ldr	r3, [r7, #20]
20002f58:	2b00      	cmp	r3, #0
20002f5a:	d0f6      	beq.n	20002f4a <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002f5c:	687b      	ldr	r3, [r7, #4]
20002f5e:	681b      	ldr	r3, [r3, #0]
20002f60:	689b      	ldr	r3, [r3, #8]
20002f62:	f003 0302 	and.w	r3, r3, #2
20002f66:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
20002f68:	e005      	b.n	20002f76 <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
20002f6a:	687b      	ldr	r3, [r7, #4]
20002f6c:	681b      	ldr	r3, [r3, #0]
20002f6e:	689b      	ldr	r3, [r3, #8]
20002f70:	f003 0302 	and.w	r3, r3, #2
20002f74:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20002f76:	693b      	ldr	r3, [r7, #16]
20002f78:	2b00      	cmp	r3, #0
20002f7a:	d0f6      	beq.n	20002f6a <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
20002f7c:	687b      	ldr	r3, [r7, #4]
20002f7e:	681b      	ldr	r3, [r3, #0]
20002f80:	691b      	ldr	r3, [r3, #16]
}
20002f82:	4618      	mov	r0, r3
20002f84:	f107 071c 	add.w	r7, r7, #28
20002f88:	46bd      	mov	sp, r7
20002f8a:	bc80      	pop	{r7}
20002f8c:	4770      	bx	lr
20002f8e:	bf00      	nop

20002f90 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002f90:	b480      	push	{r7}
20002f92:	b085      	sub	sp, #20
20002f94:	af00      	add	r7, sp, #0
20002f96:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002f98:	f04f 0300 	mov.w	r3, #0
20002f9c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002f9e:	e00e      	b.n	20002fbe <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002fa0:	687b      	ldr	r3, [r7, #4]
20002fa2:	681b      	ldr	r3, [r3, #0]
20002fa4:	687a      	ldr	r2, [r7, #4]
20002fa6:	6891      	ldr	r1, [r2, #8]
20002fa8:	687a      	ldr	r2, [r7, #4]
20002faa:	6912      	ldr	r2, [r2, #16]
20002fac:	440a      	add	r2, r1
20002fae:	7812      	ldrb	r2, [r2, #0]
20002fb0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002fb2:	687b      	ldr	r3, [r7, #4]
20002fb4:	691b      	ldr	r3, [r3, #16]
20002fb6:	f103 0201 	add.w	r2, r3, #1
20002fba:	687b      	ldr	r3, [r7, #4]
20002fbc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002fbe:	687b      	ldr	r3, [r7, #4]
20002fc0:	681b      	ldr	r3, [r3, #0]
20002fc2:	689b      	ldr	r3, [r3, #8]
20002fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002fc8:	2b00      	cmp	r3, #0
20002fca:	d105      	bne.n	20002fd8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002fcc:	687b      	ldr	r3, [r7, #4]
20002fce:	691a      	ldr	r2, [r3, #16]
20002fd0:	687b      	ldr	r3, [r7, #4]
20002fd2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002fd4:	429a      	cmp	r2, r3
20002fd6:	d3e3      	bcc.n	20002fa0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002fd8:	687b      	ldr	r3, [r7, #4]
20002fda:	691a      	ldr	r2, [r3, #16]
20002fdc:	687b      	ldr	r3, [r7, #4]
20002fde:	68db      	ldr	r3, [r3, #12]
20002fe0:	429a      	cmp	r2, r3
20002fe2:	d31c      	bcc.n	2000301e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002fe4:	e00e      	b.n	20003004 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002fe6:	687b      	ldr	r3, [r7, #4]
20002fe8:	681b      	ldr	r3, [r3, #0]
20002fea:	687a      	ldr	r2, [r7, #4]
20002fec:	6951      	ldr	r1, [r2, #20]
20002fee:	687a      	ldr	r2, [r7, #4]
20002ff0:	69d2      	ldr	r2, [r2, #28]
20002ff2:	440a      	add	r2, r1
20002ff4:	7812      	ldrb	r2, [r2, #0]
20002ff6:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002ff8:	687b      	ldr	r3, [r7, #4]
20002ffa:	69db      	ldr	r3, [r3, #28]
20002ffc:	f103 0201 	add.w	r2, r3, #1
20003000:	687b      	ldr	r3, [r7, #4]
20003002:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003004:	687b      	ldr	r3, [r7, #4]
20003006:	681b      	ldr	r3, [r3, #0]
20003008:	689b      	ldr	r3, [r3, #8]
2000300a:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000300e:	2b00      	cmp	r3, #0
20003010:	d105      	bne.n	2000301e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20003012:	687b      	ldr	r3, [r7, #4]
20003014:	69da      	ldr	r2, [r3, #28]
20003016:	687b      	ldr	r3, [r7, #4]
20003018:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000301a:	429a      	cmp	r2, r3
2000301c:	d3e3      	bcc.n	20002fe6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000301e:	687b      	ldr	r3, [r7, #4]
20003020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20003022:	2b00      	cmp	r3, #0
20003024:	d01f      	beq.n	20003066 <fill_slave_tx_fifo+0xd6>
20003026:	687b      	ldr	r3, [r7, #4]
20003028:	691a      	ldr	r2, [r3, #16]
2000302a:	687b      	ldr	r3, [r7, #4]
2000302c:	68db      	ldr	r3, [r3, #12]
2000302e:	429a      	cmp	r2, r3
20003030:	d319      	bcc.n	20003066 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20003032:	687b      	ldr	r3, [r7, #4]
20003034:	69da      	ldr	r2, [r3, #28]
20003036:	687b      	ldr	r3, [r7, #4]
20003038:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
2000303a:	429a      	cmp	r2, r3
2000303c:	d313      	bcc.n	20003066 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000303e:	e008      	b.n	20003052 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20003040:	687b      	ldr	r3, [r7, #4]
20003042:	681b      	ldr	r3, [r3, #0]
20003044:	f04f 0200 	mov.w	r2, #0
20003048:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
2000304a:	68fb      	ldr	r3, [r7, #12]
2000304c:	f103 0301 	add.w	r3, r3, #1
20003050:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003052:	687b      	ldr	r3, [r7, #4]
20003054:	681b      	ldr	r3, [r3, #0]
20003056:	689b      	ldr	r3, [r3, #8]
20003058:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000305c:	2b00      	cmp	r3, #0
2000305e:	d102      	bne.n	20003066 <fill_slave_tx_fifo+0xd6>
20003060:	68fb      	ldr	r3, [r7, #12]
20003062:	2b1f      	cmp	r3, #31
20003064:	d9ec      	bls.n	20003040 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20003066:	f107 0714 	add.w	r7, r7, #20
2000306a:	46bd      	mov	sp, r7
2000306c:	bc80      	pop	{r7}
2000306e:	4770      	bx	lr

20003070 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003070:	b580      	push	{r7, lr}
20003072:	b084      	sub	sp, #16
20003074:	af00      	add	r7, sp, #0
20003076:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003078:	687b      	ldr	r3, [r7, #4]
2000307a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000307e:	2b02      	cmp	r3, #2
20003080:	d115      	bne.n	200030ae <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003082:	e00c      	b.n	2000309e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20003084:	687b      	ldr	r3, [r7, #4]
20003086:	681b      	ldr	r3, [r3, #0]
20003088:	691b      	ldr	r3, [r3, #16]
2000308a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
2000308c:	687b      	ldr	r3, [r7, #4]
2000308e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003090:	2b00      	cmp	r3, #0
20003092:	d004      	beq.n	2000309e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20003094:	687b      	ldr	r3, [r7, #4]
20003096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003098:	68fa      	ldr	r2, [r7, #12]
2000309a:	4610      	mov	r0, r2
2000309c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000309e:	687b      	ldr	r3, [r7, #4]
200030a0:	681b      	ldr	r3, [r3, #0]
200030a2:	689b      	ldr	r3, [r3, #8]
200030a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
200030a8:	2b00      	cmp	r3, #0
200030aa:	d0eb      	beq.n	20003084 <read_slave_rx_fifo+0x14>
200030ac:	e032      	b.n	20003114 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200030ae:	687b      	ldr	r3, [r7, #4]
200030b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200030b4:	2b01      	cmp	r3, #1
200030b6:	d125      	bne.n	20003104 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200030b8:	e017      	b.n	200030ea <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200030ba:	687b      	ldr	r3, [r7, #4]
200030bc:	681b      	ldr	r3, [r3, #0]
200030be:	691b      	ldr	r3, [r3, #16]
200030c0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200030c2:	687b      	ldr	r3, [r7, #4]
200030c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200030c6:	687b      	ldr	r3, [r7, #4]
200030c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200030ca:	429a      	cmp	r2, r3
200030cc:	d207      	bcs.n	200030de <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200030ce:	687b      	ldr	r3, [r7, #4]
200030d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200030d2:	687b      	ldr	r3, [r7, #4]
200030d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200030d6:	4413      	add	r3, r2
200030d8:	68fa      	ldr	r2, [r7, #12]
200030da:	b2d2      	uxtb	r2, r2
200030dc:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
200030de:	687b      	ldr	r3, [r7, #4]
200030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200030e2:	f103 0201 	add.w	r2, r3, #1
200030e6:	687b      	ldr	r3, [r7, #4]
200030e8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200030ea:	687b      	ldr	r3, [r7, #4]
200030ec:	681b      	ldr	r3, [r3, #0]
200030ee:	689b      	ldr	r3, [r3, #8]
200030f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200030f4:	2b00      	cmp	r3, #0
200030f6:	d0e0      	beq.n	200030ba <read_slave_rx_fifo+0x4a>
200030f8:	e00c      	b.n	20003114 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200030fa:	687b      	ldr	r3, [r7, #4]
200030fc:	681b      	ldr	r3, [r3, #0]
200030fe:	691b      	ldr	r3, [r3, #16]
20003100:	60fb      	str	r3, [r7, #12]
20003102:	e000      	b.n	20003106 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003104:	bf00      	nop
20003106:	687b      	ldr	r3, [r7, #4]
20003108:	681b      	ldr	r3, [r3, #0]
2000310a:	689b      	ldr	r3, [r3, #8]
2000310c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003110:	2b00      	cmp	r3, #0
20003112:	d0f2      	beq.n	200030fa <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003114:	f107 0710 	add.w	r7, r7, #16
20003118:	46bd      	mov	sp, r7
2000311a:	bd80      	pop	{r7, pc}

2000311c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
2000311c:	b580      	push	{r7, lr}
2000311e:	b086      	sub	sp, #24
20003120:	af00      	add	r7, sp, #0
20003122:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20003124:	687b      	ldr	r3, [r7, #4]
20003126:	681b      	ldr	r3, [r3, #0]
20003128:	f103 0320 	add.w	r3, r3, #32
2000312c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000312e:	687a      	ldr	r2, [r7, #4]
20003130:	f64c 33fc 	movw	r3, #52220	; 0xcbfc
20003134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003138:	429a      	cmp	r2, r3
2000313a:	d007      	beq.n	2000314c <mss_spi_isr+0x30>
2000313c:	687a      	ldr	r2, [r7, #4]
2000313e:	f64c 3378 	movw	r3, #52088	; 0xcb78
20003142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003146:	429a      	cmp	r2, r3
20003148:	d000      	beq.n	2000314c <mss_spi_isr+0x30>
2000314a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
2000314c:	693b      	ldr	r3, [r7, #16]
2000314e:	681b      	ldr	r3, [r3, #0]
20003150:	f003 0302 	and.w	r3, r3, #2
20003154:	2b00      	cmp	r3, #0
20003156:	d052      	beq.n	200031fe <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003158:	687b      	ldr	r3, [r7, #4]
2000315a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000315e:	2b02      	cmp	r3, #2
20003160:	d115      	bne.n	2000318e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003162:	e00c      	b.n	2000317e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20003164:	687b      	ldr	r3, [r7, #4]
20003166:	681b      	ldr	r3, [r3, #0]
20003168:	691b      	ldr	r3, [r3, #16]
2000316a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
2000316c:	687b      	ldr	r3, [r7, #4]
2000316e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003170:	2b00      	cmp	r3, #0
20003172:	d004      	beq.n	2000317e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20003174:	687b      	ldr	r3, [r7, #4]
20003176:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003178:	68fa      	ldr	r2, [r7, #12]
2000317a:	4610      	mov	r0, r2
2000317c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000317e:	687b      	ldr	r3, [r7, #4]
20003180:	681b      	ldr	r3, [r3, #0]
20003182:	689b      	ldr	r3, [r3, #8]
20003184:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003188:	2b00      	cmp	r3, #0
2000318a:	d0eb      	beq.n	20003164 <mss_spi_isr+0x48>
2000318c:	e032      	b.n	200031f4 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000318e:	687b      	ldr	r3, [r7, #4]
20003190:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003194:	2b01      	cmp	r3, #1
20003196:	d125      	bne.n	200031e4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003198:	e017      	b.n	200031ca <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000319a:	687b      	ldr	r3, [r7, #4]
2000319c:	681b      	ldr	r3, [r3, #0]
2000319e:	691b      	ldr	r3, [r3, #16]
200031a0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
200031a2:	687b      	ldr	r3, [r7, #4]
200031a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200031a6:	687b      	ldr	r3, [r7, #4]
200031a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
200031aa:	429a      	cmp	r2, r3
200031ac:	d207      	bcs.n	200031be <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200031ae:	687b      	ldr	r3, [r7, #4]
200031b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200031b2:	687b      	ldr	r3, [r7, #4]
200031b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200031b6:	4413      	add	r3, r2
200031b8:	68fa      	ldr	r2, [r7, #12]
200031ba:	b2d2      	uxtb	r2, r2
200031bc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
200031be:	687b      	ldr	r3, [r7, #4]
200031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200031c2:	f103 0201 	add.w	r2, r3, #1
200031c6:	687b      	ldr	r3, [r7, #4]
200031c8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200031ca:	687b      	ldr	r3, [r7, #4]
200031cc:	681b      	ldr	r3, [r3, #0]
200031ce:	689b      	ldr	r3, [r3, #8]
200031d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031d4:	2b00      	cmp	r3, #0
200031d6:	d0e0      	beq.n	2000319a <mss_spi_isr+0x7e>
200031d8:	e00c      	b.n	200031f4 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200031da:	687b      	ldr	r3, [r7, #4]
200031dc:	681b      	ldr	r3, [r3, #0]
200031de:	691b      	ldr	r3, [r3, #16]
200031e0:	60fb      	str	r3, [r7, #12]
200031e2:	e000      	b.n	200031e6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200031e4:	bf00      	nop
200031e6:	687b      	ldr	r3, [r7, #4]
200031e8:	681b      	ldr	r3, [r3, #0]
200031ea:	689b      	ldr	r3, [r3, #8]
200031ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
200031f0:	2b00      	cmp	r3, #0
200031f2:	d0f2      	beq.n	200031da <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
200031f4:	687b      	ldr	r3, [r7, #4]
200031f6:	681b      	ldr	r3, [r3, #0]
200031f8:	f04f 0202 	mov.w	r2, #2
200031fc:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
200031fe:	693b      	ldr	r3, [r7, #16]
20003200:	681b      	ldr	r3, [r3, #0]
20003202:	f003 0301 	and.w	r3, r3, #1
20003206:	b2db      	uxtb	r3, r3
20003208:	2b00      	cmp	r3, #0
2000320a:	d012      	beq.n	20003232 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000320c:	687b      	ldr	r3, [r7, #4]
2000320e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003212:	2b02      	cmp	r3, #2
20003214:	d105      	bne.n	20003222 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003216:	687b      	ldr	r3, [r7, #4]
20003218:	681b      	ldr	r3, [r3, #0]
2000321a:	687a      	ldr	r2, [r7, #4]
2000321c:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000321e:	615a      	str	r2, [r3, #20]
20003220:	e002      	b.n	20003228 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20003222:	6878      	ldr	r0, [r7, #4]
20003224:	f7ff feb4 	bl	20002f90 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20003228:	687b      	ldr	r3, [r7, #4]
2000322a:	681b      	ldr	r3, [r3, #0]
2000322c:	f04f 0201 	mov.w	r2, #1
20003230:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20003232:	693b      	ldr	r3, [r7, #16]
20003234:	681b      	ldr	r3, [r3, #0]
20003236:	f003 0310 	and.w	r3, r3, #16
2000323a:	2b00      	cmp	r3, #0
2000323c:	d023      	beq.n	20003286 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
2000323e:	6878      	ldr	r0, [r7, #4]
20003240:	f7ff ff16 	bl	20003070 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20003244:	687b      	ldr	r3, [r7, #4]
20003246:	6a1b      	ldr	r3, [r3, #32]
20003248:	2b00      	cmp	r3, #0
2000324a:	d00b      	beq.n	20003264 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
2000324c:	687b      	ldr	r3, [r7, #4]
2000324e:	6a1b      	ldr	r3, [r3, #32]
20003250:	687a      	ldr	r2, [r7, #4]
20003252:	6a91      	ldr	r1, [r2, #40]	; 0x28
20003254:	687a      	ldr	r2, [r7, #4]
20003256:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003258:	4608      	mov	r0, r1
2000325a:	4611      	mov	r1, r2
2000325c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
2000325e:	6878      	ldr	r0, [r7, #4]
20003260:	f7ff fe96 	bl	20002f90 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20003264:	687b      	ldr	r3, [r7, #4]
20003266:	f04f 0201 	mov.w	r2, #1
2000326a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
2000326c:	687b      	ldr	r3, [r7, #4]
2000326e:	681b      	ldr	r3, [r3, #0]
20003270:	687a      	ldr	r2, [r7, #4]
20003272:	6812      	ldr	r2, [r2, #0]
20003274:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003276:	f022 0210 	bic.w	r2, r2, #16
2000327a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000327c:	687b      	ldr	r3, [r7, #4]
2000327e:	681b      	ldr	r3, [r3, #0]
20003280:	f04f 0210 	mov.w	r2, #16
20003284:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20003286:	693b      	ldr	r3, [r7, #16]
20003288:	681b      	ldr	r3, [r3, #0]
2000328a:	f003 0304 	and.w	r3, r3, #4
2000328e:	2b00      	cmp	r3, #0
20003290:	d00f      	beq.n	200032b2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003292:	687b      	ldr	r3, [r7, #4]
20003294:	681b      	ldr	r3, [r3, #0]
20003296:	687a      	ldr	r2, [r7, #4]
20003298:	6812      	ldr	r2, [r2, #0]
2000329a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000329c:	f042 0204 	orr.w	r2, r2, #4
200032a0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200032a2:	6878      	ldr	r0, [r7, #4]
200032a4:	f7ff fbf2 	bl	20002a8c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200032a8:	687b      	ldr	r3, [r7, #4]
200032aa:	681b      	ldr	r3, [r3, #0]
200032ac:	f04f 0204 	mov.w	r2, #4
200032b0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200032b2:	693b      	ldr	r3, [r7, #16]
200032b4:	681b      	ldr	r3, [r3, #0]
200032b6:	f003 0308 	and.w	r3, r3, #8
200032ba:	2b00      	cmp	r3, #0
200032bc:	d031      	beq.n	20003322 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
200032be:	687b      	ldr	r3, [r7, #4]
200032c0:	681b      	ldr	r3, [r3, #0]
200032c2:	687a      	ldr	r2, [r7, #4]
200032c4:	6812      	ldr	r2, [r2, #0]
200032c6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200032c8:	f042 0208 	orr.w	r2, r2, #8
200032cc:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200032ce:	687b      	ldr	r3, [r7, #4]
200032d0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200032d4:	2b02      	cmp	r3, #2
200032d6:	d113      	bne.n	20003300 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200032d8:	687b      	ldr	r3, [r7, #4]
200032da:	681a      	ldr	r2, [r3, #0]
200032dc:	687b      	ldr	r3, [r7, #4]
200032de:	681b      	ldr	r3, [r3, #0]
200032e0:	6819      	ldr	r1, [r3, #0]
200032e2:	f240 03ff 	movw	r3, #255	; 0xff
200032e6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200032ea:	ea01 0303 	and.w	r3, r1, r3
200032ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200032f2:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200032f4:	687b      	ldr	r3, [r7, #4]
200032f6:	681b      	ldr	r3, [r3, #0]
200032f8:	687a      	ldr	r2, [r7, #4]
200032fa:	6f92      	ldr	r2, [r2, #120]	; 0x78
200032fc:	615a      	str	r2, [r3, #20]
200032fe:	e00b      	b.n	20003318 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003300:	687b      	ldr	r3, [r7, #4]
20003302:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003306:	2b01      	cmp	r3, #1
20003308:	d106      	bne.n	20003318 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000330a:	687b      	ldr	r3, [r7, #4]
2000330c:	f04f 0200 	mov.w	r2, #0
20003310:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003312:	6878      	ldr	r0, [r7, #4]
20003314:	f7ff fe3c 	bl	20002f90 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003318:	687b      	ldr	r3, [r7, #4]
2000331a:	681b      	ldr	r3, [r3, #0]
2000331c:	f04f 0208 	mov.w	r2, #8
20003320:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003322:	693b      	ldr	r3, [r7, #16]
20003324:	681b      	ldr	r3, [r3, #0]
20003326:	f003 0320 	and.w	r3, r3, #32
2000332a:	2b00      	cmp	r3, #0
2000332c:	d049      	beq.n	200033c2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000332e:	6878      	ldr	r0, [r7, #4]
20003330:	f7ff fe9e 	bl	20003070 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003334:	687b      	ldr	r3, [r7, #4]
20003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003338:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000333a:	687b      	ldr	r3, [r7, #4]
2000333c:	6a1b      	ldr	r3, [r3, #32]
2000333e:	2b00      	cmp	r3, #0
20003340:	d01c      	beq.n	2000337c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20003342:	687b      	ldr	r3, [r7, #4]
20003344:	f04f 0200 	mov.w	r2, #0
20003348:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000334a:	687b      	ldr	r3, [r7, #4]
2000334c:	f04f 0200 	mov.w	r2, #0
20003350:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20003352:	687b      	ldr	r3, [r7, #4]
20003354:	f04f 0200 	mov.w	r2, #0
20003358:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000335a:	687b      	ldr	r3, [r7, #4]
2000335c:	f04f 0200 	mov.w	r2, #0
20003360:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003362:	687b      	ldr	r3, [r7, #4]
20003364:	681b      	ldr	r3, [r3, #0]
20003366:	f04f 0210 	mov.w	r2, #16
2000336a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000336c:	687b      	ldr	r3, [r7, #4]
2000336e:	681b      	ldr	r3, [r3, #0]
20003370:	687a      	ldr	r2, [r7, #4]
20003372:	6812      	ldr	r2, [r2, #0]
20003374:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003376:	f042 0210 	orr.w	r2, r2, #16
2000337a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000337c:	687b      	ldr	r3, [r7, #4]
2000337e:	f04f 0200 	mov.w	r2, #0
20003382:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003384:	687b      	ldr	r3, [r7, #4]
20003386:	681b      	ldr	r3, [r3, #0]
20003388:	687a      	ldr	r2, [r7, #4]
2000338a:	6812      	ldr	r2, [r2, #0]
2000338c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000338e:	f042 020c 	orr.w	r2, r2, #12
20003392:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003394:	6878      	ldr	r0, [r7, #4]
20003396:	f7ff fdfb 	bl	20002f90 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000339a:	687b      	ldr	r3, [r7, #4]
2000339c:	f04f 0200 	mov.w	r2, #0
200033a0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200033a2:	687b      	ldr	r3, [r7, #4]
200033a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200033a6:	2b00      	cmp	r3, #0
200033a8:	d006      	beq.n	200033b8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
200033aa:	687b      	ldr	r3, [r7, #4]
200033ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200033ae:	687a      	ldr	r2, [r7, #4]
200033b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
200033b2:	4610      	mov	r0, r2
200033b4:	6979      	ldr	r1, [r7, #20]
200033b6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200033b8:	687b      	ldr	r3, [r7, #4]
200033ba:	681b      	ldr	r3, [r3, #0]
200033bc:	f04f 0220 	mov.w	r2, #32
200033c0:	60da      	str	r2, [r3, #12]
    }
}
200033c2:	f107 0718 	add.w	r7, r7, #24
200033c6:	46bd      	mov	sp, r7
200033c8:	bd80      	pop	{r7, pc}
200033ca:	bf00      	nop

200033cc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200033cc:	4668      	mov	r0, sp
200033ce:	f020 0107 	bic.w	r1, r0, #7
200033d2:	468d      	mov	sp, r1
200033d4:	b589      	push	{r0, r3, r7, lr}
200033d6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200033d8:	f64c 30fc 	movw	r0, #52220	; 0xcbfc
200033dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200033e0:	f7ff fe9c 	bl	2000311c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200033e4:	f04f 000c 	mov.w	r0, #12
200033e8:	f7ff fa98 	bl	2000291c <NVIC_ClearPendingIRQ>
}
200033ec:	46bd      	mov	sp, r7
200033ee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200033f2:	4685      	mov	sp, r0
200033f4:	4770      	bx	lr
200033f6:	bf00      	nop

200033f8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200033f8:	4668      	mov	r0, sp
200033fa:	f020 0107 	bic.w	r1, r0, #7
200033fe:	468d      	mov	sp, r1
20003400:	b589      	push	{r0, r3, r7, lr}
20003402:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003404:	f64c 3078 	movw	r0, #52088	; 0xcb78
20003408:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000340c:	f7ff fe86 	bl	2000311c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003410:	f04f 000d 	mov.w	r0, #13
20003414:	f7ff fa82 	bl	2000291c <NVIC_ClearPendingIRQ>
}
20003418:	46bd      	mov	sp, r7
2000341a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000341e:	4685      	mov	sp, r0
20003420:	4770      	bx	lr
20003422:	bf00      	nop

20003424 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20003424:	b480      	push	{r7}
20003426:	b083      	sub	sp, #12
20003428:	af00      	add	r7, sp, #0
2000342a:	4603      	mov	r3, r0
2000342c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000342e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003432:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003436:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000343a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000343e:	88f9      	ldrh	r1, [r7, #6]
20003440:	f001 011f 	and.w	r1, r1, #31
20003444:	f04f 0001 	mov.w	r0, #1
20003448:	fa00 f101 	lsl.w	r1, r0, r1
2000344c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003454:	f107 070c 	add.w	r7, r7, #12
20003458:	46bd      	mov	sp, r7
2000345a:	bc80      	pop	{r7}
2000345c:	4770      	bx	lr
2000345e:	bf00      	nop

20003460 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20003460:	b580      	push	{r7, lr}
20003462:	b082      	sub	sp, #8
20003464:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20003466:	f242 0300 	movw	r3, #8192	; 0x2000
2000346a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000346e:	f242 0200 	movw	r2, #8192	; 0x2000
20003472:	f2ce 0204 	movt	r2, #57348	; 0xe004
20003476:	6b12      	ldr	r2, [r2, #48]	; 0x30
20003478:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
2000347c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000347e:	f04f 0300 	mov.w	r3, #0
20003482:	607b      	str	r3, [r7, #4]
20003484:	e00e      	b.n	200034a4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20003486:	687a      	ldr	r2, [r7, #4]
20003488:	f24c 2328 	movw	r3, #49704	; 0xc228
2000348c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003490:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003494:	b21b      	sxth	r3, r3
20003496:	4618      	mov	r0, r3
20003498:	f7ff ffc4 	bl	20003424 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
2000349c:	687b      	ldr	r3, [r7, #4]
2000349e:	f103 0301 	add.w	r3, r3, #1
200034a2:	607b      	str	r3, [r7, #4]
200034a4:	687b      	ldr	r3, [r7, #4]
200034a6:	2b1f      	cmp	r3, #31
200034a8:	d9ed      	bls.n	20003486 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200034aa:	f242 0300 	movw	r3, #8192	; 0x2000
200034ae:	f2ce 0304 	movt	r3, #57348	; 0xe004
200034b2:	f242 0200 	movw	r2, #8192	; 0x2000
200034b6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200034ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
200034bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
200034c0:	631a      	str	r2, [r3, #48]	; 0x30
}
200034c2:	f107 0708 	add.w	r7, r7, #8
200034c6:	46bd      	mov	sp, r7
200034c8:	bd80      	pop	{r7, pc}
200034ca:	bf00      	nop

200034cc <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200034cc:	b480      	push	{r7}
200034ce:	b085      	sub	sp, #20
200034d0:	af00      	add	r7, sp, #0
200034d2:	4603      	mov	r3, r0
200034d4:	6039      	str	r1, [r7, #0]
200034d6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200034d8:	79fb      	ldrb	r3, [r7, #7]
200034da:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200034dc:	68fb      	ldr	r3, [r7, #12]
200034de:	2b1f      	cmp	r3, #31
200034e0:	d900      	bls.n	200034e4 <MSS_GPIO_config+0x18>
200034e2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
200034e4:	68fb      	ldr	r3, [r7, #12]
200034e6:	2b1f      	cmp	r3, #31
200034e8:	d808      	bhi.n	200034fc <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200034ea:	68fa      	ldr	r2, [r7, #12]
200034ec:	f24c 13a8 	movw	r3, #49576	; 0xc1a8
200034f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200034f8:	683a      	ldr	r2, [r7, #0]
200034fa:	601a      	str	r2, [r3, #0]
    }
}
200034fc:	f107 0714 	add.w	r7, r7, #20
20003500:	46bd      	mov	sp, r7
20003502:	bc80      	pop	{r7}
20003504:	4770      	bx	lr
20003506:	bf00      	nop

20003508 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20003508:	b480      	push	{r7}
2000350a:	b085      	sub	sp, #20
2000350c:	af00      	add	r7, sp, #0
2000350e:	4602      	mov	r2, r0
20003510:	460b      	mov	r3, r1
20003512:	71fa      	strb	r2, [r7, #7]
20003514:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20003516:	79fb      	ldrb	r3, [r7, #7]
20003518:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000351a:	68fb      	ldr	r3, [r7, #12]
2000351c:	2b1f      	cmp	r3, #31
2000351e:	d900      	bls.n	20003522 <MSS_GPIO_set_output+0x1a>
20003520:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20003522:	68fb      	ldr	r3, [r7, #12]
20003524:	2b1f      	cmp	r3, #31
20003526:	d809      	bhi.n	2000353c <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003528:	f240 0300 	movw	r3, #0
2000352c:	f2c4 2326 	movt	r3, #16934	; 0x4226
20003530:	68fa      	ldr	r2, [r7, #12]
20003532:	79b9      	ldrb	r1, [r7, #6]
20003534:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003538:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
2000353c:	f107 0714 	add.w	r7, r7, #20
20003540:	46bd      	mov	sp, r7
20003542:	bc80      	pop	{r7}
20003544:	4770      	bx	lr
20003546:	bf00      	nop

20003548 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003548:	b480      	push	{r7}
2000354a:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
2000354c:	46bd      	mov	sp, r7
2000354e:	bc80      	pop	{r7}
20003550:	4770      	bx	lr
20003552:	bf00      	nop

20003554 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003554:	b580      	push	{r7, lr}
20003556:	b08a      	sub	sp, #40	; 0x28
20003558:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000355a:	f24c 2368 	movw	r3, #49768	; 0xc268
2000355e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003562:	46bc      	mov	ip, r7
20003564:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003566:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000356a:	f242 0300 	movw	r3, #8192	; 0x2000
2000356e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003572:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003574:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003578:	f003 0303 	and.w	r3, r3, #3
2000357c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003580:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003584:	4413      	add	r3, r2
20003586:	f853 3c28 	ldr.w	r3, [r3, #-40]
2000358a:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
2000358c:	f242 0300 	movw	r3, #8192	; 0x2000
20003590:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003594:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003596:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000359a:	f003 0303 	and.w	r3, r3, #3
2000359e:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035a6:	4413      	add	r3, r2
200035a8:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035ac:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200035ae:	f242 0300 	movw	r3, #8192	; 0x2000
200035b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200035b8:	ea4f 1393 	mov.w	r3, r3, lsr #6
200035bc:	f003 0303 	and.w	r3, r3, #3
200035c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200035c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200035c8:	4413      	add	r3, r2
200035ca:	f853 3c28 	ldr.w	r3, [r3, #-40]
200035ce:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200035d0:	f242 0300 	movw	r3, #8192	; 0x2000
200035d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200035da:	ea4f 2313 	mov.w	r3, r3, lsr #8
200035de:	f003 031f 	and.w	r3, r3, #31
200035e2:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200035e4:	f242 0300 	movw	r3, #8192	; 0x2000
200035e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200035ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200035ee:	ea4f 3353 	mov.w	r3, r3, lsr #13
200035f2:	f003 0301 	and.w	r3, r3, #1
200035f6:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200035f8:	6a3b      	ldr	r3, [r7, #32]
200035fa:	f103 0301 	add.w	r3, r3, #1
200035fe:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003602:	2b00      	cmp	r3, #0
20003604:	d003      	beq.n	2000360e <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003606:	69fb      	ldr	r3, [r7, #28]
20003608:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000360c:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
2000360e:	f000 f849 	bl	200036a4 <GetSystemClock>
20003612:	4602      	mov	r2, r0
20003614:	f24c 5324 	movw	r3, #50468	; 0xc524
20003618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000361c:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000361e:	f24c 5324 	movw	r3, #50468	; 0xc524
20003622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003626:	681a      	ldr	r2, [r3, #0]
20003628:	693b      	ldr	r3, [r7, #16]
2000362a:	fbb2 f2f3 	udiv	r2, r2, r3
2000362e:	f24c 5328 	movw	r3, #50472	; 0xc528
20003632:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003636:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003638:	f24c 5324 	movw	r3, #50468	; 0xc524
2000363c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003640:	681a      	ldr	r2, [r3, #0]
20003642:	697b      	ldr	r3, [r7, #20]
20003644:	fbb2 f2f3 	udiv	r2, r2, r3
20003648:	f24c 532c 	movw	r3, #50476	; 0xc52c
2000364c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003650:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003652:	f24c 5324 	movw	r3, #50468	; 0xc524
20003656:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000365a:	681a      	ldr	r2, [r3, #0]
2000365c:	69bb      	ldr	r3, [r7, #24]
2000365e:	fbb2 f2f3 	udiv	r2, r2, r3
20003662:	f24c 5330 	movw	r3, #50480	; 0xc530
20003666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000366a:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000366c:	f24c 5324 	movw	r3, #50468	; 0xc524
20003670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003674:	681a      	ldr	r2, [r3, #0]
20003676:	69fb      	ldr	r3, [r7, #28]
20003678:	fbb2 f2f3 	udiv	r2, r2, r3
2000367c:	f24c 5334 	movw	r3, #50484	; 0xc534
20003680:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003684:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003686:	f24c 5324 	movw	r3, #50468	; 0xc524
2000368a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000368e:	681a      	ldr	r2, [r3, #0]
20003690:	f24c 5320 	movw	r3, #50464	; 0xc520
20003694:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003698:	601a      	str	r2, [r3, #0]
}
2000369a:	f107 0728 	add.w	r7, r7, #40	; 0x28
2000369e:	46bd      	mov	sp, r7
200036a0:	bd80      	pop	{r7, pc}
200036a2:	bf00      	nop

200036a4 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200036a4:	b480      	push	{r7}
200036a6:	b08b      	sub	sp, #44	; 0x2c
200036a8:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200036aa:	f04f 0300 	mov.w	r3, #0
200036ae:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200036b0:	f640 031c 	movw	r3, #2076	; 0x81c
200036b4:	f2c6 0308 	movt	r3, #24584	; 0x6008
200036b8:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200036ba:	f240 2330 	movw	r3, #560	; 0x230
200036be:	f2c6 0308 	movt	r3, #24584	; 0x6008
200036c2:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200036c4:	68fb      	ldr	r3, [r7, #12]
200036c6:	681b      	ldr	r3, [r3, #0]
200036c8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200036cc:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200036ce:	693a      	ldr	r2, [r7, #16]
200036d0:	f241 13cf 	movw	r3, #4559	; 0x11cf
200036d4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200036d8:	429a      	cmp	r2, r3
200036da:	d108      	bne.n	200036ee <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200036dc:	f64e 732c 	movw	r3, #61228	; 0xef2c
200036e0:	f2c6 0301 	movt	r3, #24577	; 0x6001
200036e4:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200036e6:	697b      	ldr	r3, [r7, #20]
200036e8:	681b      	ldr	r3, [r3, #0]
200036ea:	607b      	str	r3, [r7, #4]
200036ec:	e03d      	b.n	2000376a <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200036ee:	68bb      	ldr	r3, [r7, #8]
200036f0:	681a      	ldr	r2, [r3, #0]
200036f2:	f244 3341 	movw	r3, #17217	; 0x4341
200036f6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200036fa:	429a      	cmp	r2, r3
200036fc:	d135      	bne.n	2000376a <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200036fe:	f640 0340 	movw	r3, #2112	; 0x840
20003702:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003706:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003708:	69bb      	ldr	r3, [r7, #24]
2000370a:	681b      	ldr	r3, [r3, #0]
2000370c:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
2000370e:	69fb      	ldr	r3, [r7, #28]
20003710:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003714:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003716:	69fa      	ldr	r2, [r7, #28]
20003718:	f240 3300 	movw	r3, #768	; 0x300
2000371c:	f2c0 0301 	movt	r3, #1
20003720:	429a      	cmp	r2, r3
20003722:	d922      	bls.n	2000376a <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003724:	69fa      	ldr	r2, [r7, #28]
20003726:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000372a:	f2c0 0301 	movt	r3, #1
2000372e:	429a      	cmp	r2, r3
20003730:	d808      	bhi.n	20003744 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003732:	f241 632c 	movw	r3, #5676	; 0x162c
20003736:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000373a:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
2000373c:	6a3b      	ldr	r3, [r7, #32]
2000373e:	681b      	ldr	r3, [r3, #0]
20003740:	607b      	str	r3, [r7, #4]
20003742:	e012      	b.n	2000376a <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003744:	69fa      	ldr	r2, [r7, #28]
20003746:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000374a:	f2c0 0302 	movt	r3, #2
2000374e:	429a      	cmp	r2, r3
20003750:	d808      	bhi.n	20003764 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003752:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003756:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000375a:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
2000375c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000375e:	681b      	ldr	r3, [r3, #0]
20003760:	607b      	str	r3, [r7, #4]
20003762:	e002      	b.n	2000376a <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003764:	f04f 0300 	mov.w	r3, #0
20003768:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
2000376a:	687b      	ldr	r3, [r7, #4]
2000376c:	2b00      	cmp	r3, #0
2000376e:	d105      	bne.n	2000377c <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003770:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003772:	f647 0340 	movw	r3, #30784	; 0x7840
20003776:	f2c0 137d 	movt	r3, #381	; 0x17d
2000377a:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
2000377c:	687b      	ldr	r3, [r7, #4]
}
2000377e:	4618      	mov	r0, r3
20003780:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003784:	46bd      	mov	sp, r7
20003786:	bc80      	pop	{r7}
20003788:	4770      	bx	lr
2000378a:	bf00      	nop

2000378c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000378c:	b480      	push	{r7}
2000378e:	b083      	sub	sp, #12
20003790:	af00      	add	r7, sp, #0
20003792:	4603      	mov	r3, r0
20003794:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003796:	f24e 1300 	movw	r3, #57600	; 0xe100
2000379a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000379e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200037a2:	ea4f 1252 	mov.w	r2, r2, lsr #5
200037a6:	88f9      	ldrh	r1, [r7, #6]
200037a8:	f001 011f 	and.w	r1, r1, #31
200037ac:	f04f 0001 	mov.w	r0, #1
200037b0:	fa00 f101 	lsl.w	r1, r0, r1
200037b4:	f102 0260 	add.w	r2, r2, #96	; 0x60
200037b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200037bc:	f107 070c 	add.w	r7, r7, #12
200037c0:	46bd      	mov	sp, r7
200037c2:	bc80      	pop	{r7}
200037c4:	4770      	bx	lr
200037c6:	bf00      	nop

200037c8 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
200037c8:	b480      	push	{r7}
200037ca:	b083      	sub	sp, #12
200037cc:	af00      	add	r7, sp, #0
200037ce:	4603      	mov	r3, r0
200037d0:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
200037d2:	f107 070c 	add.w	r7, r7, #12
200037d6:	46bd      	mov	sp, r7
200037d8:	bc80      	pop	{r7}
200037da:	4770      	bx	lr

200037dc <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
200037dc:	4668      	mov	r0, sp
200037de:	f020 0107 	bic.w	r1, r0, #7
200037e2:	468d      	mov	sp, r1
200037e4:	b589      	push	{r0, r3, r7, lr}
200037e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
200037e8:	f04f 0000 	mov.w	r0, #0
200037ec:	f7ff ffec 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
200037f0:	f04f 0076 	mov.w	r0, #118	; 0x76
200037f4:	f7ff ffca 	bl	2000378c <NVIC_ClearPendingIRQ>
}
200037f8:	46bd      	mov	sp, r7
200037fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200037fe:	4685      	mov	sp, r0
20003800:	4770      	bx	lr
20003802:	bf00      	nop

20003804 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
20003804:	4668      	mov	r0, sp
20003806:	f020 0107 	bic.w	r1, r0, #7
2000380a:	468d      	mov	sp, r1
2000380c:	b589      	push	{r0, r3, r7, lr}
2000380e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
20003810:	f04f 0001 	mov.w	r0, #1
20003814:	f7ff ffd8 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
20003818:	f04f 0077 	mov.w	r0, #119	; 0x77
2000381c:	f7ff ffb6 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003820:	46bd      	mov	sp, r7
20003822:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003826:	4685      	mov	sp, r0
20003828:	4770      	bx	lr
2000382a:	bf00      	nop

2000382c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
2000382c:	4668      	mov	r0, sp
2000382e:	f020 0107 	bic.w	r1, r0, #7
20003832:	468d      	mov	sp, r1
20003834:	b589      	push	{r0, r3, r7, lr}
20003836:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
20003838:	f04f 0002 	mov.w	r0, #2
2000383c:	f7ff ffc4 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
20003840:	f04f 0078 	mov.w	r0, #120	; 0x78
20003844:	f7ff ffa2 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003848:	46bd      	mov	sp, r7
2000384a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000384e:	4685      	mov	sp, r0
20003850:	4770      	bx	lr
20003852:	bf00      	nop

20003854 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
20003854:	4668      	mov	r0, sp
20003856:	f020 0107 	bic.w	r1, r0, #7
2000385a:	468d      	mov	sp, r1
2000385c:	b589      	push	{r0, r3, r7, lr}
2000385e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20003860:	f04f 0003 	mov.w	r0, #3
20003864:	f7ff ffb0 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20003868:	f04f 0079 	mov.w	r0, #121	; 0x79
2000386c:	f7ff ff8e 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003870:	46bd      	mov	sp, r7
20003872:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003876:	4685      	mov	sp, r0
20003878:	4770      	bx	lr
2000387a:	bf00      	nop

2000387c <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
2000387c:	4668      	mov	r0, sp
2000387e:	f020 0107 	bic.w	r1, r0, #7
20003882:	468d      	mov	sp, r1
20003884:	b589      	push	{r0, r3, r7, lr}
20003886:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20003888:	f04f 0004 	mov.w	r0, #4
2000388c:	f7ff ff9c 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20003890:	f04f 007a 	mov.w	r0, #122	; 0x7a
20003894:	f7ff ff7a 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003898:	46bd      	mov	sp, r7
2000389a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000389e:	4685      	mov	sp, r0
200038a0:	4770      	bx	lr
200038a2:	bf00      	nop

200038a4 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
200038a4:	4668      	mov	r0, sp
200038a6:	f020 0107 	bic.w	r1, r0, #7
200038aa:	468d      	mov	sp, r1
200038ac:	b589      	push	{r0, r3, r7, lr}
200038ae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
200038b0:	f04f 0005 	mov.w	r0, #5
200038b4:	f7ff ff88 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
200038b8:	f04f 007b 	mov.w	r0, #123	; 0x7b
200038bc:	f7ff ff66 	bl	2000378c <NVIC_ClearPendingIRQ>
}
200038c0:	46bd      	mov	sp, r7
200038c2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038c6:	4685      	mov	sp, r0
200038c8:	4770      	bx	lr
200038ca:	bf00      	nop

200038cc <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
200038cc:	4668      	mov	r0, sp
200038ce:	f020 0107 	bic.w	r1, r0, #7
200038d2:	468d      	mov	sp, r1
200038d4:	b589      	push	{r0, r3, r7, lr}
200038d6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
200038d8:	f04f 0006 	mov.w	r0, #6
200038dc:	f7ff ff74 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
200038e0:	f04f 007c 	mov.w	r0, #124	; 0x7c
200038e4:	f7ff ff52 	bl	2000378c <NVIC_ClearPendingIRQ>
}
200038e8:	46bd      	mov	sp, r7
200038ea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200038ee:	4685      	mov	sp, r0
200038f0:	4770      	bx	lr
200038f2:	bf00      	nop

200038f4 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
200038f4:	4668      	mov	r0, sp
200038f6:	f020 0107 	bic.w	r1, r0, #7
200038fa:	468d      	mov	sp, r1
200038fc:	b589      	push	{r0, r3, r7, lr}
200038fe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20003900:	f04f 0007 	mov.w	r0, #7
20003904:	f7ff ff60 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20003908:	f04f 007d 	mov.w	r0, #125	; 0x7d
2000390c:	f7ff ff3e 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003910:	46bd      	mov	sp, r7
20003912:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003916:	4685      	mov	sp, r0
20003918:	4770      	bx	lr
2000391a:	bf00      	nop

2000391c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
2000391c:	4668      	mov	r0, sp
2000391e:	f020 0107 	bic.w	r1, r0, #7
20003922:	468d      	mov	sp, r1
20003924:	b589      	push	{r0, r3, r7, lr}
20003926:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20003928:	f04f 0008 	mov.w	r0, #8
2000392c:	f7ff ff4c 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20003930:	f04f 007e 	mov.w	r0, #126	; 0x7e
20003934:	f7ff ff2a 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003938:	46bd      	mov	sp, r7
2000393a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000393e:	4685      	mov	sp, r0
20003940:	4770      	bx	lr
20003942:	bf00      	nop

20003944 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20003944:	4668      	mov	r0, sp
20003946:	f020 0107 	bic.w	r1, r0, #7
2000394a:	468d      	mov	sp, r1
2000394c:	b589      	push	{r0, r3, r7, lr}
2000394e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20003950:	f04f 0009 	mov.w	r0, #9
20003954:	f7ff ff38 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20003958:	f04f 007f 	mov.w	r0, #127	; 0x7f
2000395c:	f7ff ff16 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003960:	46bd      	mov	sp, r7
20003962:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003966:	4685      	mov	sp, r0
20003968:	4770      	bx	lr
2000396a:	bf00      	nop

2000396c <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
2000396c:	4668      	mov	r0, sp
2000396e:	f020 0107 	bic.w	r1, r0, #7
20003972:	468d      	mov	sp, r1
20003974:	b589      	push	{r0, r3, r7, lr}
20003976:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20003978:	f04f 000a 	mov.w	r0, #10
2000397c:	f7ff ff24 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20003980:	f04f 0080 	mov.w	r0, #128	; 0x80
20003984:	f7ff ff02 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003988:	46bd      	mov	sp, r7
2000398a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000398e:	4685      	mov	sp, r0
20003990:	4770      	bx	lr
20003992:	bf00      	nop

20003994 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20003994:	4668      	mov	r0, sp
20003996:	f020 0107 	bic.w	r1, r0, #7
2000399a:	468d      	mov	sp, r1
2000399c:	b589      	push	{r0, r3, r7, lr}
2000399e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
200039a0:	f04f 000b 	mov.w	r0, #11
200039a4:	f7ff ff10 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
200039a8:	f04f 0081 	mov.w	r0, #129	; 0x81
200039ac:	f7ff feee 	bl	2000378c <NVIC_ClearPendingIRQ>
}
200039b0:	46bd      	mov	sp, r7
200039b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039b6:	4685      	mov	sp, r0
200039b8:	4770      	bx	lr
200039ba:	bf00      	nop

200039bc <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
200039bc:	4668      	mov	r0, sp
200039be:	f020 0107 	bic.w	r1, r0, #7
200039c2:	468d      	mov	sp, r1
200039c4:	b589      	push	{r0, r3, r7, lr}
200039c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
200039c8:	f04f 000c 	mov.w	r0, #12
200039cc:	f7ff fefc 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
200039d0:	f04f 0082 	mov.w	r0, #130	; 0x82
200039d4:	f7ff feda 	bl	2000378c <NVIC_ClearPendingIRQ>
}
200039d8:	46bd      	mov	sp, r7
200039da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200039de:	4685      	mov	sp, r0
200039e0:	4770      	bx	lr
200039e2:	bf00      	nop

200039e4 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
200039e4:	4668      	mov	r0, sp
200039e6:	f020 0107 	bic.w	r1, r0, #7
200039ea:	468d      	mov	sp, r1
200039ec:	b589      	push	{r0, r3, r7, lr}
200039ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
200039f0:	f04f 000d 	mov.w	r0, #13
200039f4:	f7ff fee8 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
200039f8:	f04f 0083 	mov.w	r0, #131	; 0x83
200039fc:	f7ff fec6 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003a00:	46bd      	mov	sp, r7
20003a02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a06:	4685      	mov	sp, r0
20003a08:	4770      	bx	lr
20003a0a:	bf00      	nop

20003a0c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20003a0c:	4668      	mov	r0, sp
20003a0e:	f020 0107 	bic.w	r1, r0, #7
20003a12:	468d      	mov	sp, r1
20003a14:	b589      	push	{r0, r3, r7, lr}
20003a16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20003a18:	f04f 000e 	mov.w	r0, #14
20003a1c:	f7ff fed4 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20003a20:	f04f 0084 	mov.w	r0, #132	; 0x84
20003a24:	f7ff feb2 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003a28:	46bd      	mov	sp, r7
20003a2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a2e:	4685      	mov	sp, r0
20003a30:	4770      	bx	lr
20003a32:	bf00      	nop

20003a34 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20003a34:	4668      	mov	r0, sp
20003a36:	f020 0107 	bic.w	r1, r0, #7
20003a3a:	468d      	mov	sp, r1
20003a3c:	b589      	push	{r0, r3, r7, lr}
20003a3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20003a40:	f04f 000f 	mov.w	r0, #15
20003a44:	f7ff fec0 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20003a48:	f04f 0085 	mov.w	r0, #133	; 0x85
20003a4c:	f7ff fe9e 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003a50:	46bd      	mov	sp, r7
20003a52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a56:	4685      	mov	sp, r0
20003a58:	4770      	bx	lr
20003a5a:	bf00      	nop

20003a5c <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20003a5c:	4668      	mov	r0, sp
20003a5e:	f020 0107 	bic.w	r1, r0, #7
20003a62:	468d      	mov	sp, r1
20003a64:	b589      	push	{r0, r3, r7, lr}
20003a66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20003a68:	f04f 0010 	mov.w	r0, #16
20003a6c:	f7ff feac 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20003a70:	f04f 0086 	mov.w	r0, #134	; 0x86
20003a74:	f7ff fe8a 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003a78:	46bd      	mov	sp, r7
20003a7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003a7e:	4685      	mov	sp, r0
20003a80:	4770      	bx	lr
20003a82:	bf00      	nop

20003a84 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20003a84:	4668      	mov	r0, sp
20003a86:	f020 0107 	bic.w	r1, r0, #7
20003a8a:	468d      	mov	sp, r1
20003a8c:	b589      	push	{r0, r3, r7, lr}
20003a8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20003a90:	f04f 0011 	mov.w	r0, #17
20003a94:	f7ff fe98 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20003a98:	f04f 0087 	mov.w	r0, #135	; 0x87
20003a9c:	f7ff fe76 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003aa0:	46bd      	mov	sp, r7
20003aa2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003aa6:	4685      	mov	sp, r0
20003aa8:	4770      	bx	lr
20003aaa:	bf00      	nop

20003aac <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20003aac:	4668      	mov	r0, sp
20003aae:	f020 0107 	bic.w	r1, r0, #7
20003ab2:	468d      	mov	sp, r1
20003ab4:	b589      	push	{r0, r3, r7, lr}
20003ab6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20003ab8:	f04f 0012 	mov.w	r0, #18
20003abc:	f7ff fe84 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20003ac0:	f04f 0088 	mov.w	r0, #136	; 0x88
20003ac4:	f7ff fe62 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003ac8:	46bd      	mov	sp, r7
20003aca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003ace:	4685      	mov	sp, r0
20003ad0:	4770      	bx	lr
20003ad2:	bf00      	nop

20003ad4 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20003ad4:	4668      	mov	r0, sp
20003ad6:	f020 0107 	bic.w	r1, r0, #7
20003ada:	468d      	mov	sp, r1
20003adc:	b589      	push	{r0, r3, r7, lr}
20003ade:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20003ae0:	f04f 0013 	mov.w	r0, #19
20003ae4:	f7ff fe70 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20003ae8:	f04f 0089 	mov.w	r0, #137	; 0x89
20003aec:	f7ff fe4e 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003af0:	46bd      	mov	sp, r7
20003af2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003af6:	4685      	mov	sp, r0
20003af8:	4770      	bx	lr
20003afa:	bf00      	nop

20003afc <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20003afc:	4668      	mov	r0, sp
20003afe:	f020 0107 	bic.w	r1, r0, #7
20003b02:	468d      	mov	sp, r1
20003b04:	b589      	push	{r0, r3, r7, lr}
20003b06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20003b08:	f04f 0014 	mov.w	r0, #20
20003b0c:	f7ff fe5c 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20003b10:	f04f 008a 	mov.w	r0, #138	; 0x8a
20003b14:	f7ff fe3a 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003b18:	46bd      	mov	sp, r7
20003b1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b1e:	4685      	mov	sp, r0
20003b20:	4770      	bx	lr
20003b22:	bf00      	nop

20003b24 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20003b24:	4668      	mov	r0, sp
20003b26:	f020 0107 	bic.w	r1, r0, #7
20003b2a:	468d      	mov	sp, r1
20003b2c:	b589      	push	{r0, r3, r7, lr}
20003b2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20003b30:	f04f 0015 	mov.w	r0, #21
20003b34:	f7ff fe48 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20003b38:	f04f 008b 	mov.w	r0, #139	; 0x8b
20003b3c:	f7ff fe26 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003b40:	46bd      	mov	sp, r7
20003b42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b46:	4685      	mov	sp, r0
20003b48:	4770      	bx	lr
20003b4a:	bf00      	nop

20003b4c <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20003b4c:	4668      	mov	r0, sp
20003b4e:	f020 0107 	bic.w	r1, r0, #7
20003b52:	468d      	mov	sp, r1
20003b54:	b589      	push	{r0, r3, r7, lr}
20003b56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20003b58:	f04f 0016 	mov.w	r0, #22
20003b5c:	f7ff fe34 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20003b60:	f04f 008c 	mov.w	r0, #140	; 0x8c
20003b64:	f7ff fe12 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003b68:	46bd      	mov	sp, r7
20003b6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b6e:	4685      	mov	sp, r0
20003b70:	4770      	bx	lr
20003b72:	bf00      	nop

20003b74 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20003b74:	4668      	mov	r0, sp
20003b76:	f020 0107 	bic.w	r1, r0, #7
20003b7a:	468d      	mov	sp, r1
20003b7c:	b589      	push	{r0, r3, r7, lr}
20003b7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20003b80:	f04f 0017 	mov.w	r0, #23
20003b84:	f7ff fe20 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20003b88:	f04f 008d 	mov.w	r0, #141	; 0x8d
20003b8c:	f7ff fdfe 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003b90:	46bd      	mov	sp, r7
20003b92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b96:	4685      	mov	sp, r0
20003b98:	4770      	bx	lr
20003b9a:	bf00      	nop

20003b9c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20003b9c:	4668      	mov	r0, sp
20003b9e:	f020 0107 	bic.w	r1, r0, #7
20003ba2:	468d      	mov	sp, r1
20003ba4:	b589      	push	{r0, r3, r7, lr}
20003ba6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20003ba8:	f04f 0018 	mov.w	r0, #24
20003bac:	f7ff fe0c 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20003bb0:	f04f 008e 	mov.w	r0, #142	; 0x8e
20003bb4:	f7ff fdea 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003bb8:	46bd      	mov	sp, r7
20003bba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003bbe:	4685      	mov	sp, r0
20003bc0:	4770      	bx	lr
20003bc2:	bf00      	nop

20003bc4 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20003bc4:	4668      	mov	r0, sp
20003bc6:	f020 0107 	bic.w	r1, r0, #7
20003bca:	468d      	mov	sp, r1
20003bcc:	b589      	push	{r0, r3, r7, lr}
20003bce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20003bd0:	f04f 0019 	mov.w	r0, #25
20003bd4:	f7ff fdf8 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20003bd8:	f04f 008f 	mov.w	r0, #143	; 0x8f
20003bdc:	f7ff fdd6 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003be0:	46bd      	mov	sp, r7
20003be2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003be6:	4685      	mov	sp, r0
20003be8:	4770      	bx	lr
20003bea:	bf00      	nop

20003bec <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20003bec:	4668      	mov	r0, sp
20003bee:	f020 0107 	bic.w	r1, r0, #7
20003bf2:	468d      	mov	sp, r1
20003bf4:	b589      	push	{r0, r3, r7, lr}
20003bf6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20003bf8:	f04f 001a 	mov.w	r0, #26
20003bfc:	f7ff fde4 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20003c00:	f04f 0090 	mov.w	r0, #144	; 0x90
20003c04:	f7ff fdc2 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003c08:	46bd      	mov	sp, r7
20003c0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c0e:	4685      	mov	sp, r0
20003c10:	4770      	bx	lr
20003c12:	bf00      	nop

20003c14 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20003c14:	4668      	mov	r0, sp
20003c16:	f020 0107 	bic.w	r1, r0, #7
20003c1a:	468d      	mov	sp, r1
20003c1c:	b589      	push	{r0, r3, r7, lr}
20003c1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20003c20:	f04f 001b 	mov.w	r0, #27
20003c24:	f7ff fdd0 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20003c28:	f04f 0091 	mov.w	r0, #145	; 0x91
20003c2c:	f7ff fdae 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003c30:	46bd      	mov	sp, r7
20003c32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c36:	4685      	mov	sp, r0
20003c38:	4770      	bx	lr
20003c3a:	bf00      	nop

20003c3c <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20003c3c:	4668      	mov	r0, sp
20003c3e:	f020 0107 	bic.w	r1, r0, #7
20003c42:	468d      	mov	sp, r1
20003c44:	b589      	push	{r0, r3, r7, lr}
20003c46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20003c48:	f04f 001c 	mov.w	r0, #28
20003c4c:	f7ff fdbc 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20003c50:	f04f 0092 	mov.w	r0, #146	; 0x92
20003c54:	f7ff fd9a 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003c58:	46bd      	mov	sp, r7
20003c5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c5e:	4685      	mov	sp, r0
20003c60:	4770      	bx	lr
20003c62:	bf00      	nop

20003c64 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20003c64:	4668      	mov	r0, sp
20003c66:	f020 0107 	bic.w	r1, r0, #7
20003c6a:	468d      	mov	sp, r1
20003c6c:	b589      	push	{r0, r3, r7, lr}
20003c6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20003c70:	f04f 001d 	mov.w	r0, #29
20003c74:	f7ff fda8 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20003c78:	f04f 0093 	mov.w	r0, #147	; 0x93
20003c7c:	f7ff fd86 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003c80:	46bd      	mov	sp, r7
20003c82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003c86:	4685      	mov	sp, r0
20003c88:	4770      	bx	lr
20003c8a:	bf00      	nop

20003c8c <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20003c8c:	4668      	mov	r0, sp
20003c8e:	f020 0107 	bic.w	r1, r0, #7
20003c92:	468d      	mov	sp, r1
20003c94:	b589      	push	{r0, r3, r7, lr}
20003c96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20003c98:	f04f 001e 	mov.w	r0, #30
20003c9c:	f7ff fd94 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20003ca0:	f04f 0094 	mov.w	r0, #148	; 0x94
20003ca4:	f7ff fd72 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003ca8:	46bd      	mov	sp, r7
20003caa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cae:	4685      	mov	sp, r0
20003cb0:	4770      	bx	lr
20003cb2:	bf00      	nop

20003cb4 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20003cb4:	4668      	mov	r0, sp
20003cb6:	f020 0107 	bic.w	r1, r0, #7
20003cba:	468d      	mov	sp, r1
20003cbc:	b589      	push	{r0, r3, r7, lr}
20003cbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20003cc0:	f04f 001f 	mov.w	r0, #31
20003cc4:	f7ff fd80 	bl	200037c8 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20003cc8:	f04f 0095 	mov.w	r0, #149	; 0x95
20003ccc:	f7ff fd5e 	bl	2000378c <NVIC_ClearPendingIRQ>
}
20003cd0:	46bd      	mov	sp, r7
20003cd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003cd6:	4685      	mov	sp, r0
20003cd8:	4770      	bx	lr
20003cda:	bf00      	nop

20003cdc <__aeabi_drsub>:
20003cdc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20003ce0:	e002      	b.n	20003ce8 <__adddf3>
20003ce2:	bf00      	nop

20003ce4 <__aeabi_dsub>:
20003ce4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20003ce8 <__adddf3>:
20003ce8:	b530      	push	{r4, r5, lr}
20003cea:	ea4f 0441 	mov.w	r4, r1, lsl #1
20003cee:	ea4f 0543 	mov.w	r5, r3, lsl #1
20003cf2:	ea94 0f05 	teq	r4, r5
20003cf6:	bf08      	it	eq
20003cf8:	ea90 0f02 	teqeq	r0, r2
20003cfc:	bf1f      	itttt	ne
20003cfe:	ea54 0c00 	orrsne.w	ip, r4, r0
20003d02:	ea55 0c02 	orrsne.w	ip, r5, r2
20003d06:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20003d0a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003d0e:	f000 80e2 	beq.w	20003ed6 <__adddf3+0x1ee>
20003d12:	ea4f 5454 	mov.w	r4, r4, lsr #21
20003d16:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20003d1a:	bfb8      	it	lt
20003d1c:	426d      	neglt	r5, r5
20003d1e:	dd0c      	ble.n	20003d3a <__adddf3+0x52>
20003d20:	442c      	add	r4, r5
20003d22:	ea80 0202 	eor.w	r2, r0, r2
20003d26:	ea81 0303 	eor.w	r3, r1, r3
20003d2a:	ea82 0000 	eor.w	r0, r2, r0
20003d2e:	ea83 0101 	eor.w	r1, r3, r1
20003d32:	ea80 0202 	eor.w	r2, r0, r2
20003d36:	ea81 0303 	eor.w	r3, r1, r3
20003d3a:	2d36      	cmp	r5, #54	; 0x36
20003d3c:	bf88      	it	hi
20003d3e:	bd30      	pophi	{r4, r5, pc}
20003d40:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20003d44:	ea4f 3101 	mov.w	r1, r1, lsl #12
20003d48:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20003d4c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20003d50:	d002      	beq.n	20003d58 <__adddf3+0x70>
20003d52:	4240      	negs	r0, r0
20003d54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20003d58:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20003d5c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20003d60:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20003d64:	d002      	beq.n	20003d6c <__adddf3+0x84>
20003d66:	4252      	negs	r2, r2
20003d68:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20003d6c:	ea94 0f05 	teq	r4, r5
20003d70:	f000 80a7 	beq.w	20003ec2 <__adddf3+0x1da>
20003d74:	f1a4 0401 	sub.w	r4, r4, #1
20003d78:	f1d5 0e20 	rsbs	lr, r5, #32
20003d7c:	db0d      	blt.n	20003d9a <__adddf3+0xb2>
20003d7e:	fa02 fc0e 	lsl.w	ip, r2, lr
20003d82:	fa22 f205 	lsr.w	r2, r2, r5
20003d86:	1880      	adds	r0, r0, r2
20003d88:	f141 0100 	adc.w	r1, r1, #0
20003d8c:	fa03 f20e 	lsl.w	r2, r3, lr
20003d90:	1880      	adds	r0, r0, r2
20003d92:	fa43 f305 	asr.w	r3, r3, r5
20003d96:	4159      	adcs	r1, r3
20003d98:	e00e      	b.n	20003db8 <__adddf3+0xd0>
20003d9a:	f1a5 0520 	sub.w	r5, r5, #32
20003d9e:	f10e 0e20 	add.w	lr, lr, #32
20003da2:	2a01      	cmp	r2, #1
20003da4:	fa03 fc0e 	lsl.w	ip, r3, lr
20003da8:	bf28      	it	cs
20003daa:	f04c 0c02 	orrcs.w	ip, ip, #2
20003dae:	fa43 f305 	asr.w	r3, r3, r5
20003db2:	18c0      	adds	r0, r0, r3
20003db4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20003db8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003dbc:	d507      	bpl.n	20003dce <__adddf3+0xe6>
20003dbe:	f04f 0e00 	mov.w	lr, #0
20003dc2:	f1dc 0c00 	rsbs	ip, ip, #0
20003dc6:	eb7e 0000 	sbcs.w	r0, lr, r0
20003dca:	eb6e 0101 	sbc.w	r1, lr, r1
20003dce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20003dd2:	d31b      	bcc.n	20003e0c <__adddf3+0x124>
20003dd4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20003dd8:	d30c      	bcc.n	20003df4 <__adddf3+0x10c>
20003dda:	0849      	lsrs	r1, r1, #1
20003ddc:	ea5f 0030 	movs.w	r0, r0, rrx
20003de0:	ea4f 0c3c 	mov.w	ip, ip, rrx
20003de4:	f104 0401 	add.w	r4, r4, #1
20003de8:	ea4f 5244 	mov.w	r2, r4, lsl #21
20003dec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20003df0:	f080 809a 	bcs.w	20003f28 <__adddf3+0x240>
20003df4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20003df8:	bf08      	it	eq
20003dfa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20003dfe:	f150 0000 	adcs.w	r0, r0, #0
20003e02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20003e06:	ea41 0105 	orr.w	r1, r1, r5
20003e0a:	bd30      	pop	{r4, r5, pc}
20003e0c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20003e10:	4140      	adcs	r0, r0
20003e12:	eb41 0101 	adc.w	r1, r1, r1
20003e16:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20003e1a:	f1a4 0401 	sub.w	r4, r4, #1
20003e1e:	d1e9      	bne.n	20003df4 <__adddf3+0x10c>
20003e20:	f091 0f00 	teq	r1, #0
20003e24:	bf04      	itt	eq
20003e26:	4601      	moveq	r1, r0
20003e28:	2000      	moveq	r0, #0
20003e2a:	fab1 f381 	clz	r3, r1
20003e2e:	bf08      	it	eq
20003e30:	3320      	addeq	r3, #32
20003e32:	f1a3 030b 	sub.w	r3, r3, #11
20003e36:	f1b3 0220 	subs.w	r2, r3, #32
20003e3a:	da0c      	bge.n	20003e56 <__adddf3+0x16e>
20003e3c:	320c      	adds	r2, #12
20003e3e:	dd08      	ble.n	20003e52 <__adddf3+0x16a>
20003e40:	f102 0c14 	add.w	ip, r2, #20
20003e44:	f1c2 020c 	rsb	r2, r2, #12
20003e48:	fa01 f00c 	lsl.w	r0, r1, ip
20003e4c:	fa21 f102 	lsr.w	r1, r1, r2
20003e50:	e00c      	b.n	20003e6c <__adddf3+0x184>
20003e52:	f102 0214 	add.w	r2, r2, #20
20003e56:	bfd8      	it	le
20003e58:	f1c2 0c20 	rsble	ip, r2, #32
20003e5c:	fa01 f102 	lsl.w	r1, r1, r2
20003e60:	fa20 fc0c 	lsr.w	ip, r0, ip
20003e64:	bfdc      	itt	le
20003e66:	ea41 010c 	orrle.w	r1, r1, ip
20003e6a:	4090      	lslle	r0, r2
20003e6c:	1ae4      	subs	r4, r4, r3
20003e6e:	bfa2      	ittt	ge
20003e70:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20003e74:	4329      	orrge	r1, r5
20003e76:	bd30      	popge	{r4, r5, pc}
20003e78:	ea6f 0404 	mvn.w	r4, r4
20003e7c:	3c1f      	subs	r4, #31
20003e7e:	da1c      	bge.n	20003eba <__adddf3+0x1d2>
20003e80:	340c      	adds	r4, #12
20003e82:	dc0e      	bgt.n	20003ea2 <__adddf3+0x1ba>
20003e84:	f104 0414 	add.w	r4, r4, #20
20003e88:	f1c4 0220 	rsb	r2, r4, #32
20003e8c:	fa20 f004 	lsr.w	r0, r0, r4
20003e90:	fa01 f302 	lsl.w	r3, r1, r2
20003e94:	ea40 0003 	orr.w	r0, r0, r3
20003e98:	fa21 f304 	lsr.w	r3, r1, r4
20003e9c:	ea45 0103 	orr.w	r1, r5, r3
20003ea0:	bd30      	pop	{r4, r5, pc}
20003ea2:	f1c4 040c 	rsb	r4, r4, #12
20003ea6:	f1c4 0220 	rsb	r2, r4, #32
20003eaa:	fa20 f002 	lsr.w	r0, r0, r2
20003eae:	fa01 f304 	lsl.w	r3, r1, r4
20003eb2:	ea40 0003 	orr.w	r0, r0, r3
20003eb6:	4629      	mov	r1, r5
20003eb8:	bd30      	pop	{r4, r5, pc}
20003eba:	fa21 f004 	lsr.w	r0, r1, r4
20003ebe:	4629      	mov	r1, r5
20003ec0:	bd30      	pop	{r4, r5, pc}
20003ec2:	f094 0f00 	teq	r4, #0
20003ec6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20003eca:	bf06      	itte	eq
20003ecc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20003ed0:	3401      	addeq	r4, #1
20003ed2:	3d01      	subne	r5, #1
20003ed4:	e74e      	b.n	20003d74 <__adddf3+0x8c>
20003ed6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003eda:	bf18      	it	ne
20003edc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20003ee0:	d029      	beq.n	20003f36 <__adddf3+0x24e>
20003ee2:	ea94 0f05 	teq	r4, r5
20003ee6:	bf08      	it	eq
20003ee8:	ea90 0f02 	teqeq	r0, r2
20003eec:	d005      	beq.n	20003efa <__adddf3+0x212>
20003eee:	ea54 0c00 	orrs.w	ip, r4, r0
20003ef2:	bf04      	itt	eq
20003ef4:	4619      	moveq	r1, r3
20003ef6:	4610      	moveq	r0, r2
20003ef8:	bd30      	pop	{r4, r5, pc}
20003efa:	ea91 0f03 	teq	r1, r3
20003efe:	bf1e      	ittt	ne
20003f00:	2100      	movne	r1, #0
20003f02:	2000      	movne	r0, #0
20003f04:	bd30      	popne	{r4, r5, pc}
20003f06:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20003f0a:	d105      	bne.n	20003f18 <__adddf3+0x230>
20003f0c:	0040      	lsls	r0, r0, #1
20003f0e:	4149      	adcs	r1, r1
20003f10:	bf28      	it	cs
20003f12:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20003f16:	bd30      	pop	{r4, r5, pc}
20003f18:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20003f1c:	bf3c      	itt	cc
20003f1e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
20003f22:	bd30      	popcc	{r4, r5, pc}
20003f24:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003f28:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20003f2c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20003f30:	f04f 0000 	mov.w	r0, #0
20003f34:	bd30      	pop	{r4, r5, pc}
20003f36:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20003f3a:	bf1a      	itte	ne
20003f3c:	4619      	movne	r1, r3
20003f3e:	4610      	movne	r0, r2
20003f40:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
20003f44:	bf1c      	itt	ne
20003f46:	460b      	movne	r3, r1
20003f48:	4602      	movne	r2, r0
20003f4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20003f4e:	bf06      	itte	eq
20003f50:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
20003f54:	ea91 0f03 	teqeq	r1, r3
20003f58:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20003f5c:	bd30      	pop	{r4, r5, pc}
20003f5e:	bf00      	nop

20003f60 <__aeabi_ui2d>:
20003f60:	f090 0f00 	teq	r0, #0
20003f64:	bf04      	itt	eq
20003f66:	2100      	moveq	r1, #0
20003f68:	4770      	bxeq	lr
20003f6a:	b530      	push	{r4, r5, lr}
20003f6c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003f70:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003f74:	f04f 0500 	mov.w	r5, #0
20003f78:	f04f 0100 	mov.w	r1, #0
20003f7c:	e750      	b.n	20003e20 <__adddf3+0x138>
20003f7e:	bf00      	nop

20003f80 <__aeabi_i2d>:
20003f80:	f090 0f00 	teq	r0, #0
20003f84:	bf04      	itt	eq
20003f86:	2100      	moveq	r1, #0
20003f88:	4770      	bxeq	lr
20003f8a:	b530      	push	{r4, r5, lr}
20003f8c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20003f90:	f104 0432 	add.w	r4, r4, #50	; 0x32
20003f94:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20003f98:	bf48      	it	mi
20003f9a:	4240      	negmi	r0, r0
20003f9c:	f04f 0100 	mov.w	r1, #0
20003fa0:	e73e      	b.n	20003e20 <__adddf3+0x138>
20003fa2:	bf00      	nop

20003fa4 <__aeabi_f2d>:
20003fa4:	0042      	lsls	r2, r0, #1
20003fa6:	ea4f 01e2 	mov.w	r1, r2, asr #3
20003faa:	ea4f 0131 	mov.w	r1, r1, rrx
20003fae:	ea4f 7002 	mov.w	r0, r2, lsl #28
20003fb2:	bf1f      	itttt	ne
20003fb4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20003fb8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003fbc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20003fc0:	4770      	bxne	lr
20003fc2:	f092 0f00 	teq	r2, #0
20003fc6:	bf14      	ite	ne
20003fc8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20003fcc:	4770      	bxeq	lr
20003fce:	b530      	push	{r4, r5, lr}
20003fd0:	f44f 7460 	mov.w	r4, #896	; 0x380
20003fd4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20003fd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20003fdc:	e720      	b.n	20003e20 <__adddf3+0x138>
20003fde:	bf00      	nop

20003fe0 <__aeabi_ul2d>:
20003fe0:	ea50 0201 	orrs.w	r2, r0, r1
20003fe4:	bf08      	it	eq
20003fe6:	4770      	bxeq	lr
20003fe8:	b530      	push	{r4, r5, lr}
20003fea:	f04f 0500 	mov.w	r5, #0
20003fee:	e00a      	b.n	20004006 <__aeabi_l2d+0x16>

20003ff0 <__aeabi_l2d>:
20003ff0:	ea50 0201 	orrs.w	r2, r0, r1
20003ff4:	bf08      	it	eq
20003ff6:	4770      	bxeq	lr
20003ff8:	b530      	push	{r4, r5, lr}
20003ffa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20003ffe:	d502      	bpl.n	20004006 <__aeabi_l2d+0x16>
20004000:	4240      	negs	r0, r0
20004002:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004006:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000400a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000400e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20004012:	f43f aedc 	beq.w	20003dce <__adddf3+0xe6>
20004016:	f04f 0203 	mov.w	r2, #3
2000401a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000401e:	bf18      	it	ne
20004020:	3203      	addne	r2, #3
20004022:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20004026:	bf18      	it	ne
20004028:	3203      	addne	r2, #3
2000402a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
2000402e:	f1c2 0320 	rsb	r3, r2, #32
20004032:	fa00 fc03 	lsl.w	ip, r0, r3
20004036:	fa20 f002 	lsr.w	r0, r0, r2
2000403a:	fa01 fe03 	lsl.w	lr, r1, r3
2000403e:	ea40 000e 	orr.w	r0, r0, lr
20004042:	fa21 f102 	lsr.w	r1, r1, r2
20004046:	4414      	add	r4, r2
20004048:	e6c1      	b.n	20003dce <__adddf3+0xe6>
2000404a:	bf00      	nop

2000404c <__aeabi_dmul>:
2000404c:	b570      	push	{r4, r5, r6, lr}
2000404e:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004052:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20004056:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000405a:	bf1d      	ittte	ne
2000405c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20004060:	ea94 0f0c 	teqne	r4, ip
20004064:	ea95 0f0c 	teqne	r5, ip
20004068:	f000 f8de 	bleq	20004228 <__aeabi_dmul+0x1dc>
2000406c:	442c      	add	r4, r5
2000406e:	ea81 0603 	eor.w	r6, r1, r3
20004072:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20004076:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
2000407a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000407e:	bf18      	it	ne
20004080:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20004084:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004088:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000408c:	d038      	beq.n	20004100 <__aeabi_dmul+0xb4>
2000408e:	fba0 ce02 	umull	ip, lr, r0, r2
20004092:	f04f 0500 	mov.w	r5, #0
20004096:	fbe1 e502 	umlal	lr, r5, r1, r2
2000409a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000409e:	fbe0 e503 	umlal	lr, r5, r0, r3
200040a2:	f04f 0600 	mov.w	r6, #0
200040a6:	fbe1 5603 	umlal	r5, r6, r1, r3
200040aa:	f09c 0f00 	teq	ip, #0
200040ae:	bf18      	it	ne
200040b0:	f04e 0e01 	orrne.w	lr, lr, #1
200040b4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
200040b8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
200040bc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
200040c0:	d204      	bcs.n	200040cc <__aeabi_dmul+0x80>
200040c2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
200040c6:	416d      	adcs	r5, r5
200040c8:	eb46 0606 	adc.w	r6, r6, r6
200040cc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
200040d0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
200040d4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200040d8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200040dc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200040e0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200040e4:	bf88      	it	hi
200040e6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200040ea:	d81e      	bhi.n	2000412a <__aeabi_dmul+0xde>
200040ec:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200040f0:	bf08      	it	eq
200040f2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200040f6:	f150 0000 	adcs.w	r0, r0, #0
200040fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200040fe:	bd70      	pop	{r4, r5, r6, pc}
20004100:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20004104:	ea46 0101 	orr.w	r1, r6, r1
20004108:	ea40 0002 	orr.w	r0, r0, r2
2000410c:	ea81 0103 	eor.w	r1, r1, r3
20004110:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20004114:	bfc2      	ittt	gt
20004116:	ebd4 050c 	rsbsgt	r5, r4, ip
2000411a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000411e:	bd70      	popgt	{r4, r5, r6, pc}
20004120:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004124:	f04f 0e00 	mov.w	lr, #0
20004128:	3c01      	subs	r4, #1
2000412a:	f300 80ab 	bgt.w	20004284 <__aeabi_dmul+0x238>
2000412e:	f114 0f36 	cmn.w	r4, #54	; 0x36
20004132:	bfde      	ittt	le
20004134:	2000      	movle	r0, #0
20004136:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
2000413a:	bd70      	pople	{r4, r5, r6, pc}
2000413c:	f1c4 0400 	rsb	r4, r4, #0
20004140:	3c20      	subs	r4, #32
20004142:	da35      	bge.n	200041b0 <__aeabi_dmul+0x164>
20004144:	340c      	adds	r4, #12
20004146:	dc1b      	bgt.n	20004180 <__aeabi_dmul+0x134>
20004148:	f104 0414 	add.w	r4, r4, #20
2000414c:	f1c4 0520 	rsb	r5, r4, #32
20004150:	fa00 f305 	lsl.w	r3, r0, r5
20004154:	fa20 f004 	lsr.w	r0, r0, r4
20004158:	fa01 f205 	lsl.w	r2, r1, r5
2000415c:	ea40 0002 	orr.w	r0, r0, r2
20004160:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20004164:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20004168:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
2000416c:	fa21 f604 	lsr.w	r6, r1, r4
20004170:	eb42 0106 	adc.w	r1, r2, r6
20004174:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20004178:	bf08      	it	eq
2000417a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000417e:	bd70      	pop	{r4, r5, r6, pc}
20004180:	f1c4 040c 	rsb	r4, r4, #12
20004184:	f1c4 0520 	rsb	r5, r4, #32
20004188:	fa00 f304 	lsl.w	r3, r0, r4
2000418c:	fa20 f005 	lsr.w	r0, r0, r5
20004190:	fa01 f204 	lsl.w	r2, r1, r4
20004194:	ea40 0002 	orr.w	r0, r0, r2
20004198:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000419c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200041a0:	f141 0100 	adc.w	r1, r1, #0
200041a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041a8:	bf08      	it	eq
200041aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041ae:	bd70      	pop	{r4, r5, r6, pc}
200041b0:	f1c4 0520 	rsb	r5, r4, #32
200041b4:	fa00 f205 	lsl.w	r2, r0, r5
200041b8:	ea4e 0e02 	orr.w	lr, lr, r2
200041bc:	fa20 f304 	lsr.w	r3, r0, r4
200041c0:	fa01 f205 	lsl.w	r2, r1, r5
200041c4:	ea43 0302 	orr.w	r3, r3, r2
200041c8:	fa21 f004 	lsr.w	r0, r1, r4
200041cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200041d0:	fa21 f204 	lsr.w	r2, r1, r4
200041d4:	ea20 0002 	bic.w	r0, r0, r2
200041d8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200041dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200041e0:	bf08      	it	eq
200041e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200041e6:	bd70      	pop	{r4, r5, r6, pc}
200041e8:	f094 0f00 	teq	r4, #0
200041ec:	d10f      	bne.n	2000420e <__aeabi_dmul+0x1c2>
200041ee:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200041f2:	0040      	lsls	r0, r0, #1
200041f4:	eb41 0101 	adc.w	r1, r1, r1
200041f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200041fc:	bf08      	it	eq
200041fe:	3c01      	subeq	r4, #1
20004200:	d0f7      	beq.n	200041f2 <__aeabi_dmul+0x1a6>
20004202:	ea41 0106 	orr.w	r1, r1, r6
20004206:	f095 0f00 	teq	r5, #0
2000420a:	bf18      	it	ne
2000420c:	4770      	bxne	lr
2000420e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20004212:	0052      	lsls	r2, r2, #1
20004214:	eb43 0303 	adc.w	r3, r3, r3
20004218:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
2000421c:	bf08      	it	eq
2000421e:	3d01      	subeq	r5, #1
20004220:	d0f7      	beq.n	20004212 <__aeabi_dmul+0x1c6>
20004222:	ea43 0306 	orr.w	r3, r3, r6
20004226:	4770      	bx	lr
20004228:	ea94 0f0c 	teq	r4, ip
2000422c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004230:	bf18      	it	ne
20004232:	ea95 0f0c 	teqne	r5, ip
20004236:	d00c      	beq.n	20004252 <__aeabi_dmul+0x206>
20004238:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000423c:	bf18      	it	ne
2000423e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004242:	d1d1      	bne.n	200041e8 <__aeabi_dmul+0x19c>
20004244:	ea81 0103 	eor.w	r1, r1, r3
20004248:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000424c:	f04f 0000 	mov.w	r0, #0
20004250:	bd70      	pop	{r4, r5, r6, pc}
20004252:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004256:	bf06      	itte	eq
20004258:	4610      	moveq	r0, r2
2000425a:	4619      	moveq	r1, r3
2000425c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20004260:	d019      	beq.n	20004296 <__aeabi_dmul+0x24a>
20004262:	ea94 0f0c 	teq	r4, ip
20004266:	d102      	bne.n	2000426e <__aeabi_dmul+0x222>
20004268:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
2000426c:	d113      	bne.n	20004296 <__aeabi_dmul+0x24a>
2000426e:	ea95 0f0c 	teq	r5, ip
20004272:	d105      	bne.n	20004280 <__aeabi_dmul+0x234>
20004274:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20004278:	bf1c      	itt	ne
2000427a:	4610      	movne	r0, r2
2000427c:	4619      	movne	r1, r3
2000427e:	d10a      	bne.n	20004296 <__aeabi_dmul+0x24a>
20004280:	ea81 0103 	eor.w	r1, r1, r3
20004284:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20004288:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000428c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20004290:	f04f 0000 	mov.w	r0, #0
20004294:	bd70      	pop	{r4, r5, r6, pc}
20004296:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000429a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000429e:	bd70      	pop	{r4, r5, r6, pc}

200042a0 <__aeabi_ddiv>:
200042a0:	b570      	push	{r4, r5, r6, lr}
200042a2:	f04f 0cff 	mov.w	ip, #255	; 0xff
200042a6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200042aa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200042ae:	bf1d      	ittte	ne
200042b0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200042b4:	ea94 0f0c 	teqne	r4, ip
200042b8:	ea95 0f0c 	teqne	r5, ip
200042bc:	f000 f8a7 	bleq	2000440e <__aeabi_ddiv+0x16e>
200042c0:	eba4 0405 	sub.w	r4, r4, r5
200042c4:	ea81 0e03 	eor.w	lr, r1, r3
200042c8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
200042cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
200042d0:	f000 8088 	beq.w	200043e4 <__aeabi_ddiv+0x144>
200042d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
200042d8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200042dc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200042e0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200042e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
200042e8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200042ec:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200042f0:	ea4f 2600 	mov.w	r6, r0, lsl #8
200042f4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200042f8:	429d      	cmp	r5, r3
200042fa:	bf08      	it	eq
200042fc:	4296      	cmpeq	r6, r2
200042fe:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20004302:	f504 7440 	add.w	r4, r4, #768	; 0x300
20004306:	d202      	bcs.n	2000430e <__aeabi_ddiv+0x6e>
20004308:	085b      	lsrs	r3, r3, #1
2000430a:	ea4f 0232 	mov.w	r2, r2, rrx
2000430e:	1ab6      	subs	r6, r6, r2
20004310:	eb65 0503 	sbc.w	r5, r5, r3
20004314:	085b      	lsrs	r3, r3, #1
20004316:	ea4f 0232 	mov.w	r2, r2, rrx
2000431a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000431e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20004322:	ebb6 0e02 	subs.w	lr, r6, r2
20004326:	eb75 0e03 	sbcs.w	lr, r5, r3
2000432a:	bf22      	ittt	cs
2000432c:	1ab6      	subcs	r6, r6, r2
2000432e:	4675      	movcs	r5, lr
20004330:	ea40 000c 	orrcs.w	r0, r0, ip
20004334:	085b      	lsrs	r3, r3, #1
20004336:	ea4f 0232 	mov.w	r2, r2, rrx
2000433a:	ebb6 0e02 	subs.w	lr, r6, r2
2000433e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004342:	bf22      	ittt	cs
20004344:	1ab6      	subcs	r6, r6, r2
20004346:	4675      	movcs	r5, lr
20004348:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
2000434c:	085b      	lsrs	r3, r3, #1
2000434e:	ea4f 0232 	mov.w	r2, r2, rrx
20004352:	ebb6 0e02 	subs.w	lr, r6, r2
20004356:	eb75 0e03 	sbcs.w	lr, r5, r3
2000435a:	bf22      	ittt	cs
2000435c:	1ab6      	subcs	r6, r6, r2
2000435e:	4675      	movcs	r5, lr
20004360:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20004364:	085b      	lsrs	r3, r3, #1
20004366:	ea4f 0232 	mov.w	r2, r2, rrx
2000436a:	ebb6 0e02 	subs.w	lr, r6, r2
2000436e:	eb75 0e03 	sbcs.w	lr, r5, r3
20004372:	bf22      	ittt	cs
20004374:	1ab6      	subcs	r6, r6, r2
20004376:	4675      	movcs	r5, lr
20004378:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
2000437c:	ea55 0e06 	orrs.w	lr, r5, r6
20004380:	d018      	beq.n	200043b4 <__aeabi_ddiv+0x114>
20004382:	ea4f 1505 	mov.w	r5, r5, lsl #4
20004386:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
2000438a:	ea4f 1606 	mov.w	r6, r6, lsl #4
2000438e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20004392:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20004396:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000439a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
2000439e:	d1c0      	bne.n	20004322 <__aeabi_ddiv+0x82>
200043a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200043a4:	d10b      	bne.n	200043be <__aeabi_ddiv+0x11e>
200043a6:	ea41 0100 	orr.w	r1, r1, r0
200043aa:	f04f 0000 	mov.w	r0, #0
200043ae:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200043b2:	e7b6      	b.n	20004322 <__aeabi_ddiv+0x82>
200043b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200043b8:	bf04      	itt	eq
200043ba:	4301      	orreq	r1, r0
200043bc:	2000      	moveq	r0, #0
200043be:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200043c2:	bf88      	it	hi
200043c4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200043c8:	f63f aeaf 	bhi.w	2000412a <__aeabi_dmul+0xde>
200043cc:	ebb5 0c03 	subs.w	ip, r5, r3
200043d0:	bf04      	itt	eq
200043d2:	ebb6 0c02 	subseq.w	ip, r6, r2
200043d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200043da:	f150 0000 	adcs.w	r0, r0, #0
200043de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200043e2:	bd70      	pop	{r4, r5, r6, pc}
200043e4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200043e8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200043ec:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200043f0:	bfc2      	ittt	gt
200043f2:	ebd4 050c 	rsbsgt	r5, r4, ip
200043f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200043fa:	bd70      	popgt	{r4, r5, r6, pc}
200043fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20004400:	f04f 0e00 	mov.w	lr, #0
20004404:	3c01      	subs	r4, #1
20004406:	e690      	b.n	2000412a <__aeabi_dmul+0xde>
20004408:	ea45 0e06 	orr.w	lr, r5, r6
2000440c:	e68d      	b.n	2000412a <__aeabi_dmul+0xde>
2000440e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20004412:	ea94 0f0c 	teq	r4, ip
20004416:	bf08      	it	eq
20004418:	ea95 0f0c 	teqeq	r5, ip
2000441c:	f43f af3b 	beq.w	20004296 <__aeabi_dmul+0x24a>
20004420:	ea94 0f0c 	teq	r4, ip
20004424:	d10a      	bne.n	2000443c <__aeabi_ddiv+0x19c>
20004426:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
2000442a:	f47f af34 	bne.w	20004296 <__aeabi_dmul+0x24a>
2000442e:	ea95 0f0c 	teq	r5, ip
20004432:	f47f af25 	bne.w	20004280 <__aeabi_dmul+0x234>
20004436:	4610      	mov	r0, r2
20004438:	4619      	mov	r1, r3
2000443a:	e72c      	b.n	20004296 <__aeabi_dmul+0x24a>
2000443c:	ea95 0f0c 	teq	r5, ip
20004440:	d106      	bne.n	20004450 <__aeabi_ddiv+0x1b0>
20004442:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20004446:	f43f aefd 	beq.w	20004244 <__aeabi_dmul+0x1f8>
2000444a:	4610      	mov	r0, r2
2000444c:	4619      	mov	r1, r3
2000444e:	e722      	b.n	20004296 <__aeabi_dmul+0x24a>
20004450:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20004454:	bf18      	it	ne
20004456:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000445a:	f47f aec5 	bne.w	200041e8 <__aeabi_dmul+0x19c>
2000445e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20004462:	f47f af0d 	bne.w	20004280 <__aeabi_dmul+0x234>
20004466:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
2000446a:	f47f aeeb 	bne.w	20004244 <__aeabi_dmul+0x1f8>
2000446e:	e712      	b.n	20004296 <__aeabi_dmul+0x24a>

20004470 <__aeabi_d2uiz>:
20004470:	004a      	lsls	r2, r1, #1
20004472:	d211      	bcs.n	20004498 <__aeabi_d2uiz+0x28>
20004474:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20004478:	d211      	bcs.n	2000449e <__aeabi_d2uiz+0x2e>
2000447a:	d50d      	bpl.n	20004498 <__aeabi_d2uiz+0x28>
2000447c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20004480:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20004484:	d40e      	bmi.n	200044a4 <__aeabi_d2uiz+0x34>
20004486:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000448a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000448e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20004492:	fa23 f002 	lsr.w	r0, r3, r2
20004496:	4770      	bx	lr
20004498:	f04f 0000 	mov.w	r0, #0
2000449c:	4770      	bx	lr
2000449e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200044a2:	d102      	bne.n	200044aa <__aeabi_d2uiz+0x3a>
200044a4:	f04f 30ff 	mov.w	r0, #4294967295
200044a8:	4770      	bx	lr
200044aa:	f04f 0000 	mov.w	r0, #0
200044ae:	4770      	bx	lr

200044b0 <__aeabi_d2f>:
200044b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
200044b4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
200044b8:	bf24      	itt	cs
200044ba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
200044be:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
200044c2:	d90d      	bls.n	200044e0 <__aeabi_d2f+0x30>
200044c4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200044c8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
200044cc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
200044d0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
200044d4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
200044d8:	bf08      	it	eq
200044da:	f020 0001 	biceq.w	r0, r0, #1
200044de:	4770      	bx	lr
200044e0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
200044e4:	d121      	bne.n	2000452a <__aeabi_d2f+0x7a>
200044e6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
200044ea:	bfbc      	itt	lt
200044ec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
200044f0:	4770      	bxlt	lr
200044f2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200044f6:	ea4f 5252 	mov.w	r2, r2, lsr #21
200044fa:	f1c2 0218 	rsb	r2, r2, #24
200044fe:	f1c2 0c20 	rsb	ip, r2, #32
20004502:	fa10 f30c 	lsls.w	r3, r0, ip
20004506:	fa20 f002 	lsr.w	r0, r0, r2
2000450a:	bf18      	it	ne
2000450c:	f040 0001 	orrne.w	r0, r0, #1
20004510:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20004514:	ea4f 23d3 	mov.w	r3, r3, lsr #11
20004518:	fa03 fc0c 	lsl.w	ip, r3, ip
2000451c:	ea40 000c 	orr.w	r0, r0, ip
20004520:	fa23 f302 	lsr.w	r3, r3, r2
20004524:	ea4f 0343 	mov.w	r3, r3, lsl #1
20004528:	e7cc      	b.n	200044c4 <__aeabi_d2f+0x14>
2000452a:	ea7f 5362 	mvns.w	r3, r2, asr #21
2000452e:	d107      	bne.n	20004540 <__aeabi_d2f+0x90>
20004530:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
20004534:	bf1e      	ittt	ne
20004536:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
2000453a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
2000453e:	4770      	bxne	lr
20004540:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
20004544:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
20004548:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000454c:	4770      	bx	lr
2000454e:	bf00      	nop

20004550 <__aeabi_frsub>:
20004550:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
20004554:	e002      	b.n	2000455c <__addsf3>
20004556:	bf00      	nop

20004558 <__aeabi_fsub>:
20004558:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

2000455c <__addsf3>:
2000455c:	0042      	lsls	r2, r0, #1
2000455e:	bf1f      	itttt	ne
20004560:	ea5f 0341 	movsne.w	r3, r1, lsl #1
20004564:	ea92 0f03 	teqne	r2, r3
20004568:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
2000456c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004570:	d06a      	beq.n	20004648 <__addsf3+0xec>
20004572:	ea4f 6212 	mov.w	r2, r2, lsr #24
20004576:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
2000457a:	bfc1      	itttt	gt
2000457c:	18d2      	addgt	r2, r2, r3
2000457e:	4041      	eorgt	r1, r0
20004580:	4048      	eorgt	r0, r1
20004582:	4041      	eorgt	r1, r0
20004584:	bfb8      	it	lt
20004586:	425b      	neglt	r3, r3
20004588:	2b19      	cmp	r3, #25
2000458a:	bf88      	it	hi
2000458c:	4770      	bxhi	lr
2000458e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
20004592:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004596:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
2000459a:	bf18      	it	ne
2000459c:	4240      	negne	r0, r0
2000459e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200045a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
200045a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
200045aa:	bf18      	it	ne
200045ac:	4249      	negne	r1, r1
200045ae:	ea92 0f03 	teq	r2, r3
200045b2:	d03f      	beq.n	20004634 <__addsf3+0xd8>
200045b4:	f1a2 0201 	sub.w	r2, r2, #1
200045b8:	fa41 fc03 	asr.w	ip, r1, r3
200045bc:	eb10 000c 	adds.w	r0, r0, ip
200045c0:	f1c3 0320 	rsb	r3, r3, #32
200045c4:	fa01 f103 	lsl.w	r1, r1, r3
200045c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
200045cc:	d502      	bpl.n	200045d4 <__addsf3+0x78>
200045ce:	4249      	negs	r1, r1
200045d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
200045d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
200045d8:	d313      	bcc.n	20004602 <__addsf3+0xa6>
200045da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
200045de:	d306      	bcc.n	200045ee <__addsf3+0x92>
200045e0:	0840      	lsrs	r0, r0, #1
200045e2:	ea4f 0131 	mov.w	r1, r1, rrx
200045e6:	f102 0201 	add.w	r2, r2, #1
200045ea:	2afe      	cmp	r2, #254	; 0xfe
200045ec:	d251      	bcs.n	20004692 <__addsf3+0x136>
200045ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
200045f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200045f6:	bf08      	it	eq
200045f8:	f020 0001 	biceq.w	r0, r0, #1
200045fc:	ea40 0003 	orr.w	r0, r0, r3
20004600:	4770      	bx	lr
20004602:	0049      	lsls	r1, r1, #1
20004604:	eb40 0000 	adc.w	r0, r0, r0
20004608:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
2000460c:	f1a2 0201 	sub.w	r2, r2, #1
20004610:	d1ed      	bne.n	200045ee <__addsf3+0x92>
20004612:	fab0 fc80 	clz	ip, r0
20004616:	f1ac 0c08 	sub.w	ip, ip, #8
2000461a:	ebb2 020c 	subs.w	r2, r2, ip
2000461e:	fa00 f00c 	lsl.w	r0, r0, ip
20004622:	bfaa      	itet	ge
20004624:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
20004628:	4252      	neglt	r2, r2
2000462a:	4318      	orrge	r0, r3
2000462c:	bfbc      	itt	lt
2000462e:	40d0      	lsrlt	r0, r2
20004630:	4318      	orrlt	r0, r3
20004632:	4770      	bx	lr
20004634:	f092 0f00 	teq	r2, #0
20004638:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
2000463c:	bf06      	itte	eq
2000463e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
20004642:	3201      	addeq	r2, #1
20004644:	3b01      	subne	r3, #1
20004646:	e7b5      	b.n	200045b4 <__addsf3+0x58>
20004648:	ea4f 0341 	mov.w	r3, r1, lsl #1
2000464c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
20004650:	bf18      	it	ne
20004652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
20004656:	d021      	beq.n	2000469c <__addsf3+0x140>
20004658:	ea92 0f03 	teq	r2, r3
2000465c:	d004      	beq.n	20004668 <__addsf3+0x10c>
2000465e:	f092 0f00 	teq	r2, #0
20004662:	bf08      	it	eq
20004664:	4608      	moveq	r0, r1
20004666:	4770      	bx	lr
20004668:	ea90 0f01 	teq	r0, r1
2000466c:	bf1c      	itt	ne
2000466e:	2000      	movne	r0, #0
20004670:	4770      	bxne	lr
20004672:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
20004676:	d104      	bne.n	20004682 <__addsf3+0x126>
20004678:	0040      	lsls	r0, r0, #1
2000467a:	bf28      	it	cs
2000467c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
20004680:	4770      	bx	lr
20004682:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
20004686:	bf3c      	itt	cc
20004688:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
2000468c:	4770      	bxcc	lr
2000468e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
20004692:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
20004696:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
2000469a:	4770      	bx	lr
2000469c:	ea7f 6222 	mvns.w	r2, r2, asr #24
200046a0:	bf16      	itet	ne
200046a2:	4608      	movne	r0, r1
200046a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
200046a8:	4601      	movne	r1, r0
200046aa:	0242      	lsls	r2, r0, #9
200046ac:	bf06      	itte	eq
200046ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
200046b2:	ea90 0f01 	teqeq	r0, r1
200046b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
200046ba:	4770      	bx	lr

200046bc <__aeabi_ui2f>:
200046bc:	f04f 0300 	mov.w	r3, #0
200046c0:	e004      	b.n	200046cc <__aeabi_i2f+0x8>
200046c2:	bf00      	nop

200046c4 <__aeabi_i2f>:
200046c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
200046c8:	bf48      	it	mi
200046ca:	4240      	negmi	r0, r0
200046cc:	ea5f 0c00 	movs.w	ip, r0
200046d0:	bf08      	it	eq
200046d2:	4770      	bxeq	lr
200046d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
200046d8:	4601      	mov	r1, r0
200046da:	f04f 0000 	mov.w	r0, #0
200046de:	e01c      	b.n	2000471a <__aeabi_l2f+0x2a>

200046e0 <__aeabi_ul2f>:
200046e0:	ea50 0201 	orrs.w	r2, r0, r1
200046e4:	bf08      	it	eq
200046e6:	4770      	bxeq	lr
200046e8:	f04f 0300 	mov.w	r3, #0
200046ec:	e00a      	b.n	20004704 <__aeabi_l2f+0x14>
200046ee:	bf00      	nop

200046f0 <__aeabi_l2f>:
200046f0:	ea50 0201 	orrs.w	r2, r0, r1
200046f4:	bf08      	it	eq
200046f6:	4770      	bxeq	lr
200046f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
200046fc:	d502      	bpl.n	20004704 <__aeabi_l2f+0x14>
200046fe:	4240      	negs	r0, r0
20004700:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20004704:	ea5f 0c01 	movs.w	ip, r1
20004708:	bf02      	ittt	eq
2000470a:	4684      	moveq	ip, r0
2000470c:	4601      	moveq	r1, r0
2000470e:	2000      	moveq	r0, #0
20004710:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
20004714:	bf08      	it	eq
20004716:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
2000471a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
2000471e:	fabc f28c 	clz	r2, ip
20004722:	3a08      	subs	r2, #8
20004724:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
20004728:	db10      	blt.n	2000474c <__aeabi_l2f+0x5c>
2000472a:	fa01 fc02 	lsl.w	ip, r1, r2
2000472e:	4463      	add	r3, ip
20004730:	fa00 fc02 	lsl.w	ip, r0, r2
20004734:	f1c2 0220 	rsb	r2, r2, #32
20004738:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
2000473c:	fa20 f202 	lsr.w	r2, r0, r2
20004740:	eb43 0002 	adc.w	r0, r3, r2
20004744:	bf08      	it	eq
20004746:	f020 0001 	biceq.w	r0, r0, #1
2000474a:	4770      	bx	lr
2000474c:	f102 0220 	add.w	r2, r2, #32
20004750:	fa01 fc02 	lsl.w	ip, r1, r2
20004754:	f1c2 0220 	rsb	r2, r2, #32
20004758:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
2000475c:	fa21 f202 	lsr.w	r2, r1, r2
20004760:	eb43 0002 	adc.w	r0, r3, r2
20004764:	bf08      	it	eq
20004766:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
2000476a:	4770      	bx	lr

2000476c <__aeabi_fmul>:
2000476c:	f04f 0cff 	mov.w	ip, #255	; 0xff
20004770:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
20004774:	bf1e      	ittt	ne
20004776:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
2000477a:	ea92 0f0c 	teqne	r2, ip
2000477e:	ea93 0f0c 	teqne	r3, ip
20004782:	d06f      	beq.n	20004864 <__aeabi_fmul+0xf8>
20004784:	441a      	add	r2, r3
20004786:	ea80 0c01 	eor.w	ip, r0, r1
2000478a:	0240      	lsls	r0, r0, #9
2000478c:	bf18      	it	ne
2000478e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
20004792:	d01e      	beq.n	200047d2 <__aeabi_fmul+0x66>
20004794:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
20004798:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
2000479c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
200047a0:	fba0 3101 	umull	r3, r1, r0, r1
200047a4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
200047a8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
200047ac:	bf3e      	ittt	cc
200047ae:	0049      	lslcc	r1, r1, #1
200047b0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
200047b4:	005b      	lslcc	r3, r3, #1
200047b6:	ea40 0001 	orr.w	r0, r0, r1
200047ba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
200047be:	2afd      	cmp	r2, #253	; 0xfd
200047c0:	d81d      	bhi.n	200047fe <__aeabi_fmul+0x92>
200047c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
200047c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
200047ca:	bf08      	it	eq
200047cc:	f020 0001 	biceq.w	r0, r0, #1
200047d0:	4770      	bx	lr
200047d2:	f090 0f00 	teq	r0, #0
200047d6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
200047da:	bf08      	it	eq
200047dc:	0249      	lsleq	r1, r1, #9
200047de:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
200047e2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
200047e6:	3a7f      	subs	r2, #127	; 0x7f
200047e8:	bfc2      	ittt	gt
200047ea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
200047ee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
200047f2:	4770      	bxgt	lr
200047f4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200047f8:	f04f 0300 	mov.w	r3, #0
200047fc:	3a01      	subs	r2, #1
200047fe:	dc5d      	bgt.n	200048bc <__aeabi_fmul+0x150>
20004800:	f112 0f19 	cmn.w	r2, #25
20004804:	bfdc      	itt	le
20004806:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
2000480a:	4770      	bxle	lr
2000480c:	f1c2 0200 	rsb	r2, r2, #0
20004810:	0041      	lsls	r1, r0, #1
20004812:	fa21 f102 	lsr.w	r1, r1, r2
20004816:	f1c2 0220 	rsb	r2, r2, #32
2000481a:	fa00 fc02 	lsl.w	ip, r0, r2
2000481e:	ea5f 0031 	movs.w	r0, r1, rrx
20004822:	f140 0000 	adc.w	r0, r0, #0
20004826:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
2000482a:	bf08      	it	eq
2000482c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
20004830:	4770      	bx	lr
20004832:	f092 0f00 	teq	r2, #0
20004836:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
2000483a:	bf02      	ittt	eq
2000483c:	0040      	lsleq	r0, r0, #1
2000483e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
20004842:	3a01      	subeq	r2, #1
20004844:	d0f9      	beq.n	2000483a <__aeabi_fmul+0xce>
20004846:	ea40 000c 	orr.w	r0, r0, ip
2000484a:	f093 0f00 	teq	r3, #0
2000484e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
20004852:	bf02      	ittt	eq
20004854:	0049      	lsleq	r1, r1, #1
20004856:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
2000485a:	3b01      	subeq	r3, #1
2000485c:	d0f9      	beq.n	20004852 <__aeabi_fmul+0xe6>
2000485e:	ea41 010c 	orr.w	r1, r1, ip
20004862:	e78f      	b.n	20004784 <__aeabi_fmul+0x18>
20004864:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
20004868:	ea92 0f0c 	teq	r2, ip
2000486c:	bf18      	it	ne
2000486e:	ea93 0f0c 	teqne	r3, ip
20004872:	d00a      	beq.n	2000488a <__aeabi_fmul+0x11e>
20004874:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
20004878:	bf18      	it	ne
2000487a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
2000487e:	d1d8      	bne.n	20004832 <__aeabi_fmul+0xc6>
20004880:	ea80 0001 	eor.w	r0, r0, r1
20004884:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
20004888:	4770      	bx	lr
2000488a:	f090 0f00 	teq	r0, #0
2000488e:	bf17      	itett	ne
20004890:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
20004894:	4608      	moveq	r0, r1
20004896:	f091 0f00 	teqne	r1, #0
2000489a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
2000489e:	d014      	beq.n	200048ca <__aeabi_fmul+0x15e>
200048a0:	ea92 0f0c 	teq	r2, ip
200048a4:	d101      	bne.n	200048aa <__aeabi_fmul+0x13e>
200048a6:	0242      	lsls	r2, r0, #9
200048a8:	d10f      	bne.n	200048ca <__aeabi_fmul+0x15e>
200048aa:	ea93 0f0c 	teq	r3, ip
200048ae:	d103      	bne.n	200048b8 <__aeabi_fmul+0x14c>
200048b0:	024b      	lsls	r3, r1, #9
200048b2:	bf18      	it	ne
200048b4:	4608      	movne	r0, r1
200048b6:	d108      	bne.n	200048ca <__aeabi_fmul+0x15e>
200048b8:	ea80 0001 	eor.w	r0, r0, r1
200048bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
200048c0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200048c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
200048c8:	4770      	bx	lr
200048ca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
200048ce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
200048d2:	4770      	bx	lr

200048d4 <__aeabi_fdiv>:
200048d4:	f04f 0cff 	mov.w	ip, #255	; 0xff
200048d8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
200048dc:	bf1e      	ittt	ne
200048de:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
200048e2:	ea92 0f0c 	teqne	r2, ip
200048e6:	ea93 0f0c 	teqne	r3, ip
200048ea:	d069      	beq.n	200049c0 <__aeabi_fdiv+0xec>
200048ec:	eba2 0203 	sub.w	r2, r2, r3
200048f0:	ea80 0c01 	eor.w	ip, r0, r1
200048f4:	0249      	lsls	r1, r1, #9
200048f6:	ea4f 2040 	mov.w	r0, r0, lsl #9
200048fa:	d037      	beq.n	2000496c <__aeabi_fdiv+0x98>
200048fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
20004900:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
20004904:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
20004908:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
2000490c:	428b      	cmp	r3, r1
2000490e:	bf38      	it	cc
20004910:	005b      	lslcc	r3, r3, #1
20004912:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
20004916:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
2000491a:	428b      	cmp	r3, r1
2000491c:	bf24      	itt	cs
2000491e:	1a5b      	subcs	r3, r3, r1
20004920:	ea40 000c 	orrcs.w	r0, r0, ip
20004924:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
20004928:	bf24      	itt	cs
2000492a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
2000492e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20004932:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
20004936:	bf24      	itt	cs
20004938:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
2000493c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20004940:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
20004944:	bf24      	itt	cs
20004946:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
2000494a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
2000494e:	011b      	lsls	r3, r3, #4
20004950:	bf18      	it	ne
20004952:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
20004956:	d1e0      	bne.n	2000491a <__aeabi_fdiv+0x46>
20004958:	2afd      	cmp	r2, #253	; 0xfd
2000495a:	f63f af50 	bhi.w	200047fe <__aeabi_fmul+0x92>
2000495e:	428b      	cmp	r3, r1
20004960:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
20004964:	bf08      	it	eq
20004966:	f020 0001 	biceq.w	r0, r0, #1
2000496a:	4770      	bx	lr
2000496c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
20004970:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
20004974:	327f      	adds	r2, #127	; 0x7f
20004976:	bfc2      	ittt	gt
20004978:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
2000497c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
20004980:	4770      	bxgt	lr
20004982:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
20004986:	f04f 0300 	mov.w	r3, #0
2000498a:	3a01      	subs	r2, #1
2000498c:	e737      	b.n	200047fe <__aeabi_fmul+0x92>
2000498e:	f092 0f00 	teq	r2, #0
20004992:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
20004996:	bf02      	ittt	eq
20004998:	0040      	lsleq	r0, r0, #1
2000499a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
2000499e:	3a01      	subeq	r2, #1
200049a0:	d0f9      	beq.n	20004996 <__aeabi_fdiv+0xc2>
200049a2:	ea40 000c 	orr.w	r0, r0, ip
200049a6:	f093 0f00 	teq	r3, #0
200049aa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
200049ae:	bf02      	ittt	eq
200049b0:	0049      	lsleq	r1, r1, #1
200049b2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
200049b6:	3b01      	subeq	r3, #1
200049b8:	d0f9      	beq.n	200049ae <__aeabi_fdiv+0xda>
200049ba:	ea41 010c 	orr.w	r1, r1, ip
200049be:	e795      	b.n	200048ec <__aeabi_fdiv+0x18>
200049c0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
200049c4:	ea92 0f0c 	teq	r2, ip
200049c8:	d108      	bne.n	200049dc <__aeabi_fdiv+0x108>
200049ca:	0242      	lsls	r2, r0, #9
200049cc:	f47f af7d 	bne.w	200048ca <__aeabi_fmul+0x15e>
200049d0:	ea93 0f0c 	teq	r3, ip
200049d4:	f47f af70 	bne.w	200048b8 <__aeabi_fmul+0x14c>
200049d8:	4608      	mov	r0, r1
200049da:	e776      	b.n	200048ca <__aeabi_fmul+0x15e>
200049dc:	ea93 0f0c 	teq	r3, ip
200049e0:	d104      	bne.n	200049ec <__aeabi_fdiv+0x118>
200049e2:	024b      	lsls	r3, r1, #9
200049e4:	f43f af4c 	beq.w	20004880 <__aeabi_fmul+0x114>
200049e8:	4608      	mov	r0, r1
200049ea:	e76e      	b.n	200048ca <__aeabi_fmul+0x15e>
200049ec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
200049f0:	bf18      	it	ne
200049f2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
200049f6:	d1ca      	bne.n	2000498e <__aeabi_fdiv+0xba>
200049f8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
200049fc:	f47f af5c 	bne.w	200048b8 <__aeabi_fmul+0x14c>
20004a00:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
20004a04:	f47f af3c 	bne.w	20004880 <__aeabi_fmul+0x114>
20004a08:	e75f      	b.n	200048ca <__aeabi_fmul+0x15e>
20004a0a:	bf00      	nop

20004a0c <__aeabi_f2uiz>:
20004a0c:	0042      	lsls	r2, r0, #1
20004a0e:	d20e      	bcs.n	20004a2e <__aeabi_f2uiz+0x22>
20004a10:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
20004a14:	d30b      	bcc.n	20004a2e <__aeabi_f2uiz+0x22>
20004a16:	f04f 039e 	mov.w	r3, #158	; 0x9e
20004a1a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
20004a1e:	d409      	bmi.n	20004a34 <__aeabi_f2uiz+0x28>
20004a20:	ea4f 2300 	mov.w	r3, r0, lsl #8
20004a24:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20004a28:	fa23 f002 	lsr.w	r0, r3, r2
20004a2c:	4770      	bx	lr
20004a2e:	f04f 0000 	mov.w	r0, #0
20004a32:	4770      	bx	lr
20004a34:	f112 0f61 	cmn.w	r2, #97	; 0x61
20004a38:	d101      	bne.n	20004a3e <__aeabi_f2uiz+0x32>
20004a3a:	0242      	lsls	r2, r0, #9
20004a3c:	d102      	bne.n	20004a44 <__aeabi_f2uiz+0x38>
20004a3e:	f04f 30ff 	mov.w	r0, #4294967295
20004a42:	4770      	bx	lr
20004a44:	f04f 0000 	mov.w	r0, #0
20004a48:	4770      	bx	lr
20004a4a:	bf00      	nop

20004a4c <__libc_init_array>:
20004a4c:	b570      	push	{r4, r5, r6, lr}
20004a4e:	f24c 46f8 	movw	r6, #50424	; 0xc4f8
20004a52:	f24c 45f8 	movw	r5, #50424	; 0xc4f8
20004a56:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a5a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a5e:	1b76      	subs	r6, r6, r5
20004a60:	10b6      	asrs	r6, r6, #2
20004a62:	d006      	beq.n	20004a72 <__libc_init_array+0x26>
20004a64:	2400      	movs	r4, #0
20004a66:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a6a:	3401      	adds	r4, #1
20004a6c:	4798      	blx	r3
20004a6e:	42a6      	cmp	r6, r4
20004a70:	d8f9      	bhi.n	20004a66 <__libc_init_array+0x1a>
20004a72:	f24c 45f8 	movw	r5, #50424	; 0xc4f8
20004a76:	f24c 46fc 	movw	r6, #50428	; 0xc4fc
20004a7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004a7e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004a82:	1b76      	subs	r6, r6, r5
20004a84:	f007 fd2c 	bl	2000c4e0 <_init>
20004a88:	10b6      	asrs	r6, r6, #2
20004a8a:	d006      	beq.n	20004a9a <__libc_init_array+0x4e>
20004a8c:	2400      	movs	r4, #0
20004a8e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004a92:	3401      	adds	r4, #1
20004a94:	4798      	blx	r3
20004a96:	42a6      	cmp	r6, r4
20004a98:	d8f9      	bhi.n	20004a8e <__libc_init_array+0x42>
20004a9a:	bd70      	pop	{r4, r5, r6, pc}

20004a9c <free>:
20004a9c:	f24c 5338 	movw	r3, #50488	; 0xc538
20004aa0:	4601      	mov	r1, r0
20004aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004aa6:	6818      	ldr	r0, [r3, #0]
20004aa8:	f004 beda 	b.w	20009860 <_free_r>

20004aac <malloc>:
20004aac:	f24c 5338 	movw	r3, #50488	; 0xc538
20004ab0:	4601      	mov	r1, r0
20004ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ab6:	6818      	ldr	r0, [r3, #0]
20004ab8:	f000 b800 	b.w	20004abc <_malloc_r>

20004abc <_malloc_r>:
20004abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004ac0:	f101 040b 	add.w	r4, r1, #11
20004ac4:	2c16      	cmp	r4, #22
20004ac6:	b083      	sub	sp, #12
20004ac8:	4606      	mov	r6, r0
20004aca:	d82f      	bhi.n	20004b2c <_malloc_r+0x70>
20004acc:	2300      	movs	r3, #0
20004ace:	2410      	movs	r4, #16
20004ad0:	428c      	cmp	r4, r1
20004ad2:	bf2c      	ite	cs
20004ad4:	4619      	movcs	r1, r3
20004ad6:	f043 0101 	orrcc.w	r1, r3, #1
20004ada:	2900      	cmp	r1, #0
20004adc:	d130      	bne.n	20004b40 <_malloc_r+0x84>
20004ade:	4630      	mov	r0, r6
20004ae0:	f000 fbf0 	bl	200052c4 <__malloc_lock>
20004ae4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20004ae8:	d22e      	bcs.n	20004b48 <_malloc_r+0x8c>
20004aea:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20004aee:	f24c 652c 	movw	r5, #50732	; 0xc62c
20004af2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004af6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004afa:	68d3      	ldr	r3, [r2, #12]
20004afc:	4293      	cmp	r3, r2
20004afe:	f000 8206 	beq.w	20004f0e <_malloc_r+0x452>
20004b02:	685a      	ldr	r2, [r3, #4]
20004b04:	f103 0508 	add.w	r5, r3, #8
20004b08:	68d9      	ldr	r1, [r3, #12]
20004b0a:	4630      	mov	r0, r6
20004b0c:	f022 0c03 	bic.w	ip, r2, #3
20004b10:	689a      	ldr	r2, [r3, #8]
20004b12:	4463      	add	r3, ip
20004b14:	685c      	ldr	r4, [r3, #4]
20004b16:	608a      	str	r2, [r1, #8]
20004b18:	f044 0401 	orr.w	r4, r4, #1
20004b1c:	60d1      	str	r1, [r2, #12]
20004b1e:	605c      	str	r4, [r3, #4]
20004b20:	f000 fbd2 	bl	200052c8 <__malloc_unlock>
20004b24:	4628      	mov	r0, r5
20004b26:	b003      	add	sp, #12
20004b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004b2c:	f024 0407 	bic.w	r4, r4, #7
20004b30:	0fe3      	lsrs	r3, r4, #31
20004b32:	428c      	cmp	r4, r1
20004b34:	bf2c      	ite	cs
20004b36:	4619      	movcs	r1, r3
20004b38:	f043 0101 	orrcc.w	r1, r3, #1
20004b3c:	2900      	cmp	r1, #0
20004b3e:	d0ce      	beq.n	20004ade <_malloc_r+0x22>
20004b40:	230c      	movs	r3, #12
20004b42:	2500      	movs	r5, #0
20004b44:	6033      	str	r3, [r6, #0]
20004b46:	e7ed      	b.n	20004b24 <_malloc_r+0x68>
20004b48:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004b4c:	bf04      	itt	eq
20004b4e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20004b52:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20004b56:	f040 8090 	bne.w	20004c7a <_malloc_r+0x1be>
20004b5a:	f24c 652c 	movw	r5, #50732	; 0xc62c
20004b5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004b62:	1828      	adds	r0, r5, r0
20004b64:	68c3      	ldr	r3, [r0, #12]
20004b66:	4298      	cmp	r0, r3
20004b68:	d106      	bne.n	20004b78 <_malloc_r+0xbc>
20004b6a:	e00d      	b.n	20004b88 <_malloc_r+0xcc>
20004b6c:	2a00      	cmp	r2, #0
20004b6e:	f280 816f 	bge.w	20004e50 <_malloc_r+0x394>
20004b72:	68db      	ldr	r3, [r3, #12]
20004b74:	4298      	cmp	r0, r3
20004b76:	d007      	beq.n	20004b88 <_malloc_r+0xcc>
20004b78:	6859      	ldr	r1, [r3, #4]
20004b7a:	f021 0103 	bic.w	r1, r1, #3
20004b7e:	1b0a      	subs	r2, r1, r4
20004b80:	2a0f      	cmp	r2, #15
20004b82:	ddf3      	ble.n	20004b6c <_malloc_r+0xb0>
20004b84:	f10e 3eff 	add.w	lr, lr, #4294967295
20004b88:	f10e 0e01 	add.w	lr, lr, #1
20004b8c:	f24c 672c 	movw	r7, #50732	; 0xc62c
20004b90:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004b94:	f107 0108 	add.w	r1, r7, #8
20004b98:	688b      	ldr	r3, [r1, #8]
20004b9a:	4299      	cmp	r1, r3
20004b9c:	bf08      	it	eq
20004b9e:	687a      	ldreq	r2, [r7, #4]
20004ba0:	d026      	beq.n	20004bf0 <_malloc_r+0x134>
20004ba2:	685a      	ldr	r2, [r3, #4]
20004ba4:	f022 0c03 	bic.w	ip, r2, #3
20004ba8:	ebc4 020c 	rsb	r2, r4, ip
20004bac:	2a0f      	cmp	r2, #15
20004bae:	f300 8194 	bgt.w	20004eda <_malloc_r+0x41e>
20004bb2:	2a00      	cmp	r2, #0
20004bb4:	60c9      	str	r1, [r1, #12]
20004bb6:	6089      	str	r1, [r1, #8]
20004bb8:	f280 8099 	bge.w	20004cee <_malloc_r+0x232>
20004bbc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20004bc0:	f080 8165 	bcs.w	20004e8e <_malloc_r+0x3d2>
20004bc4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20004bc8:	f04f 0a01 	mov.w	sl, #1
20004bcc:	687a      	ldr	r2, [r7, #4]
20004bce:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20004bd2:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004bd6:	fa0a fc0c 	lsl.w	ip, sl, ip
20004bda:	60d8      	str	r0, [r3, #12]
20004bdc:	f8d0 8008 	ldr.w	r8, [r0, #8]
20004be0:	ea4c 0202 	orr.w	r2, ip, r2
20004be4:	607a      	str	r2, [r7, #4]
20004be6:	f8c3 8008 	str.w	r8, [r3, #8]
20004bea:	f8c8 300c 	str.w	r3, [r8, #12]
20004bee:	6083      	str	r3, [r0, #8]
20004bf0:	f04f 0c01 	mov.w	ip, #1
20004bf4:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004bf8:	fa0c fc03 	lsl.w	ip, ip, r3
20004bfc:	4594      	cmp	ip, r2
20004bfe:	f200 8082 	bhi.w	20004d06 <_malloc_r+0x24a>
20004c02:	ea12 0f0c 	tst.w	r2, ip
20004c06:	d108      	bne.n	20004c1a <_malloc_r+0x15e>
20004c08:	f02e 0e03 	bic.w	lr, lr, #3
20004c0c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004c10:	f10e 0e04 	add.w	lr, lr, #4
20004c14:	ea12 0f0c 	tst.w	r2, ip
20004c18:	d0f8      	beq.n	20004c0c <_malloc_r+0x150>
20004c1a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004c1e:	46f2      	mov	sl, lr
20004c20:	46c8      	mov	r8, r9
20004c22:	f8d8 300c 	ldr.w	r3, [r8, #12]
20004c26:	4598      	cmp	r8, r3
20004c28:	d107      	bne.n	20004c3a <_malloc_r+0x17e>
20004c2a:	e168      	b.n	20004efe <_malloc_r+0x442>
20004c2c:	2a00      	cmp	r2, #0
20004c2e:	f280 8178 	bge.w	20004f22 <_malloc_r+0x466>
20004c32:	68db      	ldr	r3, [r3, #12]
20004c34:	4598      	cmp	r8, r3
20004c36:	f000 8162 	beq.w	20004efe <_malloc_r+0x442>
20004c3a:	6858      	ldr	r0, [r3, #4]
20004c3c:	f020 0003 	bic.w	r0, r0, #3
20004c40:	1b02      	subs	r2, r0, r4
20004c42:	2a0f      	cmp	r2, #15
20004c44:	ddf2      	ble.n	20004c2c <_malloc_r+0x170>
20004c46:	461d      	mov	r5, r3
20004c48:	191f      	adds	r7, r3, r4
20004c4a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004c4e:	f044 0e01 	orr.w	lr, r4, #1
20004c52:	f855 4f08 	ldr.w	r4, [r5, #8]!
20004c56:	4630      	mov	r0, r6
20004c58:	50ba      	str	r2, [r7, r2]
20004c5a:	f042 0201 	orr.w	r2, r2, #1
20004c5e:	f8c3 e004 	str.w	lr, [r3, #4]
20004c62:	f8cc 4008 	str.w	r4, [ip, #8]
20004c66:	f8c4 c00c 	str.w	ip, [r4, #12]
20004c6a:	608f      	str	r7, [r1, #8]
20004c6c:	60cf      	str	r7, [r1, #12]
20004c6e:	607a      	str	r2, [r7, #4]
20004c70:	60b9      	str	r1, [r7, #8]
20004c72:	60f9      	str	r1, [r7, #12]
20004c74:	f000 fb28 	bl	200052c8 <__malloc_unlock>
20004c78:	e754      	b.n	20004b24 <_malloc_r+0x68>
20004c7a:	f1be 0f04 	cmp.w	lr, #4
20004c7e:	bf9e      	ittt	ls
20004c80:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20004c84:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004c88:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004c8c:	f67f af65 	bls.w	20004b5a <_malloc_r+0x9e>
20004c90:	f1be 0f14 	cmp.w	lr, #20
20004c94:	bf9c      	itt	ls
20004c96:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20004c9a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004c9e:	f67f af5c 	bls.w	20004b5a <_malloc_r+0x9e>
20004ca2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20004ca6:	bf9e      	ittt	ls
20004ca8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20004cac:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20004cb0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004cb4:	f67f af51 	bls.w	20004b5a <_malloc_r+0x9e>
20004cb8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20004cbc:	bf9e      	ittt	ls
20004cbe:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20004cc2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20004cc6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004cca:	f67f af46 	bls.w	20004b5a <_malloc_r+0x9e>
20004cce:	f240 5354 	movw	r3, #1364	; 0x554
20004cd2:	459e      	cmp	lr, r3
20004cd4:	bf95      	itete	ls
20004cd6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20004cda:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20004cde:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20004ce2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20004ce6:	bf98      	it	ls
20004ce8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004cec:	e735      	b.n	20004b5a <_malloc_r+0x9e>
20004cee:	eb03 020c 	add.w	r2, r3, ip
20004cf2:	f103 0508 	add.w	r5, r3, #8
20004cf6:	4630      	mov	r0, r6
20004cf8:	6853      	ldr	r3, [r2, #4]
20004cfa:	f043 0301 	orr.w	r3, r3, #1
20004cfe:	6053      	str	r3, [r2, #4]
20004d00:	f000 fae2 	bl	200052c8 <__malloc_unlock>
20004d04:	e70e      	b.n	20004b24 <_malloc_r+0x68>
20004d06:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004d0a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004d0e:	f023 0903 	bic.w	r9, r3, #3
20004d12:	ebc4 0209 	rsb	r2, r4, r9
20004d16:	454c      	cmp	r4, r9
20004d18:	bf94      	ite	ls
20004d1a:	2300      	movls	r3, #0
20004d1c:	2301      	movhi	r3, #1
20004d1e:	2a0f      	cmp	r2, #15
20004d20:	bfd8      	it	le
20004d22:	f043 0301 	orrle.w	r3, r3, #1
20004d26:	2b00      	cmp	r3, #0
20004d28:	f000 80a1 	beq.w	20004e6e <_malloc_r+0x3b2>
20004d2c:	f64c 2be0 	movw	fp, #51936	; 0xcae0
20004d30:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20004d34:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004d38:	f8db 3000 	ldr.w	r3, [fp]
20004d3c:	3310      	adds	r3, #16
20004d3e:	191b      	adds	r3, r3, r4
20004d40:	f1b2 3fff 	cmp.w	r2, #4294967295
20004d44:	d006      	beq.n	20004d54 <_malloc_r+0x298>
20004d46:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004d4a:	331f      	adds	r3, #31
20004d4c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004d50:	f023 031f 	bic.w	r3, r3, #31
20004d54:	4619      	mov	r1, r3
20004d56:	4630      	mov	r0, r6
20004d58:	9301      	str	r3, [sp, #4]
20004d5a:	f000 fb2d 	bl	200053b8 <_sbrk_r>
20004d5e:	9b01      	ldr	r3, [sp, #4]
20004d60:	f1b0 3fff 	cmp.w	r0, #4294967295
20004d64:	4682      	mov	sl, r0
20004d66:	f000 80f4 	beq.w	20004f52 <_malloc_r+0x496>
20004d6a:	eb08 0109 	add.w	r1, r8, r9
20004d6e:	4281      	cmp	r1, r0
20004d70:	f200 80ec 	bhi.w	20004f4c <_malloc_r+0x490>
20004d74:	f8db 2004 	ldr.w	r2, [fp, #4]
20004d78:	189a      	adds	r2, r3, r2
20004d7a:	4551      	cmp	r1, sl
20004d7c:	f8cb 2004 	str.w	r2, [fp, #4]
20004d80:	f000 8145 	beq.w	2000500e <_malloc_r+0x552>
20004d84:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004d88:	f24c 602c 	movw	r0, #50732	; 0xc62c
20004d8c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004d90:	f1b5 3fff 	cmp.w	r5, #4294967295
20004d94:	bf08      	it	eq
20004d96:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20004d9a:	d003      	beq.n	20004da4 <_malloc_r+0x2e8>
20004d9c:	4452      	add	r2, sl
20004d9e:	1a51      	subs	r1, r2, r1
20004da0:	f8cb 1004 	str.w	r1, [fp, #4]
20004da4:	f01a 0507 	ands.w	r5, sl, #7
20004da8:	4630      	mov	r0, r6
20004daa:	bf17      	itett	ne
20004dac:	f1c5 0508 	rsbne	r5, r5, #8
20004db0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20004db4:	44aa      	addne	sl, r5
20004db6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20004dba:	4453      	add	r3, sl
20004dbc:	051b      	lsls	r3, r3, #20
20004dbe:	0d1b      	lsrs	r3, r3, #20
20004dc0:	1aed      	subs	r5, r5, r3
20004dc2:	4629      	mov	r1, r5
20004dc4:	f000 faf8 	bl	200053b8 <_sbrk_r>
20004dc8:	f1b0 3fff 	cmp.w	r0, #4294967295
20004dcc:	f000 812c 	beq.w	20005028 <_malloc_r+0x56c>
20004dd0:	ebca 0100 	rsb	r1, sl, r0
20004dd4:	1949      	adds	r1, r1, r5
20004dd6:	f041 0101 	orr.w	r1, r1, #1
20004dda:	f8db 2004 	ldr.w	r2, [fp, #4]
20004dde:	f64c 23e0 	movw	r3, #51936	; 0xcae0
20004de2:	f8c7 a008 	str.w	sl, [r7, #8]
20004de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004dea:	18aa      	adds	r2, r5, r2
20004dec:	45b8      	cmp	r8, r7
20004dee:	f8cb 2004 	str.w	r2, [fp, #4]
20004df2:	f8ca 1004 	str.w	r1, [sl, #4]
20004df6:	d017      	beq.n	20004e28 <_malloc_r+0x36c>
20004df8:	f1b9 0f0f 	cmp.w	r9, #15
20004dfc:	f240 80df 	bls.w	20004fbe <_malloc_r+0x502>
20004e00:	f1a9 010c 	sub.w	r1, r9, #12
20004e04:	2505      	movs	r5, #5
20004e06:	f021 0107 	bic.w	r1, r1, #7
20004e0a:	eb08 0001 	add.w	r0, r8, r1
20004e0e:	290f      	cmp	r1, #15
20004e10:	6085      	str	r5, [r0, #8]
20004e12:	6045      	str	r5, [r0, #4]
20004e14:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004e18:	f000 0001 	and.w	r0, r0, #1
20004e1c:	ea41 0000 	orr.w	r0, r1, r0
20004e20:	f8c8 0004 	str.w	r0, [r8, #4]
20004e24:	f200 80ac 	bhi.w	20004f80 <_malloc_r+0x4c4>
20004e28:	46d0      	mov	r8, sl
20004e2a:	f64c 23e0 	movw	r3, #51936	; 0xcae0
20004e2e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e36:	428a      	cmp	r2, r1
20004e38:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004e3c:	bf88      	it	hi
20004e3e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004e40:	f64c 23e0 	movw	r3, #51936	; 0xcae0
20004e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e48:	428a      	cmp	r2, r1
20004e4a:	bf88      	it	hi
20004e4c:	631a      	strhi	r2, [r3, #48]	; 0x30
20004e4e:	e082      	b.n	20004f56 <_malloc_r+0x49a>
20004e50:	185c      	adds	r4, r3, r1
20004e52:	689a      	ldr	r2, [r3, #8]
20004e54:	68d9      	ldr	r1, [r3, #12]
20004e56:	4630      	mov	r0, r6
20004e58:	6866      	ldr	r6, [r4, #4]
20004e5a:	f103 0508 	add.w	r5, r3, #8
20004e5e:	608a      	str	r2, [r1, #8]
20004e60:	f046 0301 	orr.w	r3, r6, #1
20004e64:	60d1      	str	r1, [r2, #12]
20004e66:	6063      	str	r3, [r4, #4]
20004e68:	f000 fa2e 	bl	200052c8 <__malloc_unlock>
20004e6c:	e65a      	b.n	20004b24 <_malloc_r+0x68>
20004e6e:	eb08 0304 	add.w	r3, r8, r4
20004e72:	f042 0201 	orr.w	r2, r2, #1
20004e76:	f044 0401 	orr.w	r4, r4, #1
20004e7a:	4630      	mov	r0, r6
20004e7c:	f8c8 4004 	str.w	r4, [r8, #4]
20004e80:	f108 0508 	add.w	r5, r8, #8
20004e84:	605a      	str	r2, [r3, #4]
20004e86:	60bb      	str	r3, [r7, #8]
20004e88:	f000 fa1e 	bl	200052c8 <__malloc_unlock>
20004e8c:	e64a      	b.n	20004b24 <_malloc_r+0x68>
20004e8e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004e92:	2a04      	cmp	r2, #4
20004e94:	d954      	bls.n	20004f40 <_malloc_r+0x484>
20004e96:	2a14      	cmp	r2, #20
20004e98:	f200 8089 	bhi.w	20004fae <_malloc_r+0x4f2>
20004e9c:	325b      	adds	r2, #91	; 0x5b
20004e9e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004ea2:	44a8      	add	r8, r5
20004ea4:	f24c 672c 	movw	r7, #50732	; 0xc62c
20004ea8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004eac:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004eb0:	4540      	cmp	r0, r8
20004eb2:	d103      	bne.n	20004ebc <_malloc_r+0x400>
20004eb4:	e06f      	b.n	20004f96 <_malloc_r+0x4da>
20004eb6:	6880      	ldr	r0, [r0, #8]
20004eb8:	4580      	cmp	r8, r0
20004eba:	d004      	beq.n	20004ec6 <_malloc_r+0x40a>
20004ebc:	6842      	ldr	r2, [r0, #4]
20004ebe:	f022 0203 	bic.w	r2, r2, #3
20004ec2:	4594      	cmp	ip, r2
20004ec4:	d3f7      	bcc.n	20004eb6 <_malloc_r+0x3fa>
20004ec6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004eca:	f8c3 c00c 	str.w	ip, [r3, #12]
20004ece:	6098      	str	r0, [r3, #8]
20004ed0:	687a      	ldr	r2, [r7, #4]
20004ed2:	60c3      	str	r3, [r0, #12]
20004ed4:	f8cc 3008 	str.w	r3, [ip, #8]
20004ed8:	e68a      	b.n	20004bf0 <_malloc_r+0x134>
20004eda:	191f      	adds	r7, r3, r4
20004edc:	4630      	mov	r0, r6
20004ede:	f044 0401 	orr.w	r4, r4, #1
20004ee2:	60cf      	str	r7, [r1, #12]
20004ee4:	605c      	str	r4, [r3, #4]
20004ee6:	f103 0508 	add.w	r5, r3, #8
20004eea:	50ba      	str	r2, [r7, r2]
20004eec:	f042 0201 	orr.w	r2, r2, #1
20004ef0:	608f      	str	r7, [r1, #8]
20004ef2:	607a      	str	r2, [r7, #4]
20004ef4:	60b9      	str	r1, [r7, #8]
20004ef6:	60f9      	str	r1, [r7, #12]
20004ef8:	f000 f9e6 	bl	200052c8 <__malloc_unlock>
20004efc:	e612      	b.n	20004b24 <_malloc_r+0x68>
20004efe:	f10a 0a01 	add.w	sl, sl, #1
20004f02:	f01a 0f03 	tst.w	sl, #3
20004f06:	d05f      	beq.n	20004fc8 <_malloc_r+0x50c>
20004f08:	f103 0808 	add.w	r8, r3, #8
20004f0c:	e689      	b.n	20004c22 <_malloc_r+0x166>
20004f0e:	f103 0208 	add.w	r2, r3, #8
20004f12:	68d3      	ldr	r3, [r2, #12]
20004f14:	429a      	cmp	r2, r3
20004f16:	bf08      	it	eq
20004f18:	f10e 0e02 	addeq.w	lr, lr, #2
20004f1c:	f43f ae36 	beq.w	20004b8c <_malloc_r+0xd0>
20004f20:	e5ef      	b.n	20004b02 <_malloc_r+0x46>
20004f22:	461d      	mov	r5, r3
20004f24:	1819      	adds	r1, r3, r0
20004f26:	68da      	ldr	r2, [r3, #12]
20004f28:	4630      	mov	r0, r6
20004f2a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004f2e:	684c      	ldr	r4, [r1, #4]
20004f30:	6093      	str	r3, [r2, #8]
20004f32:	f044 0401 	orr.w	r4, r4, #1
20004f36:	60da      	str	r2, [r3, #12]
20004f38:	604c      	str	r4, [r1, #4]
20004f3a:	f000 f9c5 	bl	200052c8 <__malloc_unlock>
20004f3e:	e5f1      	b.n	20004b24 <_malloc_r+0x68>
20004f40:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004f44:	3238      	adds	r2, #56	; 0x38
20004f46:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004f4a:	e7aa      	b.n	20004ea2 <_malloc_r+0x3e6>
20004f4c:	45b8      	cmp	r8, r7
20004f4e:	f43f af11 	beq.w	20004d74 <_malloc_r+0x2b8>
20004f52:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004f56:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004f5a:	f022 0203 	bic.w	r2, r2, #3
20004f5e:	4294      	cmp	r4, r2
20004f60:	bf94      	ite	ls
20004f62:	2300      	movls	r3, #0
20004f64:	2301      	movhi	r3, #1
20004f66:	1b12      	subs	r2, r2, r4
20004f68:	2a0f      	cmp	r2, #15
20004f6a:	bfd8      	it	le
20004f6c:	f043 0301 	orrle.w	r3, r3, #1
20004f70:	2b00      	cmp	r3, #0
20004f72:	f43f af7c 	beq.w	20004e6e <_malloc_r+0x3b2>
20004f76:	4630      	mov	r0, r6
20004f78:	2500      	movs	r5, #0
20004f7a:	f000 f9a5 	bl	200052c8 <__malloc_unlock>
20004f7e:	e5d1      	b.n	20004b24 <_malloc_r+0x68>
20004f80:	f108 0108 	add.w	r1, r8, #8
20004f84:	4630      	mov	r0, r6
20004f86:	9301      	str	r3, [sp, #4]
20004f88:	f004 fc6a 	bl	20009860 <_free_r>
20004f8c:	9b01      	ldr	r3, [sp, #4]
20004f8e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004f92:	685a      	ldr	r2, [r3, #4]
20004f94:	e749      	b.n	20004e2a <_malloc_r+0x36e>
20004f96:	f04f 0a01 	mov.w	sl, #1
20004f9a:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004f9e:	1092      	asrs	r2, r2, #2
20004fa0:	4684      	mov	ip, r0
20004fa2:	fa0a f202 	lsl.w	r2, sl, r2
20004fa6:	ea48 0202 	orr.w	r2, r8, r2
20004faa:	607a      	str	r2, [r7, #4]
20004fac:	e78d      	b.n	20004eca <_malloc_r+0x40e>
20004fae:	2a54      	cmp	r2, #84	; 0x54
20004fb0:	d824      	bhi.n	20004ffc <_malloc_r+0x540>
20004fb2:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004fb6:	326e      	adds	r2, #110	; 0x6e
20004fb8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004fbc:	e771      	b.n	20004ea2 <_malloc_r+0x3e6>
20004fbe:	2301      	movs	r3, #1
20004fc0:	46d0      	mov	r8, sl
20004fc2:	f8ca 3004 	str.w	r3, [sl, #4]
20004fc6:	e7c6      	b.n	20004f56 <_malloc_r+0x49a>
20004fc8:	464a      	mov	r2, r9
20004fca:	f01e 0f03 	tst.w	lr, #3
20004fce:	4613      	mov	r3, r2
20004fd0:	f10e 3eff 	add.w	lr, lr, #4294967295
20004fd4:	d033      	beq.n	2000503e <_malloc_r+0x582>
20004fd6:	f853 2908 	ldr.w	r2, [r3], #-8
20004fda:	429a      	cmp	r2, r3
20004fdc:	d0f5      	beq.n	20004fca <_malloc_r+0x50e>
20004fde:	687b      	ldr	r3, [r7, #4]
20004fe0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004fe4:	459c      	cmp	ip, r3
20004fe6:	f63f ae8e 	bhi.w	20004d06 <_malloc_r+0x24a>
20004fea:	f1bc 0f00 	cmp.w	ip, #0
20004fee:	f43f ae8a 	beq.w	20004d06 <_malloc_r+0x24a>
20004ff2:	ea1c 0f03 	tst.w	ip, r3
20004ff6:	d027      	beq.n	20005048 <_malloc_r+0x58c>
20004ff8:	46d6      	mov	lr, sl
20004ffa:	e60e      	b.n	20004c1a <_malloc_r+0x15e>
20004ffc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20005000:	d815      	bhi.n	2000502e <_malloc_r+0x572>
20005002:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20005006:	3277      	adds	r2, #119	; 0x77
20005008:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000500c:	e749      	b.n	20004ea2 <_malloc_r+0x3e6>
2000500e:	0508      	lsls	r0, r1, #20
20005010:	0d00      	lsrs	r0, r0, #20
20005012:	2800      	cmp	r0, #0
20005014:	f47f aeb6 	bne.w	20004d84 <_malloc_r+0x2c8>
20005018:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000501c:	444b      	add	r3, r9
2000501e:	f043 0301 	orr.w	r3, r3, #1
20005022:	f8c8 3004 	str.w	r3, [r8, #4]
20005026:	e700      	b.n	20004e2a <_malloc_r+0x36e>
20005028:	2101      	movs	r1, #1
2000502a:	2500      	movs	r5, #0
2000502c:	e6d5      	b.n	20004dda <_malloc_r+0x31e>
2000502e:	f240 5054 	movw	r0, #1364	; 0x554
20005032:	4282      	cmp	r2, r0
20005034:	d90d      	bls.n	20005052 <_malloc_r+0x596>
20005036:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
2000503a:	227e      	movs	r2, #126	; 0x7e
2000503c:	e731      	b.n	20004ea2 <_malloc_r+0x3e6>
2000503e:	687b      	ldr	r3, [r7, #4]
20005040:	ea23 030c 	bic.w	r3, r3, ip
20005044:	607b      	str	r3, [r7, #4]
20005046:	e7cb      	b.n	20004fe0 <_malloc_r+0x524>
20005048:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000504c:	f10a 0a04 	add.w	sl, sl, #4
20005050:	e7cf      	b.n	20004ff2 <_malloc_r+0x536>
20005052:	ea4f 429c 	mov.w	r2, ip, lsr #18
20005056:	327c      	adds	r2, #124	; 0x7c
20005058:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000505c:	e721      	b.n	20004ea2 <_malloc_r+0x3e6>
2000505e:	bf00      	nop

20005060 <memcpy>:
20005060:	2a03      	cmp	r2, #3
20005062:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20005066:	d80b      	bhi.n	20005080 <memcpy+0x20>
20005068:	b13a      	cbz	r2, 2000507a <memcpy+0x1a>
2000506a:	2300      	movs	r3, #0
2000506c:	f811 c003 	ldrb.w	ip, [r1, r3]
20005070:	f800 c003 	strb.w	ip, [r0, r3]
20005074:	3301      	adds	r3, #1
20005076:	4293      	cmp	r3, r2
20005078:	d1f8      	bne.n	2000506c <memcpy+0xc>
2000507a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000507e:	4770      	bx	lr
20005080:	1882      	adds	r2, r0, r2
20005082:	460c      	mov	r4, r1
20005084:	4603      	mov	r3, r0
20005086:	e003      	b.n	20005090 <memcpy+0x30>
20005088:	f814 1c01 	ldrb.w	r1, [r4, #-1]
2000508c:	f803 1c01 	strb.w	r1, [r3, #-1]
20005090:	f003 0603 	and.w	r6, r3, #3
20005094:	4619      	mov	r1, r3
20005096:	46a4      	mov	ip, r4
20005098:	3301      	adds	r3, #1
2000509a:	3401      	adds	r4, #1
2000509c:	2e00      	cmp	r6, #0
2000509e:	d1f3      	bne.n	20005088 <memcpy+0x28>
200050a0:	f01c 0403 	ands.w	r4, ip, #3
200050a4:	4663      	mov	r3, ip
200050a6:	bf08      	it	eq
200050a8:	ebc1 0c02 	rsbeq	ip, r1, r2
200050ac:	d068      	beq.n	20005180 <memcpy+0x120>
200050ae:	4265      	negs	r5, r4
200050b0:	f1c4 0a04 	rsb	sl, r4, #4
200050b4:	eb0c 0705 	add.w	r7, ip, r5
200050b8:	4633      	mov	r3, r6
200050ba:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200050be:	f85c 6005 	ldr.w	r6, [ip, r5]
200050c2:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200050c6:	1a55      	subs	r5, r2, r1
200050c8:	e008      	b.n	200050dc <memcpy+0x7c>
200050ca:	f857 4f04 	ldr.w	r4, [r7, #4]!
200050ce:	4626      	mov	r6, r4
200050d0:	fa04 f40a 	lsl.w	r4, r4, sl
200050d4:	ea49 0404 	orr.w	r4, r9, r4
200050d8:	50cc      	str	r4, [r1, r3]
200050da:	3304      	adds	r3, #4
200050dc:	185c      	adds	r4, r3, r1
200050de:	2d03      	cmp	r5, #3
200050e0:	fa26 f908 	lsr.w	r9, r6, r8
200050e4:	f1a5 0504 	sub.w	r5, r5, #4
200050e8:	eb0c 0603 	add.w	r6, ip, r3
200050ec:	dced      	bgt.n	200050ca <memcpy+0x6a>
200050ee:	2300      	movs	r3, #0
200050f0:	e002      	b.n	200050f8 <memcpy+0x98>
200050f2:	5cf1      	ldrb	r1, [r6, r3]
200050f4:	54e1      	strb	r1, [r4, r3]
200050f6:	3301      	adds	r3, #1
200050f8:	1919      	adds	r1, r3, r4
200050fa:	4291      	cmp	r1, r2
200050fc:	d3f9      	bcc.n	200050f2 <memcpy+0x92>
200050fe:	e7bc      	b.n	2000507a <memcpy+0x1a>
20005100:	f853 4c40 	ldr.w	r4, [r3, #-64]
20005104:	f841 4c40 	str.w	r4, [r1, #-64]
20005108:	f853 4c3c 	ldr.w	r4, [r3, #-60]
2000510c:	f841 4c3c 	str.w	r4, [r1, #-60]
20005110:	f853 4c38 	ldr.w	r4, [r3, #-56]
20005114:	f841 4c38 	str.w	r4, [r1, #-56]
20005118:	f853 4c34 	ldr.w	r4, [r3, #-52]
2000511c:	f841 4c34 	str.w	r4, [r1, #-52]
20005120:	f853 4c30 	ldr.w	r4, [r3, #-48]
20005124:	f841 4c30 	str.w	r4, [r1, #-48]
20005128:	f853 4c2c 	ldr.w	r4, [r3, #-44]
2000512c:	f841 4c2c 	str.w	r4, [r1, #-44]
20005130:	f853 4c28 	ldr.w	r4, [r3, #-40]
20005134:	f841 4c28 	str.w	r4, [r1, #-40]
20005138:	f853 4c24 	ldr.w	r4, [r3, #-36]
2000513c:	f841 4c24 	str.w	r4, [r1, #-36]
20005140:	f853 4c20 	ldr.w	r4, [r3, #-32]
20005144:	f841 4c20 	str.w	r4, [r1, #-32]
20005148:	f853 4c1c 	ldr.w	r4, [r3, #-28]
2000514c:	f841 4c1c 	str.w	r4, [r1, #-28]
20005150:	f853 4c18 	ldr.w	r4, [r3, #-24]
20005154:	f841 4c18 	str.w	r4, [r1, #-24]
20005158:	f853 4c14 	ldr.w	r4, [r3, #-20]
2000515c:	f841 4c14 	str.w	r4, [r1, #-20]
20005160:	f853 4c10 	ldr.w	r4, [r3, #-16]
20005164:	f841 4c10 	str.w	r4, [r1, #-16]
20005168:	f853 4c0c 	ldr.w	r4, [r3, #-12]
2000516c:	f841 4c0c 	str.w	r4, [r1, #-12]
20005170:	f853 4c08 	ldr.w	r4, [r3, #-8]
20005174:	f841 4c08 	str.w	r4, [r1, #-8]
20005178:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000517c:	f841 4c04 	str.w	r4, [r1, #-4]
20005180:	461c      	mov	r4, r3
20005182:	460d      	mov	r5, r1
20005184:	3340      	adds	r3, #64	; 0x40
20005186:	3140      	adds	r1, #64	; 0x40
20005188:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
2000518c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20005190:	dcb6      	bgt.n	20005100 <memcpy+0xa0>
20005192:	4621      	mov	r1, r4
20005194:	462b      	mov	r3, r5
20005196:	1b54      	subs	r4, r2, r5
20005198:	e00f      	b.n	200051ba <memcpy+0x15a>
2000519a:	f851 5c10 	ldr.w	r5, [r1, #-16]
2000519e:	f843 5c10 	str.w	r5, [r3, #-16]
200051a2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200051a6:	f843 5c0c 	str.w	r5, [r3, #-12]
200051aa:	f851 5c08 	ldr.w	r5, [r1, #-8]
200051ae:	f843 5c08 	str.w	r5, [r3, #-8]
200051b2:	f851 5c04 	ldr.w	r5, [r1, #-4]
200051b6:	f843 5c04 	str.w	r5, [r3, #-4]
200051ba:	2c0f      	cmp	r4, #15
200051bc:	460d      	mov	r5, r1
200051be:	469c      	mov	ip, r3
200051c0:	f101 0110 	add.w	r1, r1, #16
200051c4:	f103 0310 	add.w	r3, r3, #16
200051c8:	f1a4 0410 	sub.w	r4, r4, #16
200051cc:	dce5      	bgt.n	2000519a <memcpy+0x13a>
200051ce:	ebcc 0102 	rsb	r1, ip, r2
200051d2:	2300      	movs	r3, #0
200051d4:	e003      	b.n	200051de <memcpy+0x17e>
200051d6:	58ec      	ldr	r4, [r5, r3]
200051d8:	f84c 4003 	str.w	r4, [ip, r3]
200051dc:	3304      	adds	r3, #4
200051de:	195e      	adds	r6, r3, r5
200051e0:	2903      	cmp	r1, #3
200051e2:	eb03 040c 	add.w	r4, r3, ip
200051e6:	f1a1 0104 	sub.w	r1, r1, #4
200051ea:	dcf4      	bgt.n	200051d6 <memcpy+0x176>
200051ec:	e77f      	b.n	200050ee <memcpy+0x8e>
200051ee:	bf00      	nop

200051f0 <memset>:
200051f0:	2a03      	cmp	r2, #3
200051f2:	b2c9      	uxtb	r1, r1
200051f4:	b430      	push	{r4, r5}
200051f6:	d807      	bhi.n	20005208 <memset+0x18>
200051f8:	b122      	cbz	r2, 20005204 <memset+0x14>
200051fa:	2300      	movs	r3, #0
200051fc:	54c1      	strb	r1, [r0, r3]
200051fe:	3301      	adds	r3, #1
20005200:	4293      	cmp	r3, r2
20005202:	d1fb      	bne.n	200051fc <memset+0xc>
20005204:	bc30      	pop	{r4, r5}
20005206:	4770      	bx	lr
20005208:	eb00 0c02 	add.w	ip, r0, r2
2000520c:	4603      	mov	r3, r0
2000520e:	e001      	b.n	20005214 <memset+0x24>
20005210:	f803 1c01 	strb.w	r1, [r3, #-1]
20005214:	f003 0403 	and.w	r4, r3, #3
20005218:	461a      	mov	r2, r3
2000521a:	3301      	adds	r3, #1
2000521c:	2c00      	cmp	r4, #0
2000521e:	d1f7      	bne.n	20005210 <memset+0x20>
20005220:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20005224:	ebc2 040c 	rsb	r4, r2, ip
20005228:	fb03 f301 	mul.w	r3, r3, r1
2000522c:	e01f      	b.n	2000526e <memset+0x7e>
2000522e:	f842 3c40 	str.w	r3, [r2, #-64]
20005232:	f842 3c3c 	str.w	r3, [r2, #-60]
20005236:	f842 3c38 	str.w	r3, [r2, #-56]
2000523a:	f842 3c34 	str.w	r3, [r2, #-52]
2000523e:	f842 3c30 	str.w	r3, [r2, #-48]
20005242:	f842 3c2c 	str.w	r3, [r2, #-44]
20005246:	f842 3c28 	str.w	r3, [r2, #-40]
2000524a:	f842 3c24 	str.w	r3, [r2, #-36]
2000524e:	f842 3c20 	str.w	r3, [r2, #-32]
20005252:	f842 3c1c 	str.w	r3, [r2, #-28]
20005256:	f842 3c18 	str.w	r3, [r2, #-24]
2000525a:	f842 3c14 	str.w	r3, [r2, #-20]
2000525e:	f842 3c10 	str.w	r3, [r2, #-16]
20005262:	f842 3c0c 	str.w	r3, [r2, #-12]
20005266:	f842 3c08 	str.w	r3, [r2, #-8]
2000526a:	f842 3c04 	str.w	r3, [r2, #-4]
2000526e:	4615      	mov	r5, r2
20005270:	3240      	adds	r2, #64	; 0x40
20005272:	2c3f      	cmp	r4, #63	; 0x3f
20005274:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20005278:	dcd9      	bgt.n	2000522e <memset+0x3e>
2000527a:	462a      	mov	r2, r5
2000527c:	ebc5 040c 	rsb	r4, r5, ip
20005280:	e007      	b.n	20005292 <memset+0xa2>
20005282:	f842 3c10 	str.w	r3, [r2, #-16]
20005286:	f842 3c0c 	str.w	r3, [r2, #-12]
2000528a:	f842 3c08 	str.w	r3, [r2, #-8]
2000528e:	f842 3c04 	str.w	r3, [r2, #-4]
20005292:	4615      	mov	r5, r2
20005294:	3210      	adds	r2, #16
20005296:	2c0f      	cmp	r4, #15
20005298:	f1a4 0410 	sub.w	r4, r4, #16
2000529c:	dcf1      	bgt.n	20005282 <memset+0x92>
2000529e:	462a      	mov	r2, r5
200052a0:	ebc5 050c 	rsb	r5, r5, ip
200052a4:	e001      	b.n	200052aa <memset+0xba>
200052a6:	f842 3c04 	str.w	r3, [r2, #-4]
200052aa:	4614      	mov	r4, r2
200052ac:	3204      	adds	r2, #4
200052ae:	2d03      	cmp	r5, #3
200052b0:	f1a5 0504 	sub.w	r5, r5, #4
200052b4:	dcf7      	bgt.n	200052a6 <memset+0xb6>
200052b6:	e001      	b.n	200052bc <memset+0xcc>
200052b8:	f804 1b01 	strb.w	r1, [r4], #1
200052bc:	4564      	cmp	r4, ip
200052be:	d3fb      	bcc.n	200052b8 <memset+0xc8>
200052c0:	e7a0      	b.n	20005204 <memset+0x14>
200052c2:	bf00      	nop

200052c4 <__malloc_lock>:
200052c4:	4770      	bx	lr
200052c6:	bf00      	nop

200052c8 <__malloc_unlock>:
200052c8:	4770      	bx	lr
200052ca:	bf00      	nop

200052cc <printf>:
200052cc:	b40f      	push	{r0, r1, r2, r3}
200052ce:	f24c 5338 	movw	r3, #50488	; 0xc538
200052d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200052d6:	b510      	push	{r4, lr}
200052d8:	681c      	ldr	r4, [r3, #0]
200052da:	b082      	sub	sp, #8
200052dc:	b124      	cbz	r4, 200052e8 <printf+0x1c>
200052de:	69a3      	ldr	r3, [r4, #24]
200052e0:	b913      	cbnz	r3, 200052e8 <printf+0x1c>
200052e2:	4620      	mov	r0, r4
200052e4:	f004 fa38 	bl	20009758 <__sinit>
200052e8:	4620      	mov	r0, r4
200052ea:	ac05      	add	r4, sp, #20
200052ec:	9a04      	ldr	r2, [sp, #16]
200052ee:	4623      	mov	r3, r4
200052f0:	6881      	ldr	r1, [r0, #8]
200052f2:	9401      	str	r4, [sp, #4]
200052f4:	f001 fbd0 	bl	20006a98 <_vfprintf_r>
200052f8:	b002      	add	sp, #8
200052fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200052fe:	b004      	add	sp, #16
20005300:	4770      	bx	lr
20005302:	bf00      	nop

20005304 <_printf_r>:
20005304:	b40e      	push	{r1, r2, r3}
20005306:	b510      	push	{r4, lr}
20005308:	4604      	mov	r4, r0
2000530a:	b083      	sub	sp, #12
2000530c:	b118      	cbz	r0, 20005316 <_printf_r+0x12>
2000530e:	6983      	ldr	r3, [r0, #24]
20005310:	b90b      	cbnz	r3, 20005316 <_printf_r+0x12>
20005312:	f004 fa21 	bl	20009758 <__sinit>
20005316:	4620      	mov	r0, r4
20005318:	ac06      	add	r4, sp, #24
2000531a:	9a05      	ldr	r2, [sp, #20]
2000531c:	4623      	mov	r3, r4
2000531e:	6881      	ldr	r1, [r0, #8]
20005320:	9401      	str	r4, [sp, #4]
20005322:	f001 fbb9 	bl	20006a98 <_vfprintf_r>
20005326:	b003      	add	sp, #12
20005328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
2000532c:	b003      	add	sp, #12
2000532e:	4770      	bx	lr

20005330 <_puts_r>:
20005330:	b530      	push	{r4, r5, lr}
20005332:	4604      	mov	r4, r0
20005334:	b089      	sub	sp, #36	; 0x24
20005336:	4608      	mov	r0, r1
20005338:	460d      	mov	r5, r1
2000533a:	f000 f89b 	bl	20005474 <strlen>
2000533e:	f64b 63b4 	movw	r3, #48820	; 0xbeb4
20005342:	9501      	str	r5, [sp, #4]
20005344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005348:	9303      	str	r3, [sp, #12]
2000534a:	9002      	str	r0, [sp, #8]
2000534c:	1c43      	adds	r3, r0, #1
2000534e:	9307      	str	r3, [sp, #28]
20005350:	2301      	movs	r3, #1
20005352:	9304      	str	r3, [sp, #16]
20005354:	ab01      	add	r3, sp, #4
20005356:	9305      	str	r3, [sp, #20]
20005358:	2302      	movs	r3, #2
2000535a:	9306      	str	r3, [sp, #24]
2000535c:	b10c      	cbz	r4, 20005362 <_puts_r+0x32>
2000535e:	69a3      	ldr	r3, [r4, #24]
20005360:	b1eb      	cbz	r3, 2000539e <_puts_r+0x6e>
20005362:	f24c 5338 	movw	r3, #50488	; 0xc538
20005366:	4620      	mov	r0, r4
20005368:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000536c:	681b      	ldr	r3, [r3, #0]
2000536e:	689b      	ldr	r3, [r3, #8]
20005370:	899a      	ldrh	r2, [r3, #12]
20005372:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20005376:	bf01      	itttt	eq
20005378:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
2000537c:	819a      	strheq	r2, [r3, #12]
2000537e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20005380:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20005384:	68a1      	ldr	r1, [r4, #8]
20005386:	bf08      	it	eq
20005388:	665a      	streq	r2, [r3, #100]	; 0x64
2000538a:	aa05      	add	r2, sp, #20
2000538c:	f004 fb48 	bl	20009a20 <__sfvwrite_r>
20005390:	2800      	cmp	r0, #0
20005392:	bf14      	ite	ne
20005394:	f04f 30ff 	movne.w	r0, #4294967295
20005398:	200a      	moveq	r0, #10
2000539a:	b009      	add	sp, #36	; 0x24
2000539c:	bd30      	pop	{r4, r5, pc}
2000539e:	4620      	mov	r0, r4
200053a0:	f004 f9da 	bl	20009758 <__sinit>
200053a4:	e7dd      	b.n	20005362 <_puts_r+0x32>
200053a6:	bf00      	nop

200053a8 <puts>:
200053a8:	f24c 5338 	movw	r3, #50488	; 0xc538
200053ac:	4601      	mov	r1, r0
200053ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053b2:	6818      	ldr	r0, [r3, #0]
200053b4:	e7bc      	b.n	20005330 <_puts_r>
200053b6:	bf00      	nop

200053b8 <_sbrk_r>:
200053b8:	b538      	push	{r3, r4, r5, lr}
200053ba:	f64c 4480 	movw	r4, #52352	; 0xcc80
200053be:	f2c2 0400 	movt	r4, #8192	; 0x2000
200053c2:	4605      	mov	r5, r0
200053c4:	4608      	mov	r0, r1
200053c6:	2300      	movs	r3, #0
200053c8:	6023      	str	r3, [r4, #0]
200053ca:	f7fc feeb 	bl	200021a4 <_sbrk>
200053ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200053d2:	d000      	beq.n	200053d6 <_sbrk_r+0x1e>
200053d4:	bd38      	pop	{r3, r4, r5, pc}
200053d6:	6823      	ldr	r3, [r4, #0]
200053d8:	2b00      	cmp	r3, #0
200053da:	d0fb      	beq.n	200053d4 <_sbrk_r+0x1c>
200053dc:	602b      	str	r3, [r5, #0]
200053de:	bd38      	pop	{r3, r4, r5, pc}

200053e0 <sprintf>:
200053e0:	b40e      	push	{r1, r2, r3}
200053e2:	f24c 5338 	movw	r3, #50488	; 0xc538
200053e6:	b530      	push	{r4, r5, lr}
200053e8:	b09c      	sub	sp, #112	; 0x70
200053ea:	ac1f      	add	r4, sp, #124	; 0x7c
200053ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053f0:	4605      	mov	r5, r0
200053f2:	a901      	add	r1, sp, #4
200053f4:	f854 2b04 	ldr.w	r2, [r4], #4
200053f8:	f04f 3cff 	mov.w	ip, #4294967295
200053fc:	6818      	ldr	r0, [r3, #0]
200053fe:	f44f 7302 	mov.w	r3, #520	; 0x208
20005402:	f8ad 3010 	strh.w	r3, [sp, #16]
20005406:	4623      	mov	r3, r4
20005408:	9505      	str	r5, [sp, #20]
2000540a:	9501      	str	r5, [sp, #4]
2000540c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20005410:	f8ad c012 	strh.w	ip, [sp, #18]
20005414:	9506      	str	r5, [sp, #24]
20005416:	9503      	str	r5, [sp, #12]
20005418:	941b      	str	r4, [sp, #108]	; 0x6c
2000541a:	f000 f8e9 	bl	200055f0 <_svfprintf_r>
2000541e:	9b01      	ldr	r3, [sp, #4]
20005420:	2200      	movs	r2, #0
20005422:	701a      	strb	r2, [r3, #0]
20005424:	b01c      	add	sp, #112	; 0x70
20005426:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
2000542a:	b003      	add	sp, #12
2000542c:	4770      	bx	lr
2000542e:	bf00      	nop

20005430 <_sprintf_r>:
20005430:	b40c      	push	{r2, r3}
20005432:	460b      	mov	r3, r1
20005434:	b510      	push	{r4, lr}
20005436:	b09c      	sub	sp, #112	; 0x70
20005438:	ac1e      	add	r4, sp, #120	; 0x78
2000543a:	a901      	add	r1, sp, #4
2000543c:	9305      	str	r3, [sp, #20]
2000543e:	f44f 7c02 	mov.w	ip, #520	; 0x208
20005442:	f854 2b04 	ldr.w	r2, [r4], #4
20005446:	9301      	str	r3, [sp, #4]
20005448:	f04f 33ff 	mov.w	r3, #4294967295
2000544c:	f8ad 3012 	strh.w	r3, [sp, #18]
20005450:	4623      	mov	r3, r4
20005452:	941b      	str	r4, [sp, #108]	; 0x6c
20005454:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
20005458:	f8ad c010 	strh.w	ip, [sp, #16]
2000545c:	9406      	str	r4, [sp, #24]
2000545e:	9403      	str	r4, [sp, #12]
20005460:	f000 f8c6 	bl	200055f0 <_svfprintf_r>
20005464:	9b01      	ldr	r3, [sp, #4]
20005466:	2200      	movs	r2, #0
20005468:	701a      	strb	r2, [r3, #0]
2000546a:	b01c      	add	sp, #112	; 0x70
2000546c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20005470:	b002      	add	sp, #8
20005472:	4770      	bx	lr

20005474 <strlen>:
20005474:	f020 0103 	bic.w	r1, r0, #3
20005478:	f010 0003 	ands.w	r0, r0, #3
2000547c:	f1c0 0000 	rsb	r0, r0, #0
20005480:	f851 3b04 	ldr.w	r3, [r1], #4
20005484:	f100 0c04 	add.w	ip, r0, #4
20005488:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
2000548c:	f06f 0200 	mvn.w	r2, #0
20005490:	bf1c      	itt	ne
20005492:	fa22 f20c 	lsrne.w	r2, r2, ip
20005496:	4313      	orrne	r3, r2
20005498:	f04f 0c01 	mov.w	ip, #1
2000549c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200054a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200054a4:	eba3 020c 	sub.w	r2, r3, ip
200054a8:	ea22 0203 	bic.w	r2, r2, r3
200054ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200054b0:	bf04      	itt	eq
200054b2:	f851 3b04 	ldreq.w	r3, [r1], #4
200054b6:	3004      	addeq	r0, #4
200054b8:	d0f4      	beq.n	200054a4 <strlen+0x30>
200054ba:	f013 0fff 	tst.w	r3, #255	; 0xff
200054be:	bf1f      	itttt	ne
200054c0:	3001      	addne	r0, #1
200054c2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200054c6:	3001      	addne	r0, #1
200054c8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200054cc:	bf18      	it	ne
200054ce:	3001      	addne	r0, #1
200054d0:	4770      	bx	lr
200054d2:	bf00      	nop

200054d4 <__sprint_r>:
200054d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200054d8:	b085      	sub	sp, #20
200054da:	4692      	mov	sl, r2
200054dc:	460c      	mov	r4, r1
200054de:	9003      	str	r0, [sp, #12]
200054e0:	6890      	ldr	r0, [r2, #8]
200054e2:	6817      	ldr	r7, [r2, #0]
200054e4:	2800      	cmp	r0, #0
200054e6:	f000 8081 	beq.w	200055ec <__sprint_r+0x118>
200054ea:	f04f 0900 	mov.w	r9, #0
200054ee:	680b      	ldr	r3, [r1, #0]
200054f0:	464d      	mov	r5, r9
200054f2:	2d00      	cmp	r5, #0
200054f4:	d054      	beq.n	200055a0 <__sprint_r+0xcc>
200054f6:	68a6      	ldr	r6, [r4, #8]
200054f8:	42b5      	cmp	r5, r6
200054fa:	46b0      	mov	r8, r6
200054fc:	bf3e      	ittt	cc
200054fe:	4618      	movcc	r0, r3
20005500:	462e      	movcc	r6, r5
20005502:	46a8      	movcc	r8, r5
20005504:	d33c      	bcc.n	20005580 <__sprint_r+0xac>
20005506:	89a0      	ldrh	r0, [r4, #12]
20005508:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000550c:	bf08      	it	eq
2000550e:	4618      	moveq	r0, r3
20005510:	d036      	beq.n	20005580 <__sprint_r+0xac>
20005512:	6962      	ldr	r2, [r4, #20]
20005514:	6921      	ldr	r1, [r4, #16]
20005516:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
2000551a:	1a5b      	subs	r3, r3, r1
2000551c:	f103 0c01 	add.w	ip, r3, #1
20005520:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
20005524:	44ac      	add	ip, r5
20005526:	ea4f 0b6b 	mov.w	fp, fp, asr #1
2000552a:	45e3      	cmp	fp, ip
2000552c:	465a      	mov	r2, fp
2000552e:	bf3c      	itt	cc
20005530:	46e3      	movcc	fp, ip
20005532:	465a      	movcc	r2, fp
20005534:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005538:	d037      	beq.n	200055aa <__sprint_r+0xd6>
2000553a:	4611      	mov	r1, r2
2000553c:	9803      	ldr	r0, [sp, #12]
2000553e:	9301      	str	r3, [sp, #4]
20005540:	f7ff fabc 	bl	20004abc <_malloc_r>
20005544:	9b01      	ldr	r3, [sp, #4]
20005546:	2800      	cmp	r0, #0
20005548:	d03b      	beq.n	200055c2 <__sprint_r+0xee>
2000554a:	461a      	mov	r2, r3
2000554c:	6921      	ldr	r1, [r4, #16]
2000554e:	9301      	str	r3, [sp, #4]
20005550:	9002      	str	r0, [sp, #8]
20005552:	f7ff fd85 	bl	20005060 <memcpy>
20005556:	89a2      	ldrh	r2, [r4, #12]
20005558:	9b01      	ldr	r3, [sp, #4]
2000555a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000555e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005562:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005566:	81a2      	strh	r2, [r4, #12]
20005568:	462e      	mov	r6, r5
2000556a:	46a8      	mov	r8, r5
2000556c:	ebc3 020b 	rsb	r2, r3, fp
20005570:	eb0c 0003 	add.w	r0, ip, r3
20005574:	60a2      	str	r2, [r4, #8]
20005576:	f8c4 c010 	str.w	ip, [r4, #16]
2000557a:	6020      	str	r0, [r4, #0]
2000557c:	f8c4 b014 	str.w	fp, [r4, #20]
20005580:	4642      	mov	r2, r8
20005582:	4649      	mov	r1, r9
20005584:	f004 fd18 	bl	20009fb8 <memmove>
20005588:	68a2      	ldr	r2, [r4, #8]
2000558a:	6823      	ldr	r3, [r4, #0]
2000558c:	1b96      	subs	r6, r2, r6
2000558e:	60a6      	str	r6, [r4, #8]
20005590:	f8da 2008 	ldr.w	r2, [sl, #8]
20005594:	4443      	add	r3, r8
20005596:	6023      	str	r3, [r4, #0]
20005598:	1b55      	subs	r5, r2, r5
2000559a:	f8ca 5008 	str.w	r5, [sl, #8]
2000559e:	b1fd      	cbz	r5, 200055e0 <__sprint_r+0x10c>
200055a0:	f8d7 9000 	ldr.w	r9, [r7]
200055a4:	687d      	ldr	r5, [r7, #4]
200055a6:	3708      	adds	r7, #8
200055a8:	e7a3      	b.n	200054f2 <__sprint_r+0x1e>
200055aa:	9803      	ldr	r0, [sp, #12]
200055ac:	9301      	str	r3, [sp, #4]
200055ae:	f005 fa0b 	bl	2000a9c8 <_realloc_r>
200055b2:	9b01      	ldr	r3, [sp, #4]
200055b4:	4684      	mov	ip, r0
200055b6:	2800      	cmp	r0, #0
200055b8:	d1d6      	bne.n	20005568 <__sprint_r+0x94>
200055ba:	9803      	ldr	r0, [sp, #12]
200055bc:	6921      	ldr	r1, [r4, #16]
200055be:	f004 f94f 	bl	20009860 <_free_r>
200055c2:	9a03      	ldr	r2, [sp, #12]
200055c4:	230c      	movs	r3, #12
200055c6:	f04f 30ff 	mov.w	r0, #4294967295
200055ca:	6013      	str	r3, [r2, #0]
200055cc:	2300      	movs	r3, #0
200055ce:	89a2      	ldrh	r2, [r4, #12]
200055d0:	f8ca 3004 	str.w	r3, [sl, #4]
200055d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
200055d8:	f8ca 3008 	str.w	r3, [sl, #8]
200055dc:	81a2      	strh	r2, [r4, #12]
200055de:	e002      	b.n	200055e6 <__sprint_r+0x112>
200055e0:	4628      	mov	r0, r5
200055e2:	f8ca 5004 	str.w	r5, [sl, #4]
200055e6:	b005      	add	sp, #20
200055e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200055ec:	6050      	str	r0, [r2, #4]
200055ee:	e7fa      	b.n	200055e6 <__sprint_r+0x112>

200055f0 <_svfprintf_r>:
200055f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200055f4:	b0c5      	sub	sp, #276	; 0x114
200055f6:	460e      	mov	r6, r1
200055f8:	469a      	mov	sl, r3
200055fa:	4615      	mov	r5, r2
200055fc:	9009      	str	r0, [sp, #36]	; 0x24
200055fe:	f004 fbff 	bl	20009e00 <_localeconv_r>
20005602:	89b3      	ldrh	r3, [r6, #12]
20005604:	f013 0f80 	tst.w	r3, #128	; 0x80
20005608:	6800      	ldr	r0, [r0, #0]
2000560a:	901b      	str	r0, [sp, #108]	; 0x6c
2000560c:	d003      	beq.n	20005616 <_svfprintf_r+0x26>
2000560e:	6933      	ldr	r3, [r6, #16]
20005610:	2b00      	cmp	r3, #0
20005612:	f001 808c 	beq.w	2000672e <_svfprintf_r+0x113e>
20005616:	f10d 0974 	add.w	r9, sp, #116	; 0x74
2000561a:	46b3      	mov	fp, r6
2000561c:	464c      	mov	r4, r9
2000561e:	2200      	movs	r2, #0
20005620:	9210      	str	r2, [sp, #64]	; 0x40
20005622:	2300      	movs	r3, #0
20005624:	9218      	str	r2, [sp, #96]	; 0x60
20005626:	9217      	str	r2, [sp, #92]	; 0x5c
20005628:	921a      	str	r2, [sp, #104]	; 0x68
2000562a:	920d      	str	r2, [sp, #52]	; 0x34
2000562c:	aa2d      	add	r2, sp, #180	; 0xb4
2000562e:	9319      	str	r3, [sp, #100]	; 0x64
20005630:	3228      	adds	r2, #40	; 0x28
20005632:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
20005636:	9216      	str	r2, [sp, #88]	; 0x58
20005638:	9307      	str	r3, [sp, #28]
2000563a:	2300      	movs	r3, #0
2000563c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
20005640:	9338      	str	r3, [sp, #224]	; 0xe0
20005642:	9339      	str	r3, [sp, #228]	; 0xe4
20005644:	782b      	ldrb	r3, [r5, #0]
20005646:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
2000564a:	bf18      	it	ne
2000564c:	2201      	movne	r2, #1
2000564e:	2b00      	cmp	r3, #0
20005650:	bf0c      	ite	eq
20005652:	2200      	moveq	r2, #0
20005654:	f002 0201 	andne.w	r2, r2, #1
20005658:	b302      	cbz	r2, 2000569c <_svfprintf_r+0xac>
2000565a:	462e      	mov	r6, r5
2000565c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
20005660:	1e1a      	subs	r2, r3, #0
20005662:	bf18      	it	ne
20005664:	2201      	movne	r2, #1
20005666:	2b25      	cmp	r3, #37	; 0x25
20005668:	bf0c      	ite	eq
2000566a:	2200      	moveq	r2, #0
2000566c:	f002 0201 	andne.w	r2, r2, #1
20005670:	2a00      	cmp	r2, #0
20005672:	d1f3      	bne.n	2000565c <_svfprintf_r+0x6c>
20005674:	1b77      	subs	r7, r6, r5
20005676:	bf08      	it	eq
20005678:	4635      	moveq	r5, r6
2000567a:	d00f      	beq.n	2000569c <_svfprintf_r+0xac>
2000567c:	6067      	str	r7, [r4, #4]
2000567e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005680:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005682:	3301      	adds	r3, #1
20005684:	6025      	str	r5, [r4, #0]
20005686:	19d2      	adds	r2, r2, r7
20005688:	2b07      	cmp	r3, #7
2000568a:	9239      	str	r2, [sp, #228]	; 0xe4
2000568c:	9338      	str	r3, [sp, #224]	; 0xe0
2000568e:	dc79      	bgt.n	20005784 <_svfprintf_r+0x194>
20005690:	3408      	adds	r4, #8
20005692:	980d      	ldr	r0, [sp, #52]	; 0x34
20005694:	4635      	mov	r5, r6
20005696:	19c0      	adds	r0, r0, r7
20005698:	900d      	str	r0, [sp, #52]	; 0x34
2000569a:	7833      	ldrb	r3, [r6, #0]
2000569c:	2b00      	cmp	r3, #0
2000569e:	f000 8737 	beq.w	20006510 <_svfprintf_r+0xf20>
200056a2:	2100      	movs	r1, #0
200056a4:	f04f 0200 	mov.w	r2, #0
200056a8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
200056ac:	1c6b      	adds	r3, r5, #1
200056ae:	910c      	str	r1, [sp, #48]	; 0x30
200056b0:	f04f 38ff 	mov.w	r8, #4294967295
200056b4:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
200056b8:	468a      	mov	sl, r1
200056ba:	786a      	ldrb	r2, [r5, #1]
200056bc:	202b      	movs	r0, #43	; 0x2b
200056be:	f04f 0c20 	mov.w	ip, #32
200056c2:	1c5d      	adds	r5, r3, #1
200056c4:	f1a2 0320 	sub.w	r3, r2, #32
200056c8:	2b58      	cmp	r3, #88	; 0x58
200056ca:	f200 8219 	bhi.w	20005b00 <_svfprintf_r+0x510>
200056ce:	e8df f013 	tbh	[pc, r3, lsl #1]
200056d2:	0229      	.short	0x0229
200056d4:	02170217 	.word	0x02170217
200056d8:	02170235 	.word	0x02170235
200056dc:	02170217 	.word	0x02170217
200056e0:	02170217 	.word	0x02170217
200056e4:	023c0217 	.word	0x023c0217
200056e8:	02170248 	.word	0x02170248
200056ec:	02cf02c8 	.word	0x02cf02c8
200056f0:	02ef0217 	.word	0x02ef0217
200056f4:	02f602f6 	.word	0x02f602f6
200056f8:	02f602f6 	.word	0x02f602f6
200056fc:	02f602f6 	.word	0x02f602f6
20005700:	02f602f6 	.word	0x02f602f6
20005704:	021702f6 	.word	0x021702f6
20005708:	02170217 	.word	0x02170217
2000570c:	02170217 	.word	0x02170217
20005710:	02170217 	.word	0x02170217
20005714:	02170217 	.word	0x02170217
20005718:	024f0217 	.word	0x024f0217
2000571c:	02170288 	.word	0x02170288
20005720:	02170288 	.word	0x02170288
20005724:	02170217 	.word	0x02170217
20005728:	02c10217 	.word	0x02c10217
2000572c:	02170217 	.word	0x02170217
20005730:	021703ee 	.word	0x021703ee
20005734:	02170217 	.word	0x02170217
20005738:	02170217 	.word	0x02170217
2000573c:	02170393 	.word	0x02170393
20005740:	03ad0217 	.word	0x03ad0217
20005744:	02170217 	.word	0x02170217
20005748:	02170217 	.word	0x02170217
2000574c:	02170217 	.word	0x02170217
20005750:	02170217 	.word	0x02170217
20005754:	02170217 	.word	0x02170217
20005758:	03d803c7 	.word	0x03d803c7
2000575c:	02880288 	.word	0x02880288
20005760:	030b0288 	.word	0x030b0288
20005764:	021703d8 	.word	0x021703d8
20005768:	030f0217 	.word	0x030f0217
2000576c:	03190217 	.word	0x03190217
20005770:	033e0329 	.word	0x033e0329
20005774:	0217038c 	.word	0x0217038c
20005778:	02170359 	.word	0x02170359
2000577c:	02170384 	.word	0x02170384
20005780:	00ea0217 	.word	0x00ea0217
20005784:	9809      	ldr	r0, [sp, #36]	; 0x24
20005786:	4659      	mov	r1, fp
20005788:	aa37      	add	r2, sp, #220	; 0xdc
2000578a:	f7ff fea3 	bl	200054d4 <__sprint_r>
2000578e:	2800      	cmp	r0, #0
20005790:	d17c      	bne.n	2000588c <_svfprintf_r+0x29c>
20005792:	464c      	mov	r4, r9
20005794:	e77d      	b.n	20005692 <_svfprintf_r+0xa2>
20005796:	9918      	ldr	r1, [sp, #96]	; 0x60
20005798:	2901      	cmp	r1, #1
2000579a:	f340 8452 	ble.w	20006042 <_svfprintf_r+0xa52>
2000579e:	9a11      	ldr	r2, [sp, #68]	; 0x44
200057a0:	2301      	movs	r3, #1
200057a2:	6063      	str	r3, [r4, #4]
200057a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200057a6:	6022      	str	r2, [r4, #0]
200057a8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200057aa:	3301      	adds	r3, #1
200057ac:	9338      	str	r3, [sp, #224]	; 0xe0
200057ae:	3201      	adds	r2, #1
200057b0:	2b07      	cmp	r3, #7
200057b2:	9239      	str	r2, [sp, #228]	; 0xe4
200057b4:	f300 8596 	bgt.w	200062e4 <_svfprintf_r+0xcf4>
200057b8:	3408      	adds	r4, #8
200057ba:	2301      	movs	r3, #1
200057bc:	6063      	str	r3, [r4, #4]
200057be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200057c0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200057c2:	3301      	adds	r3, #1
200057c4:	981b      	ldr	r0, [sp, #108]	; 0x6c
200057c6:	3201      	adds	r2, #1
200057c8:	2b07      	cmp	r3, #7
200057ca:	9239      	str	r2, [sp, #228]	; 0xe4
200057cc:	6020      	str	r0, [r4, #0]
200057ce:	9338      	str	r3, [sp, #224]	; 0xe0
200057d0:	f300 857d 	bgt.w	200062ce <_svfprintf_r+0xcde>
200057d4:	3408      	adds	r4, #8
200057d6:	9810      	ldr	r0, [sp, #64]	; 0x40
200057d8:	2200      	movs	r2, #0
200057da:	2300      	movs	r3, #0
200057dc:	9919      	ldr	r1, [sp, #100]	; 0x64
200057de:	f005 feb7 	bl	2000b550 <__aeabi_dcmpeq>
200057e2:	2800      	cmp	r0, #0
200057e4:	f040 8503 	bne.w	200061ee <_svfprintf_r+0xbfe>
200057e8:	9918      	ldr	r1, [sp, #96]	; 0x60
200057ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
200057ec:	1e4a      	subs	r2, r1, #1
200057ee:	6062      	str	r2, [r4, #4]
200057f0:	1c59      	adds	r1, r3, #1
200057f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200057f4:	6021      	str	r1, [r4, #0]
200057f6:	9939      	ldr	r1, [sp, #228]	; 0xe4
200057f8:	3301      	adds	r3, #1
200057fa:	9338      	str	r3, [sp, #224]	; 0xe0
200057fc:	188a      	adds	r2, r1, r2
200057fe:	2b07      	cmp	r3, #7
20005800:	9239      	str	r2, [sp, #228]	; 0xe4
20005802:	f300 842f 	bgt.w	20006064 <_svfprintf_r+0xa74>
20005806:	3408      	adds	r4, #8
20005808:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000580a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000580c:	6062      	str	r2, [r4, #4]
2000580e:	aa3e      	add	r2, sp, #248	; 0xf8
20005810:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005812:	6022      	str	r2, [r4, #0]
20005814:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005816:	3301      	adds	r3, #1
20005818:	9338      	str	r3, [sp, #224]	; 0xe0
2000581a:	1812      	adds	r2, r2, r0
2000581c:	2b07      	cmp	r3, #7
2000581e:	9239      	str	r2, [sp, #228]	; 0xe4
20005820:	f300 814f 	bgt.w	20005ac2 <_svfprintf_r+0x4d2>
20005824:	f104 0308 	add.w	r3, r4, #8
20005828:	f01a 0f04 	tst.w	sl, #4
2000582c:	f000 8156 	beq.w	20005adc <_svfprintf_r+0x4ec>
20005830:	990c      	ldr	r1, [sp, #48]	; 0x30
20005832:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005834:	1a8e      	subs	r6, r1, r2
20005836:	2e00      	cmp	r6, #0
20005838:	f340 8150 	ble.w	20005adc <_svfprintf_r+0x4ec>
2000583c:	2e10      	cmp	r6, #16
2000583e:	f24c 2780 	movw	r7, #49792	; 0xc280
20005842:	bfd8      	it	le
20005844:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005848:	f340 83de 	ble.w	20006008 <_svfprintf_r+0xa18>
2000584c:	2410      	movs	r4, #16
2000584e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005852:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005856:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
2000585a:	e003      	b.n	20005864 <_svfprintf_r+0x274>
2000585c:	3e10      	subs	r6, #16
2000585e:	2e10      	cmp	r6, #16
20005860:	f340 83d2 	ble.w	20006008 <_svfprintf_r+0xa18>
20005864:	605c      	str	r4, [r3, #4]
20005866:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005868:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000586a:	3201      	adds	r2, #1
2000586c:	601f      	str	r7, [r3, #0]
2000586e:	3110      	adds	r1, #16
20005870:	2a07      	cmp	r2, #7
20005872:	9139      	str	r1, [sp, #228]	; 0xe4
20005874:	f103 0308 	add.w	r3, r3, #8
20005878:	9238      	str	r2, [sp, #224]	; 0xe0
2000587a:	ddef      	ble.n	2000585c <_svfprintf_r+0x26c>
2000587c:	4650      	mov	r0, sl
2000587e:	4659      	mov	r1, fp
20005880:	4642      	mov	r2, r8
20005882:	f7ff fe27 	bl	200054d4 <__sprint_r>
20005886:	464b      	mov	r3, r9
20005888:	2800      	cmp	r0, #0
2000588a:	d0e7      	beq.n	2000585c <_svfprintf_r+0x26c>
2000588c:	465e      	mov	r6, fp
2000588e:	89b3      	ldrh	r3, [r6, #12]
20005890:	980d      	ldr	r0, [sp, #52]	; 0x34
20005892:	f013 0f40 	tst.w	r3, #64	; 0x40
20005896:	bf18      	it	ne
20005898:	f04f 30ff 	movne.w	r0, #4294967295
2000589c:	900d      	str	r0, [sp, #52]	; 0x34
2000589e:	980d      	ldr	r0, [sp, #52]	; 0x34
200058a0:	b045      	add	sp, #276	; 0x114
200058a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200058a6:	f01a 0f20 	tst.w	sl, #32
200058aa:	f24c 20c4 	movw	r0, #49860	; 0xc2c4
200058ae:	f2c2 0000 	movt	r0, #8192	; 0x2000
200058b2:	9214      	str	r2, [sp, #80]	; 0x50
200058b4:	9017      	str	r0, [sp, #92]	; 0x5c
200058b6:	f000 82c3 	beq.w	20005e40 <_svfprintf_r+0x850>
200058ba:	990a      	ldr	r1, [sp, #40]	; 0x28
200058bc:	1dcb      	adds	r3, r1, #7
200058be:	f023 0307 	bic.w	r3, r3, #7
200058c2:	f103 0208 	add.w	r2, r3, #8
200058c6:	920a      	str	r2, [sp, #40]	; 0x28
200058c8:	e9d3 6700 	ldrd	r6, r7, [r3]
200058cc:	ea56 0107 	orrs.w	r1, r6, r7
200058d0:	bf0c      	ite	eq
200058d2:	2200      	moveq	r2, #0
200058d4:	2201      	movne	r2, #1
200058d6:	ea1a 0f02 	tst.w	sl, r2
200058da:	f040 84bc 	bne.w	20006256 <_svfprintf_r+0xc66>
200058de:	2302      	movs	r3, #2
200058e0:	f04f 0100 	mov.w	r1, #0
200058e4:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
200058e8:	f1b8 0f00 	cmp.w	r8, #0
200058ec:	bfa8      	it	ge
200058ee:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
200058f2:	f1b8 0f00 	cmp.w	r8, #0
200058f6:	bf18      	it	ne
200058f8:	f042 0201 	orrne.w	r2, r2, #1
200058fc:	2a00      	cmp	r2, #0
200058fe:	f000 8160 	beq.w	20005bc2 <_svfprintf_r+0x5d2>
20005902:	2b01      	cmp	r3, #1
20005904:	f000 8434 	beq.w	20006170 <_svfprintf_r+0xb80>
20005908:	2b02      	cmp	r3, #2
2000590a:	f000 8417 	beq.w	2000613c <_svfprintf_r+0xb4c>
2000590e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005910:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005914:	9111      	str	r1, [sp, #68]	; 0x44
20005916:	ea4f 08d6 	mov.w	r8, r6, lsr #3
2000591a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
2000591e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
20005922:	f006 0007 	and.w	r0, r6, #7
20005926:	4667      	mov	r7, ip
20005928:	4646      	mov	r6, r8
2000592a:	3030      	adds	r0, #48	; 0x30
2000592c:	ea56 0207 	orrs.w	r2, r6, r7
20005930:	f801 0d01 	strb.w	r0, [r1, #-1]!
20005934:	d1ef      	bne.n	20005916 <_svfprintf_r+0x326>
20005936:	f01a 0f01 	tst.w	sl, #1
2000593a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
2000593e:	9111      	str	r1, [sp, #68]	; 0x44
20005940:	f040 84db 	bne.w	200062fa <_svfprintf_r+0xd0a>
20005944:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005946:	1a5b      	subs	r3, r3, r1
20005948:	930e      	str	r3, [sp, #56]	; 0x38
2000594a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
2000594c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
20005950:	4543      	cmp	r3, r8
20005952:	bfb8      	it	lt
20005954:	4643      	movlt	r3, r8
20005956:	930b      	str	r3, [sp, #44]	; 0x2c
20005958:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000595c:	b113      	cbz	r3, 20005964 <_svfprintf_r+0x374>
2000595e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005960:	3101      	adds	r1, #1
20005962:	910b      	str	r1, [sp, #44]	; 0x2c
20005964:	f01a 0202 	ands.w	r2, sl, #2
20005968:	9213      	str	r2, [sp, #76]	; 0x4c
2000596a:	d002      	beq.n	20005972 <_svfprintf_r+0x382>
2000596c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000596e:	3302      	adds	r3, #2
20005970:	930b      	str	r3, [sp, #44]	; 0x2c
20005972:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
20005976:	9012      	str	r0, [sp, #72]	; 0x48
20005978:	d138      	bne.n	200059ec <_svfprintf_r+0x3fc>
2000597a:	990c      	ldr	r1, [sp, #48]	; 0x30
2000597c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000597e:	1a8e      	subs	r6, r1, r2
20005980:	2e00      	cmp	r6, #0
20005982:	dd33      	ble.n	200059ec <_svfprintf_r+0x3fc>
20005984:	2e10      	cmp	r6, #16
20005986:	f24c 2780 	movw	r7, #49792	; 0xc280
2000598a:	bfd8      	it	le
2000598c:	f2c2 0700 	movtle	r7, #8192	; 0x2000
20005990:	dd20      	ble.n	200059d4 <_svfprintf_r+0x3e4>
20005992:	f04f 0810 	mov.w	r8, #16
20005996:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000599a:	e002      	b.n	200059a2 <_svfprintf_r+0x3b2>
2000599c:	3e10      	subs	r6, #16
2000599e:	2e10      	cmp	r6, #16
200059a0:	dd18      	ble.n	200059d4 <_svfprintf_r+0x3e4>
200059a2:	f8c4 8004 	str.w	r8, [r4, #4]
200059a6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200059a8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200059aa:	3301      	adds	r3, #1
200059ac:	6027      	str	r7, [r4, #0]
200059ae:	3210      	adds	r2, #16
200059b0:	2b07      	cmp	r3, #7
200059b2:	9239      	str	r2, [sp, #228]	; 0xe4
200059b4:	f104 0408 	add.w	r4, r4, #8
200059b8:	9338      	str	r3, [sp, #224]	; 0xe0
200059ba:	ddef      	ble.n	2000599c <_svfprintf_r+0x3ac>
200059bc:	9809      	ldr	r0, [sp, #36]	; 0x24
200059be:	4659      	mov	r1, fp
200059c0:	aa37      	add	r2, sp, #220	; 0xdc
200059c2:	464c      	mov	r4, r9
200059c4:	f7ff fd86 	bl	200054d4 <__sprint_r>
200059c8:	2800      	cmp	r0, #0
200059ca:	f47f af5f 	bne.w	2000588c <_svfprintf_r+0x29c>
200059ce:	3e10      	subs	r6, #16
200059d0:	2e10      	cmp	r6, #16
200059d2:	dce6      	bgt.n	200059a2 <_svfprintf_r+0x3b2>
200059d4:	6066      	str	r6, [r4, #4]
200059d6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200059d8:	6027      	str	r7, [r4, #0]
200059da:	1c5a      	adds	r2, r3, #1
200059dc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200059de:	9238      	str	r2, [sp, #224]	; 0xe0
200059e0:	199b      	adds	r3, r3, r6
200059e2:	2a07      	cmp	r2, #7
200059e4:	9339      	str	r3, [sp, #228]	; 0xe4
200059e6:	f300 83f7 	bgt.w	200061d8 <_svfprintf_r+0xbe8>
200059ea:	3408      	adds	r4, #8
200059ec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200059f0:	b173      	cbz	r3, 20005a10 <_svfprintf_r+0x420>
200059f2:	2301      	movs	r3, #1
200059f4:	6063      	str	r3, [r4, #4]
200059f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200059f8:	aa43      	add	r2, sp, #268	; 0x10c
200059fa:	3203      	adds	r2, #3
200059fc:	6022      	str	r2, [r4, #0]
200059fe:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a00:	3301      	adds	r3, #1
20005a02:	9338      	str	r3, [sp, #224]	; 0xe0
20005a04:	3201      	adds	r2, #1
20005a06:	2b07      	cmp	r3, #7
20005a08:	9239      	str	r2, [sp, #228]	; 0xe4
20005a0a:	f300 8340 	bgt.w	2000608e <_svfprintf_r+0xa9e>
20005a0e:	3408      	adds	r4, #8
20005a10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
20005a12:	b16b      	cbz	r3, 20005a30 <_svfprintf_r+0x440>
20005a14:	2302      	movs	r3, #2
20005a16:	6063      	str	r3, [r4, #4]
20005a18:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a1a:	aa43      	add	r2, sp, #268	; 0x10c
20005a1c:	6022      	str	r2, [r4, #0]
20005a1e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a20:	3301      	adds	r3, #1
20005a22:	9338      	str	r3, [sp, #224]	; 0xe0
20005a24:	3202      	adds	r2, #2
20005a26:	2b07      	cmp	r3, #7
20005a28:	9239      	str	r2, [sp, #228]	; 0xe4
20005a2a:	f300 833a 	bgt.w	200060a2 <_svfprintf_r+0xab2>
20005a2e:	3408      	adds	r4, #8
20005a30:	9812      	ldr	r0, [sp, #72]	; 0x48
20005a32:	2880      	cmp	r0, #128	; 0x80
20005a34:	f000 82b2 	beq.w	20005f9c <_svfprintf_r+0x9ac>
20005a38:	9815      	ldr	r0, [sp, #84]	; 0x54
20005a3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20005a3c:	1ac6      	subs	r6, r0, r3
20005a3e:	2e00      	cmp	r6, #0
20005a40:	dd2e      	ble.n	20005aa0 <_svfprintf_r+0x4b0>
20005a42:	2e10      	cmp	r6, #16
20005a44:	4fa7      	ldr	r7, [pc, #668]	; (20005ce4 <_svfprintf_r+0x6f4>)
20005a46:	bfc8      	it	gt
20005a48:	f04f 0810 	movgt.w	r8, #16
20005a4c:	dc03      	bgt.n	20005a56 <_svfprintf_r+0x466>
20005a4e:	e01b      	b.n	20005a88 <_svfprintf_r+0x498>
20005a50:	3e10      	subs	r6, #16
20005a52:	2e10      	cmp	r6, #16
20005a54:	dd18      	ble.n	20005a88 <_svfprintf_r+0x498>
20005a56:	f8c4 8004 	str.w	r8, [r4, #4]
20005a5a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a5c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005a5e:	3301      	adds	r3, #1
20005a60:	6027      	str	r7, [r4, #0]
20005a62:	3210      	adds	r2, #16
20005a64:	2b07      	cmp	r3, #7
20005a66:	9239      	str	r2, [sp, #228]	; 0xe4
20005a68:	f104 0408 	add.w	r4, r4, #8
20005a6c:	9338      	str	r3, [sp, #224]	; 0xe0
20005a6e:	ddef      	ble.n	20005a50 <_svfprintf_r+0x460>
20005a70:	9809      	ldr	r0, [sp, #36]	; 0x24
20005a72:	4659      	mov	r1, fp
20005a74:	aa37      	add	r2, sp, #220	; 0xdc
20005a76:	464c      	mov	r4, r9
20005a78:	f7ff fd2c 	bl	200054d4 <__sprint_r>
20005a7c:	2800      	cmp	r0, #0
20005a7e:	f47f af05 	bne.w	2000588c <_svfprintf_r+0x29c>
20005a82:	3e10      	subs	r6, #16
20005a84:	2e10      	cmp	r6, #16
20005a86:	dce6      	bgt.n	20005a56 <_svfprintf_r+0x466>
20005a88:	6066      	str	r6, [r4, #4]
20005a8a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005a8c:	6027      	str	r7, [r4, #0]
20005a8e:	1c5a      	adds	r2, r3, #1
20005a90:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005a92:	9238      	str	r2, [sp, #224]	; 0xe0
20005a94:	199b      	adds	r3, r3, r6
20005a96:	2a07      	cmp	r2, #7
20005a98:	9339      	str	r3, [sp, #228]	; 0xe4
20005a9a:	f300 82ee 	bgt.w	2000607a <_svfprintf_r+0xa8a>
20005a9e:	3408      	adds	r4, #8
20005aa0:	f41a 7f80 	tst.w	sl, #256	; 0x100
20005aa4:	f040 8219 	bne.w	20005eda <_svfprintf_r+0x8ea>
20005aa8:	990e      	ldr	r1, [sp, #56]	; 0x38
20005aaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005aac:	6061      	str	r1, [r4, #4]
20005aae:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ab0:	6022      	str	r2, [r4, #0]
20005ab2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005ab4:	3301      	adds	r3, #1
20005ab6:	9338      	str	r3, [sp, #224]	; 0xe0
20005ab8:	1852      	adds	r2, r2, r1
20005aba:	2b07      	cmp	r3, #7
20005abc:	9239      	str	r2, [sp, #228]	; 0xe4
20005abe:	f77f aeb1 	ble.w	20005824 <_svfprintf_r+0x234>
20005ac2:	9809      	ldr	r0, [sp, #36]	; 0x24
20005ac4:	4659      	mov	r1, fp
20005ac6:	aa37      	add	r2, sp, #220	; 0xdc
20005ac8:	f7ff fd04 	bl	200054d4 <__sprint_r>
20005acc:	2800      	cmp	r0, #0
20005ace:	f47f aedd 	bne.w	2000588c <_svfprintf_r+0x29c>
20005ad2:	f01a 0f04 	tst.w	sl, #4
20005ad6:	464b      	mov	r3, r9
20005ad8:	f47f aeaa 	bne.w	20005830 <_svfprintf_r+0x240>
20005adc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005ade:	980d      	ldr	r0, [sp, #52]	; 0x34
20005ae0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005ae2:	990c      	ldr	r1, [sp, #48]	; 0x30
20005ae4:	428a      	cmp	r2, r1
20005ae6:	bfac      	ite	ge
20005ae8:	1880      	addge	r0, r0, r2
20005aea:	1840      	addlt	r0, r0, r1
20005aec:	900d      	str	r0, [sp, #52]	; 0x34
20005aee:	2b00      	cmp	r3, #0
20005af0:	f040 829e 	bne.w	20006030 <_svfprintf_r+0xa40>
20005af4:	2300      	movs	r3, #0
20005af6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20005afa:	9338      	str	r3, [sp, #224]	; 0xe0
20005afc:	464c      	mov	r4, r9
20005afe:	e5a1      	b.n	20005644 <_svfprintf_r+0x54>
20005b00:	9214      	str	r2, [sp, #80]	; 0x50
20005b02:	2a00      	cmp	r2, #0
20005b04:	f000 8504 	beq.w	20006510 <_svfprintf_r+0xf20>
20005b08:	2001      	movs	r0, #1
20005b0a:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
20005b0e:	f04f 0100 	mov.w	r1, #0
20005b12:	aa2d      	add	r2, sp, #180	; 0xb4
20005b14:	900b      	str	r0, [sp, #44]	; 0x2c
20005b16:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005b1a:	9211      	str	r2, [sp, #68]	; 0x44
20005b1c:	900e      	str	r0, [sp, #56]	; 0x38
20005b1e:	2100      	movs	r1, #0
20005b20:	9115      	str	r1, [sp, #84]	; 0x54
20005b22:	e71f      	b.n	20005964 <_svfprintf_r+0x374>
20005b24:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005b28:	2b00      	cmp	r3, #0
20005b2a:	f040 840c 	bne.w	20006346 <_svfprintf_r+0xd56>
20005b2e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005b30:	462b      	mov	r3, r5
20005b32:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
20005b36:	782a      	ldrb	r2, [r5, #0]
20005b38:	910a      	str	r1, [sp, #40]	; 0x28
20005b3a:	e5c2      	b.n	200056c2 <_svfprintf_r+0xd2>
20005b3c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005b3e:	f04a 0a01 	orr.w	sl, sl, #1
20005b42:	782a      	ldrb	r2, [r5, #0]
20005b44:	462b      	mov	r3, r5
20005b46:	910a      	str	r1, [sp, #40]	; 0x28
20005b48:	e5bb      	b.n	200056c2 <_svfprintf_r+0xd2>
20005b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005b4e:	681b      	ldr	r3, [r3, #0]
20005b50:	1d11      	adds	r1, r2, #4
20005b52:	2b00      	cmp	r3, #0
20005b54:	930c      	str	r3, [sp, #48]	; 0x30
20005b56:	f2c0 85b2 	blt.w	200066be <_svfprintf_r+0x10ce>
20005b5a:	782a      	ldrb	r2, [r5, #0]
20005b5c:	462b      	mov	r3, r5
20005b5e:	910a      	str	r1, [sp, #40]	; 0x28
20005b60:	e5af      	b.n	200056c2 <_svfprintf_r+0xd2>
20005b62:	990a      	ldr	r1, [sp, #40]	; 0x28
20005b64:	462b      	mov	r3, r5
20005b66:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
20005b6a:	782a      	ldrb	r2, [r5, #0]
20005b6c:	910a      	str	r1, [sp, #40]	; 0x28
20005b6e:	e5a8      	b.n	200056c2 <_svfprintf_r+0xd2>
20005b70:	f04a 0a10 	orr.w	sl, sl, #16
20005b74:	9214      	str	r2, [sp, #80]	; 0x50
20005b76:	f01a 0f20 	tst.w	sl, #32
20005b7a:	f000 8187 	beq.w	20005e8c <_svfprintf_r+0x89c>
20005b7e:	980a      	ldr	r0, [sp, #40]	; 0x28
20005b80:	1dc3      	adds	r3, r0, #7
20005b82:	f023 0307 	bic.w	r3, r3, #7
20005b86:	f103 0108 	add.w	r1, r3, #8
20005b8a:	910a      	str	r1, [sp, #40]	; 0x28
20005b8c:	e9d3 6700 	ldrd	r6, r7, [r3]
20005b90:	2e00      	cmp	r6, #0
20005b92:	f177 0000 	sbcs.w	r0, r7, #0
20005b96:	f2c0 8376 	blt.w	20006286 <_svfprintf_r+0xc96>
20005b9a:	ea56 0107 	orrs.w	r1, r6, r7
20005b9e:	f04f 0301 	mov.w	r3, #1
20005ba2:	bf0c      	ite	eq
20005ba4:	2200      	moveq	r2, #0
20005ba6:	2201      	movne	r2, #1
20005ba8:	f1b8 0f00 	cmp.w	r8, #0
20005bac:	bfa8      	it	ge
20005bae:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20005bb2:	f1b8 0f00 	cmp.w	r8, #0
20005bb6:	bf18      	it	ne
20005bb8:	f042 0201 	orrne.w	r2, r2, #1
20005bbc:	2a00      	cmp	r2, #0
20005bbe:	f47f aea0 	bne.w	20005902 <_svfprintf_r+0x312>
20005bc2:	2b00      	cmp	r3, #0
20005bc4:	f040 81e5 	bne.w	20005f92 <_svfprintf_r+0x9a2>
20005bc8:	f01a 0f01 	tst.w	sl, #1
20005bcc:	f000 81e1 	beq.w	20005f92 <_svfprintf_r+0x9a2>
20005bd0:	2330      	movs	r3, #48	; 0x30
20005bd2:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20005bd6:	ab2d      	add	r3, sp, #180	; 0xb4
20005bd8:	2001      	movs	r0, #1
20005bda:	3327      	adds	r3, #39	; 0x27
20005bdc:	900e      	str	r0, [sp, #56]	; 0x38
20005bde:	9311      	str	r3, [sp, #68]	; 0x44
20005be0:	e6b3      	b.n	2000594a <_svfprintf_r+0x35a>
20005be2:	f01a 0f08 	tst.w	sl, #8
20005be6:	9214      	str	r2, [sp, #80]	; 0x50
20005be8:	f000 83bf 	beq.w	2000636a <_svfprintf_r+0xd7a>
20005bec:	980a      	ldr	r0, [sp, #40]	; 0x28
20005bee:	1dc3      	adds	r3, r0, #7
20005bf0:	f023 0307 	bic.w	r3, r3, #7
20005bf4:	f103 0108 	add.w	r1, r3, #8
20005bf8:	910a      	str	r1, [sp, #40]	; 0x28
20005bfa:	685e      	ldr	r6, [r3, #4]
20005bfc:	681f      	ldr	r7, [r3, #0]
20005bfe:	9619      	str	r6, [sp, #100]	; 0x64
20005c00:	9710      	str	r7, [sp, #64]	; 0x40
20005c02:	4638      	mov	r0, r7
20005c04:	4631      	mov	r1, r6
20005c06:	f005 f8b9 	bl	2000ad7c <__isinfd>
20005c0a:	4603      	mov	r3, r0
20005c0c:	2800      	cmp	r0, #0
20005c0e:	f000 8493 	beq.w	20006538 <_svfprintf_r+0xf48>
20005c12:	4638      	mov	r0, r7
20005c14:	2200      	movs	r2, #0
20005c16:	2300      	movs	r3, #0
20005c18:	4631      	mov	r1, r6
20005c1a:	f005 fca3 	bl	2000b564 <__aeabi_dcmplt>
20005c1e:	2800      	cmp	r0, #0
20005c20:	f040 8415 	bne.w	2000644e <_svfprintf_r+0xe5e>
20005c24:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005c28:	2003      	movs	r0, #3
20005c2a:	f24c 22b8 	movw	r2, #49848	; 0xc2b8
20005c2e:	f24c 21b4 	movw	r1, #49844	; 0xc2b4
20005c32:	900b      	str	r0, [sp, #44]	; 0x2c
20005c34:	9814      	ldr	r0, [sp, #80]	; 0x50
20005c36:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005c3a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005c3e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20005c42:	2847      	cmp	r0, #71	; 0x47
20005c44:	bfd8      	it	le
20005c46:	460a      	movle	r2, r1
20005c48:	2103      	movs	r1, #3
20005c4a:	9211      	str	r2, [sp, #68]	; 0x44
20005c4c:	2200      	movs	r2, #0
20005c4e:	910e      	str	r1, [sp, #56]	; 0x38
20005c50:	9215      	str	r2, [sp, #84]	; 0x54
20005c52:	e683      	b.n	2000595c <_svfprintf_r+0x36c>
20005c54:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c56:	f04a 0a08 	orr.w	sl, sl, #8
20005c5a:	782a      	ldrb	r2, [r5, #0]
20005c5c:	462b      	mov	r3, r5
20005c5e:	910a      	str	r1, [sp, #40]	; 0x28
20005c60:	e52f      	b.n	200056c2 <_svfprintf_r+0xd2>
20005c62:	990a      	ldr	r1, [sp, #40]	; 0x28
20005c64:	782a      	ldrb	r2, [r5, #0]
20005c66:	f04a 0a04 	orr.w	sl, sl, #4
20005c6a:	462b      	mov	r3, r5
20005c6c:	910a      	str	r1, [sp, #40]	; 0x28
20005c6e:	e528      	b.n	200056c2 <_svfprintf_r+0xd2>
20005c70:	462b      	mov	r3, r5
20005c72:	f813 2b01 	ldrb.w	r2, [r3], #1
20005c76:	2a2a      	cmp	r2, #42	; 0x2a
20005c78:	f000 86cf 	beq.w	20006a1a <_svfprintf_r+0x142a>
20005c7c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005c80:	2909      	cmp	r1, #9
20005c82:	bf88      	it	hi
20005c84:	f04f 0800 	movhi.w	r8, #0
20005c88:	d810      	bhi.n	20005cac <_svfprintf_r+0x6bc>
20005c8a:	3502      	adds	r5, #2
20005c8c:	f04f 0800 	mov.w	r8, #0
20005c90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005c94:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20005c98:	462b      	mov	r3, r5
20005c9a:	3501      	adds	r5, #1
20005c9c:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20005ca0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005ca4:	2909      	cmp	r1, #9
20005ca6:	d9f3      	bls.n	20005c90 <_svfprintf_r+0x6a0>
20005ca8:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20005cac:	461d      	mov	r5, r3
20005cae:	e509      	b.n	200056c4 <_svfprintf_r+0xd4>
20005cb0:	990a      	ldr	r1, [sp, #40]	; 0x28
20005cb2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20005cb6:	782a      	ldrb	r2, [r5, #0]
20005cb8:	462b      	mov	r3, r5
20005cba:	910a      	str	r1, [sp, #40]	; 0x28
20005cbc:	e501      	b.n	200056c2 <_svfprintf_r+0xd2>
20005cbe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005cc2:	2600      	movs	r6, #0
20005cc4:	462b      	mov	r3, r5
20005cc6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20005cca:	f813 2b01 	ldrb.w	r2, [r3], #1
20005cce:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20005cd2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20005cd6:	461d      	mov	r5, r3
20005cd8:	2909      	cmp	r1, #9
20005cda:	d9f3      	bls.n	20005cc4 <_svfprintf_r+0x6d4>
20005cdc:	960c      	str	r6, [sp, #48]	; 0x30
20005cde:	461d      	mov	r5, r3
20005ce0:	e4f0      	b.n	200056c4 <_svfprintf_r+0xd4>
20005ce2:	bf00      	nop
20005ce4:	2000c290 	.word	0x2000c290
20005ce8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20005cec:	990a      	ldr	r1, [sp, #40]	; 0x28
20005cee:	e734      	b.n	20005b5a <_svfprintf_r+0x56a>
20005cf0:	782a      	ldrb	r2, [r5, #0]
20005cf2:	2a6c      	cmp	r2, #108	; 0x6c
20005cf4:	f000 8418 	beq.w	20006528 <_svfprintf_r+0xf38>
20005cf8:	990a      	ldr	r1, [sp, #40]	; 0x28
20005cfa:	f04a 0a10 	orr.w	sl, sl, #16
20005cfe:	462b      	mov	r3, r5
20005d00:	910a      	str	r1, [sp, #40]	; 0x28
20005d02:	e4de      	b.n	200056c2 <_svfprintf_r+0xd2>
20005d04:	f01a 0f20 	tst.w	sl, #32
20005d08:	f000 8323 	beq.w	20006352 <_svfprintf_r+0xd62>
20005d0c:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20005d10:	680b      	ldr	r3, [r1, #0]
20005d12:	4610      	mov	r0, r2
20005d14:	ea4f 71e0 	mov.w	r1, r0, asr #31
20005d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d1a:	e9c3 0100 	strd	r0, r1, [r3]
20005d1e:	f102 0a04 	add.w	sl, r2, #4
20005d22:	e48f      	b.n	20005644 <_svfprintf_r+0x54>
20005d24:	f01a 0320 	ands.w	r3, sl, #32
20005d28:	9214      	str	r2, [sp, #80]	; 0x50
20005d2a:	f000 80c7 	beq.w	20005ebc <_svfprintf_r+0x8cc>
20005d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005d30:	1dda      	adds	r2, r3, #7
20005d32:	2300      	movs	r3, #0
20005d34:	f022 0207 	bic.w	r2, r2, #7
20005d38:	f102 0008 	add.w	r0, r2, #8
20005d3c:	900a      	str	r0, [sp, #40]	; 0x28
20005d3e:	e9d2 6700 	ldrd	r6, r7, [r2]
20005d42:	ea56 0107 	orrs.w	r1, r6, r7
20005d46:	bf0c      	ite	eq
20005d48:	2200      	moveq	r2, #0
20005d4a:	2201      	movne	r2, #1
20005d4c:	e5c8      	b.n	200058e0 <_svfprintf_r+0x2f0>
20005d4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005d50:	f24c 20c4 	movw	r0, #49860	; 0xc2c4
20005d54:	990a      	ldr	r1, [sp, #40]	; 0x28
20005d56:	2378      	movs	r3, #120	; 0x78
20005d58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005d5c:	9314      	str	r3, [sp, #80]	; 0x50
20005d5e:	6816      	ldr	r6, [r2, #0]
20005d60:	3104      	adds	r1, #4
20005d62:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
20005d66:	f04a 0a02 	orr.w	sl, sl, #2
20005d6a:	2330      	movs	r3, #48	; 0x30
20005d6c:	1e32      	subs	r2, r6, #0
20005d6e:	bf18      	it	ne
20005d70:	2201      	movne	r2, #1
20005d72:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
20005d76:	4636      	mov	r6, r6
20005d78:	f04f 0700 	mov.w	r7, #0
20005d7c:	9017      	str	r0, [sp, #92]	; 0x5c
20005d7e:	2302      	movs	r3, #2
20005d80:	910a      	str	r1, [sp, #40]	; 0x28
20005d82:	e5ad      	b.n	200058e0 <_svfprintf_r+0x2f0>
20005d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005d86:	9214      	str	r2, [sp, #80]	; 0x50
20005d88:	f04f 0200 	mov.w	r2, #0
20005d8c:	1d18      	adds	r0, r3, #4
20005d8e:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20005d92:	681b      	ldr	r3, [r3, #0]
20005d94:	900a      	str	r0, [sp, #40]	; 0x28
20005d96:	9311      	str	r3, [sp, #68]	; 0x44
20005d98:	2b00      	cmp	r3, #0
20005d9a:	f000 854d 	beq.w	20006838 <_svfprintf_r+0x1248>
20005d9e:	f1b8 0f00 	cmp.w	r8, #0
20005da2:	9811      	ldr	r0, [sp, #68]	; 0x44
20005da4:	f2c0 852a 	blt.w	200067fc <_svfprintf_r+0x120c>
20005da8:	2100      	movs	r1, #0
20005daa:	4642      	mov	r2, r8
20005dac:	f004 f8ca 	bl	20009f44 <memchr>
20005db0:	4603      	mov	r3, r0
20005db2:	2800      	cmp	r0, #0
20005db4:	f000 856e 	beq.w	20006894 <_svfprintf_r+0x12a4>
20005db8:	9811      	ldr	r0, [sp, #68]	; 0x44
20005dba:	1a1b      	subs	r3, r3, r0
20005dbc:	930e      	str	r3, [sp, #56]	; 0x38
20005dbe:	4543      	cmp	r3, r8
20005dc0:	f340 8482 	ble.w	200066c8 <_svfprintf_r+0x10d8>
20005dc4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20005dc8:	2100      	movs	r1, #0
20005dca:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20005dce:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20005dd2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20005dd6:	9115      	str	r1, [sp, #84]	; 0x54
20005dd8:	e5c0      	b.n	2000595c <_svfprintf_r+0x36c>
20005dda:	f01a 0f20 	tst.w	sl, #32
20005dde:	9214      	str	r2, [sp, #80]	; 0x50
20005de0:	d010      	beq.n	20005e04 <_svfprintf_r+0x814>
20005de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005de4:	1dda      	adds	r2, r3, #7
20005de6:	2301      	movs	r3, #1
20005de8:	e7a4      	b.n	20005d34 <_svfprintf_r+0x744>
20005dea:	990a      	ldr	r1, [sp, #40]	; 0x28
20005dec:	f04a 0a20 	orr.w	sl, sl, #32
20005df0:	782a      	ldrb	r2, [r5, #0]
20005df2:	462b      	mov	r3, r5
20005df4:	910a      	str	r1, [sp, #40]	; 0x28
20005df6:	e464      	b.n	200056c2 <_svfprintf_r+0xd2>
20005df8:	f04a 0a10 	orr.w	sl, sl, #16
20005dfc:	9214      	str	r2, [sp, #80]	; 0x50
20005dfe:	f01a 0f20 	tst.w	sl, #32
20005e02:	d1ee      	bne.n	20005de2 <_svfprintf_r+0x7f2>
20005e04:	f01a 0f10 	tst.w	sl, #16
20005e08:	f040 8254 	bne.w	200062b4 <_svfprintf_r+0xcc4>
20005e0c:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005e10:	f000 8250 	beq.w	200062b4 <_svfprintf_r+0xcc4>
20005e14:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e16:	2301      	movs	r3, #1
20005e18:	1d01      	adds	r1, r0, #4
20005e1a:	910a      	str	r1, [sp, #40]	; 0x28
20005e1c:	8806      	ldrh	r6, [r0, #0]
20005e1e:	1e32      	subs	r2, r6, #0
20005e20:	bf18      	it	ne
20005e22:	2201      	movne	r2, #1
20005e24:	4636      	mov	r6, r6
20005e26:	f04f 0700 	mov.w	r7, #0
20005e2a:	e559      	b.n	200058e0 <_svfprintf_r+0x2f0>
20005e2c:	f01a 0f20 	tst.w	sl, #32
20005e30:	9214      	str	r2, [sp, #80]	; 0x50
20005e32:	f24c 22a0 	movw	r2, #49824	; 0xc2a0
20005e36:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005e3a:	9217      	str	r2, [sp, #92]	; 0x5c
20005e3c:	f47f ad3d 	bne.w	200058ba <_svfprintf_r+0x2ca>
20005e40:	f01a 0f10 	tst.w	sl, #16
20005e44:	f040 822d 	bne.w	200062a2 <_svfprintf_r+0xcb2>
20005e48:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005e4c:	f000 8229 	beq.w	200062a2 <_svfprintf_r+0xcb2>
20005e50:	990a      	ldr	r1, [sp, #40]	; 0x28
20005e52:	1d0a      	adds	r2, r1, #4
20005e54:	920a      	str	r2, [sp, #40]	; 0x28
20005e56:	880e      	ldrh	r6, [r1, #0]
20005e58:	4636      	mov	r6, r6
20005e5a:	f04f 0700 	mov.w	r7, #0
20005e5e:	e535      	b.n	200058cc <_svfprintf_r+0x2dc>
20005e60:	9214      	str	r2, [sp, #80]	; 0x50
20005e62:	2001      	movs	r0, #1
20005e64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005e66:	f04f 0100 	mov.w	r1, #0
20005e6a:	900b      	str	r0, [sp, #44]	; 0x2c
20005e6c:	900e      	str	r0, [sp, #56]	; 0x38
20005e6e:	6813      	ldr	r3, [r2, #0]
20005e70:	3204      	adds	r2, #4
20005e72:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20005e76:	920a      	str	r2, [sp, #40]	; 0x28
20005e78:	aa2d      	add	r2, sp, #180	; 0xb4
20005e7a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20005e7e:	9211      	str	r2, [sp, #68]	; 0x44
20005e80:	e64d      	b.n	20005b1e <_svfprintf_r+0x52e>
20005e82:	f01a 0f20 	tst.w	sl, #32
20005e86:	9214      	str	r2, [sp, #80]	; 0x50
20005e88:	f47f ae79 	bne.w	20005b7e <_svfprintf_r+0x58e>
20005e8c:	f01a 0f10 	tst.w	sl, #16
20005e90:	f040 81ed 	bne.w	2000626e <_svfprintf_r+0xc7e>
20005e94:	f01a 0f40 	tst.w	sl, #64	; 0x40
20005e98:	f000 81e9 	beq.w	2000626e <_svfprintf_r+0xc7e>
20005e9c:	980a      	ldr	r0, [sp, #40]	; 0x28
20005e9e:	1d01      	adds	r1, r0, #4
20005ea0:	910a      	str	r1, [sp, #40]	; 0x28
20005ea2:	f9b0 6000 	ldrsh.w	r6, [r0]
20005ea6:	4636      	mov	r6, r6
20005ea8:	ea4f 77e6 	mov.w	r7, r6, asr #31
20005eac:	e670      	b.n	20005b90 <_svfprintf_r+0x5a0>
20005eae:	f04a 0a10 	orr.w	sl, sl, #16
20005eb2:	9214      	str	r2, [sp, #80]	; 0x50
20005eb4:	f01a 0320 	ands.w	r3, sl, #32
20005eb8:	f47f af39 	bne.w	20005d2e <_svfprintf_r+0x73e>
20005ebc:	f01a 0210 	ands.w	r2, sl, #16
20005ec0:	f000 825f 	beq.w	20006382 <_svfprintf_r+0xd92>
20005ec4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005ec6:	1d10      	adds	r0, r2, #4
20005ec8:	900a      	str	r0, [sp, #40]	; 0x28
20005eca:	6816      	ldr	r6, [r2, #0]
20005ecc:	1e32      	subs	r2, r6, #0
20005ece:	bf18      	it	ne
20005ed0:	2201      	movne	r2, #1
20005ed2:	4636      	mov	r6, r6
20005ed4:	f04f 0700 	mov.w	r7, #0
20005ed8:	e502      	b.n	200058e0 <_svfprintf_r+0x2f0>
20005eda:	9b14      	ldr	r3, [sp, #80]	; 0x50
20005edc:	2b65      	cmp	r3, #101	; 0x65
20005ede:	f77f ac5a 	ble.w	20005796 <_svfprintf_r+0x1a6>
20005ee2:	9810      	ldr	r0, [sp, #64]	; 0x40
20005ee4:	2200      	movs	r2, #0
20005ee6:	2300      	movs	r3, #0
20005ee8:	9919      	ldr	r1, [sp, #100]	; 0x64
20005eea:	f005 fb31 	bl	2000b550 <__aeabi_dcmpeq>
20005eee:	2800      	cmp	r0, #0
20005ef0:	f000 80e1 	beq.w	200060b6 <_svfprintf_r+0xac6>
20005ef4:	2301      	movs	r3, #1
20005ef6:	6063      	str	r3, [r4, #4]
20005ef8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005efa:	f24c 23e0 	movw	r3, #49888	; 0xc2e0
20005efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f02:	6023      	str	r3, [r4, #0]
20005f04:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005f06:	3201      	adds	r2, #1
20005f08:	9238      	str	r2, [sp, #224]	; 0xe0
20005f0a:	3301      	adds	r3, #1
20005f0c:	2a07      	cmp	r2, #7
20005f0e:	9339      	str	r3, [sp, #228]	; 0xe4
20005f10:	bfd8      	it	le
20005f12:	f104 0308 	addle.w	r3, r4, #8
20005f16:	f300 829f 	bgt.w	20006458 <_svfprintf_r+0xe68>
20005f1a:	9a42      	ldr	r2, [sp, #264]	; 0x108
20005f1c:	9818      	ldr	r0, [sp, #96]	; 0x60
20005f1e:	4282      	cmp	r2, r0
20005f20:	db03      	blt.n	20005f2a <_svfprintf_r+0x93a>
20005f22:	f01a 0f01 	tst.w	sl, #1
20005f26:	f43f ac7f 	beq.w	20005828 <_svfprintf_r+0x238>
20005f2a:	991b      	ldr	r1, [sp, #108]	; 0x6c
20005f2c:	2201      	movs	r2, #1
20005f2e:	605a      	str	r2, [r3, #4]
20005f30:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f32:	6019      	str	r1, [r3, #0]
20005f34:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f36:	3201      	adds	r2, #1
20005f38:	9238      	str	r2, [sp, #224]	; 0xe0
20005f3a:	3101      	adds	r1, #1
20005f3c:	2a07      	cmp	r2, #7
20005f3e:	9139      	str	r1, [sp, #228]	; 0xe4
20005f40:	f300 83eb 	bgt.w	2000671a <_svfprintf_r+0x112a>
20005f44:	3308      	adds	r3, #8
20005f46:	9a18      	ldr	r2, [sp, #96]	; 0x60
20005f48:	1e56      	subs	r6, r2, #1
20005f4a:	2e00      	cmp	r6, #0
20005f4c:	f77f ac6c 	ble.w	20005828 <_svfprintf_r+0x238>
20005f50:	2e10      	cmp	r6, #16
20005f52:	4fa0      	ldr	r7, [pc, #640]	; (200061d4 <_svfprintf_r+0xbe4>)
20005f54:	f340 81e9 	ble.w	2000632a <_svfprintf_r+0xd3a>
20005f58:	2410      	movs	r4, #16
20005f5a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20005f5e:	e003      	b.n	20005f68 <_svfprintf_r+0x978>
20005f60:	3e10      	subs	r6, #16
20005f62:	2e10      	cmp	r6, #16
20005f64:	f340 81e1 	ble.w	2000632a <_svfprintf_r+0xd3a>
20005f68:	605c      	str	r4, [r3, #4]
20005f6a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20005f6c:	9939      	ldr	r1, [sp, #228]	; 0xe4
20005f6e:	3201      	adds	r2, #1
20005f70:	601f      	str	r7, [r3, #0]
20005f72:	3110      	adds	r1, #16
20005f74:	2a07      	cmp	r2, #7
20005f76:	9139      	str	r1, [sp, #228]	; 0xe4
20005f78:	f103 0308 	add.w	r3, r3, #8
20005f7c:	9238      	str	r2, [sp, #224]	; 0xe0
20005f7e:	ddef      	ble.n	20005f60 <_svfprintf_r+0x970>
20005f80:	9809      	ldr	r0, [sp, #36]	; 0x24
20005f82:	4659      	mov	r1, fp
20005f84:	4642      	mov	r2, r8
20005f86:	f7ff faa5 	bl	200054d4 <__sprint_r>
20005f8a:	464b      	mov	r3, r9
20005f8c:	2800      	cmp	r0, #0
20005f8e:	d0e7      	beq.n	20005f60 <_svfprintf_r+0x970>
20005f90:	e47c      	b.n	2000588c <_svfprintf_r+0x29c>
20005f92:	9916      	ldr	r1, [sp, #88]	; 0x58
20005f94:	2200      	movs	r2, #0
20005f96:	920e      	str	r2, [sp, #56]	; 0x38
20005f98:	9111      	str	r1, [sp, #68]	; 0x44
20005f9a:	e4d6      	b.n	2000594a <_svfprintf_r+0x35a>
20005f9c:	990c      	ldr	r1, [sp, #48]	; 0x30
20005f9e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005fa0:	1a8e      	subs	r6, r1, r2
20005fa2:	2e00      	cmp	r6, #0
20005fa4:	f77f ad48 	ble.w	20005a38 <_svfprintf_r+0x448>
20005fa8:	2e10      	cmp	r6, #16
20005faa:	4f8a      	ldr	r7, [pc, #552]	; (200061d4 <_svfprintf_r+0xbe4>)
20005fac:	bfc8      	it	gt
20005fae:	f04f 0810 	movgt.w	r8, #16
20005fb2:	dc03      	bgt.n	20005fbc <_svfprintf_r+0x9cc>
20005fb4:	e01b      	b.n	20005fee <_svfprintf_r+0x9fe>
20005fb6:	3e10      	subs	r6, #16
20005fb8:	2e10      	cmp	r6, #16
20005fba:	dd18      	ble.n	20005fee <_svfprintf_r+0x9fe>
20005fbc:	f8c4 8004 	str.w	r8, [r4, #4]
20005fc0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005fc2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20005fc4:	3301      	adds	r3, #1
20005fc6:	6027      	str	r7, [r4, #0]
20005fc8:	3210      	adds	r2, #16
20005fca:	2b07      	cmp	r3, #7
20005fcc:	9239      	str	r2, [sp, #228]	; 0xe4
20005fce:	f104 0408 	add.w	r4, r4, #8
20005fd2:	9338      	str	r3, [sp, #224]	; 0xe0
20005fd4:	ddef      	ble.n	20005fb6 <_svfprintf_r+0x9c6>
20005fd6:	9809      	ldr	r0, [sp, #36]	; 0x24
20005fd8:	4659      	mov	r1, fp
20005fda:	aa37      	add	r2, sp, #220	; 0xdc
20005fdc:	464c      	mov	r4, r9
20005fde:	f7ff fa79 	bl	200054d4 <__sprint_r>
20005fe2:	2800      	cmp	r0, #0
20005fe4:	f47f ac52 	bne.w	2000588c <_svfprintf_r+0x29c>
20005fe8:	3e10      	subs	r6, #16
20005fea:	2e10      	cmp	r6, #16
20005fec:	dce6      	bgt.n	20005fbc <_svfprintf_r+0x9cc>
20005fee:	6066      	str	r6, [r4, #4]
20005ff0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20005ff2:	6027      	str	r7, [r4, #0]
20005ff4:	1c5a      	adds	r2, r3, #1
20005ff6:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20005ff8:	9238      	str	r2, [sp, #224]	; 0xe0
20005ffa:	199b      	adds	r3, r3, r6
20005ffc:	2a07      	cmp	r2, #7
20005ffe:	9339      	str	r3, [sp, #228]	; 0xe4
20006000:	f300 8188 	bgt.w	20006314 <_svfprintf_r+0xd24>
20006004:	3408      	adds	r4, #8
20006006:	e517      	b.n	20005a38 <_svfprintf_r+0x448>
20006008:	605e      	str	r6, [r3, #4]
2000600a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000600c:	601f      	str	r7, [r3, #0]
2000600e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006010:	3201      	adds	r2, #1
20006012:	9238      	str	r2, [sp, #224]	; 0xe0
20006014:	18f3      	adds	r3, r6, r3
20006016:	2a07      	cmp	r2, #7
20006018:	9339      	str	r3, [sp, #228]	; 0xe4
2000601a:	f77f ad60 	ble.w	20005ade <_svfprintf_r+0x4ee>
2000601e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006020:	4659      	mov	r1, fp
20006022:	aa37      	add	r2, sp, #220	; 0xdc
20006024:	f7ff fa56 	bl	200054d4 <__sprint_r>
20006028:	2800      	cmp	r0, #0
2000602a:	f43f ad57 	beq.w	20005adc <_svfprintf_r+0x4ec>
2000602e:	e42d      	b.n	2000588c <_svfprintf_r+0x29c>
20006030:	9809      	ldr	r0, [sp, #36]	; 0x24
20006032:	4659      	mov	r1, fp
20006034:	aa37      	add	r2, sp, #220	; 0xdc
20006036:	f7ff fa4d 	bl	200054d4 <__sprint_r>
2000603a:	2800      	cmp	r0, #0
2000603c:	f43f ad5a 	beq.w	20005af4 <_svfprintf_r+0x504>
20006040:	e424      	b.n	2000588c <_svfprintf_r+0x29c>
20006042:	f01a 0f01 	tst.w	sl, #1
20006046:	f47f abaa 	bne.w	2000579e <_svfprintf_r+0x1ae>
2000604a:	2301      	movs	r3, #1
2000604c:	6063      	str	r3, [r4, #4]
2000604e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006050:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006052:	3301      	adds	r3, #1
20006054:	9911      	ldr	r1, [sp, #68]	; 0x44
20006056:	3201      	adds	r2, #1
20006058:	2b07      	cmp	r3, #7
2000605a:	9239      	str	r2, [sp, #228]	; 0xe4
2000605c:	6021      	str	r1, [r4, #0]
2000605e:	9338      	str	r3, [sp, #224]	; 0xe0
20006060:	f77f abd1 	ble.w	20005806 <_svfprintf_r+0x216>
20006064:	9809      	ldr	r0, [sp, #36]	; 0x24
20006066:	4659      	mov	r1, fp
20006068:	aa37      	add	r2, sp, #220	; 0xdc
2000606a:	f7ff fa33 	bl	200054d4 <__sprint_r>
2000606e:	2800      	cmp	r0, #0
20006070:	f47f ac0c 	bne.w	2000588c <_svfprintf_r+0x29c>
20006074:	464c      	mov	r4, r9
20006076:	f7ff bbc7 	b.w	20005808 <_svfprintf_r+0x218>
2000607a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000607c:	4659      	mov	r1, fp
2000607e:	aa37      	add	r2, sp, #220	; 0xdc
20006080:	f7ff fa28 	bl	200054d4 <__sprint_r>
20006084:	2800      	cmp	r0, #0
20006086:	f47f ac01 	bne.w	2000588c <_svfprintf_r+0x29c>
2000608a:	464c      	mov	r4, r9
2000608c:	e508      	b.n	20005aa0 <_svfprintf_r+0x4b0>
2000608e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006090:	4659      	mov	r1, fp
20006092:	aa37      	add	r2, sp, #220	; 0xdc
20006094:	f7ff fa1e 	bl	200054d4 <__sprint_r>
20006098:	2800      	cmp	r0, #0
2000609a:	f47f abf7 	bne.w	2000588c <_svfprintf_r+0x29c>
2000609e:	464c      	mov	r4, r9
200060a0:	e4b6      	b.n	20005a10 <_svfprintf_r+0x420>
200060a2:	9809      	ldr	r0, [sp, #36]	; 0x24
200060a4:	4659      	mov	r1, fp
200060a6:	aa37      	add	r2, sp, #220	; 0xdc
200060a8:	f7ff fa14 	bl	200054d4 <__sprint_r>
200060ac:	2800      	cmp	r0, #0
200060ae:	f47f abed 	bne.w	2000588c <_svfprintf_r+0x29c>
200060b2:	464c      	mov	r4, r9
200060b4:	e4bc      	b.n	20005a30 <_svfprintf_r+0x440>
200060b6:	9b42      	ldr	r3, [sp, #264]	; 0x108
200060b8:	2b00      	cmp	r3, #0
200060ba:	f340 81d9 	ble.w	20006470 <_svfprintf_r+0xe80>
200060be:	9918      	ldr	r1, [sp, #96]	; 0x60
200060c0:	428b      	cmp	r3, r1
200060c2:	f2c0 816f 	blt.w	200063a4 <_svfprintf_r+0xdb4>
200060c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
200060c8:	6061      	str	r1, [r4, #4]
200060ca:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200060cc:	6022      	str	r2, [r4, #0]
200060ce:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200060d0:	3301      	adds	r3, #1
200060d2:	9338      	str	r3, [sp, #224]	; 0xe0
200060d4:	1852      	adds	r2, r2, r1
200060d6:	2b07      	cmp	r3, #7
200060d8:	9239      	str	r2, [sp, #228]	; 0xe4
200060da:	bfd8      	it	le
200060dc:	f104 0308 	addle.w	r3, r4, #8
200060e0:	f300 83ba 	bgt.w	20006858 <_svfprintf_r+0x1268>
200060e4:	9c42      	ldr	r4, [sp, #264]	; 0x108
200060e6:	9818      	ldr	r0, [sp, #96]	; 0x60
200060e8:	1a24      	subs	r4, r4, r0
200060ea:	2c00      	cmp	r4, #0
200060ec:	f340 819b 	ble.w	20006426 <_svfprintf_r+0xe36>
200060f0:	2c10      	cmp	r4, #16
200060f2:	4f38      	ldr	r7, [pc, #224]	; (200061d4 <_svfprintf_r+0xbe4>)
200060f4:	f340 818b 	ble.w	2000640e <_svfprintf_r+0xe1e>
200060f8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
200060fc:	2610      	movs	r6, #16
200060fe:	46aa      	mov	sl, r5
20006100:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20006104:	9d09      	ldr	r5, [sp, #36]	; 0x24
20006106:	e003      	b.n	20006110 <_svfprintf_r+0xb20>
20006108:	3c10      	subs	r4, #16
2000610a:	2c10      	cmp	r4, #16
2000610c:	f340 817c 	ble.w	20006408 <_svfprintf_r+0xe18>
20006110:	605e      	str	r6, [r3, #4]
20006112:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006114:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006116:	3201      	adds	r2, #1
20006118:	601f      	str	r7, [r3, #0]
2000611a:	3110      	adds	r1, #16
2000611c:	2a07      	cmp	r2, #7
2000611e:	9139      	str	r1, [sp, #228]	; 0xe4
20006120:	f103 0308 	add.w	r3, r3, #8
20006124:	9238      	str	r2, [sp, #224]	; 0xe0
20006126:	ddef      	ble.n	20006108 <_svfprintf_r+0xb18>
20006128:	4628      	mov	r0, r5
2000612a:	4659      	mov	r1, fp
2000612c:	4642      	mov	r2, r8
2000612e:	f7ff f9d1 	bl	200054d4 <__sprint_r>
20006132:	464b      	mov	r3, r9
20006134:	2800      	cmp	r0, #0
20006136:	d0e7      	beq.n	20006108 <_svfprintf_r+0xb18>
20006138:	f7ff bba8 	b.w	2000588c <_svfprintf_r+0x29c>
2000613c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000613e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
20006142:	4603      	mov	r3, r0
20006144:	9011      	str	r0, [sp, #68]	; 0x44
20006146:	0931      	lsrs	r1, r6, #4
20006148:	f006 020f 	and.w	r2, r6, #15
2000614c:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
20006150:	0938      	lsrs	r0, r7, #4
20006152:	f81c 2002 	ldrb.w	r2, [ip, r2]
20006156:	460e      	mov	r6, r1
20006158:	4607      	mov	r7, r0
2000615a:	ea56 0107 	orrs.w	r1, r6, r7
2000615e:	f803 2d01 	strb.w	r2, [r3, #-1]!
20006162:	d1f0      	bne.n	20006146 <_svfprintf_r+0xb56>
20006164:	9a16      	ldr	r2, [sp, #88]	; 0x58
20006166:	9311      	str	r3, [sp, #68]	; 0x44
20006168:	1ad2      	subs	r2, r2, r3
2000616a:	920e      	str	r2, [sp, #56]	; 0x38
2000616c:	f7ff bbed 	b.w	2000594a <_svfprintf_r+0x35a>
20006170:	2300      	movs	r3, #0
20006172:	2209      	movs	r2, #9
20006174:	42b2      	cmp	r2, r6
20006176:	eb73 0007 	sbcs.w	r0, r3, r7
2000617a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000617c:	bf3e      	ittt	cc
2000617e:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
20006182:	46a0      	movcc	r8, r4
20006184:	461c      	movcc	r4, r3
20006186:	d21a      	bcs.n	200061be <_svfprintf_r+0xbce>
20006188:	4630      	mov	r0, r6
2000618a:	4639      	mov	r1, r7
2000618c:	220a      	movs	r2, #10
2000618e:	2300      	movs	r3, #0
20006190:	f005 fa38 	bl	2000b604 <__aeabi_uldivmod>
20006194:	4630      	mov	r0, r6
20006196:	4639      	mov	r1, r7
20006198:	2300      	movs	r3, #0
2000619a:	f102 0c30 	add.w	ip, r2, #48	; 0x30
2000619e:	220a      	movs	r2, #10
200061a0:	f804 cd01 	strb.w	ip, [r4, #-1]!
200061a4:	f005 fa2e 	bl	2000b604 <__aeabi_uldivmod>
200061a8:	4606      	mov	r6, r0
200061aa:	460f      	mov	r7, r1
200061ac:	2009      	movs	r0, #9
200061ae:	2100      	movs	r1, #0
200061b0:	42b0      	cmp	r0, r6
200061b2:	41b9      	sbcs	r1, r7
200061b4:	d3e8      	bcc.n	20006188 <_svfprintf_r+0xb98>
200061b6:	4623      	mov	r3, r4
200061b8:	4644      	mov	r4, r8
200061ba:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200061be:	1e5a      	subs	r2, r3, #1
200061c0:	3630      	adds	r6, #48	; 0x30
200061c2:	9211      	str	r2, [sp, #68]	; 0x44
200061c4:	f803 6c01 	strb.w	r6, [r3, #-1]
200061c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
200061ca:	1a9b      	subs	r3, r3, r2
200061cc:	930e      	str	r3, [sp, #56]	; 0x38
200061ce:	f7ff bbbc 	b.w	2000594a <_svfprintf_r+0x35a>
200061d2:	bf00      	nop
200061d4:	2000c290 	.word	0x2000c290
200061d8:	9809      	ldr	r0, [sp, #36]	; 0x24
200061da:	4659      	mov	r1, fp
200061dc:	aa37      	add	r2, sp, #220	; 0xdc
200061de:	f7ff f979 	bl	200054d4 <__sprint_r>
200061e2:	2800      	cmp	r0, #0
200061e4:	f47f ab52 	bne.w	2000588c <_svfprintf_r+0x29c>
200061e8:	464c      	mov	r4, r9
200061ea:	f7ff bbff 	b.w	200059ec <_svfprintf_r+0x3fc>
200061ee:	9818      	ldr	r0, [sp, #96]	; 0x60
200061f0:	1e46      	subs	r6, r0, #1
200061f2:	2e00      	cmp	r6, #0
200061f4:	f77f ab08 	ble.w	20005808 <_svfprintf_r+0x218>
200061f8:	2e10      	cmp	r6, #16
200061fa:	4f9c      	ldr	r7, [pc, #624]	; (2000646c <_svfprintf_r+0xe7c>)
200061fc:	bfc8      	it	gt
200061fe:	f04f 0810 	movgt.w	r8, #16
20006202:	dc03      	bgt.n	2000620c <_svfprintf_r+0xc1c>
20006204:	e01b      	b.n	2000623e <_svfprintf_r+0xc4e>
20006206:	3e10      	subs	r6, #16
20006208:	2e10      	cmp	r6, #16
2000620a:	dd18      	ble.n	2000623e <_svfprintf_r+0xc4e>
2000620c:	f8c4 8004 	str.w	r8, [r4, #4]
20006210:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006212:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006214:	3301      	adds	r3, #1
20006216:	6027      	str	r7, [r4, #0]
20006218:	3210      	adds	r2, #16
2000621a:	2b07      	cmp	r3, #7
2000621c:	9239      	str	r2, [sp, #228]	; 0xe4
2000621e:	f104 0408 	add.w	r4, r4, #8
20006222:	9338      	str	r3, [sp, #224]	; 0xe0
20006224:	ddef      	ble.n	20006206 <_svfprintf_r+0xc16>
20006226:	9809      	ldr	r0, [sp, #36]	; 0x24
20006228:	4659      	mov	r1, fp
2000622a:	aa37      	add	r2, sp, #220	; 0xdc
2000622c:	464c      	mov	r4, r9
2000622e:	f7ff f951 	bl	200054d4 <__sprint_r>
20006232:	2800      	cmp	r0, #0
20006234:	f47f ab2a 	bne.w	2000588c <_svfprintf_r+0x29c>
20006238:	3e10      	subs	r6, #16
2000623a:	2e10      	cmp	r6, #16
2000623c:	dce6      	bgt.n	2000620c <_svfprintf_r+0xc1c>
2000623e:	6066      	str	r6, [r4, #4]
20006240:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20006242:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20006244:	3301      	adds	r3, #1
20006246:	6027      	str	r7, [r4, #0]
20006248:	1992      	adds	r2, r2, r6
2000624a:	2b07      	cmp	r3, #7
2000624c:	9239      	str	r2, [sp, #228]	; 0xe4
2000624e:	9338      	str	r3, [sp, #224]	; 0xe0
20006250:	f77f aad9 	ble.w	20005806 <_svfprintf_r+0x216>
20006254:	e706      	b.n	20006064 <_svfprintf_r+0xa74>
20006256:	9814      	ldr	r0, [sp, #80]	; 0x50
20006258:	2130      	movs	r1, #48	; 0x30
2000625a:	f04a 0a02 	orr.w	sl, sl, #2
2000625e:	2201      	movs	r2, #1
20006260:	2302      	movs	r3, #2
20006262:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
20006266:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
2000626a:	f7ff bb39 	b.w	200058e0 <_svfprintf_r+0x2f0>
2000626e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20006270:	1d13      	adds	r3, r2, #4
20006272:	6816      	ldr	r6, [r2, #0]
20006274:	930a      	str	r3, [sp, #40]	; 0x28
20006276:	4636      	mov	r6, r6
20006278:	ea4f 77e6 	mov.w	r7, r6, asr #31
2000627c:	2e00      	cmp	r6, #0
2000627e:	f177 0000 	sbcs.w	r0, r7, #0
20006282:	f6bf ac8a 	bge.w	20005b9a <_svfprintf_r+0x5aa>
20006286:	4276      	negs	r6, r6
20006288:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
2000628c:	232d      	movs	r3, #45	; 0x2d
2000628e:	ea56 0207 	orrs.w	r2, r6, r7
20006292:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006296:	bf0c      	ite	eq
20006298:	2200      	moveq	r2, #0
2000629a:	2201      	movne	r2, #1
2000629c:	2301      	movs	r3, #1
2000629e:	f7ff bb23 	b.w	200058e8 <_svfprintf_r+0x2f8>
200062a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200062a4:	1d18      	adds	r0, r3, #4
200062a6:	681e      	ldr	r6, [r3, #0]
200062a8:	900a      	str	r0, [sp, #40]	; 0x28
200062aa:	4636      	mov	r6, r6
200062ac:	f04f 0700 	mov.w	r7, #0
200062b0:	f7ff bb0c 	b.w	200058cc <_svfprintf_r+0x2dc>
200062b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200062b6:	1d13      	adds	r3, r2, #4
200062b8:	6816      	ldr	r6, [r2, #0]
200062ba:	930a      	str	r3, [sp, #40]	; 0x28
200062bc:	2301      	movs	r3, #1
200062be:	1e32      	subs	r2, r6, #0
200062c0:	bf18      	it	ne
200062c2:	2201      	movne	r2, #1
200062c4:	4636      	mov	r6, r6
200062c6:	f04f 0700 	mov.w	r7, #0
200062ca:	f7ff bb09 	b.w	200058e0 <_svfprintf_r+0x2f0>
200062ce:	9809      	ldr	r0, [sp, #36]	; 0x24
200062d0:	4659      	mov	r1, fp
200062d2:	aa37      	add	r2, sp, #220	; 0xdc
200062d4:	f7ff f8fe 	bl	200054d4 <__sprint_r>
200062d8:	2800      	cmp	r0, #0
200062da:	f47f aad7 	bne.w	2000588c <_svfprintf_r+0x29c>
200062de:	464c      	mov	r4, r9
200062e0:	f7ff ba79 	b.w	200057d6 <_svfprintf_r+0x1e6>
200062e4:	9809      	ldr	r0, [sp, #36]	; 0x24
200062e6:	4659      	mov	r1, fp
200062e8:	aa37      	add	r2, sp, #220	; 0xdc
200062ea:	f7ff f8f3 	bl	200054d4 <__sprint_r>
200062ee:	2800      	cmp	r0, #0
200062f0:	f47f aacc 	bne.w	2000588c <_svfprintf_r+0x29c>
200062f4:	464c      	mov	r4, r9
200062f6:	f7ff ba60 	b.w	200057ba <_svfprintf_r+0x1ca>
200062fa:	2830      	cmp	r0, #48	; 0x30
200062fc:	f000 8296 	beq.w	2000682c <_svfprintf_r+0x123c>
20006300:	9a11      	ldr	r2, [sp, #68]	; 0x44
20006302:	2330      	movs	r3, #48	; 0x30
20006304:	f802 3d01 	strb.w	r3, [r2, #-1]!
20006308:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000630a:	9211      	str	r2, [sp, #68]	; 0x44
2000630c:	1a9b      	subs	r3, r3, r2
2000630e:	930e      	str	r3, [sp, #56]	; 0x38
20006310:	f7ff bb1b 	b.w	2000594a <_svfprintf_r+0x35a>
20006314:	9809      	ldr	r0, [sp, #36]	; 0x24
20006316:	4659      	mov	r1, fp
20006318:	aa37      	add	r2, sp, #220	; 0xdc
2000631a:	f7ff f8db 	bl	200054d4 <__sprint_r>
2000631e:	2800      	cmp	r0, #0
20006320:	f47f aab4 	bne.w	2000588c <_svfprintf_r+0x29c>
20006324:	464c      	mov	r4, r9
20006326:	f7ff bb87 	b.w	20005a38 <_svfprintf_r+0x448>
2000632a:	605e      	str	r6, [r3, #4]
2000632c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000632e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006330:	3201      	adds	r2, #1
20006332:	601f      	str	r7, [r3, #0]
20006334:	1989      	adds	r1, r1, r6
20006336:	2a07      	cmp	r2, #7
20006338:	9139      	str	r1, [sp, #228]	; 0xe4
2000633a:	9238      	str	r2, [sp, #224]	; 0xe0
2000633c:	f73f abc1 	bgt.w	20005ac2 <_svfprintf_r+0x4d2>
20006340:	3308      	adds	r3, #8
20006342:	f7ff ba71 	b.w	20005828 <_svfprintf_r+0x238>
20006346:	990a      	ldr	r1, [sp, #40]	; 0x28
20006348:	462b      	mov	r3, r5
2000634a:	782a      	ldrb	r2, [r5, #0]
2000634c:	910a      	str	r1, [sp, #40]	; 0x28
2000634e:	f7ff b9b8 	b.w	200056c2 <_svfprintf_r+0xd2>
20006352:	f01a 0f10 	tst.w	sl, #16
20006356:	f000 81cd 	beq.w	200066f4 <_svfprintf_r+0x1104>
2000635a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000635c:	990d      	ldr	r1, [sp, #52]	; 0x34
2000635e:	f100 0a04 	add.w	sl, r0, #4
20006362:	6803      	ldr	r3, [r0, #0]
20006364:	6019      	str	r1, [r3, #0]
20006366:	f7ff b96d 	b.w	20005644 <_svfprintf_r+0x54>
2000636a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000636c:	1dd3      	adds	r3, r2, #7
2000636e:	f023 0307 	bic.w	r3, r3, #7
20006372:	f103 0008 	add.w	r0, r3, #8
20006376:	900a      	str	r0, [sp, #40]	; 0x28
20006378:	685e      	ldr	r6, [r3, #4]
2000637a:	681f      	ldr	r7, [r3, #0]
2000637c:	9619      	str	r6, [sp, #100]	; 0x64
2000637e:	9710      	str	r7, [sp, #64]	; 0x40
20006380:	e43f      	b.n	20005c02 <_svfprintf_r+0x612>
20006382:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
20006386:	f000 81a9 	beq.w	200066dc <_svfprintf_r+0x10ec>
2000638a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000638c:	4613      	mov	r3, r2
2000638e:	1d0a      	adds	r2, r1, #4
20006390:	920a      	str	r2, [sp, #40]	; 0x28
20006392:	880e      	ldrh	r6, [r1, #0]
20006394:	1e32      	subs	r2, r6, #0
20006396:	bf18      	it	ne
20006398:	2201      	movne	r2, #1
2000639a:	4636      	mov	r6, r6
2000639c:	f04f 0700 	mov.w	r7, #0
200063a0:	f7ff ba9e 	b.w	200058e0 <_svfprintf_r+0x2f0>
200063a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
200063a6:	6063      	str	r3, [r4, #4]
200063a8:	9938      	ldr	r1, [sp, #224]	; 0xe0
200063aa:	6022      	str	r2, [r4, #0]
200063ac:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200063ae:	3101      	adds	r1, #1
200063b0:	9138      	str	r1, [sp, #224]	; 0xe0
200063b2:	18d3      	adds	r3, r2, r3
200063b4:	2907      	cmp	r1, #7
200063b6:	9339      	str	r3, [sp, #228]	; 0xe4
200063b8:	f300 8262 	bgt.w	20006880 <_svfprintf_r+0x1290>
200063bc:	3408      	adds	r4, #8
200063be:	2301      	movs	r3, #1
200063c0:	9e42      	ldr	r6, [sp, #264]	; 0x108
200063c2:	6063      	str	r3, [r4, #4]
200063c4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200063c6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200063c8:	3301      	adds	r3, #1
200063ca:	981b      	ldr	r0, [sp, #108]	; 0x6c
200063cc:	3201      	adds	r2, #1
200063ce:	2b07      	cmp	r3, #7
200063d0:	9338      	str	r3, [sp, #224]	; 0xe0
200063d2:	bfd8      	it	le
200063d4:	f104 0308 	addle.w	r3, r4, #8
200063d8:	6020      	str	r0, [r4, #0]
200063da:	9239      	str	r2, [sp, #228]	; 0xe4
200063dc:	f300 8246 	bgt.w	2000686c <_svfprintf_r+0x127c>
200063e0:	9a42      	ldr	r2, [sp, #264]	; 0x108
200063e2:	9911      	ldr	r1, [sp, #68]	; 0x44
200063e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200063e6:	198e      	adds	r6, r1, r6
200063e8:	601e      	str	r6, [r3, #0]
200063ea:	1a81      	subs	r1, r0, r2
200063ec:	6059      	str	r1, [r3, #4]
200063ee:	9939      	ldr	r1, [sp, #228]	; 0xe4
200063f0:	1a8a      	subs	r2, r1, r2
200063f2:	9938      	ldr	r1, [sp, #224]	; 0xe0
200063f4:	1812      	adds	r2, r2, r0
200063f6:	9239      	str	r2, [sp, #228]	; 0xe4
200063f8:	3101      	adds	r1, #1
200063fa:	9138      	str	r1, [sp, #224]	; 0xe0
200063fc:	2907      	cmp	r1, #7
200063fe:	f73f ab60 	bgt.w	20005ac2 <_svfprintf_r+0x4d2>
20006402:	3308      	adds	r3, #8
20006404:	f7ff ba10 	b.w	20005828 <_svfprintf_r+0x238>
20006408:	4655      	mov	r5, sl
2000640a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
2000640e:	605c      	str	r4, [r3, #4]
20006410:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006412:	9939      	ldr	r1, [sp, #228]	; 0xe4
20006414:	3201      	adds	r2, #1
20006416:	601f      	str	r7, [r3, #0]
20006418:	1909      	adds	r1, r1, r4
2000641a:	2a07      	cmp	r2, #7
2000641c:	9139      	str	r1, [sp, #228]	; 0xe4
2000641e:	9238      	str	r2, [sp, #224]	; 0xe0
20006420:	f300 827f 	bgt.w	20006922 <_svfprintf_r+0x1332>
20006424:	3308      	adds	r3, #8
20006426:	f01a 0f01 	tst.w	sl, #1
2000642a:	f43f a9fd 	beq.w	20005828 <_svfprintf_r+0x238>
2000642e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20006430:	2201      	movs	r2, #1
20006432:	605a      	str	r2, [r3, #4]
20006434:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006436:	6019      	str	r1, [r3, #0]
20006438:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000643a:	3201      	adds	r2, #1
2000643c:	9238      	str	r2, [sp, #224]	; 0xe0
2000643e:	3101      	adds	r1, #1
20006440:	2a07      	cmp	r2, #7
20006442:	9139      	str	r1, [sp, #228]	; 0xe4
20006444:	f73f ab3d 	bgt.w	20005ac2 <_svfprintf_r+0x4d2>
20006448:	3308      	adds	r3, #8
2000644a:	f7ff b9ed 	b.w	20005828 <_svfprintf_r+0x238>
2000644e:	232d      	movs	r3, #45	; 0x2d
20006450:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20006454:	f7ff bbe8 	b.w	20005c28 <_svfprintf_r+0x638>
20006458:	9809      	ldr	r0, [sp, #36]	; 0x24
2000645a:	4659      	mov	r1, fp
2000645c:	aa37      	add	r2, sp, #220	; 0xdc
2000645e:	f7ff f839 	bl	200054d4 <__sprint_r>
20006462:	2800      	cmp	r0, #0
20006464:	f47f aa12 	bne.w	2000588c <_svfprintf_r+0x29c>
20006468:	464b      	mov	r3, r9
2000646a:	e556      	b.n	20005f1a <_svfprintf_r+0x92a>
2000646c:	2000c290 	.word	0x2000c290
20006470:	2301      	movs	r3, #1
20006472:	6063      	str	r3, [r4, #4]
20006474:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006476:	f24c 23e0 	movw	r3, #49888	; 0xc2e0
2000647a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000647e:	6023      	str	r3, [r4, #0]
20006480:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006482:	3201      	adds	r2, #1
20006484:	9238      	str	r2, [sp, #224]	; 0xe0
20006486:	3301      	adds	r3, #1
20006488:	2a07      	cmp	r2, #7
2000648a:	9339      	str	r3, [sp, #228]	; 0xe4
2000648c:	bfd8      	it	le
2000648e:	f104 0308 	addle.w	r3, r4, #8
20006492:	f300 8173 	bgt.w	2000677c <_svfprintf_r+0x118c>
20006496:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006498:	b92a      	cbnz	r2, 200064a6 <_svfprintf_r+0xeb6>
2000649a:	9818      	ldr	r0, [sp, #96]	; 0x60
2000649c:	b918      	cbnz	r0, 200064a6 <_svfprintf_r+0xeb6>
2000649e:	f01a 0f01 	tst.w	sl, #1
200064a2:	f43f a9c1 	beq.w	20005828 <_svfprintf_r+0x238>
200064a6:	991b      	ldr	r1, [sp, #108]	; 0x6c
200064a8:	2201      	movs	r2, #1
200064aa:	605a      	str	r2, [r3, #4]
200064ac:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200064ae:	6019      	str	r1, [r3, #0]
200064b0:	9939      	ldr	r1, [sp, #228]	; 0xe4
200064b2:	3201      	adds	r2, #1
200064b4:	9238      	str	r2, [sp, #224]	; 0xe0
200064b6:	3101      	adds	r1, #1
200064b8:	2a07      	cmp	r2, #7
200064ba:	9139      	str	r1, [sp, #228]	; 0xe4
200064bc:	f300 8168 	bgt.w	20006790 <_svfprintf_r+0x11a0>
200064c0:	3308      	adds	r3, #8
200064c2:	9c42      	ldr	r4, [sp, #264]	; 0x108
200064c4:	4264      	negs	r4, r4
200064c6:	2c00      	cmp	r4, #0
200064c8:	f340 8187 	ble.w	200067da <_svfprintf_r+0x11ea>
200064cc:	2c10      	cmp	r4, #16
200064ce:	4f9e      	ldr	r7, [pc, #632]	; (20006748 <_svfprintf_r+0x1158>)
200064d0:	f340 81a0 	ble.w	20006814 <_svfprintf_r+0x1224>
200064d4:	2610      	movs	r6, #16
200064d6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200064da:	e003      	b.n	200064e4 <_svfprintf_r+0xef4>
200064dc:	3c10      	subs	r4, #16
200064de:	2c10      	cmp	r4, #16
200064e0:	f340 8198 	ble.w	20006814 <_svfprintf_r+0x1224>
200064e4:	605e      	str	r6, [r3, #4]
200064e6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200064e8:	9939      	ldr	r1, [sp, #228]	; 0xe4
200064ea:	3201      	adds	r2, #1
200064ec:	601f      	str	r7, [r3, #0]
200064ee:	3110      	adds	r1, #16
200064f0:	2a07      	cmp	r2, #7
200064f2:	9139      	str	r1, [sp, #228]	; 0xe4
200064f4:	f103 0308 	add.w	r3, r3, #8
200064f8:	9238      	str	r2, [sp, #224]	; 0xe0
200064fa:	ddef      	ble.n	200064dc <_svfprintf_r+0xeec>
200064fc:	9809      	ldr	r0, [sp, #36]	; 0x24
200064fe:	4659      	mov	r1, fp
20006500:	4642      	mov	r2, r8
20006502:	f7fe ffe7 	bl	200054d4 <__sprint_r>
20006506:	464b      	mov	r3, r9
20006508:	2800      	cmp	r0, #0
2000650a:	d0e7      	beq.n	200064dc <_svfprintf_r+0xeec>
2000650c:	f7ff b9be 	b.w	2000588c <_svfprintf_r+0x29c>
20006510:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20006512:	465e      	mov	r6, fp
20006514:	2b00      	cmp	r3, #0
20006516:	f43f a9ba 	beq.w	2000588e <_svfprintf_r+0x29e>
2000651a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000651c:	4659      	mov	r1, fp
2000651e:	aa37      	add	r2, sp, #220	; 0xdc
20006520:	f7fe ffd8 	bl	200054d4 <__sprint_r>
20006524:	f7ff b9b3 	b.w	2000588e <_svfprintf_r+0x29e>
20006528:	990a      	ldr	r1, [sp, #40]	; 0x28
2000652a:	f04a 0a20 	orr.w	sl, sl, #32
2000652e:	786a      	ldrb	r2, [r5, #1]
20006530:	1c6b      	adds	r3, r5, #1
20006532:	910a      	str	r1, [sp, #40]	; 0x28
20006534:	f7ff b8c5 	b.w	200056c2 <_svfprintf_r+0xd2>
20006538:	4638      	mov	r0, r7
2000653a:	4631      	mov	r1, r6
2000653c:	9308      	str	r3, [sp, #32]
2000653e:	f004 fc2f 	bl	2000ada0 <__isnand>
20006542:	9b08      	ldr	r3, [sp, #32]
20006544:	2800      	cmp	r0, #0
20006546:	f040 8101 	bne.w	2000674c <_svfprintf_r+0x115c>
2000654a:	f1b8 3fff 	cmp.w	r8, #4294967295
2000654e:	bf08      	it	eq
20006550:	f108 0807 	addeq.w	r8, r8, #7
20006554:	d00e      	beq.n	20006574 <_svfprintf_r+0xf84>
20006556:	9a14      	ldr	r2, [sp, #80]	; 0x50
20006558:	2a67      	cmp	r2, #103	; 0x67
2000655a:	bf14      	ite	ne
2000655c:	2300      	movne	r3, #0
2000655e:	2301      	moveq	r3, #1
20006560:	2a47      	cmp	r2, #71	; 0x47
20006562:	bf08      	it	eq
20006564:	f043 0301 	orreq.w	r3, r3, #1
20006568:	b123      	cbz	r3, 20006574 <_svfprintf_r+0xf84>
2000656a:	f1b8 0f00 	cmp.w	r8, #0
2000656e:	bf08      	it	eq
20006570:	f04f 0801 	moveq.w	r8, #1
20006574:	4633      	mov	r3, r6
20006576:	463a      	mov	r2, r7
20006578:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
2000657c:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
20006580:	9b3b      	ldr	r3, [sp, #236]	; 0xec
20006582:	2b00      	cmp	r3, #0
20006584:	f2c0 820a 	blt.w	2000699c <_svfprintf_r+0x13ac>
20006588:	2300      	movs	r3, #0
2000658a:	9315      	str	r3, [sp, #84]	; 0x54
2000658c:	9914      	ldr	r1, [sp, #80]	; 0x50
2000658e:	2966      	cmp	r1, #102	; 0x66
20006590:	bf14      	ite	ne
20006592:	2300      	movne	r3, #0
20006594:	2301      	moveq	r3, #1
20006596:	2946      	cmp	r1, #70	; 0x46
20006598:	bf08      	it	eq
2000659a:	f043 0301 	orreq.w	r3, r3, #1
2000659e:	9312      	str	r3, [sp, #72]	; 0x48
200065a0:	2b00      	cmp	r3, #0
200065a2:	f000 818a 	beq.w	200068ba <_svfprintf_r+0x12ca>
200065a6:	2303      	movs	r3, #3
200065a8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200065ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
200065ae:	970e      	str	r7, [sp, #56]	; 0x38
200065b0:	960f      	str	r6, [sp, #60]	; 0x3c
200065b2:	9300      	str	r3, [sp, #0]
200065b4:	9809      	ldr	r0, [sp, #36]	; 0x24
200065b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
200065ba:	9101      	str	r1, [sp, #4]
200065bc:	a942      	add	r1, sp, #264	; 0x108
200065be:	9102      	str	r1, [sp, #8]
200065c0:	a941      	add	r1, sp, #260	; 0x104
200065c2:	9103      	str	r1, [sp, #12]
200065c4:	a940      	add	r1, sp, #256	; 0x100
200065c6:	9104      	str	r1, [sp, #16]
200065c8:	f002 f80a 	bl	200085e0 <_dtoa_r>
200065cc:	9a14      	ldr	r2, [sp, #80]	; 0x50
200065ce:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200065d2:	bf18      	it	ne
200065d4:	2301      	movne	r3, #1
200065d6:	2a47      	cmp	r2, #71	; 0x47
200065d8:	bf0c      	ite	eq
200065da:	2300      	moveq	r3, #0
200065dc:	f003 0301 	andne.w	r3, r3, #1
200065e0:	9011      	str	r0, [sp, #68]	; 0x44
200065e2:	b92b      	cbnz	r3, 200065f0 <_svfprintf_r+0x1000>
200065e4:	f01a 0f01 	tst.w	sl, #1
200065e8:	bf08      	it	eq
200065ea:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
200065ee:	d01a      	beq.n	20006626 <_svfprintf_r+0x1036>
200065f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
200065f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200065f4:	9912      	ldr	r1, [sp, #72]	; 0x48
200065f6:	eb03 0c00 	add.w	ip, r3, r0
200065fa:	b129      	cbz	r1, 20006608 <_svfprintf_r+0x1018>
200065fc:	781b      	ldrb	r3, [r3, #0]
200065fe:	2b30      	cmp	r3, #48	; 0x30
20006600:	f000 80d0 	beq.w	200067a4 <_svfprintf_r+0x11b4>
20006604:	9b42      	ldr	r3, [sp, #264]	; 0x108
20006606:	449c      	add	ip, r3
20006608:	4638      	mov	r0, r7
2000660a:	2200      	movs	r2, #0
2000660c:	2300      	movs	r3, #0
2000660e:	4631      	mov	r1, r6
20006610:	f8cd c020 	str.w	ip, [sp, #32]
20006614:	f004 ff9c 	bl	2000b550 <__aeabi_dcmpeq>
20006618:	f8dd c020 	ldr.w	ip, [sp, #32]
2000661c:	2800      	cmp	r0, #0
2000661e:	f000 8173 	beq.w	20006908 <_svfprintf_r+0x1318>
20006622:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
20006626:	9814      	ldr	r0, [sp, #80]	; 0x50
20006628:	9911      	ldr	r1, [sp, #68]	; 0x44
2000662a:	2867      	cmp	r0, #103	; 0x67
2000662c:	bf14      	ite	ne
2000662e:	2300      	movne	r3, #0
20006630:	2301      	moveq	r3, #1
20006632:	2847      	cmp	r0, #71	; 0x47
20006634:	bf08      	it	eq
20006636:	f043 0301 	orreq.w	r3, r3, #1
2000663a:	ebc1 010c 	rsb	r1, r1, ip
2000663e:	9118      	str	r1, [sp, #96]	; 0x60
20006640:	2b00      	cmp	r3, #0
20006642:	f000 814a 	beq.w	200068da <_svfprintf_r+0x12ea>
20006646:	9a42      	ldr	r2, [sp, #264]	; 0x108
20006648:	f112 0f03 	cmn.w	r2, #3
2000664c:	920e      	str	r2, [sp, #56]	; 0x38
2000664e:	db02      	blt.n	20006656 <_svfprintf_r+0x1066>
20006650:	4590      	cmp	r8, r2
20006652:	f280 814b 	bge.w	200068ec <_svfprintf_r+0x12fc>
20006656:	9b14      	ldr	r3, [sp, #80]	; 0x50
20006658:	3b02      	subs	r3, #2
2000665a:	9314      	str	r3, [sp, #80]	; 0x50
2000665c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
2000665e:	9814      	ldr	r0, [sp, #80]	; 0x50
20006660:	1e53      	subs	r3, r2, #1
20006662:	9342      	str	r3, [sp, #264]	; 0x108
20006664:	2b00      	cmp	r3, #0
20006666:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
2000666a:	f2c0 81d1 	blt.w	20006a10 <_svfprintf_r+0x1420>
2000666e:	222b      	movs	r2, #43	; 0x2b
20006670:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006674:	2b09      	cmp	r3, #9
20006676:	f300 8162 	bgt.w	2000693e <_svfprintf_r+0x134e>
2000667a:	a93f      	add	r1, sp, #252	; 0xfc
2000667c:	3330      	adds	r3, #48	; 0x30
2000667e:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
20006682:	2330      	movs	r3, #48	; 0x30
20006684:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
20006688:	ab3e      	add	r3, sp, #248	; 0xf8
2000668a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000668c:	1acb      	subs	r3, r1, r3
2000668e:	9918      	ldr	r1, [sp, #96]	; 0x60
20006690:	931a      	str	r3, [sp, #104]	; 0x68
20006692:	1859      	adds	r1, r3, r1
20006694:	2a01      	cmp	r2, #1
20006696:	910e      	str	r1, [sp, #56]	; 0x38
20006698:	f340 81cc 	ble.w	20006a34 <_svfprintf_r+0x1444>
2000669c:	980e      	ldr	r0, [sp, #56]	; 0x38
2000669e:	3001      	adds	r0, #1
200066a0:	900e      	str	r0, [sp, #56]	; 0x38
200066a2:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200066a6:	910b      	str	r1, [sp, #44]	; 0x2c
200066a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
200066aa:	2b00      	cmp	r3, #0
200066ac:	f000 80fd 	beq.w	200068aa <_svfprintf_r+0x12ba>
200066b0:	232d      	movs	r3, #45	; 0x2d
200066b2:	2000      	movs	r0, #0
200066b4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
200066b8:	9015      	str	r0, [sp, #84]	; 0x54
200066ba:	f7ff b950 	b.w	2000595e <_svfprintf_r+0x36e>
200066be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200066c0:	425b      	negs	r3, r3
200066c2:	930c      	str	r3, [sp, #48]	; 0x30
200066c4:	f7ff bace 	b.w	20005c64 <_svfprintf_r+0x674>
200066c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200066ca:	2000      	movs	r0, #0
200066cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200066d0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200066d4:	9015      	str	r0, [sp, #84]	; 0x54
200066d6:	920b      	str	r2, [sp, #44]	; 0x2c
200066d8:	f7ff b940 	b.w	2000595c <_svfprintf_r+0x36c>
200066dc:	980a      	ldr	r0, [sp, #40]	; 0x28
200066de:	1d01      	adds	r1, r0, #4
200066e0:	910a      	str	r1, [sp, #40]	; 0x28
200066e2:	6806      	ldr	r6, [r0, #0]
200066e4:	1e32      	subs	r2, r6, #0
200066e6:	bf18      	it	ne
200066e8:	2201      	movne	r2, #1
200066ea:	4636      	mov	r6, r6
200066ec:	f04f 0700 	mov.w	r7, #0
200066f0:	f7ff b8f6 	b.w	200058e0 <_svfprintf_r+0x2f0>
200066f4:	f01a 0f40 	tst.w	sl, #64	; 0x40
200066f8:	bf17      	itett	ne
200066fa:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
200066fc:	990a      	ldreq	r1, [sp, #40]	; 0x28
200066fe:	980d      	ldrne	r0, [sp, #52]	; 0x34
20006700:	f102 0a04 	addne.w	sl, r2, #4
20006704:	bf11      	iteee	ne
20006706:	6813      	ldrne	r3, [r2, #0]
20006708:	f101 0a04 	addeq.w	sl, r1, #4
2000670c:	680b      	ldreq	r3, [r1, #0]
2000670e:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
20006710:	bf14      	ite	ne
20006712:	8018      	strhne	r0, [r3, #0]
20006714:	601a      	streq	r2, [r3, #0]
20006716:	f7fe bf95 	b.w	20005644 <_svfprintf_r+0x54>
2000671a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000671c:	4659      	mov	r1, fp
2000671e:	aa37      	add	r2, sp, #220	; 0xdc
20006720:	f7fe fed8 	bl	200054d4 <__sprint_r>
20006724:	2800      	cmp	r0, #0
20006726:	f47f a8b1 	bne.w	2000588c <_svfprintf_r+0x29c>
2000672a:	464b      	mov	r3, r9
2000672c:	e40b      	b.n	20005f46 <_svfprintf_r+0x956>
2000672e:	9809      	ldr	r0, [sp, #36]	; 0x24
20006730:	2140      	movs	r1, #64	; 0x40
20006732:	f7fe f9c3 	bl	20004abc <_malloc_r>
20006736:	6030      	str	r0, [r6, #0]
20006738:	6130      	str	r0, [r6, #16]
2000673a:	2800      	cmp	r0, #0
2000673c:	f000 818d 	beq.w	20006a5a <_svfprintf_r+0x146a>
20006740:	2340      	movs	r3, #64	; 0x40
20006742:	6173      	str	r3, [r6, #20]
20006744:	f7fe bf67 	b.w	20005616 <_svfprintf_r+0x26>
20006748:	2000c290 	.word	0x2000c290
2000674c:	2003      	movs	r0, #3
2000674e:	f24c 22c0 	movw	r2, #49856	; 0xc2c0
20006752:	f24c 21bc 	movw	r1, #49852	; 0xc2bc
20006756:	900b      	str	r0, [sp, #44]	; 0x2c
20006758:	9814      	ldr	r0, [sp, #80]	; 0x50
2000675a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000675e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006762:	9315      	str	r3, [sp, #84]	; 0x54
20006764:	2847      	cmp	r0, #71	; 0x47
20006766:	bfd8      	it	le
20006768:	460a      	movle	r2, r1
2000676a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
2000676e:	2103      	movs	r1, #3
20006770:	9211      	str	r2, [sp, #68]	; 0x44
20006772:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006776:	910e      	str	r1, [sp, #56]	; 0x38
20006778:	f7ff b8f0 	b.w	2000595c <_svfprintf_r+0x36c>
2000677c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000677e:	4659      	mov	r1, fp
20006780:	aa37      	add	r2, sp, #220	; 0xdc
20006782:	f7fe fea7 	bl	200054d4 <__sprint_r>
20006786:	2800      	cmp	r0, #0
20006788:	f47f a880 	bne.w	2000588c <_svfprintf_r+0x29c>
2000678c:	464b      	mov	r3, r9
2000678e:	e682      	b.n	20006496 <_svfprintf_r+0xea6>
20006790:	9809      	ldr	r0, [sp, #36]	; 0x24
20006792:	4659      	mov	r1, fp
20006794:	aa37      	add	r2, sp, #220	; 0xdc
20006796:	f7fe fe9d 	bl	200054d4 <__sprint_r>
2000679a:	2800      	cmp	r0, #0
2000679c:	f47f a876 	bne.w	2000588c <_svfprintf_r+0x29c>
200067a0:	464b      	mov	r3, r9
200067a2:	e68e      	b.n	200064c2 <_svfprintf_r+0xed2>
200067a4:	4638      	mov	r0, r7
200067a6:	2200      	movs	r2, #0
200067a8:	2300      	movs	r3, #0
200067aa:	4631      	mov	r1, r6
200067ac:	f8cd c020 	str.w	ip, [sp, #32]
200067b0:	f004 fece 	bl	2000b550 <__aeabi_dcmpeq>
200067b4:	f8dd c020 	ldr.w	ip, [sp, #32]
200067b8:	2800      	cmp	r0, #0
200067ba:	f47f af23 	bne.w	20006604 <_svfprintf_r+0x1014>
200067be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200067c0:	f1c2 0301 	rsb	r3, r2, #1
200067c4:	9342      	str	r3, [sp, #264]	; 0x108
200067c6:	e71e      	b.n	20006606 <_svfprintf_r+0x1016>
200067c8:	9809      	ldr	r0, [sp, #36]	; 0x24
200067ca:	4659      	mov	r1, fp
200067cc:	aa37      	add	r2, sp, #220	; 0xdc
200067ce:	f7fe fe81 	bl	200054d4 <__sprint_r>
200067d2:	2800      	cmp	r0, #0
200067d4:	f47f a85a 	bne.w	2000588c <_svfprintf_r+0x29c>
200067d8:	464b      	mov	r3, r9
200067da:	9a18      	ldr	r2, [sp, #96]	; 0x60
200067dc:	9811      	ldr	r0, [sp, #68]	; 0x44
200067de:	605a      	str	r2, [r3, #4]
200067e0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200067e2:	9939      	ldr	r1, [sp, #228]	; 0xe4
200067e4:	6018      	str	r0, [r3, #0]
200067e6:	3201      	adds	r2, #1
200067e8:	9818      	ldr	r0, [sp, #96]	; 0x60
200067ea:	9238      	str	r2, [sp, #224]	; 0xe0
200067ec:	1809      	adds	r1, r1, r0
200067ee:	2a07      	cmp	r2, #7
200067f0:	9139      	str	r1, [sp, #228]	; 0xe4
200067f2:	f73f a966 	bgt.w	20005ac2 <_svfprintf_r+0x4d2>
200067f6:	3308      	adds	r3, #8
200067f8:	f7ff b816 	b.w	20005828 <_svfprintf_r+0x238>
200067fc:	2100      	movs	r1, #0
200067fe:	9115      	str	r1, [sp, #84]	; 0x54
20006800:	f7fe fe38 	bl	20005474 <strlen>
20006804:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20006808:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000680c:	900e      	str	r0, [sp, #56]	; 0x38
2000680e:	920b      	str	r2, [sp, #44]	; 0x2c
20006810:	f7ff b8a4 	b.w	2000595c <_svfprintf_r+0x36c>
20006814:	605c      	str	r4, [r3, #4]
20006816:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20006818:	601f      	str	r7, [r3, #0]
2000681a:	1c51      	adds	r1, r2, #1
2000681c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000681e:	9138      	str	r1, [sp, #224]	; 0xe0
20006820:	1912      	adds	r2, r2, r4
20006822:	2907      	cmp	r1, #7
20006824:	9239      	str	r2, [sp, #228]	; 0xe4
20006826:	dccf      	bgt.n	200067c8 <_svfprintf_r+0x11d8>
20006828:	3308      	adds	r3, #8
2000682a:	e7d6      	b.n	200067da <_svfprintf_r+0x11ea>
2000682c:	9916      	ldr	r1, [sp, #88]	; 0x58
2000682e:	9811      	ldr	r0, [sp, #68]	; 0x44
20006830:	1a08      	subs	r0, r1, r0
20006832:	900e      	str	r0, [sp, #56]	; 0x38
20006834:	f7ff b889 	b.w	2000594a <_svfprintf_r+0x35a>
20006838:	f1b8 0f06 	cmp.w	r8, #6
2000683c:	bf34      	ite	cc
2000683e:	4641      	movcc	r1, r8
20006840:	2106      	movcs	r1, #6
20006842:	f24c 22d8 	movw	r2, #49880	; 0xc2d8
20006846:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000684a:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
2000684e:	910e      	str	r1, [sp, #56]	; 0x38
20006850:	9211      	str	r2, [sp, #68]	; 0x44
20006852:	930b      	str	r3, [sp, #44]	; 0x2c
20006854:	f7ff b963 	b.w	20005b1e <_svfprintf_r+0x52e>
20006858:	9809      	ldr	r0, [sp, #36]	; 0x24
2000685a:	4659      	mov	r1, fp
2000685c:	aa37      	add	r2, sp, #220	; 0xdc
2000685e:	f7fe fe39 	bl	200054d4 <__sprint_r>
20006862:	2800      	cmp	r0, #0
20006864:	f47f a812 	bne.w	2000588c <_svfprintf_r+0x29c>
20006868:	464b      	mov	r3, r9
2000686a:	e43b      	b.n	200060e4 <_svfprintf_r+0xaf4>
2000686c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000686e:	4659      	mov	r1, fp
20006870:	aa37      	add	r2, sp, #220	; 0xdc
20006872:	f7fe fe2f 	bl	200054d4 <__sprint_r>
20006876:	2800      	cmp	r0, #0
20006878:	f47f a808 	bne.w	2000588c <_svfprintf_r+0x29c>
2000687c:	464b      	mov	r3, r9
2000687e:	e5af      	b.n	200063e0 <_svfprintf_r+0xdf0>
20006880:	9809      	ldr	r0, [sp, #36]	; 0x24
20006882:	4659      	mov	r1, fp
20006884:	aa37      	add	r2, sp, #220	; 0xdc
20006886:	f7fe fe25 	bl	200054d4 <__sprint_r>
2000688a:	2800      	cmp	r0, #0
2000688c:	f47e affe 	bne.w	2000588c <_svfprintf_r+0x29c>
20006890:	464c      	mov	r4, r9
20006892:	e594      	b.n	200063be <_svfprintf_r+0xdce>
20006894:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20006898:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
2000689c:	9015      	str	r0, [sp, #84]	; 0x54
2000689e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200068a2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200068a6:	f7ff b859 	b.w	2000595c <_svfprintf_r+0x36c>
200068aa:	980e      	ldr	r0, [sp, #56]	; 0x38
200068ac:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200068b0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
200068b4:	900b      	str	r0, [sp, #44]	; 0x2c
200068b6:	f7ff b851 	b.w	2000595c <_svfprintf_r+0x36c>
200068ba:	9a14      	ldr	r2, [sp, #80]	; 0x50
200068bc:	2a65      	cmp	r2, #101	; 0x65
200068be:	bf14      	ite	ne
200068c0:	2300      	movne	r3, #0
200068c2:	2301      	moveq	r3, #1
200068c4:	2a45      	cmp	r2, #69	; 0x45
200068c6:	bf08      	it	eq
200068c8:	f043 0301 	orreq.w	r3, r3, #1
200068cc:	2b00      	cmp	r3, #0
200068ce:	d032      	beq.n	20006936 <_svfprintf_r+0x1346>
200068d0:	f108 0301 	add.w	r3, r8, #1
200068d4:	930b      	str	r3, [sp, #44]	; 0x2c
200068d6:	2302      	movs	r3, #2
200068d8:	e668      	b.n	200065ac <_svfprintf_r+0xfbc>
200068da:	9814      	ldr	r0, [sp, #80]	; 0x50
200068dc:	2865      	cmp	r0, #101	; 0x65
200068de:	dd62      	ble.n	200069a6 <_svfprintf_r+0x13b6>
200068e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
200068e2:	2a66      	cmp	r2, #102	; 0x66
200068e4:	bf1c      	itt	ne
200068e6:	9b42      	ldrne	r3, [sp, #264]	; 0x108
200068e8:	930e      	strne	r3, [sp, #56]	; 0x38
200068ea:	d06f      	beq.n	200069cc <_svfprintf_r+0x13dc>
200068ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
200068ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200068f0:	429a      	cmp	r2, r3
200068f2:	dc5b      	bgt.n	200069ac <_svfprintf_r+0x13bc>
200068f4:	f01a 0f01 	tst.w	sl, #1
200068f8:	f040 8081 	bne.w	200069fe <_svfprintf_r+0x140e>
200068fc:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
20006900:	2167      	movs	r1, #103	; 0x67
20006902:	900b      	str	r0, [sp, #44]	; 0x2c
20006904:	9114      	str	r1, [sp, #80]	; 0x50
20006906:	e6cf      	b.n	200066a8 <_svfprintf_r+0x10b8>
20006908:	9b40      	ldr	r3, [sp, #256]	; 0x100
2000690a:	459c      	cmp	ip, r3
2000690c:	bf98      	it	ls
2000690e:	469c      	movls	ip, r3
20006910:	f67f ae89 	bls.w	20006626 <_svfprintf_r+0x1036>
20006914:	2230      	movs	r2, #48	; 0x30
20006916:	f803 2b01 	strb.w	r2, [r3], #1
2000691a:	459c      	cmp	ip, r3
2000691c:	9340      	str	r3, [sp, #256]	; 0x100
2000691e:	d8fa      	bhi.n	20006916 <_svfprintf_r+0x1326>
20006920:	e681      	b.n	20006626 <_svfprintf_r+0x1036>
20006922:	9809      	ldr	r0, [sp, #36]	; 0x24
20006924:	4659      	mov	r1, fp
20006926:	aa37      	add	r2, sp, #220	; 0xdc
20006928:	f7fe fdd4 	bl	200054d4 <__sprint_r>
2000692c:	2800      	cmp	r0, #0
2000692e:	f47e afad 	bne.w	2000588c <_svfprintf_r+0x29c>
20006932:	464b      	mov	r3, r9
20006934:	e577      	b.n	20006426 <_svfprintf_r+0xe36>
20006936:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000693a:	3302      	adds	r3, #2
2000693c:	e636      	b.n	200065ac <_svfprintf_r+0xfbc>
2000693e:	f246 6c67 	movw	ip, #26215	; 0x6667
20006942:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
20006946:	f2c6 6c66 	movt	ip, #26214	; 0x6666
2000694a:	fb8c 2103 	smull	r2, r1, ip, r3
2000694e:	17da      	asrs	r2, r3, #31
20006950:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
20006954:	eb02 0182 	add.w	r1, r2, r2, lsl #2
20006958:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
2000695c:	4613      	mov	r3, r2
2000695e:	3130      	adds	r1, #48	; 0x30
20006960:	2a09      	cmp	r2, #9
20006962:	f800 1d01 	strb.w	r1, [r0, #-1]!
20006966:	dcf0      	bgt.n	2000694a <_svfprintf_r+0x135a>
20006968:	3330      	adds	r3, #48	; 0x30
2000696a:	1e42      	subs	r2, r0, #1
2000696c:	b2d9      	uxtb	r1, r3
2000696e:	f800 1c01 	strb.w	r1, [r0, #-1]
20006972:	9b07      	ldr	r3, [sp, #28]
20006974:	4293      	cmp	r3, r2
20006976:	bf98      	it	ls
20006978:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
2000697c:	f67f ae84 	bls.w	20006688 <_svfprintf_r+0x1098>
20006980:	4602      	mov	r2, r0
20006982:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
20006986:	e001      	b.n	2000698c <_svfprintf_r+0x139c>
20006988:	f812 1b01 	ldrb.w	r1, [r2], #1
2000698c:	f803 1c01 	strb.w	r1, [r3, #-1]
20006990:	4619      	mov	r1, r3
20006992:	9807      	ldr	r0, [sp, #28]
20006994:	3301      	adds	r3, #1
20006996:	4290      	cmp	r0, r2
20006998:	d8f6      	bhi.n	20006988 <_svfprintf_r+0x1398>
2000699a:	e675      	b.n	20006688 <_svfprintf_r+0x1098>
2000699c:	202d      	movs	r0, #45	; 0x2d
2000699e:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
200069a2:	9015      	str	r0, [sp, #84]	; 0x54
200069a4:	e5f2      	b.n	2000658c <_svfprintf_r+0xf9c>
200069a6:	9942      	ldr	r1, [sp, #264]	; 0x108
200069a8:	910e      	str	r1, [sp, #56]	; 0x38
200069aa:	e657      	b.n	2000665c <_svfprintf_r+0x106c>
200069ac:	990e      	ldr	r1, [sp, #56]	; 0x38
200069ae:	9818      	ldr	r0, [sp, #96]	; 0x60
200069b0:	2900      	cmp	r1, #0
200069b2:	bfda      	itte	le
200069b4:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
200069b6:	f1c2 0302 	rsble	r3, r2, #2
200069ba:	2301      	movgt	r3, #1
200069bc:	181b      	adds	r3, r3, r0
200069be:	2167      	movs	r1, #103	; 0x67
200069c0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200069c4:	930e      	str	r3, [sp, #56]	; 0x38
200069c6:	9114      	str	r1, [sp, #80]	; 0x50
200069c8:	920b      	str	r2, [sp, #44]	; 0x2c
200069ca:	e66d      	b.n	200066a8 <_svfprintf_r+0x10b8>
200069cc:	9842      	ldr	r0, [sp, #264]	; 0x108
200069ce:	2800      	cmp	r0, #0
200069d0:	900e      	str	r0, [sp, #56]	; 0x38
200069d2:	dd38      	ble.n	20006a46 <_svfprintf_r+0x1456>
200069d4:	f1b8 0f00 	cmp.w	r8, #0
200069d8:	d107      	bne.n	200069ea <_svfprintf_r+0x13fa>
200069da:	f01a 0f01 	tst.w	sl, #1
200069de:	bf04      	itt	eq
200069e0:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
200069e4:	910b      	streq	r1, [sp, #44]	; 0x2c
200069e6:	f43f ae5f 	beq.w	200066a8 <_svfprintf_r+0x10b8>
200069ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200069ec:	2066      	movs	r0, #102	; 0x66
200069ee:	9014      	str	r0, [sp, #80]	; 0x50
200069f0:	1c53      	adds	r3, r2, #1
200069f2:	4443      	add	r3, r8
200069f4:	930e      	str	r3, [sp, #56]	; 0x38
200069f6:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
200069fa:	910b      	str	r1, [sp, #44]	; 0x2c
200069fc:	e654      	b.n	200066a8 <_svfprintf_r+0x10b8>
200069fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20006a00:	2367      	movs	r3, #103	; 0x67
20006a02:	9314      	str	r3, [sp, #80]	; 0x50
20006a04:	3201      	adds	r2, #1
20006a06:	920e      	str	r2, [sp, #56]	; 0x38
20006a08:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20006a0c:	900b      	str	r0, [sp, #44]	; 0x2c
20006a0e:	e64b      	b.n	200066a8 <_svfprintf_r+0x10b8>
20006a10:	222d      	movs	r2, #45	; 0x2d
20006a12:	425b      	negs	r3, r3
20006a14:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20006a18:	e62c      	b.n	20006674 <_svfprintf_r+0x1084>
20006a1a:	990a      	ldr	r1, [sp, #40]	; 0x28
20006a1c:	781a      	ldrb	r2, [r3, #0]
20006a1e:	f8d1 8000 	ldr.w	r8, [r1]
20006a22:	3104      	adds	r1, #4
20006a24:	910a      	str	r1, [sp, #40]	; 0x28
20006a26:	f1b8 0f00 	cmp.w	r8, #0
20006a2a:	bfb8      	it	lt
20006a2c:	f04f 38ff 	movlt.w	r8, #4294967295
20006a30:	f7fe be47 	b.w	200056c2 <_svfprintf_r+0xd2>
20006a34:	f01a 0f01 	tst.w	sl, #1
20006a38:	bf04      	itt	eq
20006a3a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
20006a3e:	930b      	streq	r3, [sp, #44]	; 0x2c
20006a40:	f43f ae32 	beq.w	200066a8 <_svfprintf_r+0x10b8>
20006a44:	e62a      	b.n	2000669c <_svfprintf_r+0x10ac>
20006a46:	f1b8 0f00 	cmp.w	r8, #0
20006a4a:	d10e      	bne.n	20006a6a <_svfprintf_r+0x147a>
20006a4c:	f01a 0f01 	tst.w	sl, #1
20006a50:	d10b      	bne.n	20006a6a <_svfprintf_r+0x147a>
20006a52:	2201      	movs	r2, #1
20006a54:	920b      	str	r2, [sp, #44]	; 0x2c
20006a56:	920e      	str	r2, [sp, #56]	; 0x38
20006a58:	e626      	b.n	200066a8 <_svfprintf_r+0x10b8>
20006a5a:	9809      	ldr	r0, [sp, #36]	; 0x24
20006a5c:	230c      	movs	r3, #12
20006a5e:	f04f 31ff 	mov.w	r1, #4294967295
20006a62:	910d      	str	r1, [sp, #52]	; 0x34
20006a64:	6003      	str	r3, [r0, #0]
20006a66:	f7fe bf1a 	b.w	2000589e <_svfprintf_r+0x2ae>
20006a6a:	f108 0302 	add.w	r3, r8, #2
20006a6e:	2066      	movs	r0, #102	; 0x66
20006a70:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20006a74:	930e      	str	r3, [sp, #56]	; 0x38
20006a76:	9014      	str	r0, [sp, #80]	; 0x50
20006a78:	910b      	str	r1, [sp, #44]	; 0x2c
20006a7a:	e615      	b.n	200066a8 <_svfprintf_r+0x10b8>

20006a7c <__sprint_r>:
20006a7c:	6893      	ldr	r3, [r2, #8]
20006a7e:	b510      	push	{r4, lr}
20006a80:	4614      	mov	r4, r2
20006a82:	b913      	cbnz	r3, 20006a8a <__sprint_r+0xe>
20006a84:	6053      	str	r3, [r2, #4]
20006a86:	4618      	mov	r0, r3
20006a88:	bd10      	pop	{r4, pc}
20006a8a:	f002 ffc9 	bl	20009a20 <__sfvwrite_r>
20006a8e:	2300      	movs	r3, #0
20006a90:	6063      	str	r3, [r4, #4]
20006a92:	60a3      	str	r3, [r4, #8]
20006a94:	bd10      	pop	{r4, pc}
20006a96:	bf00      	nop

20006a98 <_vfprintf_r>:
20006a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006a9c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20006aa0:	b083      	sub	sp, #12
20006aa2:	460e      	mov	r6, r1
20006aa4:	4615      	mov	r5, r2
20006aa6:	469a      	mov	sl, r3
20006aa8:	4681      	mov	r9, r0
20006aaa:	f003 f9a9 	bl	20009e00 <_localeconv_r>
20006aae:	6800      	ldr	r0, [r0, #0]
20006ab0:	901d      	str	r0, [sp, #116]	; 0x74
20006ab2:	f1b9 0f00 	cmp.w	r9, #0
20006ab6:	d004      	beq.n	20006ac2 <_vfprintf_r+0x2a>
20006ab8:	f8d9 3018 	ldr.w	r3, [r9, #24]
20006abc:	2b00      	cmp	r3, #0
20006abe:	f000 815a 	beq.w	20006d76 <_vfprintf_r+0x2de>
20006ac2:	f24c 3314 	movw	r3, #49940	; 0xc314
20006ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aca:	429e      	cmp	r6, r3
20006acc:	bf08      	it	eq
20006ace:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20006ad2:	d010      	beq.n	20006af6 <_vfprintf_r+0x5e>
20006ad4:	f24c 3334 	movw	r3, #49972	; 0xc334
20006ad8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006adc:	429e      	cmp	r6, r3
20006ade:	bf08      	it	eq
20006ae0:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20006ae4:	d007      	beq.n	20006af6 <_vfprintf_r+0x5e>
20006ae6:	f24c 3354 	movw	r3, #50004	; 0xc354
20006aea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006aee:	429e      	cmp	r6, r3
20006af0:	bf08      	it	eq
20006af2:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20006af6:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20006afa:	fa1f f38c 	uxth.w	r3, ip
20006afe:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20006b02:	d109      	bne.n	20006b18 <_vfprintf_r+0x80>
20006b04:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20006b08:	6e72      	ldr	r2, [r6, #100]	; 0x64
20006b0a:	f8a6 c00c 	strh.w	ip, [r6, #12]
20006b0e:	fa1f f38c 	uxth.w	r3, ip
20006b12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20006b16:	6672      	str	r2, [r6, #100]	; 0x64
20006b18:	f013 0f08 	tst.w	r3, #8
20006b1c:	f001 8301 	beq.w	20008122 <_vfprintf_r+0x168a>
20006b20:	6932      	ldr	r2, [r6, #16]
20006b22:	2a00      	cmp	r2, #0
20006b24:	f001 82fd 	beq.w	20008122 <_vfprintf_r+0x168a>
20006b28:	f003 031a 	and.w	r3, r3, #26
20006b2c:	2b0a      	cmp	r3, #10
20006b2e:	f000 80e0 	beq.w	20006cf2 <_vfprintf_r+0x25a>
20006b32:	2200      	movs	r2, #0
20006b34:	9212      	str	r2, [sp, #72]	; 0x48
20006b36:	921a      	str	r2, [sp, #104]	; 0x68
20006b38:	2300      	movs	r3, #0
20006b3a:	921c      	str	r2, [sp, #112]	; 0x70
20006b3c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006b40:	9211      	str	r2, [sp, #68]	; 0x44
20006b42:	3404      	adds	r4, #4
20006b44:	9219      	str	r2, [sp, #100]	; 0x64
20006b46:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20006b4a:	931b      	str	r3, [sp, #108]	; 0x6c
20006b4c:	3204      	adds	r2, #4
20006b4e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20006b52:	3228      	adds	r2, #40	; 0x28
20006b54:	3303      	adds	r3, #3
20006b56:	9218      	str	r2, [sp, #96]	; 0x60
20006b58:	9307      	str	r3, [sp, #28]
20006b5a:	2300      	movs	r3, #0
20006b5c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20006b60:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006b64:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006b68:	782b      	ldrb	r3, [r5, #0]
20006b6a:	1e1a      	subs	r2, r3, #0
20006b6c:	bf18      	it	ne
20006b6e:	2201      	movne	r2, #1
20006b70:	2b25      	cmp	r3, #37	; 0x25
20006b72:	bf0c      	ite	eq
20006b74:	2200      	moveq	r2, #0
20006b76:	f002 0201 	andne.w	r2, r2, #1
20006b7a:	b332      	cbz	r2, 20006bca <_vfprintf_r+0x132>
20006b7c:	462f      	mov	r7, r5
20006b7e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20006b82:	1e1a      	subs	r2, r3, #0
20006b84:	bf18      	it	ne
20006b86:	2201      	movne	r2, #1
20006b88:	2b25      	cmp	r3, #37	; 0x25
20006b8a:	bf0c      	ite	eq
20006b8c:	2200      	moveq	r2, #0
20006b8e:	f002 0201 	andne.w	r2, r2, #1
20006b92:	2a00      	cmp	r2, #0
20006b94:	d1f3      	bne.n	20006b7e <_vfprintf_r+0xe6>
20006b96:	ebb7 0805 	subs.w	r8, r7, r5
20006b9a:	bf08      	it	eq
20006b9c:	463d      	moveq	r5, r7
20006b9e:	d014      	beq.n	20006bca <_vfprintf_r+0x132>
20006ba0:	f8c4 8004 	str.w	r8, [r4, #4]
20006ba4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006ba8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006bac:	3301      	adds	r3, #1
20006bae:	6025      	str	r5, [r4, #0]
20006bb0:	2b07      	cmp	r3, #7
20006bb2:	4442      	add	r2, r8
20006bb4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006bb8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006bbc:	dc78      	bgt.n	20006cb0 <_vfprintf_r+0x218>
20006bbe:	3408      	adds	r4, #8
20006bc0:	9811      	ldr	r0, [sp, #68]	; 0x44
20006bc2:	463d      	mov	r5, r7
20006bc4:	4440      	add	r0, r8
20006bc6:	9011      	str	r0, [sp, #68]	; 0x44
20006bc8:	783b      	ldrb	r3, [r7, #0]
20006bca:	2b00      	cmp	r3, #0
20006bcc:	d07c      	beq.n	20006cc8 <_vfprintf_r+0x230>
20006bce:	1c6b      	adds	r3, r5, #1
20006bd0:	f04f 37ff 	mov.w	r7, #4294967295
20006bd4:	202b      	movs	r0, #43	; 0x2b
20006bd6:	f04f 0c20 	mov.w	ip, #32
20006bda:	2100      	movs	r1, #0
20006bdc:	f04f 0200 	mov.w	r2, #0
20006be0:	910f      	str	r1, [sp, #60]	; 0x3c
20006be2:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20006be6:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20006bea:	786a      	ldrb	r2, [r5, #1]
20006bec:	910a      	str	r1, [sp, #40]	; 0x28
20006bee:	1c5d      	adds	r5, r3, #1
20006bf0:	f1a2 0320 	sub.w	r3, r2, #32
20006bf4:	2b58      	cmp	r3, #88	; 0x58
20006bf6:	f200 8286 	bhi.w	20007106 <_vfprintf_r+0x66e>
20006bfa:	e8df f013 	tbh	[pc, r3, lsl #1]
20006bfe:	0298      	.short	0x0298
20006c00:	02840284 	.word	0x02840284
20006c04:	028402a4 	.word	0x028402a4
20006c08:	02840284 	.word	0x02840284
20006c0c:	02840284 	.word	0x02840284
20006c10:	02ad0284 	.word	0x02ad0284
20006c14:	028402ba 	.word	0x028402ba
20006c18:	02ca02c1 	.word	0x02ca02c1
20006c1c:	02e70284 	.word	0x02e70284
20006c20:	02f002f0 	.word	0x02f002f0
20006c24:	02f002f0 	.word	0x02f002f0
20006c28:	02f002f0 	.word	0x02f002f0
20006c2c:	02f002f0 	.word	0x02f002f0
20006c30:	028402f0 	.word	0x028402f0
20006c34:	02840284 	.word	0x02840284
20006c38:	02840284 	.word	0x02840284
20006c3c:	02840284 	.word	0x02840284
20006c40:	02840284 	.word	0x02840284
20006c44:	03040284 	.word	0x03040284
20006c48:	02840326 	.word	0x02840326
20006c4c:	02840326 	.word	0x02840326
20006c50:	02840284 	.word	0x02840284
20006c54:	036a0284 	.word	0x036a0284
20006c58:	02840284 	.word	0x02840284
20006c5c:	02840481 	.word	0x02840481
20006c60:	02840284 	.word	0x02840284
20006c64:	02840284 	.word	0x02840284
20006c68:	02840414 	.word	0x02840414
20006c6c:	042f0284 	.word	0x042f0284
20006c70:	02840284 	.word	0x02840284
20006c74:	02840284 	.word	0x02840284
20006c78:	02840284 	.word	0x02840284
20006c7c:	02840284 	.word	0x02840284
20006c80:	02840284 	.word	0x02840284
20006c84:	0465044f 	.word	0x0465044f
20006c88:	03260326 	.word	0x03260326
20006c8c:	03730326 	.word	0x03730326
20006c90:	02840465 	.word	0x02840465
20006c94:	03790284 	.word	0x03790284
20006c98:	03850284 	.word	0x03850284
20006c9c:	03ad0396 	.word	0x03ad0396
20006ca0:	0284040a 	.word	0x0284040a
20006ca4:	028403cc 	.word	0x028403cc
20006ca8:	028403f4 	.word	0x028403f4
20006cac:	00c00284 	.word	0x00c00284
20006cb0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20006cb4:	4648      	mov	r0, r9
20006cb6:	4631      	mov	r1, r6
20006cb8:	320c      	adds	r2, #12
20006cba:	f7ff fedf 	bl	20006a7c <__sprint_r>
20006cbe:	b958      	cbnz	r0, 20006cd8 <_vfprintf_r+0x240>
20006cc0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006cc4:	3404      	adds	r4, #4
20006cc6:	e77b      	b.n	20006bc0 <_vfprintf_r+0x128>
20006cc8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006ccc:	2b00      	cmp	r3, #0
20006cce:	f041 8192 	bne.w	20007ff6 <_vfprintf_r+0x155e>
20006cd2:	2300      	movs	r3, #0
20006cd4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006cd8:	89b3      	ldrh	r3, [r6, #12]
20006cda:	f013 0f40 	tst.w	r3, #64	; 0x40
20006cde:	d002      	beq.n	20006ce6 <_vfprintf_r+0x24e>
20006ce0:	f04f 30ff 	mov.w	r0, #4294967295
20006ce4:	9011      	str	r0, [sp, #68]	; 0x44
20006ce6:	9811      	ldr	r0, [sp, #68]	; 0x44
20006ce8:	b05f      	add	sp, #380	; 0x17c
20006cea:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20006cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006cf2:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20006cf6:	2b00      	cmp	r3, #0
20006cf8:	f6ff af1b 	blt.w	20006b32 <_vfprintf_r+0x9a>
20006cfc:	6a37      	ldr	r7, [r6, #32]
20006cfe:	f02c 0c02 	bic.w	ip, ip, #2
20006d02:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20006d06:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
20006d0a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20006d0e:	340c      	adds	r4, #12
20006d10:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20006d14:	462a      	mov	r2, r5
20006d16:	4653      	mov	r3, sl
20006d18:	4648      	mov	r0, r9
20006d1a:	4621      	mov	r1, r4
20006d1c:	ad1f      	add	r5, sp, #124	; 0x7c
20006d1e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20006d22:	2700      	movs	r7, #0
20006d24:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
20006d28:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20006d2c:	f44f 6580 	mov.w	r5, #1024	; 0x400
20006d30:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20006d34:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
20006d38:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20006d3c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20006d40:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20006d44:	f7ff fea8 	bl	20006a98 <_vfprintf_r>
20006d48:	2800      	cmp	r0, #0
20006d4a:	9011      	str	r0, [sp, #68]	; 0x44
20006d4c:	db09      	blt.n	20006d62 <_vfprintf_r+0x2ca>
20006d4e:	4621      	mov	r1, r4
20006d50:	4648      	mov	r0, r9
20006d52:	f002 fb91 	bl	20009478 <_fflush_r>
20006d56:	9911      	ldr	r1, [sp, #68]	; 0x44
20006d58:	42b8      	cmp	r0, r7
20006d5a:	bf18      	it	ne
20006d5c:	f04f 31ff 	movne.w	r1, #4294967295
20006d60:	9111      	str	r1, [sp, #68]	; 0x44
20006d62:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
20006d66:	f013 0f40 	tst.w	r3, #64	; 0x40
20006d6a:	d0bc      	beq.n	20006ce6 <_vfprintf_r+0x24e>
20006d6c:	89b3      	ldrh	r3, [r6, #12]
20006d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006d72:	81b3      	strh	r3, [r6, #12]
20006d74:	e7b7      	b.n	20006ce6 <_vfprintf_r+0x24e>
20006d76:	4648      	mov	r0, r9
20006d78:	f002 fcee 	bl	20009758 <__sinit>
20006d7c:	e6a1      	b.n	20006ac2 <_vfprintf_r+0x2a>
20006d7e:	980a      	ldr	r0, [sp, #40]	; 0x28
20006d80:	f24c 2cc4 	movw	ip, #49860	; 0xc2c4
20006d84:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006d88:	9216      	str	r2, [sp, #88]	; 0x58
20006d8a:	f010 0f20 	tst.w	r0, #32
20006d8e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20006d92:	f000 836e 	beq.w	20007472 <_vfprintf_r+0x9da>
20006d96:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006d98:	1dcb      	adds	r3, r1, #7
20006d9a:	f023 0307 	bic.w	r3, r3, #7
20006d9e:	f103 0208 	add.w	r2, r3, #8
20006da2:	920b      	str	r2, [sp, #44]	; 0x2c
20006da4:	e9d3 ab00 	ldrd	sl, fp, [r3]
20006da8:	ea5a 020b 	orrs.w	r2, sl, fp
20006dac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006dae:	bf0c      	ite	eq
20006db0:	2200      	moveq	r2, #0
20006db2:	2201      	movne	r2, #1
20006db4:	4213      	tst	r3, r2
20006db6:	f040 866b 	bne.w	20007a90 <_vfprintf_r+0xff8>
20006dba:	2302      	movs	r3, #2
20006dbc:	f04f 0100 	mov.w	r1, #0
20006dc0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20006dc4:	2f00      	cmp	r7, #0
20006dc6:	bfa2      	ittt	ge
20006dc8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20006dcc:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20006dd0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20006dd4:	2f00      	cmp	r7, #0
20006dd6:	bf18      	it	ne
20006dd8:	f042 0201 	orrne.w	r2, r2, #1
20006ddc:	2a00      	cmp	r2, #0
20006dde:	f000 841e 	beq.w	2000761e <_vfprintf_r+0xb86>
20006de2:	2b01      	cmp	r3, #1
20006de4:	f000 85de 	beq.w	200079a4 <_vfprintf_r+0xf0c>
20006de8:	2b02      	cmp	r3, #2
20006dea:	f000 85c1 	beq.w	20007970 <_vfprintf_r+0xed8>
20006dee:	9918      	ldr	r1, [sp, #96]	; 0x60
20006df0:	9113      	str	r1, [sp, #76]	; 0x4c
20006df2:	ea4f 08da 	mov.w	r8, sl, lsr #3
20006df6:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
20006dfa:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20006dfe:	f00a 0007 	and.w	r0, sl, #7
20006e02:	46e3      	mov	fp, ip
20006e04:	46c2      	mov	sl, r8
20006e06:	3030      	adds	r0, #48	; 0x30
20006e08:	ea5a 020b 	orrs.w	r2, sl, fp
20006e0c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20006e10:	d1ef      	bne.n	20006df2 <_vfprintf_r+0x35a>
20006e12:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006e16:	9113      	str	r1, [sp, #76]	; 0x4c
20006e18:	f01c 0f01 	tst.w	ip, #1
20006e1c:	f040 868c 	bne.w	20007b38 <_vfprintf_r+0x10a0>
20006e20:	9818      	ldr	r0, [sp, #96]	; 0x60
20006e22:	1a40      	subs	r0, r0, r1
20006e24:	9010      	str	r0, [sp, #64]	; 0x40
20006e26:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006e2a:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006e2c:	9717      	str	r7, [sp, #92]	; 0x5c
20006e2e:	42ba      	cmp	r2, r7
20006e30:	bfb8      	it	lt
20006e32:	463a      	movlt	r2, r7
20006e34:	920c      	str	r2, [sp, #48]	; 0x30
20006e36:	b113      	cbz	r3, 20006e3e <_vfprintf_r+0x3a6>
20006e38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006e3a:	3201      	adds	r2, #1
20006e3c:	920c      	str	r2, [sp, #48]	; 0x30
20006e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20006e40:	980a      	ldr	r0, [sp, #40]	; 0x28
20006e42:	f013 0302 	ands.w	r3, r3, #2
20006e46:	9315      	str	r3, [sp, #84]	; 0x54
20006e48:	bf1e      	ittt	ne
20006e4a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20006e4e:	f10c 0c02 	addne.w	ip, ip, #2
20006e52:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
20006e56:	f010 0084 	ands.w	r0, r0, #132	; 0x84
20006e5a:	9014      	str	r0, [sp, #80]	; 0x50
20006e5c:	d14d      	bne.n	20006efa <_vfprintf_r+0x462>
20006e5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006e60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006e62:	1a8f      	subs	r7, r1, r2
20006e64:	2f00      	cmp	r7, #0
20006e66:	dd48      	ble.n	20006efa <_vfprintf_r+0x462>
20006e68:	2f10      	cmp	r7, #16
20006e6a:	f24c 28e4 	movw	r8, #49892	; 0xc2e4
20006e6e:	bfd8      	it	le
20006e70:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20006e74:	dd30      	ble.n	20006ed8 <_vfprintf_r+0x440>
20006e76:	f2c2 0800 	movt	r8, #8192	; 0x2000
20006e7a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006e7e:	4643      	mov	r3, r8
20006e80:	f04f 0a10 	mov.w	sl, #16
20006e84:	46a8      	mov	r8, r5
20006e86:	f10b 0b0c 	add.w	fp, fp, #12
20006e8a:	461d      	mov	r5, r3
20006e8c:	e002      	b.n	20006e94 <_vfprintf_r+0x3fc>
20006e8e:	3f10      	subs	r7, #16
20006e90:	2f10      	cmp	r7, #16
20006e92:	dd1e      	ble.n	20006ed2 <_vfprintf_r+0x43a>
20006e94:	f8c4 a004 	str.w	sl, [r4, #4]
20006e98:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006e9c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006ea0:	3301      	adds	r3, #1
20006ea2:	6025      	str	r5, [r4, #0]
20006ea4:	3210      	adds	r2, #16
20006ea6:	2b07      	cmp	r3, #7
20006ea8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006eac:	f104 0408 	add.w	r4, r4, #8
20006eb0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006eb4:	ddeb      	ble.n	20006e8e <_vfprintf_r+0x3f6>
20006eb6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006eba:	4648      	mov	r0, r9
20006ebc:	4631      	mov	r1, r6
20006ebe:	465a      	mov	r2, fp
20006ec0:	3404      	adds	r4, #4
20006ec2:	f7ff fddb 	bl	20006a7c <__sprint_r>
20006ec6:	2800      	cmp	r0, #0
20006ec8:	f47f af06 	bne.w	20006cd8 <_vfprintf_r+0x240>
20006ecc:	3f10      	subs	r7, #16
20006ece:	2f10      	cmp	r7, #16
20006ed0:	dce0      	bgt.n	20006e94 <_vfprintf_r+0x3fc>
20006ed2:	462b      	mov	r3, r5
20006ed4:	4645      	mov	r5, r8
20006ed6:	4698      	mov	r8, r3
20006ed8:	6067      	str	r7, [r4, #4]
20006eda:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006ede:	f8c4 8000 	str.w	r8, [r4]
20006ee2:	1c5a      	adds	r2, r3, #1
20006ee4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20006ee8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20006eec:	19db      	adds	r3, r3, r7
20006eee:	2a07      	cmp	r2, #7
20006ef0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20006ef4:	f300 858a 	bgt.w	20007a0c <_vfprintf_r+0xf74>
20006ef8:	3408      	adds	r4, #8
20006efa:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20006efe:	b19b      	cbz	r3, 20006f28 <_vfprintf_r+0x490>
20006f00:	2301      	movs	r3, #1
20006f02:	6063      	str	r3, [r4, #4]
20006f04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006f08:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006f0c:	3207      	adds	r2, #7
20006f0e:	6022      	str	r2, [r4, #0]
20006f10:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006f14:	3301      	adds	r3, #1
20006f16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006f1a:	3201      	adds	r2, #1
20006f1c:	2b07      	cmp	r3, #7
20006f1e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006f22:	f300 84b6 	bgt.w	20007892 <_vfprintf_r+0xdfa>
20006f26:	3408      	adds	r4, #8
20006f28:	9b15      	ldr	r3, [sp, #84]	; 0x54
20006f2a:	b19b      	cbz	r3, 20006f54 <_vfprintf_r+0x4bc>
20006f2c:	2302      	movs	r3, #2
20006f2e:	6063      	str	r3, [r4, #4]
20006f30:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006f34:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20006f38:	3204      	adds	r2, #4
20006f3a:	6022      	str	r2, [r4, #0]
20006f3c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006f40:	3301      	adds	r3, #1
20006f42:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006f46:	3202      	adds	r2, #2
20006f48:	2b07      	cmp	r3, #7
20006f4a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006f4e:	f300 84af 	bgt.w	200078b0 <_vfprintf_r+0xe18>
20006f52:	3408      	adds	r4, #8
20006f54:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
20006f58:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20006f5c:	f000 8376 	beq.w	2000764c <_vfprintf_r+0xbb4>
20006f60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20006f62:	9a10      	ldr	r2, [sp, #64]	; 0x40
20006f64:	1a9f      	subs	r7, r3, r2
20006f66:	2f00      	cmp	r7, #0
20006f68:	dd43      	ble.n	20006ff2 <_vfprintf_r+0x55a>
20006f6a:	2f10      	cmp	r7, #16
20006f6c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20007afc <_vfprintf_r+0x1064>
20006f70:	dd2e      	ble.n	20006fd0 <_vfprintf_r+0x538>
20006f72:	4643      	mov	r3, r8
20006f74:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20006f78:	46a8      	mov	r8, r5
20006f7a:	f04f 0a10 	mov.w	sl, #16
20006f7e:	f10b 0b0c 	add.w	fp, fp, #12
20006f82:	461d      	mov	r5, r3
20006f84:	e002      	b.n	20006f8c <_vfprintf_r+0x4f4>
20006f86:	3f10      	subs	r7, #16
20006f88:	2f10      	cmp	r7, #16
20006f8a:	dd1e      	ble.n	20006fca <_vfprintf_r+0x532>
20006f8c:	f8c4 a004 	str.w	sl, [r4, #4]
20006f90:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006f94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006f98:	3301      	adds	r3, #1
20006f9a:	6025      	str	r5, [r4, #0]
20006f9c:	3210      	adds	r2, #16
20006f9e:	2b07      	cmp	r3, #7
20006fa0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006fa4:	f104 0408 	add.w	r4, r4, #8
20006fa8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006fac:	ddeb      	ble.n	20006f86 <_vfprintf_r+0x4ee>
20006fae:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20006fb2:	4648      	mov	r0, r9
20006fb4:	4631      	mov	r1, r6
20006fb6:	465a      	mov	r2, fp
20006fb8:	3404      	adds	r4, #4
20006fba:	f7ff fd5f 	bl	20006a7c <__sprint_r>
20006fbe:	2800      	cmp	r0, #0
20006fc0:	f47f ae8a 	bne.w	20006cd8 <_vfprintf_r+0x240>
20006fc4:	3f10      	subs	r7, #16
20006fc6:	2f10      	cmp	r7, #16
20006fc8:	dce0      	bgt.n	20006f8c <_vfprintf_r+0x4f4>
20006fca:	462b      	mov	r3, r5
20006fcc:	4645      	mov	r5, r8
20006fce:	4698      	mov	r8, r3
20006fd0:	6067      	str	r7, [r4, #4]
20006fd2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20006fd6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20006fda:	3301      	adds	r3, #1
20006fdc:	f8c4 8000 	str.w	r8, [r4]
20006fe0:	19d2      	adds	r2, r2, r7
20006fe2:	2b07      	cmp	r3, #7
20006fe4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20006fe8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20006fec:	f300 8442 	bgt.w	20007874 <_vfprintf_r+0xddc>
20006ff0:	3408      	adds	r4, #8
20006ff2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20006ff6:	f41c 7f80 	tst.w	ip, #256	; 0x100
20006ffa:	f040 829d 	bne.w	20007538 <_vfprintf_r+0xaa0>
20006ffe:	9810      	ldr	r0, [sp, #64]	; 0x40
20007000:	9913      	ldr	r1, [sp, #76]	; 0x4c
20007002:	6060      	str	r0, [r4, #4]
20007004:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007008:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000700c:	3301      	adds	r3, #1
2000700e:	6021      	str	r1, [r4, #0]
20007010:	1812      	adds	r2, r2, r0
20007012:	2b07      	cmp	r3, #7
20007014:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007018:	bfd8      	it	le
2000701a:	f104 0308 	addle.w	r3, r4, #8
2000701e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007022:	f300 839b 	bgt.w	2000775c <_vfprintf_r+0xcc4>
20007026:	990a      	ldr	r1, [sp, #40]	; 0x28
20007028:	f011 0f04 	tst.w	r1, #4
2000702c:	d055      	beq.n	200070da <_vfprintf_r+0x642>
2000702e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20007030:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20007034:	ebcc 0702 	rsb	r7, ip, r2
20007038:	2f00      	cmp	r7, #0
2000703a:	dd4e      	ble.n	200070da <_vfprintf_r+0x642>
2000703c:	2f10      	cmp	r7, #16
2000703e:	f24c 28e4 	movw	r8, #49892	; 0xc2e4
20007042:	bfd8      	it	le
20007044:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20007048:	dd2e      	ble.n	200070a8 <_vfprintf_r+0x610>
2000704a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000704e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007052:	4642      	mov	r2, r8
20007054:	2410      	movs	r4, #16
20007056:	46a8      	mov	r8, r5
20007058:	f10a 0a0c 	add.w	sl, sl, #12
2000705c:	4615      	mov	r5, r2
2000705e:	e002      	b.n	20007066 <_vfprintf_r+0x5ce>
20007060:	3f10      	subs	r7, #16
20007062:	2f10      	cmp	r7, #16
20007064:	dd1d      	ble.n	200070a2 <_vfprintf_r+0x60a>
20007066:	605c      	str	r4, [r3, #4]
20007068:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000706c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007070:	3201      	adds	r2, #1
20007072:	601d      	str	r5, [r3, #0]
20007074:	3110      	adds	r1, #16
20007076:	2a07      	cmp	r2, #7
20007078:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000707c:	f103 0308 	add.w	r3, r3, #8
20007080:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007084:	ddec      	ble.n	20007060 <_vfprintf_r+0x5c8>
20007086:	4648      	mov	r0, r9
20007088:	4631      	mov	r1, r6
2000708a:	4652      	mov	r2, sl
2000708c:	f7ff fcf6 	bl	20006a7c <__sprint_r>
20007090:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007094:	3304      	adds	r3, #4
20007096:	2800      	cmp	r0, #0
20007098:	f47f ae1e 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000709c:	3f10      	subs	r7, #16
2000709e:	2f10      	cmp	r7, #16
200070a0:	dce1      	bgt.n	20007066 <_vfprintf_r+0x5ce>
200070a2:	462a      	mov	r2, r5
200070a4:	4645      	mov	r5, r8
200070a6:	4690      	mov	r8, r2
200070a8:	605f      	str	r7, [r3, #4]
200070aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200070ae:	f8c3 8000 	str.w	r8, [r3]
200070b2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200070b6:	3201      	adds	r2, #1
200070b8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200070bc:	18fb      	adds	r3, r7, r3
200070be:	2a07      	cmp	r2, #7
200070c0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200070c4:	dd0b      	ble.n	200070de <_vfprintf_r+0x646>
200070c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200070ca:	4648      	mov	r0, r9
200070cc:	4631      	mov	r1, r6
200070ce:	320c      	adds	r2, #12
200070d0:	f7ff fcd4 	bl	20006a7c <__sprint_r>
200070d4:	2800      	cmp	r0, #0
200070d6:	f47f adff 	bne.w	20006cd8 <_vfprintf_r+0x240>
200070da:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200070de:	9811      	ldr	r0, [sp, #68]	; 0x44
200070e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200070e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200070e4:	428a      	cmp	r2, r1
200070e6:	bfac      	ite	ge
200070e8:	1880      	addge	r0, r0, r2
200070ea:	1840      	addlt	r0, r0, r1
200070ec:	9011      	str	r0, [sp, #68]	; 0x44
200070ee:	2b00      	cmp	r3, #0
200070f0:	f040 8342 	bne.w	20007778 <_vfprintf_r+0xce0>
200070f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200070f8:	2300      	movs	r3, #0
200070fa:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
200070fe:	3404      	adds	r4, #4
20007100:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007104:	e530      	b.n	20006b68 <_vfprintf_r+0xd0>
20007106:	9216      	str	r2, [sp, #88]	; 0x58
20007108:	2a00      	cmp	r2, #0
2000710a:	f43f addd 	beq.w	20006cc8 <_vfprintf_r+0x230>
2000710e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20007112:	2301      	movs	r3, #1
20007114:	f04f 0c00 	mov.w	ip, #0
20007118:	3004      	adds	r0, #4
2000711a:	930c      	str	r3, [sp, #48]	; 0x30
2000711c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20007120:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20007124:	9013      	str	r0, [sp, #76]	; 0x4c
20007126:	9310      	str	r3, [sp, #64]	; 0x40
20007128:	2100      	movs	r1, #0
2000712a:	9117      	str	r1, [sp, #92]	; 0x5c
2000712c:	e687      	b.n	20006e3e <_vfprintf_r+0x3a6>
2000712e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007132:	2b00      	cmp	r3, #0
20007134:	f040 852b 	bne.w	20007b8e <_vfprintf_r+0x10f6>
20007138:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000713a:	462b      	mov	r3, r5
2000713c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20007140:	782a      	ldrb	r2, [r5, #0]
20007142:	910b      	str	r1, [sp, #44]	; 0x2c
20007144:	e553      	b.n	20006bee <_vfprintf_r+0x156>
20007146:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000714a:	f043 0301 	orr.w	r3, r3, #1
2000714e:	930a      	str	r3, [sp, #40]	; 0x28
20007150:	462b      	mov	r3, r5
20007152:	782a      	ldrb	r2, [r5, #0]
20007154:	910b      	str	r1, [sp, #44]	; 0x2c
20007156:	e54a      	b.n	20006bee <_vfprintf_r+0x156>
20007158:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000715a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000715c:	6809      	ldr	r1, [r1, #0]
2000715e:	910f      	str	r1, [sp, #60]	; 0x3c
20007160:	1d11      	adds	r1, r2, #4
20007162:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20007164:	2b00      	cmp	r3, #0
20007166:	f2c0 8780 	blt.w	2000806a <_vfprintf_r+0x15d2>
2000716a:	782a      	ldrb	r2, [r5, #0]
2000716c:	462b      	mov	r3, r5
2000716e:	910b      	str	r1, [sp, #44]	; 0x2c
20007170:	e53d      	b.n	20006bee <_vfprintf_r+0x156>
20007172:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007174:	462b      	mov	r3, r5
20007176:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000717a:	782a      	ldrb	r2, [r5, #0]
2000717c:	910b      	str	r1, [sp, #44]	; 0x2c
2000717e:	e536      	b.n	20006bee <_vfprintf_r+0x156>
20007180:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007184:	f043 0304 	orr.w	r3, r3, #4
20007188:	930a      	str	r3, [sp, #40]	; 0x28
2000718a:	462b      	mov	r3, r5
2000718c:	782a      	ldrb	r2, [r5, #0]
2000718e:	910b      	str	r1, [sp, #44]	; 0x2c
20007190:	e52d      	b.n	20006bee <_vfprintf_r+0x156>
20007192:	462b      	mov	r3, r5
20007194:	f813 2b01 	ldrb.w	r2, [r3], #1
20007198:	2a2a      	cmp	r2, #42	; 0x2a
2000719a:	f001 80cd 	beq.w	20008338 <_vfprintf_r+0x18a0>
2000719e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200071a2:	2909      	cmp	r1, #9
200071a4:	f201 8037 	bhi.w	20008216 <_vfprintf_r+0x177e>
200071a8:	3502      	adds	r5, #2
200071aa:	2700      	movs	r7, #0
200071ac:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200071b0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200071b4:	462b      	mov	r3, r5
200071b6:	3501      	adds	r5, #1
200071b8:	eb01 0747 	add.w	r7, r1, r7, lsl #1
200071bc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200071c0:	2909      	cmp	r1, #9
200071c2:	d9f3      	bls.n	200071ac <_vfprintf_r+0x714>
200071c4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
200071c8:	461d      	mov	r5, r3
200071ca:	e511      	b.n	20006bf0 <_vfprintf_r+0x158>
200071cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
200071ce:	462b      	mov	r3, r5
200071d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200071d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200071d6:	920a      	str	r2, [sp, #40]	; 0x28
200071d8:	782a      	ldrb	r2, [r5, #0]
200071da:	910b      	str	r1, [sp, #44]	; 0x2c
200071dc:	e507      	b.n	20006bee <_vfprintf_r+0x156>
200071de:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200071e2:	f04f 0800 	mov.w	r8, #0
200071e6:	462b      	mov	r3, r5
200071e8:	eb08 0888 	add.w	r8, r8, r8, lsl #2
200071ec:	f813 2b01 	ldrb.w	r2, [r3], #1
200071f0:	eb01 0848 	add.w	r8, r1, r8, lsl #1
200071f4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200071f8:	461d      	mov	r5, r3
200071fa:	2909      	cmp	r1, #9
200071fc:	d9f3      	bls.n	200071e6 <_vfprintf_r+0x74e>
200071fe:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20007202:	461d      	mov	r5, r3
20007204:	e4f4      	b.n	20006bf0 <_vfprintf_r+0x158>
20007206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007208:	9216      	str	r2, [sp, #88]	; 0x58
2000720a:	f043 0310 	orr.w	r3, r3, #16
2000720e:	930a      	str	r3, [sp, #40]	; 0x28
20007210:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007214:	f01c 0f20 	tst.w	ip, #32
20007218:	f000 815d 	beq.w	200074d6 <_vfprintf_r+0xa3e>
2000721c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000721e:	1dc3      	adds	r3, r0, #7
20007220:	f023 0307 	bic.w	r3, r3, #7
20007224:	f103 0108 	add.w	r1, r3, #8
20007228:	910b      	str	r1, [sp, #44]	; 0x2c
2000722a:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000722e:	f1ba 0f00 	cmp.w	sl, #0
20007232:	f17b 0200 	sbcs.w	r2, fp, #0
20007236:	f2c0 849b 	blt.w	20007b70 <_vfprintf_r+0x10d8>
2000723a:	ea5a 030b 	orrs.w	r3, sl, fp
2000723e:	f04f 0301 	mov.w	r3, #1
20007242:	bf0c      	ite	eq
20007244:	2200      	moveq	r2, #0
20007246:	2201      	movne	r2, #1
20007248:	e5bc      	b.n	20006dc4 <_vfprintf_r+0x32c>
2000724a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000724c:	9216      	str	r2, [sp, #88]	; 0x58
2000724e:	f010 0f08 	tst.w	r0, #8
20007252:	f000 84ed 	beq.w	20007c30 <_vfprintf_r+0x1198>
20007256:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007258:	1dcb      	adds	r3, r1, #7
2000725a:	f023 0307 	bic.w	r3, r3, #7
2000725e:	f103 0208 	add.w	r2, r3, #8
20007262:	920b      	str	r2, [sp, #44]	; 0x2c
20007264:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007268:	f8d3 a000 	ldr.w	sl, [r3]
2000726c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007270:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007274:	4650      	mov	r0, sl
20007276:	4641      	mov	r1, r8
20007278:	f003 fd80 	bl	2000ad7c <__isinfd>
2000727c:	4683      	mov	fp, r0
2000727e:	2800      	cmp	r0, #0
20007280:	f000 8599 	beq.w	20007db6 <_vfprintf_r+0x131e>
20007284:	4650      	mov	r0, sl
20007286:	2200      	movs	r2, #0
20007288:	2300      	movs	r3, #0
2000728a:	4641      	mov	r1, r8
2000728c:	f004 f96a 	bl	2000b564 <__aeabi_dcmplt>
20007290:	2800      	cmp	r0, #0
20007292:	f040 850b 	bne.w	20007cac <_vfprintf_r+0x1214>
20007296:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000729a:	f24c 21b8 	movw	r1, #49848	; 0xc2b8
2000729e:	f24c 22b4 	movw	r2, #49844	; 0xc2b4
200072a2:	9816      	ldr	r0, [sp, #88]	; 0x58
200072a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200072a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200072ac:	f04f 0c03 	mov.w	ip, #3
200072b0:	2847      	cmp	r0, #71	; 0x47
200072b2:	bfd8      	it	le
200072b4:	4611      	movle	r1, r2
200072b6:	9113      	str	r1, [sp, #76]	; 0x4c
200072b8:	990a      	ldr	r1, [sp, #40]	; 0x28
200072ba:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200072be:	f021 0180 	bic.w	r1, r1, #128	; 0x80
200072c2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200072c6:	910a      	str	r1, [sp, #40]	; 0x28
200072c8:	f04f 0c00 	mov.w	ip, #0
200072cc:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200072d0:	e5b1      	b.n	20006e36 <_vfprintf_r+0x39e>
200072d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200072d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200072d6:	f043 0308 	orr.w	r3, r3, #8
200072da:	930a      	str	r3, [sp, #40]	; 0x28
200072dc:	462b      	mov	r3, r5
200072de:	782a      	ldrb	r2, [r5, #0]
200072e0:	910b      	str	r1, [sp, #44]	; 0x2c
200072e2:	e484      	b.n	20006bee <_vfprintf_r+0x156>
200072e4:	990a      	ldr	r1, [sp, #40]	; 0x28
200072e6:	f041 0140 	orr.w	r1, r1, #64	; 0x40
200072ea:	910a      	str	r1, [sp, #40]	; 0x28
200072ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
200072ee:	e73c      	b.n	2000716a <_vfprintf_r+0x6d2>
200072f0:	782a      	ldrb	r2, [r5, #0]
200072f2:	2a6c      	cmp	r2, #108	; 0x6c
200072f4:	f000 8555 	beq.w	20007da2 <_vfprintf_r+0x130a>
200072f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200072fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200072fc:	910b      	str	r1, [sp, #44]	; 0x2c
200072fe:	f043 0310 	orr.w	r3, r3, #16
20007302:	930a      	str	r3, [sp, #40]	; 0x28
20007304:	462b      	mov	r3, r5
20007306:	e472      	b.n	20006bee <_vfprintf_r+0x156>
20007308:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000730a:	f012 0f20 	tst.w	r2, #32
2000730e:	f000 8482 	beq.w	20007c16 <_vfprintf_r+0x117e>
20007312:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007314:	9a11      	ldr	r2, [sp, #68]	; 0x44
20007316:	6803      	ldr	r3, [r0, #0]
20007318:	4610      	mov	r0, r2
2000731a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000731e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007320:	e9c3 0100 	strd	r0, r1, [r3]
20007324:	f102 0a04 	add.w	sl, r2, #4
20007328:	e41e      	b.n	20006b68 <_vfprintf_r+0xd0>
2000732a:	9216      	str	r2, [sp, #88]	; 0x58
2000732c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000732e:	f012 0320 	ands.w	r3, r2, #32
20007332:	f000 80ef 	beq.w	20007514 <_vfprintf_r+0xa7c>
20007336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007338:	1dda      	adds	r2, r3, #7
2000733a:	2300      	movs	r3, #0
2000733c:	f022 0207 	bic.w	r2, r2, #7
20007340:	f102 0c08 	add.w	ip, r2, #8
20007344:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007348:	e9d2 ab00 	ldrd	sl, fp, [r2]
2000734c:	ea5a 000b 	orrs.w	r0, sl, fp
20007350:	bf0c      	ite	eq
20007352:	2200      	moveq	r2, #0
20007354:	2201      	movne	r2, #1
20007356:	e531      	b.n	20006dbc <_vfprintf_r+0x324>
20007358:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000735a:	2178      	movs	r1, #120	; 0x78
2000735c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007360:	9116      	str	r1, [sp, #88]	; 0x58
20007362:	6803      	ldr	r3, [r0, #0]
20007364:	f24c 20c4 	movw	r0, #49860	; 0xc2c4
20007368:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
2000736c:	2130      	movs	r1, #48	; 0x30
2000736e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007372:	f04c 0c02 	orr.w	ip, ip, #2
20007376:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007378:	1e1a      	subs	r2, r3, #0
2000737a:	bf18      	it	ne
2000737c:	2201      	movne	r2, #1
2000737e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007382:	469a      	mov	sl, r3
20007384:	f04f 0b00 	mov.w	fp, #0
20007388:	3104      	adds	r1, #4
2000738a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000738e:	9019      	str	r0, [sp, #100]	; 0x64
20007390:	2302      	movs	r3, #2
20007392:	910b      	str	r1, [sp, #44]	; 0x2c
20007394:	e512      	b.n	20006dbc <_vfprintf_r+0x324>
20007396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007398:	9216      	str	r2, [sp, #88]	; 0x58
2000739a:	f04f 0200 	mov.w	r2, #0
2000739e:	1d18      	adds	r0, r3, #4
200073a0:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200073a4:	681b      	ldr	r3, [r3, #0]
200073a6:	900b      	str	r0, [sp, #44]	; 0x2c
200073a8:	9313      	str	r3, [sp, #76]	; 0x4c
200073aa:	2b00      	cmp	r3, #0
200073ac:	f000 86c6 	beq.w	2000813c <_vfprintf_r+0x16a4>
200073b0:	2f00      	cmp	r7, #0
200073b2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200073b4:	f2c0 868f 	blt.w	200080d6 <_vfprintf_r+0x163e>
200073b8:	2100      	movs	r1, #0
200073ba:	463a      	mov	r2, r7
200073bc:	f002 fdc2 	bl	20009f44 <memchr>
200073c0:	4603      	mov	r3, r0
200073c2:	2800      	cmp	r0, #0
200073c4:	f000 86f5 	beq.w	200081b2 <_vfprintf_r+0x171a>
200073c8:	9813      	ldr	r0, [sp, #76]	; 0x4c
200073ca:	1a1b      	subs	r3, r3, r0
200073cc:	9310      	str	r3, [sp, #64]	; 0x40
200073ce:	42bb      	cmp	r3, r7
200073d0:	f340 85be 	ble.w	20007f50 <_vfprintf_r+0x14b8>
200073d4:	9710      	str	r7, [sp, #64]	; 0x40
200073d6:	2100      	movs	r1, #0
200073d8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200073dc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200073e0:	970c      	str	r7, [sp, #48]	; 0x30
200073e2:	9117      	str	r1, [sp, #92]	; 0x5c
200073e4:	e527      	b.n	20006e36 <_vfprintf_r+0x39e>
200073e6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200073ea:	9216      	str	r2, [sp, #88]	; 0x58
200073ec:	f01c 0f20 	tst.w	ip, #32
200073f0:	d023      	beq.n	2000743a <_vfprintf_r+0x9a2>
200073f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
200073f4:	2301      	movs	r3, #1
200073f6:	1dc2      	adds	r2, r0, #7
200073f8:	f022 0207 	bic.w	r2, r2, #7
200073fc:	f102 0108 	add.w	r1, r2, #8
20007400:	910b      	str	r1, [sp, #44]	; 0x2c
20007402:	e9d2 ab00 	ldrd	sl, fp, [r2]
20007406:	ea5a 020b 	orrs.w	r2, sl, fp
2000740a:	bf0c      	ite	eq
2000740c:	2200      	moveq	r2, #0
2000740e:	2201      	movne	r2, #1
20007410:	e4d4      	b.n	20006dbc <_vfprintf_r+0x324>
20007412:	990a      	ldr	r1, [sp, #40]	; 0x28
20007414:	462b      	mov	r3, r5
20007416:	f041 0120 	orr.w	r1, r1, #32
2000741a:	910a      	str	r1, [sp, #40]	; 0x28
2000741c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000741e:	782a      	ldrb	r2, [r5, #0]
20007420:	910b      	str	r1, [sp, #44]	; 0x2c
20007422:	f7ff bbe4 	b.w	20006bee <_vfprintf_r+0x156>
20007426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007428:	9216      	str	r2, [sp, #88]	; 0x58
2000742a:	f043 0310 	orr.w	r3, r3, #16
2000742e:	930a      	str	r3, [sp, #40]	; 0x28
20007430:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007434:	f01c 0f20 	tst.w	ip, #32
20007438:	d1db      	bne.n	200073f2 <_vfprintf_r+0x95a>
2000743a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000743c:	f013 0f10 	tst.w	r3, #16
20007440:	f000 83d5 	beq.w	20007bee <_vfprintf_r+0x1156>
20007444:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007446:	2301      	movs	r3, #1
20007448:	1d02      	adds	r2, r0, #4
2000744a:	920b      	str	r2, [sp, #44]	; 0x2c
2000744c:	6801      	ldr	r1, [r0, #0]
2000744e:	1e0a      	subs	r2, r1, #0
20007450:	bf18      	it	ne
20007452:	2201      	movne	r2, #1
20007454:	468a      	mov	sl, r1
20007456:	f04f 0b00 	mov.w	fp, #0
2000745a:	e4af      	b.n	20006dbc <_vfprintf_r+0x324>
2000745c:	980a      	ldr	r0, [sp, #40]	; 0x28
2000745e:	9216      	str	r2, [sp, #88]	; 0x58
20007460:	f24c 22a0 	movw	r2, #49824	; 0xc2a0
20007464:	f010 0f20 	tst.w	r0, #32
20007468:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000746c:	9219      	str	r2, [sp, #100]	; 0x64
2000746e:	f47f ac92 	bne.w	20006d96 <_vfprintf_r+0x2fe>
20007472:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007474:	f013 0f10 	tst.w	r3, #16
20007478:	f040 831a 	bne.w	20007ab0 <_vfprintf_r+0x1018>
2000747c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000747e:	f012 0f40 	tst.w	r2, #64	; 0x40
20007482:	f000 8315 	beq.w	20007ab0 <_vfprintf_r+0x1018>
20007486:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20007488:	f103 0c04 	add.w	ip, r3, #4
2000748c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007490:	f8b3 a000 	ldrh.w	sl, [r3]
20007494:	46d2      	mov	sl, sl
20007496:	f04f 0b00 	mov.w	fp, #0
2000749a:	e485      	b.n	20006da8 <_vfprintf_r+0x310>
2000749c:	9216      	str	r2, [sp, #88]	; 0x58
2000749e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
200074a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200074a4:	f04f 0c01 	mov.w	ip, #1
200074a8:	f04f 0000 	mov.w	r0, #0
200074ac:	3104      	adds	r1, #4
200074ae:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200074b2:	6813      	ldr	r3, [r2, #0]
200074b4:	3204      	adds	r2, #4
200074b6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200074ba:	920b      	str	r2, [sp, #44]	; 0x2c
200074bc:	9113      	str	r1, [sp, #76]	; 0x4c
200074be:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
200074c2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
200074c6:	e62f      	b.n	20007128 <_vfprintf_r+0x690>
200074c8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200074cc:	9216      	str	r2, [sp, #88]	; 0x58
200074ce:	f01c 0f20 	tst.w	ip, #32
200074d2:	f47f aea3 	bne.w	2000721c <_vfprintf_r+0x784>
200074d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200074d8:	f012 0f10 	tst.w	r2, #16
200074dc:	f040 82f1 	bne.w	20007ac2 <_vfprintf_r+0x102a>
200074e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200074e2:	f012 0f40 	tst.w	r2, #64	; 0x40
200074e6:	f000 82ec 	beq.w	20007ac2 <_vfprintf_r+0x102a>
200074ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200074ec:	f103 0c04 	add.w	ip, r3, #4
200074f0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200074f4:	f9b3 a000 	ldrsh.w	sl, [r3]
200074f8:	46d2      	mov	sl, sl
200074fa:	ea4f 7bea 	mov.w	fp, sl, asr #31
200074fe:	e696      	b.n	2000722e <_vfprintf_r+0x796>
20007500:	990a      	ldr	r1, [sp, #40]	; 0x28
20007502:	9216      	str	r2, [sp, #88]	; 0x58
20007504:	f041 0110 	orr.w	r1, r1, #16
20007508:	910a      	str	r1, [sp, #40]	; 0x28
2000750a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000750c:	f012 0320 	ands.w	r3, r2, #32
20007510:	f47f af11 	bne.w	20007336 <_vfprintf_r+0x89e>
20007514:	990a      	ldr	r1, [sp, #40]	; 0x28
20007516:	f011 0210 	ands.w	r2, r1, #16
2000751a:	f000 8354 	beq.w	20007bc6 <_vfprintf_r+0x112e>
2000751e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007520:	f102 0c04 	add.w	ip, r2, #4
20007524:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20007528:	6811      	ldr	r1, [r2, #0]
2000752a:	1e0a      	subs	r2, r1, #0
2000752c:	bf18      	it	ne
2000752e:	2201      	movne	r2, #1
20007530:	468a      	mov	sl, r1
20007532:	f04f 0b00 	mov.w	fp, #0
20007536:	e441      	b.n	20006dbc <_vfprintf_r+0x324>
20007538:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000753a:	2a65      	cmp	r2, #101	; 0x65
2000753c:	f340 8128 	ble.w	20007790 <_vfprintf_r+0xcf8>
20007540:	9812      	ldr	r0, [sp, #72]	; 0x48
20007542:	2200      	movs	r2, #0
20007544:	2300      	movs	r3, #0
20007546:	991b      	ldr	r1, [sp, #108]	; 0x6c
20007548:	f004 f802 	bl	2000b550 <__aeabi_dcmpeq>
2000754c:	2800      	cmp	r0, #0
2000754e:	f000 81be 	beq.w	200078ce <_vfprintf_r+0xe36>
20007552:	2301      	movs	r3, #1
20007554:	6063      	str	r3, [r4, #4]
20007556:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000755a:	f24c 23e0 	movw	r3, #49888	; 0xc2e0
2000755e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007562:	6023      	str	r3, [r4, #0]
20007564:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007568:	3201      	adds	r2, #1
2000756a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000756e:	3301      	adds	r3, #1
20007570:	2a07      	cmp	r2, #7
20007572:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007576:	bfd8      	it	le
20007578:	f104 0308 	addle.w	r3, r4, #8
2000757c:	f300 839b 	bgt.w	20007cb6 <_vfprintf_r+0x121e>
20007580:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007584:	981a      	ldr	r0, [sp, #104]	; 0x68
20007586:	4282      	cmp	r2, r0
20007588:	db04      	blt.n	20007594 <_vfprintf_r+0xafc>
2000758a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000758c:	f011 0f01 	tst.w	r1, #1
20007590:	f43f ad49 	beq.w	20007026 <_vfprintf_r+0x58e>
20007594:	2201      	movs	r2, #1
20007596:	605a      	str	r2, [r3, #4]
20007598:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000759c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200075a0:	3201      	adds	r2, #1
200075a2:	981d      	ldr	r0, [sp, #116]	; 0x74
200075a4:	3101      	adds	r1, #1
200075a6:	2a07      	cmp	r2, #7
200075a8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200075ac:	6018      	str	r0, [r3, #0]
200075ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200075b2:	f300 855f 	bgt.w	20008074 <_vfprintf_r+0x15dc>
200075b6:	3308      	adds	r3, #8
200075b8:	991a      	ldr	r1, [sp, #104]	; 0x68
200075ba:	1e4f      	subs	r7, r1, #1
200075bc:	2f00      	cmp	r7, #0
200075be:	f77f ad32 	ble.w	20007026 <_vfprintf_r+0x58e>
200075c2:	2f10      	cmp	r7, #16
200075c4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20007afc <_vfprintf_r+0x1064>
200075c8:	f340 82ea 	ble.w	20007ba0 <_vfprintf_r+0x1108>
200075cc:	4642      	mov	r2, r8
200075ce:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200075d2:	46a8      	mov	r8, r5
200075d4:	2410      	movs	r4, #16
200075d6:	f10a 0a0c 	add.w	sl, sl, #12
200075da:	4615      	mov	r5, r2
200075dc:	e003      	b.n	200075e6 <_vfprintf_r+0xb4e>
200075de:	3f10      	subs	r7, #16
200075e0:	2f10      	cmp	r7, #16
200075e2:	f340 82da 	ble.w	20007b9a <_vfprintf_r+0x1102>
200075e6:	605c      	str	r4, [r3, #4]
200075e8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200075ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200075f0:	3201      	adds	r2, #1
200075f2:	601d      	str	r5, [r3, #0]
200075f4:	3110      	adds	r1, #16
200075f6:	2a07      	cmp	r2, #7
200075f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200075fc:	f103 0308 	add.w	r3, r3, #8
20007600:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007604:	ddeb      	ble.n	200075de <_vfprintf_r+0xb46>
20007606:	4648      	mov	r0, r9
20007608:	4631      	mov	r1, r6
2000760a:	4652      	mov	r2, sl
2000760c:	f7ff fa36 	bl	20006a7c <__sprint_r>
20007610:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007614:	3304      	adds	r3, #4
20007616:	2800      	cmp	r0, #0
20007618:	d0e1      	beq.n	200075de <_vfprintf_r+0xb46>
2000761a:	f7ff bb5d 	b.w	20006cd8 <_vfprintf_r+0x240>
2000761e:	b97b      	cbnz	r3, 20007640 <_vfprintf_r+0xba8>
20007620:	990a      	ldr	r1, [sp, #40]	; 0x28
20007622:	f011 0f01 	tst.w	r1, #1
20007626:	d00b      	beq.n	20007640 <_vfprintf_r+0xba8>
20007628:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000762c:	2330      	movs	r3, #48	; 0x30
2000762e:	3204      	adds	r2, #4
20007630:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20007634:	3227      	adds	r2, #39	; 0x27
20007636:	2301      	movs	r3, #1
20007638:	9213      	str	r2, [sp, #76]	; 0x4c
2000763a:	9310      	str	r3, [sp, #64]	; 0x40
2000763c:	f7ff bbf3 	b.w	20006e26 <_vfprintf_r+0x38e>
20007640:	9818      	ldr	r0, [sp, #96]	; 0x60
20007642:	2100      	movs	r1, #0
20007644:	9110      	str	r1, [sp, #64]	; 0x40
20007646:	9013      	str	r0, [sp, #76]	; 0x4c
20007648:	f7ff bbed 	b.w	20006e26 <_vfprintf_r+0x38e>
2000764c:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000764e:	990c      	ldr	r1, [sp, #48]	; 0x30
20007650:	1a47      	subs	r7, r0, r1
20007652:	2f00      	cmp	r7, #0
20007654:	f77f ac84 	ble.w	20006f60 <_vfprintf_r+0x4c8>
20007658:	2f10      	cmp	r7, #16
2000765a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20007afc <_vfprintf_r+0x1064>
2000765e:	dd2e      	ble.n	200076be <_vfprintf_r+0xc26>
20007660:	4643      	mov	r3, r8
20007662:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007666:	46a8      	mov	r8, r5
20007668:	f04f 0a10 	mov.w	sl, #16
2000766c:	f10b 0b0c 	add.w	fp, fp, #12
20007670:	461d      	mov	r5, r3
20007672:	e002      	b.n	2000767a <_vfprintf_r+0xbe2>
20007674:	3f10      	subs	r7, #16
20007676:	2f10      	cmp	r7, #16
20007678:	dd1e      	ble.n	200076b8 <_vfprintf_r+0xc20>
2000767a:	f8c4 a004 	str.w	sl, [r4, #4]
2000767e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007682:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007686:	3301      	adds	r3, #1
20007688:	6025      	str	r5, [r4, #0]
2000768a:	3210      	adds	r2, #16
2000768c:	2b07      	cmp	r3, #7
2000768e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007692:	f104 0408 	add.w	r4, r4, #8
20007696:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000769a:	ddeb      	ble.n	20007674 <_vfprintf_r+0xbdc>
2000769c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200076a0:	4648      	mov	r0, r9
200076a2:	4631      	mov	r1, r6
200076a4:	465a      	mov	r2, fp
200076a6:	3404      	adds	r4, #4
200076a8:	f7ff f9e8 	bl	20006a7c <__sprint_r>
200076ac:	2800      	cmp	r0, #0
200076ae:	f47f ab13 	bne.w	20006cd8 <_vfprintf_r+0x240>
200076b2:	3f10      	subs	r7, #16
200076b4:	2f10      	cmp	r7, #16
200076b6:	dce0      	bgt.n	2000767a <_vfprintf_r+0xbe2>
200076b8:	462b      	mov	r3, r5
200076ba:	4645      	mov	r5, r8
200076bc:	4698      	mov	r8, r3
200076be:	6067      	str	r7, [r4, #4]
200076c0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200076c4:	f8c4 8000 	str.w	r8, [r4]
200076c8:	1c5a      	adds	r2, r3, #1
200076ca:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200076ce:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200076d2:	19db      	adds	r3, r3, r7
200076d4:	2a07      	cmp	r2, #7
200076d6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200076da:	f300 823a 	bgt.w	20007b52 <_vfprintf_r+0x10ba>
200076de:	3408      	adds	r4, #8
200076e0:	e43e      	b.n	20006f60 <_vfprintf_r+0x4c8>
200076e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
200076e4:	6063      	str	r3, [r4, #4]
200076e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200076ea:	6021      	str	r1, [r4, #0]
200076ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200076f0:	3201      	adds	r2, #1
200076f2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200076f6:	18cb      	adds	r3, r1, r3
200076f8:	2a07      	cmp	r2, #7
200076fa:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200076fe:	f300 8549 	bgt.w	20008194 <_vfprintf_r+0x16fc>
20007702:	3408      	adds	r4, #8
20007704:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20007706:	2301      	movs	r3, #1
20007708:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
2000770c:	6063      	str	r3, [r4, #4]
2000770e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007712:	6022      	str	r2, [r4, #0]
20007714:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007718:	3301      	adds	r3, #1
2000771a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000771e:	3201      	adds	r2, #1
20007720:	2b07      	cmp	r3, #7
20007722:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007726:	bfd8      	it	le
20007728:	f104 0308 	addle.w	r3, r4, #8
2000772c:	f300 8523 	bgt.w	20008176 <_vfprintf_r+0x16de>
20007730:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007732:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007736:	19c7      	adds	r7, r0, r7
20007738:	981a      	ldr	r0, [sp, #104]	; 0x68
2000773a:	601f      	str	r7, [r3, #0]
2000773c:	1a81      	subs	r1, r0, r2
2000773e:	6059      	str	r1, [r3, #4]
20007740:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007744:	1a8a      	subs	r2, r1, r2
20007746:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000774a:	1812      	adds	r2, r2, r0
2000774c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007750:	3101      	adds	r1, #1
20007752:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20007756:	2907      	cmp	r1, #7
20007758:	f340 8232 	ble.w	20007bc0 <_vfprintf_r+0x1128>
2000775c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007760:	4648      	mov	r0, r9
20007762:	4631      	mov	r1, r6
20007764:	320c      	adds	r2, #12
20007766:	f7ff f989 	bl	20006a7c <__sprint_r>
2000776a:	2800      	cmp	r0, #0
2000776c:	f47f aab4 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007770:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007774:	3304      	adds	r3, #4
20007776:	e456      	b.n	20007026 <_vfprintf_r+0x58e>
20007778:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000777c:	4648      	mov	r0, r9
2000777e:	4631      	mov	r1, r6
20007780:	320c      	adds	r2, #12
20007782:	f7ff f97b 	bl	20006a7c <__sprint_r>
20007786:	2800      	cmp	r0, #0
20007788:	f43f acb4 	beq.w	200070f4 <_vfprintf_r+0x65c>
2000778c:	f7ff baa4 	b.w	20006cd8 <_vfprintf_r+0x240>
20007790:	991a      	ldr	r1, [sp, #104]	; 0x68
20007792:	2901      	cmp	r1, #1
20007794:	dd4c      	ble.n	20007830 <_vfprintf_r+0xd98>
20007796:	2301      	movs	r3, #1
20007798:	6063      	str	r3, [r4, #4]
2000779a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000779e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200077a2:	3301      	adds	r3, #1
200077a4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200077a6:	3201      	adds	r2, #1
200077a8:	2b07      	cmp	r3, #7
200077aa:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200077ae:	6020      	str	r0, [r4, #0]
200077b0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200077b4:	f300 81b2 	bgt.w	20007b1c <_vfprintf_r+0x1084>
200077b8:	3408      	adds	r4, #8
200077ba:	2301      	movs	r3, #1
200077bc:	6063      	str	r3, [r4, #4]
200077be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200077c2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200077c6:	3301      	adds	r3, #1
200077c8:	991d      	ldr	r1, [sp, #116]	; 0x74
200077ca:	3201      	adds	r2, #1
200077cc:	2b07      	cmp	r3, #7
200077ce:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200077d2:	6021      	str	r1, [r4, #0]
200077d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200077d8:	f300 8192 	bgt.w	20007b00 <_vfprintf_r+0x1068>
200077dc:	3408      	adds	r4, #8
200077de:	9812      	ldr	r0, [sp, #72]	; 0x48
200077e0:	2200      	movs	r2, #0
200077e2:	2300      	movs	r3, #0
200077e4:	991b      	ldr	r1, [sp, #108]	; 0x6c
200077e6:	f003 feb3 	bl	2000b550 <__aeabi_dcmpeq>
200077ea:	2800      	cmp	r0, #0
200077ec:	f040 811d 	bne.w	20007a2a <_vfprintf_r+0xf92>
200077f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200077f2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200077f4:	1e5a      	subs	r2, r3, #1
200077f6:	6062      	str	r2, [r4, #4]
200077f8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200077fc:	1c41      	adds	r1, r0, #1
200077fe:	6021      	str	r1, [r4, #0]
20007800:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007804:	3301      	adds	r3, #1
20007806:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000780a:	188a      	adds	r2, r1, r2
2000780c:	2b07      	cmp	r3, #7
2000780e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007812:	dc21      	bgt.n	20007858 <_vfprintf_r+0xdc0>
20007814:	3408      	adds	r4, #8
20007816:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20007818:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000781c:	981c      	ldr	r0, [sp, #112]	; 0x70
2000781e:	6022      	str	r2, [r4, #0]
20007820:	6063      	str	r3, [r4, #4]
20007822:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007826:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000782a:	3301      	adds	r3, #1
2000782c:	f7ff bbf0 	b.w	20007010 <_vfprintf_r+0x578>
20007830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007832:	f012 0f01 	tst.w	r2, #1
20007836:	d1ae      	bne.n	20007796 <_vfprintf_r+0xcfe>
20007838:	9a13      	ldr	r2, [sp, #76]	; 0x4c
2000783a:	2301      	movs	r3, #1
2000783c:	6063      	str	r3, [r4, #4]
2000783e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007842:	6022      	str	r2, [r4, #0]
20007844:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007848:	3301      	adds	r3, #1
2000784a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000784e:	3201      	adds	r2, #1
20007850:	2b07      	cmp	r3, #7
20007852:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007856:	dddd      	ble.n	20007814 <_vfprintf_r+0xd7c>
20007858:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000785c:	4648      	mov	r0, r9
2000785e:	4631      	mov	r1, r6
20007860:	320c      	adds	r2, #12
20007862:	f7ff f90b 	bl	20006a7c <__sprint_r>
20007866:	2800      	cmp	r0, #0
20007868:	f47f aa36 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000786c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007870:	3404      	adds	r4, #4
20007872:	e7d0      	b.n	20007816 <_vfprintf_r+0xd7e>
20007874:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007878:	4648      	mov	r0, r9
2000787a:	4631      	mov	r1, r6
2000787c:	320c      	adds	r2, #12
2000787e:	f7ff f8fd 	bl	20006a7c <__sprint_r>
20007882:	2800      	cmp	r0, #0
20007884:	f47f aa28 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007888:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000788c:	3404      	adds	r4, #4
2000788e:	f7ff bbb0 	b.w	20006ff2 <_vfprintf_r+0x55a>
20007892:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007896:	4648      	mov	r0, r9
20007898:	4631      	mov	r1, r6
2000789a:	320c      	adds	r2, #12
2000789c:	f7ff f8ee 	bl	20006a7c <__sprint_r>
200078a0:	2800      	cmp	r0, #0
200078a2:	f47f aa19 	bne.w	20006cd8 <_vfprintf_r+0x240>
200078a6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200078aa:	3404      	adds	r4, #4
200078ac:	f7ff bb3c 	b.w	20006f28 <_vfprintf_r+0x490>
200078b0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200078b4:	4648      	mov	r0, r9
200078b6:	4631      	mov	r1, r6
200078b8:	320c      	adds	r2, #12
200078ba:	f7ff f8df 	bl	20006a7c <__sprint_r>
200078be:	2800      	cmp	r0, #0
200078c0:	f47f aa0a 	bne.w	20006cd8 <_vfprintf_r+0x240>
200078c4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200078c8:	3404      	adds	r4, #4
200078ca:	f7ff bb43 	b.w	20006f54 <_vfprintf_r+0x4bc>
200078ce:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200078d2:	2b00      	cmp	r3, #0
200078d4:	f340 81fd 	ble.w	20007cd2 <_vfprintf_r+0x123a>
200078d8:	991a      	ldr	r1, [sp, #104]	; 0x68
200078da:	428b      	cmp	r3, r1
200078dc:	f6ff af01 	blt.w	200076e2 <_vfprintf_r+0xc4a>
200078e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200078e2:	6061      	str	r1, [r4, #4]
200078e4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200078e8:	6022      	str	r2, [r4, #0]
200078ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200078ee:	3301      	adds	r3, #1
200078f0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200078f4:	1852      	adds	r2, r2, r1
200078f6:	2b07      	cmp	r3, #7
200078f8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200078fc:	bfd8      	it	le
200078fe:	f104 0308 	addle.w	r3, r4, #8
20007902:	f300 8429 	bgt.w	20008158 <_vfprintf_r+0x16c0>
20007906:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
2000790a:	981a      	ldr	r0, [sp, #104]	; 0x68
2000790c:	1a24      	subs	r4, r4, r0
2000790e:	2c00      	cmp	r4, #0
20007910:	f340 81b3 	ble.w	20007c7a <_vfprintf_r+0x11e2>
20007914:	2c10      	cmp	r4, #16
20007916:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20007afc <_vfprintf_r+0x1064>
2000791a:	f340 819d 	ble.w	20007c58 <_vfprintf_r+0x11c0>
2000791e:	4642      	mov	r2, r8
20007920:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007924:	46a8      	mov	r8, r5
20007926:	2710      	movs	r7, #16
20007928:	f10a 0a0c 	add.w	sl, sl, #12
2000792c:	4615      	mov	r5, r2
2000792e:	e003      	b.n	20007938 <_vfprintf_r+0xea0>
20007930:	3c10      	subs	r4, #16
20007932:	2c10      	cmp	r4, #16
20007934:	f340 818d 	ble.w	20007c52 <_vfprintf_r+0x11ba>
20007938:	605f      	str	r7, [r3, #4]
2000793a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000793e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007942:	3201      	adds	r2, #1
20007944:	601d      	str	r5, [r3, #0]
20007946:	3110      	adds	r1, #16
20007948:	2a07      	cmp	r2, #7
2000794a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000794e:	f103 0308 	add.w	r3, r3, #8
20007952:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007956:	ddeb      	ble.n	20007930 <_vfprintf_r+0xe98>
20007958:	4648      	mov	r0, r9
2000795a:	4631      	mov	r1, r6
2000795c:	4652      	mov	r2, sl
2000795e:	f7ff f88d 	bl	20006a7c <__sprint_r>
20007962:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007966:	3304      	adds	r3, #4
20007968:	2800      	cmp	r0, #0
2000796a:	d0e1      	beq.n	20007930 <_vfprintf_r+0xe98>
2000796c:	f7ff b9b4 	b.w	20006cd8 <_vfprintf_r+0x240>
20007970:	9a18      	ldr	r2, [sp, #96]	; 0x60
20007972:	9819      	ldr	r0, [sp, #100]	; 0x64
20007974:	4613      	mov	r3, r2
20007976:	9213      	str	r2, [sp, #76]	; 0x4c
20007978:	f00a 020f 	and.w	r2, sl, #15
2000797c:	ea4f 111a 	mov.w	r1, sl, lsr #4
20007980:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20007984:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20007988:	5c82      	ldrb	r2, [r0, r2]
2000798a:	468a      	mov	sl, r1
2000798c:	46e3      	mov	fp, ip
2000798e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007992:	f803 2d01 	strb.w	r2, [r3, #-1]!
20007996:	d1ef      	bne.n	20007978 <_vfprintf_r+0xee0>
20007998:	9818      	ldr	r0, [sp, #96]	; 0x60
2000799a:	9313      	str	r3, [sp, #76]	; 0x4c
2000799c:	1ac0      	subs	r0, r0, r3
2000799e:	9010      	str	r0, [sp, #64]	; 0x40
200079a0:	f7ff ba41 	b.w	20006e26 <_vfprintf_r+0x38e>
200079a4:	2209      	movs	r2, #9
200079a6:	2300      	movs	r3, #0
200079a8:	4552      	cmp	r2, sl
200079aa:	eb73 000b 	sbcs.w	r0, r3, fp
200079ae:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200079b2:	d21f      	bcs.n	200079f4 <_vfprintf_r+0xf5c>
200079b4:	4623      	mov	r3, r4
200079b6:	4644      	mov	r4, r8
200079b8:	46b8      	mov	r8, r7
200079ba:	461f      	mov	r7, r3
200079bc:	4650      	mov	r0, sl
200079be:	4659      	mov	r1, fp
200079c0:	220a      	movs	r2, #10
200079c2:	2300      	movs	r3, #0
200079c4:	f003 fe1e 	bl	2000b604 <__aeabi_uldivmod>
200079c8:	2300      	movs	r3, #0
200079ca:	4650      	mov	r0, sl
200079cc:	4659      	mov	r1, fp
200079ce:	f102 0c30 	add.w	ip, r2, #48	; 0x30
200079d2:	220a      	movs	r2, #10
200079d4:	f804 cd01 	strb.w	ip, [r4, #-1]!
200079d8:	f003 fe14 	bl	2000b604 <__aeabi_uldivmod>
200079dc:	2209      	movs	r2, #9
200079de:	2300      	movs	r3, #0
200079e0:	4682      	mov	sl, r0
200079e2:	468b      	mov	fp, r1
200079e4:	4552      	cmp	r2, sl
200079e6:	eb73 030b 	sbcs.w	r3, r3, fp
200079ea:	d3e7      	bcc.n	200079bc <_vfprintf_r+0xf24>
200079ec:	463b      	mov	r3, r7
200079ee:	4647      	mov	r7, r8
200079f0:	46a0      	mov	r8, r4
200079f2:	461c      	mov	r4, r3
200079f4:	f108 30ff 	add.w	r0, r8, #4294967295
200079f8:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200079fc:	9013      	str	r0, [sp, #76]	; 0x4c
200079fe:	f808 ac01 	strb.w	sl, [r8, #-1]
20007a02:	9918      	ldr	r1, [sp, #96]	; 0x60
20007a04:	1a09      	subs	r1, r1, r0
20007a06:	9110      	str	r1, [sp, #64]	; 0x40
20007a08:	f7ff ba0d 	b.w	20006e26 <_vfprintf_r+0x38e>
20007a0c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007a10:	4648      	mov	r0, r9
20007a12:	4631      	mov	r1, r6
20007a14:	320c      	adds	r2, #12
20007a16:	f7ff f831 	bl	20006a7c <__sprint_r>
20007a1a:	2800      	cmp	r0, #0
20007a1c:	f47f a95c 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007a20:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007a24:	3404      	adds	r4, #4
20007a26:	f7ff ba68 	b.w	20006efa <_vfprintf_r+0x462>
20007a2a:	991a      	ldr	r1, [sp, #104]	; 0x68
20007a2c:	1e4f      	subs	r7, r1, #1
20007a2e:	2f00      	cmp	r7, #0
20007a30:	f77f aef1 	ble.w	20007816 <_vfprintf_r+0xd7e>
20007a34:	2f10      	cmp	r7, #16
20007a36:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20007afc <_vfprintf_r+0x1064>
20007a3a:	dd4e      	ble.n	20007ada <_vfprintf_r+0x1042>
20007a3c:	4643      	mov	r3, r8
20007a3e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20007a42:	46a8      	mov	r8, r5
20007a44:	f04f 0a10 	mov.w	sl, #16
20007a48:	f10b 0b0c 	add.w	fp, fp, #12
20007a4c:	461d      	mov	r5, r3
20007a4e:	e002      	b.n	20007a56 <_vfprintf_r+0xfbe>
20007a50:	3f10      	subs	r7, #16
20007a52:	2f10      	cmp	r7, #16
20007a54:	dd3e      	ble.n	20007ad4 <_vfprintf_r+0x103c>
20007a56:	f8c4 a004 	str.w	sl, [r4, #4]
20007a5a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007a5e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007a62:	3301      	adds	r3, #1
20007a64:	6025      	str	r5, [r4, #0]
20007a66:	3210      	adds	r2, #16
20007a68:	2b07      	cmp	r3, #7
20007a6a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007a6e:	f104 0408 	add.w	r4, r4, #8
20007a72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007a76:	ddeb      	ble.n	20007a50 <_vfprintf_r+0xfb8>
20007a78:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007a7c:	4648      	mov	r0, r9
20007a7e:	4631      	mov	r1, r6
20007a80:	465a      	mov	r2, fp
20007a82:	3404      	adds	r4, #4
20007a84:	f7fe fffa 	bl	20006a7c <__sprint_r>
20007a88:	2800      	cmp	r0, #0
20007a8a:	d0e1      	beq.n	20007a50 <_vfprintf_r+0xfb8>
20007a8c:	f7ff b924 	b.w	20006cd8 <_vfprintf_r+0x240>
20007a90:	9816      	ldr	r0, [sp, #88]	; 0x58
20007a92:	2130      	movs	r1, #48	; 0x30
20007a94:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007a98:	2201      	movs	r2, #1
20007a9a:	2302      	movs	r3, #2
20007a9c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20007aa0:	f04c 0c02 	orr.w	ip, ip, #2
20007aa4:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20007aa8:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20007aac:	f7ff b986 	b.w	20006dbc <_vfprintf_r+0x324>
20007ab0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007ab2:	1d01      	adds	r1, r0, #4
20007ab4:	6803      	ldr	r3, [r0, #0]
20007ab6:	910b      	str	r1, [sp, #44]	; 0x2c
20007ab8:	469a      	mov	sl, r3
20007aba:	f04f 0b00 	mov.w	fp, #0
20007abe:	f7ff b973 	b.w	20006da8 <_vfprintf_r+0x310>
20007ac2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007ac4:	1d01      	adds	r1, r0, #4
20007ac6:	6803      	ldr	r3, [r0, #0]
20007ac8:	910b      	str	r1, [sp, #44]	; 0x2c
20007aca:	469a      	mov	sl, r3
20007acc:	ea4f 7bea 	mov.w	fp, sl, asr #31
20007ad0:	f7ff bbad 	b.w	2000722e <_vfprintf_r+0x796>
20007ad4:	462b      	mov	r3, r5
20007ad6:	4645      	mov	r5, r8
20007ad8:	4698      	mov	r8, r3
20007ada:	6067      	str	r7, [r4, #4]
20007adc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20007ae0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20007ae4:	3301      	adds	r3, #1
20007ae6:	f8c4 8000 	str.w	r8, [r4]
20007aea:	19d2      	adds	r2, r2, r7
20007aec:	2b07      	cmp	r3, #7
20007aee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20007af2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20007af6:	f77f ae8d 	ble.w	20007814 <_vfprintf_r+0xd7c>
20007afa:	e6ad      	b.n	20007858 <_vfprintf_r+0xdc0>
20007afc:	2000c2f4 	.word	0x2000c2f4
20007b00:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b04:	4648      	mov	r0, r9
20007b06:	4631      	mov	r1, r6
20007b08:	320c      	adds	r2, #12
20007b0a:	f7fe ffb7 	bl	20006a7c <__sprint_r>
20007b0e:	2800      	cmp	r0, #0
20007b10:	f47f a8e2 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007b14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b18:	3404      	adds	r4, #4
20007b1a:	e660      	b.n	200077de <_vfprintf_r+0xd46>
20007b1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b20:	4648      	mov	r0, r9
20007b22:	4631      	mov	r1, r6
20007b24:	320c      	adds	r2, #12
20007b26:	f7fe ffa9 	bl	20006a7c <__sprint_r>
20007b2a:	2800      	cmp	r0, #0
20007b2c:	f47f a8d4 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007b30:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b34:	3404      	adds	r4, #4
20007b36:	e640      	b.n	200077ba <_vfprintf_r+0xd22>
20007b38:	2830      	cmp	r0, #48	; 0x30
20007b3a:	f000 82ec 	beq.w	20008116 <_vfprintf_r+0x167e>
20007b3e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007b40:	2330      	movs	r3, #48	; 0x30
20007b42:	f800 3d01 	strb.w	r3, [r0, #-1]!
20007b46:	9918      	ldr	r1, [sp, #96]	; 0x60
20007b48:	9013      	str	r0, [sp, #76]	; 0x4c
20007b4a:	1a09      	subs	r1, r1, r0
20007b4c:	9110      	str	r1, [sp, #64]	; 0x40
20007b4e:	f7ff b96a 	b.w	20006e26 <_vfprintf_r+0x38e>
20007b52:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007b56:	4648      	mov	r0, r9
20007b58:	4631      	mov	r1, r6
20007b5a:	320c      	adds	r2, #12
20007b5c:	f7fe ff8e 	bl	20006a7c <__sprint_r>
20007b60:	2800      	cmp	r0, #0
20007b62:	f47f a8b9 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007b66:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20007b6a:	3404      	adds	r4, #4
20007b6c:	f7ff b9f8 	b.w	20006f60 <_vfprintf_r+0x4c8>
20007b70:	f1da 0a00 	rsbs	sl, sl, #0
20007b74:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20007b78:	232d      	movs	r3, #45	; 0x2d
20007b7a:	ea5a 0c0b 	orrs.w	ip, sl, fp
20007b7e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007b82:	bf0c      	ite	eq
20007b84:	2200      	moveq	r2, #0
20007b86:	2201      	movne	r2, #1
20007b88:	2301      	movs	r3, #1
20007b8a:	f7ff b91b 	b.w	20006dc4 <_vfprintf_r+0x32c>
20007b8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007b90:	462b      	mov	r3, r5
20007b92:	782a      	ldrb	r2, [r5, #0]
20007b94:	910b      	str	r1, [sp, #44]	; 0x2c
20007b96:	f7ff b82a 	b.w	20006bee <_vfprintf_r+0x156>
20007b9a:	462a      	mov	r2, r5
20007b9c:	4645      	mov	r5, r8
20007b9e:	4690      	mov	r8, r2
20007ba0:	605f      	str	r7, [r3, #4]
20007ba2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007ba6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007baa:	3201      	adds	r2, #1
20007bac:	f8c3 8000 	str.w	r8, [r3]
20007bb0:	19c9      	adds	r1, r1, r7
20007bb2:	2a07      	cmp	r2, #7
20007bb4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007bb8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007bbc:	f73f adce 	bgt.w	2000775c <_vfprintf_r+0xcc4>
20007bc0:	3308      	adds	r3, #8
20007bc2:	f7ff ba30 	b.w	20007026 <_vfprintf_r+0x58e>
20007bc6:	980a      	ldr	r0, [sp, #40]	; 0x28
20007bc8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20007bcc:	f000 81ed 	beq.w	20007faa <_vfprintf_r+0x1512>
20007bd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007bd2:	4613      	mov	r3, r2
20007bd4:	1d0a      	adds	r2, r1, #4
20007bd6:	920b      	str	r2, [sp, #44]	; 0x2c
20007bd8:	f8b1 a000 	ldrh.w	sl, [r1]
20007bdc:	f1ba 0200 	subs.w	r2, sl, #0
20007be0:	bf18      	it	ne
20007be2:	2201      	movne	r2, #1
20007be4:	46d2      	mov	sl, sl
20007be6:	f04f 0b00 	mov.w	fp, #0
20007bea:	f7ff b8e7 	b.w	20006dbc <_vfprintf_r+0x324>
20007bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007bf0:	f013 0f40 	tst.w	r3, #64	; 0x40
20007bf4:	f000 81cc 	beq.w	20007f90 <_vfprintf_r+0x14f8>
20007bf8:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007bfa:	2301      	movs	r3, #1
20007bfc:	1d01      	adds	r1, r0, #4
20007bfe:	910b      	str	r1, [sp, #44]	; 0x2c
20007c00:	f8b0 a000 	ldrh.w	sl, [r0]
20007c04:	f1ba 0200 	subs.w	r2, sl, #0
20007c08:	bf18      	it	ne
20007c0a:	2201      	movne	r2, #1
20007c0c:	46d2      	mov	sl, sl
20007c0e:	f04f 0b00 	mov.w	fp, #0
20007c12:	f7ff b8d3 	b.w	20006dbc <_vfprintf_r+0x324>
20007c16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007c18:	f013 0f10 	tst.w	r3, #16
20007c1c:	f000 81a4 	beq.w	20007f68 <_vfprintf_r+0x14d0>
20007c20:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007c22:	9911      	ldr	r1, [sp, #68]	; 0x44
20007c24:	f100 0a04 	add.w	sl, r0, #4
20007c28:	6803      	ldr	r3, [r0, #0]
20007c2a:	6019      	str	r1, [r3, #0]
20007c2c:	f7fe bf9c 	b.w	20006b68 <_vfprintf_r+0xd0>
20007c30:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007c32:	1dc3      	adds	r3, r0, #7
20007c34:	f023 0307 	bic.w	r3, r3, #7
20007c38:	f103 0108 	add.w	r1, r3, #8
20007c3c:	910b      	str	r1, [sp, #44]	; 0x2c
20007c3e:	f8d3 8004 	ldr.w	r8, [r3, #4]
20007c42:	f8d3 a000 	ldr.w	sl, [r3]
20007c46:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20007c4a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20007c4e:	f7ff bb11 	b.w	20007274 <_vfprintf_r+0x7dc>
20007c52:	462a      	mov	r2, r5
20007c54:	4645      	mov	r5, r8
20007c56:	4690      	mov	r8, r2
20007c58:	605c      	str	r4, [r3, #4]
20007c5a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c5e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c62:	3201      	adds	r2, #1
20007c64:	f8c3 8000 	str.w	r8, [r3]
20007c68:	1909      	adds	r1, r1, r4
20007c6a:	2a07      	cmp	r2, #7
20007c6c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c70:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007c74:	f300 82ea 	bgt.w	2000824c <_vfprintf_r+0x17b4>
20007c78:	3308      	adds	r3, #8
20007c7a:	990a      	ldr	r1, [sp, #40]	; 0x28
20007c7c:	f011 0f01 	tst.w	r1, #1
20007c80:	f43f a9d1 	beq.w	20007026 <_vfprintf_r+0x58e>
20007c84:	2201      	movs	r2, #1
20007c86:	605a      	str	r2, [r3, #4]
20007c88:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007c8c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007c90:	3201      	adds	r2, #1
20007c92:	981d      	ldr	r0, [sp, #116]	; 0x74
20007c94:	3101      	adds	r1, #1
20007c96:	2a07      	cmp	r2, #7
20007c98:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007c9c:	6018      	str	r0, [r3, #0]
20007c9e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007ca2:	f73f ad5b 	bgt.w	2000775c <_vfprintf_r+0xcc4>
20007ca6:	3308      	adds	r3, #8
20007ca8:	f7ff b9bd 	b.w	20007026 <_vfprintf_r+0x58e>
20007cac:	232d      	movs	r3, #45	; 0x2d
20007cae:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007cb2:	f7ff baf2 	b.w	2000729a <_vfprintf_r+0x802>
20007cb6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007cba:	4648      	mov	r0, r9
20007cbc:	4631      	mov	r1, r6
20007cbe:	320c      	adds	r2, #12
20007cc0:	f7fe fedc 	bl	20006a7c <__sprint_r>
20007cc4:	2800      	cmp	r0, #0
20007cc6:	f47f a807 	bne.w	20006cd8 <_vfprintf_r+0x240>
20007cca:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007cce:	3304      	adds	r3, #4
20007cd0:	e456      	b.n	20007580 <_vfprintf_r+0xae8>
20007cd2:	2301      	movs	r3, #1
20007cd4:	6063      	str	r3, [r4, #4]
20007cd6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007cda:	f24c 23e0 	movw	r3, #49888	; 0xc2e0
20007cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ce2:	6023      	str	r3, [r4, #0]
20007ce4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20007ce8:	3201      	adds	r2, #1
20007cea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007cee:	3301      	adds	r3, #1
20007cf0:	2a07      	cmp	r2, #7
20007cf2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20007cf6:	bfd8      	it	le
20007cf8:	f104 0308 	addle.w	r3, r4, #8
20007cfc:	f300 8187 	bgt.w	2000800e <_vfprintf_r+0x1576>
20007d00:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20007d04:	b93a      	cbnz	r2, 20007d16 <_vfprintf_r+0x127e>
20007d06:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20007d08:	b92a      	cbnz	r2, 20007d16 <_vfprintf_r+0x127e>
20007d0a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20007d0e:	f01c 0f01 	tst.w	ip, #1
20007d12:	f43f a988 	beq.w	20007026 <_vfprintf_r+0x58e>
20007d16:	2201      	movs	r2, #1
20007d18:	605a      	str	r2, [r3, #4]
20007d1a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d1e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d22:	3201      	adds	r2, #1
20007d24:	981d      	ldr	r0, [sp, #116]	; 0x74
20007d26:	3101      	adds	r1, #1
20007d28:	2a07      	cmp	r2, #7
20007d2a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d2e:	6018      	str	r0, [r3, #0]
20007d30:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d34:	f300 8179 	bgt.w	2000802a <_vfprintf_r+0x1592>
20007d38:	3308      	adds	r3, #8
20007d3a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20007d3e:	427f      	negs	r7, r7
20007d40:	2f00      	cmp	r7, #0
20007d42:	f340 81b3 	ble.w	200080ac <_vfprintf_r+0x1614>
20007d46:	2f10      	cmp	r7, #16
20007d48:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 2000839c <_vfprintf_r+0x1904>
20007d4c:	f340 81d2 	ble.w	200080f4 <_vfprintf_r+0x165c>
20007d50:	4642      	mov	r2, r8
20007d52:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20007d56:	46a8      	mov	r8, r5
20007d58:	2410      	movs	r4, #16
20007d5a:	f10a 0a0c 	add.w	sl, sl, #12
20007d5e:	4615      	mov	r5, r2
20007d60:	e003      	b.n	20007d6a <_vfprintf_r+0x12d2>
20007d62:	3f10      	subs	r7, #16
20007d64:	2f10      	cmp	r7, #16
20007d66:	f340 81c2 	ble.w	200080ee <_vfprintf_r+0x1656>
20007d6a:	605c      	str	r4, [r3, #4]
20007d6c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20007d70:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20007d74:	3201      	adds	r2, #1
20007d76:	601d      	str	r5, [r3, #0]
20007d78:	3110      	adds	r1, #16
20007d7a:	2a07      	cmp	r2, #7
20007d7c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20007d80:	f103 0308 	add.w	r3, r3, #8
20007d84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20007d88:	ddeb      	ble.n	20007d62 <_vfprintf_r+0x12ca>
20007d8a:	4648      	mov	r0, r9
20007d8c:	4631      	mov	r1, r6
20007d8e:	4652      	mov	r2, sl
20007d90:	f7fe fe74 	bl	20006a7c <__sprint_r>
20007d94:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20007d98:	3304      	adds	r3, #4
20007d9a:	2800      	cmp	r0, #0
20007d9c:	d0e1      	beq.n	20007d62 <_vfprintf_r+0x12ca>
20007d9e:	f7fe bf9b 	b.w	20006cd8 <_vfprintf_r+0x240>
20007da2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20007da4:	1c6b      	adds	r3, r5, #1
20007da6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007da8:	f042 0220 	orr.w	r2, r2, #32
20007dac:	920a      	str	r2, [sp, #40]	; 0x28
20007dae:	786a      	ldrb	r2, [r5, #1]
20007db0:	910b      	str	r1, [sp, #44]	; 0x2c
20007db2:	f7fe bf1c 	b.w	20006bee <_vfprintf_r+0x156>
20007db6:	4650      	mov	r0, sl
20007db8:	4641      	mov	r1, r8
20007dba:	f002 fff1 	bl	2000ada0 <__isnand>
20007dbe:	2800      	cmp	r0, #0
20007dc0:	f040 80ff 	bne.w	20007fc2 <_vfprintf_r+0x152a>
20007dc4:	f1b7 3fff 	cmp.w	r7, #4294967295
20007dc8:	f000 8251 	beq.w	2000826e <_vfprintf_r+0x17d6>
20007dcc:	9816      	ldr	r0, [sp, #88]	; 0x58
20007dce:	2867      	cmp	r0, #103	; 0x67
20007dd0:	bf14      	ite	ne
20007dd2:	2300      	movne	r3, #0
20007dd4:	2301      	moveq	r3, #1
20007dd6:	2847      	cmp	r0, #71	; 0x47
20007dd8:	bf08      	it	eq
20007dda:	f043 0301 	orreq.w	r3, r3, #1
20007dde:	b113      	cbz	r3, 20007de6 <_vfprintf_r+0x134e>
20007de0:	2f00      	cmp	r7, #0
20007de2:	bf08      	it	eq
20007de4:	2701      	moveq	r7, #1
20007de6:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
20007dea:	4643      	mov	r3, r8
20007dec:	4652      	mov	r2, sl
20007dee:	990a      	ldr	r1, [sp, #40]	; 0x28
20007df0:	e9c0 2300 	strd	r2, r3, [r0]
20007df4:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20007df8:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20007dfc:	910a      	str	r1, [sp, #40]	; 0x28
20007dfe:	2b00      	cmp	r3, #0
20007e00:	f2c0 8264 	blt.w	200082cc <_vfprintf_r+0x1834>
20007e04:	2100      	movs	r1, #0
20007e06:	9117      	str	r1, [sp, #92]	; 0x5c
20007e08:	9816      	ldr	r0, [sp, #88]	; 0x58
20007e0a:	2866      	cmp	r0, #102	; 0x66
20007e0c:	bf14      	ite	ne
20007e0e:	2300      	movne	r3, #0
20007e10:	2301      	moveq	r3, #1
20007e12:	2846      	cmp	r0, #70	; 0x46
20007e14:	bf08      	it	eq
20007e16:	f043 0301 	orreq.w	r3, r3, #1
20007e1a:	9310      	str	r3, [sp, #64]	; 0x40
20007e1c:	2b00      	cmp	r3, #0
20007e1e:	f000 81d1 	beq.w	200081c4 <_vfprintf_r+0x172c>
20007e22:	46bc      	mov	ip, r7
20007e24:	2303      	movs	r3, #3
20007e26:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
20007e2a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20007e2e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20007e32:	4648      	mov	r0, r9
20007e34:	9300      	str	r3, [sp, #0]
20007e36:	9102      	str	r1, [sp, #8]
20007e38:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20007e3c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20007e40:	310c      	adds	r1, #12
20007e42:	f8cd c004 	str.w	ip, [sp, #4]
20007e46:	9103      	str	r1, [sp, #12]
20007e48:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20007e4c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20007e50:	9104      	str	r1, [sp, #16]
20007e52:	f000 fbc5 	bl	200085e0 <_dtoa_r>
20007e56:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007e58:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20007e5c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20007e60:	bf18      	it	ne
20007e62:	2301      	movne	r3, #1
20007e64:	2a47      	cmp	r2, #71	; 0x47
20007e66:	bf0c      	ite	eq
20007e68:	2300      	moveq	r3, #0
20007e6a:	f003 0301 	andne.w	r3, r3, #1
20007e6e:	9013      	str	r0, [sp, #76]	; 0x4c
20007e70:	b933      	cbnz	r3, 20007e80 <_vfprintf_r+0x13e8>
20007e72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20007e74:	f013 0f01 	tst.w	r3, #1
20007e78:	bf08      	it	eq
20007e7a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20007e7e:	d016      	beq.n	20007eae <_vfprintf_r+0x1416>
20007e80:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007e82:	9910      	ldr	r1, [sp, #64]	; 0x40
20007e84:	eb00 0b0c 	add.w	fp, r0, ip
20007e88:	b131      	cbz	r1, 20007e98 <_vfprintf_r+0x1400>
20007e8a:	7803      	ldrb	r3, [r0, #0]
20007e8c:	2b30      	cmp	r3, #48	; 0x30
20007e8e:	f000 80da 	beq.w	20008046 <_vfprintf_r+0x15ae>
20007e92:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20007e96:	449b      	add	fp, r3
20007e98:	4650      	mov	r0, sl
20007e9a:	2200      	movs	r2, #0
20007e9c:	2300      	movs	r3, #0
20007e9e:	4641      	mov	r1, r8
20007ea0:	f003 fb56 	bl	2000b550 <__aeabi_dcmpeq>
20007ea4:	2800      	cmp	r0, #0
20007ea6:	f000 81c2 	beq.w	2000822e <_vfprintf_r+0x1796>
20007eaa:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20007eae:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007eb0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20007eb2:	2a67      	cmp	r2, #103	; 0x67
20007eb4:	bf14      	ite	ne
20007eb6:	2300      	movne	r3, #0
20007eb8:	2301      	moveq	r3, #1
20007eba:	2a47      	cmp	r2, #71	; 0x47
20007ebc:	bf08      	it	eq
20007ebe:	f043 0301 	orreq.w	r3, r3, #1
20007ec2:	ebc0 000b 	rsb	r0, r0, fp
20007ec6:	901a      	str	r0, [sp, #104]	; 0x68
20007ec8:	2b00      	cmp	r3, #0
20007eca:	f000 818a 	beq.w	200081e2 <_vfprintf_r+0x174a>
20007ece:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20007ed2:	f111 0f03 	cmn.w	r1, #3
20007ed6:	9110      	str	r1, [sp, #64]	; 0x40
20007ed8:	db02      	blt.n	20007ee0 <_vfprintf_r+0x1448>
20007eda:	428f      	cmp	r7, r1
20007edc:	f280 818c 	bge.w	200081f8 <_vfprintf_r+0x1760>
20007ee0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007ee2:	3a02      	subs	r2, #2
20007ee4:	9216      	str	r2, [sp, #88]	; 0x58
20007ee6:	9910      	ldr	r1, [sp, #64]	; 0x40
20007ee8:	9a16      	ldr	r2, [sp, #88]	; 0x58
20007eea:	1e4b      	subs	r3, r1, #1
20007eec:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20007ef0:	2b00      	cmp	r3, #0
20007ef2:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20007ef6:	f2c0 8234 	blt.w	20008362 <_vfprintf_r+0x18ca>
20007efa:	222b      	movs	r2, #43	; 0x2b
20007efc:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20007f00:	2b09      	cmp	r3, #9
20007f02:	f300 81b6 	bgt.w	20008272 <_vfprintf_r+0x17da>
20007f06:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20007f0a:	3330      	adds	r3, #48	; 0x30
20007f0c:	3204      	adds	r2, #4
20007f0e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20007f12:	2330      	movs	r3, #48	; 0x30
20007f14:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20007f18:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20007f1c:	981a      	ldr	r0, [sp, #104]	; 0x68
20007f1e:	991a      	ldr	r1, [sp, #104]	; 0x68
20007f20:	1ad3      	subs	r3, r2, r3
20007f22:	1818      	adds	r0, r3, r0
20007f24:	931c      	str	r3, [sp, #112]	; 0x70
20007f26:	2901      	cmp	r1, #1
20007f28:	9010      	str	r0, [sp, #64]	; 0x40
20007f2a:	f340 8210 	ble.w	2000834e <_vfprintf_r+0x18b6>
20007f2e:	9810      	ldr	r0, [sp, #64]	; 0x40
20007f30:	3001      	adds	r0, #1
20007f32:	9010      	str	r0, [sp, #64]	; 0x40
20007f34:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
20007f38:	910c      	str	r1, [sp, #48]	; 0x30
20007f3a:	9817      	ldr	r0, [sp, #92]	; 0x5c
20007f3c:	2800      	cmp	r0, #0
20007f3e:	f000 816e 	beq.w	2000821e <_vfprintf_r+0x1786>
20007f42:	232d      	movs	r3, #45	; 0x2d
20007f44:	2100      	movs	r1, #0
20007f46:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20007f4a:	9117      	str	r1, [sp, #92]	; 0x5c
20007f4c:	f7fe bf74 	b.w	20006e38 <_vfprintf_r+0x3a0>
20007f50:	9a10      	ldr	r2, [sp, #64]	; 0x40
20007f52:	f04f 0c00 	mov.w	ip, #0
20007f56:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007f5a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20007f5e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20007f62:	920c      	str	r2, [sp, #48]	; 0x30
20007f64:	f7fe bf67 	b.w	20006e36 <_vfprintf_r+0x39e>
20007f68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007f6a:	f012 0f40 	tst.w	r2, #64	; 0x40
20007f6e:	bf17      	itett	ne
20007f70:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20007f72:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20007f74:	9911      	ldrne	r1, [sp, #68]	; 0x44
20007f76:	f100 0a04 	addne.w	sl, r0, #4
20007f7a:	bf11      	iteee	ne
20007f7c:	6803      	ldrne	r3, [r0, #0]
20007f7e:	f102 0a04 	addeq.w	sl, r2, #4
20007f82:	6813      	ldreq	r3, [r2, #0]
20007f84:	9811      	ldreq	r0, [sp, #68]	; 0x44
20007f86:	bf14      	ite	ne
20007f88:	8019      	strhne	r1, [r3, #0]
20007f8a:	6018      	streq	r0, [r3, #0]
20007f8c:	f7fe bdec 	b.w	20006b68 <_vfprintf_r+0xd0>
20007f90:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20007f92:	1d13      	adds	r3, r2, #4
20007f94:	930b      	str	r3, [sp, #44]	; 0x2c
20007f96:	6811      	ldr	r1, [r2, #0]
20007f98:	2301      	movs	r3, #1
20007f9a:	1e0a      	subs	r2, r1, #0
20007f9c:	bf18      	it	ne
20007f9e:	2201      	movne	r2, #1
20007fa0:	468a      	mov	sl, r1
20007fa2:	f04f 0b00 	mov.w	fp, #0
20007fa6:	f7fe bf09 	b.w	20006dbc <_vfprintf_r+0x324>
20007faa:	980b      	ldr	r0, [sp, #44]	; 0x2c
20007fac:	1d02      	adds	r2, r0, #4
20007fae:	920b      	str	r2, [sp, #44]	; 0x2c
20007fb0:	6801      	ldr	r1, [r0, #0]
20007fb2:	1e0a      	subs	r2, r1, #0
20007fb4:	bf18      	it	ne
20007fb6:	2201      	movne	r2, #1
20007fb8:	468a      	mov	sl, r1
20007fba:	f04f 0b00 	mov.w	fp, #0
20007fbe:	f7fe befd 	b.w	20006dbc <_vfprintf_r+0x324>
20007fc2:	f24c 22c0 	movw	r2, #49856	; 0xc2c0
20007fc6:	f24c 23bc 	movw	r3, #49852	; 0xc2bc
20007fca:	9916      	ldr	r1, [sp, #88]	; 0x58
20007fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007fd0:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007fd4:	2003      	movs	r0, #3
20007fd6:	2947      	cmp	r1, #71	; 0x47
20007fd8:	bfd8      	it	le
20007fda:	461a      	movle	r2, r3
20007fdc:	9213      	str	r2, [sp, #76]	; 0x4c
20007fde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20007fe0:	900c      	str	r0, [sp, #48]	; 0x30
20007fe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20007fe6:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
20007fea:	920a      	str	r2, [sp, #40]	; 0x28
20007fec:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20007ff0:	9010      	str	r0, [sp, #64]	; 0x40
20007ff2:	f7fe bf20 	b.w	20006e36 <_vfprintf_r+0x39e>
20007ff6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20007ffa:	4648      	mov	r0, r9
20007ffc:	4631      	mov	r1, r6
20007ffe:	320c      	adds	r2, #12
20008000:	f7fe fd3c 	bl	20006a7c <__sprint_r>
20008004:	2800      	cmp	r0, #0
20008006:	f47e ae67 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000800a:	f7fe be62 	b.w	20006cd2 <_vfprintf_r+0x23a>
2000800e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008012:	4648      	mov	r0, r9
20008014:	4631      	mov	r1, r6
20008016:	320c      	adds	r2, #12
20008018:	f7fe fd30 	bl	20006a7c <__sprint_r>
2000801c:	2800      	cmp	r0, #0
2000801e:	f47e ae5b 	bne.w	20006cd8 <_vfprintf_r+0x240>
20008022:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008026:	3304      	adds	r3, #4
20008028:	e66a      	b.n	20007d00 <_vfprintf_r+0x1268>
2000802a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000802e:	4648      	mov	r0, r9
20008030:	4631      	mov	r1, r6
20008032:	320c      	adds	r2, #12
20008034:	f7fe fd22 	bl	20006a7c <__sprint_r>
20008038:	2800      	cmp	r0, #0
2000803a:	f47e ae4d 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000803e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008042:	3304      	adds	r3, #4
20008044:	e679      	b.n	20007d3a <_vfprintf_r+0x12a2>
20008046:	4650      	mov	r0, sl
20008048:	2200      	movs	r2, #0
2000804a:	2300      	movs	r3, #0
2000804c:	4641      	mov	r1, r8
2000804e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20008052:	f003 fa7d 	bl	2000b550 <__aeabi_dcmpeq>
20008056:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000805a:	2800      	cmp	r0, #0
2000805c:	f47f af19 	bne.w	20007e92 <_vfprintf_r+0x13fa>
20008060:	f1cc 0301 	rsb	r3, ip, #1
20008064:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20008068:	e715      	b.n	20007e96 <_vfprintf_r+0x13fe>
2000806a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000806c:	4252      	negs	r2, r2
2000806e:	920f      	str	r2, [sp, #60]	; 0x3c
20008070:	f7ff b887 	b.w	20007182 <_vfprintf_r+0x6ea>
20008074:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008078:	4648      	mov	r0, r9
2000807a:	4631      	mov	r1, r6
2000807c:	320c      	adds	r2, #12
2000807e:	f7fe fcfd 	bl	20006a7c <__sprint_r>
20008082:	2800      	cmp	r0, #0
20008084:	f47e ae28 	bne.w	20006cd8 <_vfprintf_r+0x240>
20008088:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000808c:	3304      	adds	r3, #4
2000808e:	f7ff ba93 	b.w	200075b8 <_vfprintf_r+0xb20>
20008092:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008096:	4648      	mov	r0, r9
20008098:	4631      	mov	r1, r6
2000809a:	320c      	adds	r2, #12
2000809c:	f7fe fcee 	bl	20006a7c <__sprint_r>
200080a0:	2800      	cmp	r0, #0
200080a2:	f47e ae19 	bne.w	20006cd8 <_vfprintf_r+0x240>
200080a6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200080aa:	3304      	adds	r3, #4
200080ac:	991a      	ldr	r1, [sp, #104]	; 0x68
200080ae:	9813      	ldr	r0, [sp, #76]	; 0x4c
200080b0:	6059      	str	r1, [r3, #4]
200080b2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200080b6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200080ba:	6018      	str	r0, [r3, #0]
200080bc:	3201      	adds	r2, #1
200080be:	981a      	ldr	r0, [sp, #104]	; 0x68
200080c0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200080c4:	1809      	adds	r1, r1, r0
200080c6:	2a07      	cmp	r2, #7
200080c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200080cc:	f73f ab46 	bgt.w	2000775c <_vfprintf_r+0xcc4>
200080d0:	3308      	adds	r3, #8
200080d2:	f7fe bfa8 	b.w	20007026 <_vfprintf_r+0x58e>
200080d6:	2100      	movs	r1, #0
200080d8:	9117      	str	r1, [sp, #92]	; 0x5c
200080da:	f7fd f9cb 	bl	20005474 <strlen>
200080de:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200080e2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200080e6:	9010      	str	r0, [sp, #64]	; 0x40
200080e8:	920c      	str	r2, [sp, #48]	; 0x30
200080ea:	f7fe bea4 	b.w	20006e36 <_vfprintf_r+0x39e>
200080ee:	462a      	mov	r2, r5
200080f0:	4645      	mov	r5, r8
200080f2:	4690      	mov	r8, r2
200080f4:	605f      	str	r7, [r3, #4]
200080f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200080fa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200080fe:	3201      	adds	r2, #1
20008100:	f8c3 8000 	str.w	r8, [r3]
20008104:	19c9      	adds	r1, r1, r7
20008106:	2a07      	cmp	r2, #7
20008108:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000810c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20008110:	dcbf      	bgt.n	20008092 <_vfprintf_r+0x15fa>
20008112:	3308      	adds	r3, #8
20008114:	e7ca      	b.n	200080ac <_vfprintf_r+0x1614>
20008116:	9a18      	ldr	r2, [sp, #96]	; 0x60
20008118:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000811a:	1a51      	subs	r1, r2, r1
2000811c:	9110      	str	r1, [sp, #64]	; 0x40
2000811e:	f7fe be82 	b.w	20006e26 <_vfprintf_r+0x38e>
20008122:	4648      	mov	r0, r9
20008124:	4631      	mov	r1, r6
20008126:	f000 f949 	bl	200083bc <__swsetup_r>
2000812a:	2800      	cmp	r0, #0
2000812c:	f47e add8 	bne.w	20006ce0 <_vfprintf_r+0x248>
20008130:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20008134:	fa1f f38c 	uxth.w	r3, ip
20008138:	f7fe bcf6 	b.w	20006b28 <_vfprintf_r+0x90>
2000813c:	2f06      	cmp	r7, #6
2000813e:	bf28      	it	cs
20008140:	2706      	movcs	r7, #6
20008142:	f24c 21d8 	movw	r1, #49880	; 0xc2d8
20008146:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000814a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
2000814e:	9710      	str	r7, [sp, #64]	; 0x40
20008150:	9113      	str	r1, [sp, #76]	; 0x4c
20008152:	920c      	str	r2, [sp, #48]	; 0x30
20008154:	f7fe bfe8 	b.w	20007128 <_vfprintf_r+0x690>
20008158:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000815c:	4648      	mov	r0, r9
2000815e:	4631      	mov	r1, r6
20008160:	320c      	adds	r2, #12
20008162:	f7fe fc8b 	bl	20006a7c <__sprint_r>
20008166:	2800      	cmp	r0, #0
20008168:	f47e adb6 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000816c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008170:	3304      	adds	r3, #4
20008172:	f7ff bbc8 	b.w	20007906 <_vfprintf_r+0xe6e>
20008176:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000817a:	4648      	mov	r0, r9
2000817c:	4631      	mov	r1, r6
2000817e:	320c      	adds	r2, #12
20008180:	f7fe fc7c 	bl	20006a7c <__sprint_r>
20008184:	2800      	cmp	r0, #0
20008186:	f47e ada7 	bne.w	20006cd8 <_vfprintf_r+0x240>
2000818a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000818e:	3304      	adds	r3, #4
20008190:	f7ff bace 	b.w	20007730 <_vfprintf_r+0xc98>
20008194:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008198:	4648      	mov	r0, r9
2000819a:	4631      	mov	r1, r6
2000819c:	320c      	adds	r2, #12
2000819e:	f7fe fc6d 	bl	20006a7c <__sprint_r>
200081a2:	2800      	cmp	r0, #0
200081a4:	f47e ad98 	bne.w	20006cd8 <_vfprintf_r+0x240>
200081a8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200081ac:	3404      	adds	r4, #4
200081ae:	f7ff baa9 	b.w	20007704 <_vfprintf_r+0xc6c>
200081b2:	9710      	str	r7, [sp, #64]	; 0x40
200081b4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200081b8:	9017      	str	r0, [sp, #92]	; 0x5c
200081ba:	970c      	str	r7, [sp, #48]	; 0x30
200081bc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200081c0:	f7fe be39 	b.w	20006e36 <_vfprintf_r+0x39e>
200081c4:	9916      	ldr	r1, [sp, #88]	; 0x58
200081c6:	2965      	cmp	r1, #101	; 0x65
200081c8:	bf14      	ite	ne
200081ca:	2300      	movne	r3, #0
200081cc:	2301      	moveq	r3, #1
200081ce:	2945      	cmp	r1, #69	; 0x45
200081d0:	bf08      	it	eq
200081d2:	f043 0301 	orreq.w	r3, r3, #1
200081d6:	2b00      	cmp	r3, #0
200081d8:	d046      	beq.n	20008268 <_vfprintf_r+0x17d0>
200081da:	f107 0c01 	add.w	ip, r7, #1
200081de:	2302      	movs	r3, #2
200081e0:	e621      	b.n	20007e26 <_vfprintf_r+0x138e>
200081e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200081e4:	2b65      	cmp	r3, #101	; 0x65
200081e6:	dd76      	ble.n	200082d6 <_vfprintf_r+0x183e>
200081e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200081ea:	2a66      	cmp	r2, #102	; 0x66
200081ec:	bf1c      	itt	ne
200081ee:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
200081f2:	9310      	strne	r3, [sp, #64]	; 0x40
200081f4:	f000 8083 	beq.w	200082fe <_vfprintf_r+0x1866>
200081f8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200081fa:	9810      	ldr	r0, [sp, #64]	; 0x40
200081fc:	4283      	cmp	r3, r0
200081fe:	dc6e      	bgt.n	200082de <_vfprintf_r+0x1846>
20008200:	990a      	ldr	r1, [sp, #40]	; 0x28
20008202:	f011 0f01 	tst.w	r1, #1
20008206:	f040 808e 	bne.w	20008326 <_vfprintf_r+0x188e>
2000820a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000820e:	2367      	movs	r3, #103	; 0x67
20008210:	920c      	str	r2, [sp, #48]	; 0x30
20008212:	9316      	str	r3, [sp, #88]	; 0x58
20008214:	e691      	b.n	20007f3a <_vfprintf_r+0x14a2>
20008216:	2700      	movs	r7, #0
20008218:	461d      	mov	r5, r3
2000821a:	f7fe bce9 	b.w	20006bf0 <_vfprintf_r+0x158>
2000821e:	9910      	ldr	r1, [sp, #64]	; 0x40
20008220:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20008224:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20008228:	910c      	str	r1, [sp, #48]	; 0x30
2000822a:	f7fe be04 	b.w	20006e36 <_vfprintf_r+0x39e>
2000822e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20008232:	459b      	cmp	fp, r3
20008234:	bf98      	it	ls
20008236:	469b      	movls	fp, r3
20008238:	f67f ae39 	bls.w	20007eae <_vfprintf_r+0x1416>
2000823c:	2230      	movs	r2, #48	; 0x30
2000823e:	f803 2b01 	strb.w	r2, [r3], #1
20008242:	459b      	cmp	fp, r3
20008244:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20008248:	d8f9      	bhi.n	2000823e <_vfprintf_r+0x17a6>
2000824a:	e630      	b.n	20007eae <_vfprintf_r+0x1416>
2000824c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20008250:	4648      	mov	r0, r9
20008252:	4631      	mov	r1, r6
20008254:	320c      	adds	r2, #12
20008256:	f7fe fc11 	bl	20006a7c <__sprint_r>
2000825a:	2800      	cmp	r0, #0
2000825c:	f47e ad3c 	bne.w	20006cd8 <_vfprintf_r+0x240>
20008260:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20008264:	3304      	adds	r3, #4
20008266:	e508      	b.n	20007c7a <_vfprintf_r+0x11e2>
20008268:	46bc      	mov	ip, r7
2000826a:	3302      	adds	r3, #2
2000826c:	e5db      	b.n	20007e26 <_vfprintf_r+0x138e>
2000826e:	3707      	adds	r7, #7
20008270:	e5b9      	b.n	20007de6 <_vfprintf_r+0x134e>
20008272:	f246 6c67 	movw	ip, #26215	; 0x6667
20008276:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
2000827a:	3103      	adds	r1, #3
2000827c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20008280:	fb8c 2003 	smull	r2, r0, ip, r3
20008284:	17da      	asrs	r2, r3, #31
20008286:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000828a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000828e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20008292:	4613      	mov	r3, r2
20008294:	3030      	adds	r0, #48	; 0x30
20008296:	2a09      	cmp	r2, #9
20008298:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000829c:	dcf0      	bgt.n	20008280 <_vfprintf_r+0x17e8>
2000829e:	3330      	adds	r3, #48	; 0x30
200082a0:	1e48      	subs	r0, r1, #1
200082a2:	b2da      	uxtb	r2, r3
200082a4:	f801 2c01 	strb.w	r2, [r1, #-1]
200082a8:	9b07      	ldr	r3, [sp, #28]
200082aa:	4283      	cmp	r3, r0
200082ac:	d96a      	bls.n	20008384 <_vfprintf_r+0x18ec>
200082ae:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200082b2:	3303      	adds	r3, #3
200082b4:	e001      	b.n	200082ba <_vfprintf_r+0x1822>
200082b6:	f811 2b01 	ldrb.w	r2, [r1], #1
200082ba:	f803 2c01 	strb.w	r2, [r3, #-1]
200082be:	461a      	mov	r2, r3
200082c0:	f8dd c01c 	ldr.w	ip, [sp, #28]
200082c4:	3301      	adds	r3, #1
200082c6:	458c      	cmp	ip, r1
200082c8:	d8f5      	bhi.n	200082b6 <_vfprintf_r+0x181e>
200082ca:	e625      	b.n	20007f18 <_vfprintf_r+0x1480>
200082cc:	222d      	movs	r2, #45	; 0x2d
200082ce:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
200082d2:	9217      	str	r2, [sp, #92]	; 0x5c
200082d4:	e598      	b.n	20007e08 <_vfprintf_r+0x1370>
200082d6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
200082da:	9010      	str	r0, [sp, #64]	; 0x40
200082dc:	e603      	b.n	20007ee6 <_vfprintf_r+0x144e>
200082de:	9b10      	ldr	r3, [sp, #64]	; 0x40
200082e0:	991a      	ldr	r1, [sp, #104]	; 0x68
200082e2:	2b00      	cmp	r3, #0
200082e4:	bfda      	itte	le
200082e6:	9810      	ldrle	r0, [sp, #64]	; 0x40
200082e8:	f1c0 0302 	rsble	r3, r0, #2
200082ec:	2301      	movgt	r3, #1
200082ee:	185b      	adds	r3, r3, r1
200082f0:	2267      	movs	r2, #103	; 0x67
200082f2:	9310      	str	r3, [sp, #64]	; 0x40
200082f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
200082f8:	9216      	str	r2, [sp, #88]	; 0x58
200082fa:	930c      	str	r3, [sp, #48]	; 0x30
200082fc:	e61d      	b.n	20007f3a <_vfprintf_r+0x14a2>
200082fe:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20008302:	2800      	cmp	r0, #0
20008304:	9010      	str	r0, [sp, #64]	; 0x40
20008306:	dd31      	ble.n	2000836c <_vfprintf_r+0x18d4>
20008308:	b91f      	cbnz	r7, 20008312 <_vfprintf_r+0x187a>
2000830a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000830c:	f011 0f01 	tst.w	r1, #1
20008310:	d00e      	beq.n	20008330 <_vfprintf_r+0x1898>
20008312:	9810      	ldr	r0, [sp, #64]	; 0x40
20008314:	2166      	movs	r1, #102	; 0x66
20008316:	9116      	str	r1, [sp, #88]	; 0x58
20008318:	1c43      	adds	r3, r0, #1
2000831a:	19db      	adds	r3, r3, r7
2000831c:	9310      	str	r3, [sp, #64]	; 0x40
2000831e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20008322:	920c      	str	r2, [sp, #48]	; 0x30
20008324:	e609      	b.n	20007f3a <_vfprintf_r+0x14a2>
20008326:	9810      	ldr	r0, [sp, #64]	; 0x40
20008328:	2167      	movs	r1, #103	; 0x67
2000832a:	9116      	str	r1, [sp, #88]	; 0x58
2000832c:	3001      	adds	r0, #1
2000832e:	9010      	str	r0, [sp, #64]	; 0x40
20008330:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20008334:	920c      	str	r2, [sp, #48]	; 0x30
20008336:	e600      	b.n	20007f3a <_vfprintf_r+0x14a2>
20008338:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000833a:	781a      	ldrb	r2, [r3, #0]
2000833c:	680f      	ldr	r7, [r1, #0]
2000833e:	3104      	adds	r1, #4
20008340:	910b      	str	r1, [sp, #44]	; 0x2c
20008342:	2f00      	cmp	r7, #0
20008344:	bfb8      	it	lt
20008346:	f04f 37ff 	movlt.w	r7, #4294967295
2000834a:	f7fe bc50 	b.w	20006bee <_vfprintf_r+0x156>
2000834e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20008350:	f012 0f01 	tst.w	r2, #1
20008354:	bf04      	itt	eq
20008356:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
2000835a:	930c      	streq	r3, [sp, #48]	; 0x30
2000835c:	f43f aded 	beq.w	20007f3a <_vfprintf_r+0x14a2>
20008360:	e5e5      	b.n	20007f2e <_vfprintf_r+0x1496>
20008362:	222d      	movs	r2, #45	; 0x2d
20008364:	425b      	negs	r3, r3
20008366:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
2000836a:	e5c9      	b.n	20007f00 <_vfprintf_r+0x1468>
2000836c:	b977      	cbnz	r7, 2000838c <_vfprintf_r+0x18f4>
2000836e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20008370:	f013 0f01 	tst.w	r3, #1
20008374:	d10a      	bne.n	2000838c <_vfprintf_r+0x18f4>
20008376:	f04f 0c01 	mov.w	ip, #1
2000837a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000837e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20008382:	e5da      	b.n	20007f3a <_vfprintf_r+0x14a2>
20008384:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20008388:	3202      	adds	r2, #2
2000838a:	e5c5      	b.n	20007f18 <_vfprintf_r+0x1480>
2000838c:	3702      	adds	r7, #2
2000838e:	2166      	movs	r1, #102	; 0x66
20008390:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20008394:	9710      	str	r7, [sp, #64]	; 0x40
20008396:	9116      	str	r1, [sp, #88]	; 0x58
20008398:	920c      	str	r2, [sp, #48]	; 0x30
2000839a:	e5ce      	b.n	20007f3a <_vfprintf_r+0x14a2>
2000839c:	2000c2f4 	.word	0x2000c2f4

200083a0 <vfprintf>:
200083a0:	b410      	push	{r4}
200083a2:	f24c 5438 	movw	r4, #50488	; 0xc538
200083a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200083aa:	468c      	mov	ip, r1
200083ac:	4613      	mov	r3, r2
200083ae:	4601      	mov	r1, r0
200083b0:	4662      	mov	r2, ip
200083b2:	6820      	ldr	r0, [r4, #0]
200083b4:	bc10      	pop	{r4}
200083b6:	f7fe bb6f 	b.w	20006a98 <_vfprintf_r>
200083ba:	bf00      	nop

200083bc <__swsetup_r>:
200083bc:	b570      	push	{r4, r5, r6, lr}
200083be:	f24c 5538 	movw	r5, #50488	; 0xc538
200083c2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200083c6:	4606      	mov	r6, r0
200083c8:	460c      	mov	r4, r1
200083ca:	6828      	ldr	r0, [r5, #0]
200083cc:	b110      	cbz	r0, 200083d4 <__swsetup_r+0x18>
200083ce:	6983      	ldr	r3, [r0, #24]
200083d0:	2b00      	cmp	r3, #0
200083d2:	d036      	beq.n	20008442 <__swsetup_r+0x86>
200083d4:	f24c 3314 	movw	r3, #49940	; 0xc314
200083d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083dc:	429c      	cmp	r4, r3
200083de:	d038      	beq.n	20008452 <__swsetup_r+0x96>
200083e0:	f24c 3334 	movw	r3, #49972	; 0xc334
200083e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083e8:	429c      	cmp	r4, r3
200083ea:	d041      	beq.n	20008470 <__swsetup_r+0xb4>
200083ec:	f24c 3354 	movw	r3, #50004	; 0xc354
200083f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200083f4:	429c      	cmp	r4, r3
200083f6:	bf04      	itt	eq
200083f8:	682b      	ldreq	r3, [r5, #0]
200083fa:	68dc      	ldreq	r4, [r3, #12]
200083fc:	89a2      	ldrh	r2, [r4, #12]
200083fe:	4611      	mov	r1, r2
20008400:	b293      	uxth	r3, r2
20008402:	f013 0f08 	tst.w	r3, #8
20008406:	4618      	mov	r0, r3
20008408:	bf18      	it	ne
2000840a:	6922      	ldrne	r2, [r4, #16]
2000840c:	d033      	beq.n	20008476 <__swsetup_r+0xba>
2000840e:	b31a      	cbz	r2, 20008458 <__swsetup_r+0x9c>
20008410:	f013 0101 	ands.w	r1, r3, #1
20008414:	d007      	beq.n	20008426 <__swsetup_r+0x6a>
20008416:	6963      	ldr	r3, [r4, #20]
20008418:	2100      	movs	r1, #0
2000841a:	60a1      	str	r1, [r4, #8]
2000841c:	425b      	negs	r3, r3
2000841e:	61a3      	str	r3, [r4, #24]
20008420:	b142      	cbz	r2, 20008434 <__swsetup_r+0x78>
20008422:	2000      	movs	r0, #0
20008424:	bd70      	pop	{r4, r5, r6, pc}
20008426:	f013 0f02 	tst.w	r3, #2
2000842a:	bf08      	it	eq
2000842c:	6961      	ldreq	r1, [r4, #20]
2000842e:	60a1      	str	r1, [r4, #8]
20008430:	2a00      	cmp	r2, #0
20008432:	d1f6      	bne.n	20008422 <__swsetup_r+0x66>
20008434:	89a3      	ldrh	r3, [r4, #12]
20008436:	f013 0f80 	tst.w	r3, #128	; 0x80
2000843a:	d0f2      	beq.n	20008422 <__swsetup_r+0x66>
2000843c:	f04f 30ff 	mov.w	r0, #4294967295
20008440:	bd70      	pop	{r4, r5, r6, pc}
20008442:	f001 f989 	bl	20009758 <__sinit>
20008446:	f24c 3314 	movw	r3, #49940	; 0xc314
2000844a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000844e:	429c      	cmp	r4, r3
20008450:	d1c6      	bne.n	200083e0 <__swsetup_r+0x24>
20008452:	682b      	ldr	r3, [r5, #0]
20008454:	685c      	ldr	r4, [r3, #4]
20008456:	e7d1      	b.n	200083fc <__swsetup_r+0x40>
20008458:	f403 7120 	and.w	r1, r3, #640	; 0x280
2000845c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20008460:	d0d6      	beq.n	20008410 <__swsetup_r+0x54>
20008462:	4630      	mov	r0, r6
20008464:	4621      	mov	r1, r4
20008466:	f001 fcff 	bl	20009e68 <__smakebuf_r>
2000846a:	89a3      	ldrh	r3, [r4, #12]
2000846c:	6922      	ldr	r2, [r4, #16]
2000846e:	e7cf      	b.n	20008410 <__swsetup_r+0x54>
20008470:	682b      	ldr	r3, [r5, #0]
20008472:	689c      	ldr	r4, [r3, #8]
20008474:	e7c2      	b.n	200083fc <__swsetup_r+0x40>
20008476:	f013 0f10 	tst.w	r3, #16
2000847a:	d0df      	beq.n	2000843c <__swsetup_r+0x80>
2000847c:	f013 0f04 	tst.w	r3, #4
20008480:	bf08      	it	eq
20008482:	6922      	ldreq	r2, [r4, #16]
20008484:	d017      	beq.n	200084b6 <__swsetup_r+0xfa>
20008486:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008488:	b151      	cbz	r1, 200084a0 <__swsetup_r+0xe4>
2000848a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000848e:	4299      	cmp	r1, r3
20008490:	d003      	beq.n	2000849a <__swsetup_r+0xde>
20008492:	4630      	mov	r0, r6
20008494:	f001 f9e4 	bl	20009860 <_free_r>
20008498:	89a2      	ldrh	r2, [r4, #12]
2000849a:	b290      	uxth	r0, r2
2000849c:	2300      	movs	r3, #0
2000849e:	6363      	str	r3, [r4, #52]	; 0x34
200084a0:	6922      	ldr	r2, [r4, #16]
200084a2:	f64f 71db 	movw	r1, #65499	; 0xffdb
200084a6:	f2c0 0100 	movt	r1, #0
200084aa:	2300      	movs	r3, #0
200084ac:	ea00 0101 	and.w	r1, r0, r1
200084b0:	6063      	str	r3, [r4, #4]
200084b2:	81a1      	strh	r1, [r4, #12]
200084b4:	6022      	str	r2, [r4, #0]
200084b6:	f041 0308 	orr.w	r3, r1, #8
200084ba:	81a3      	strh	r3, [r4, #12]
200084bc:	b29b      	uxth	r3, r3
200084be:	e7a6      	b.n	2000840e <__swsetup_r+0x52>

200084c0 <quorem>:
200084c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200084c4:	6903      	ldr	r3, [r0, #16]
200084c6:	690e      	ldr	r6, [r1, #16]
200084c8:	4682      	mov	sl, r0
200084ca:	4689      	mov	r9, r1
200084cc:	429e      	cmp	r6, r3
200084ce:	f300 8083 	bgt.w	200085d8 <quorem+0x118>
200084d2:	1cf2      	adds	r2, r6, #3
200084d4:	f101 0514 	add.w	r5, r1, #20
200084d8:	f100 0414 	add.w	r4, r0, #20
200084dc:	3e01      	subs	r6, #1
200084de:	0092      	lsls	r2, r2, #2
200084e0:	188b      	adds	r3, r1, r2
200084e2:	1812      	adds	r2, r2, r0
200084e4:	f103 0804 	add.w	r8, r3, #4
200084e8:	6859      	ldr	r1, [r3, #4]
200084ea:	6850      	ldr	r0, [r2, #4]
200084ec:	3101      	adds	r1, #1
200084ee:	f002 fe9b 	bl	2000b228 <__aeabi_uidiv>
200084f2:	4607      	mov	r7, r0
200084f4:	2800      	cmp	r0, #0
200084f6:	d039      	beq.n	2000856c <quorem+0xac>
200084f8:	2300      	movs	r3, #0
200084fa:	469c      	mov	ip, r3
200084fc:	461a      	mov	r2, r3
200084fe:	58e9      	ldr	r1, [r5, r3]
20008500:	58e0      	ldr	r0, [r4, r3]
20008502:	fa1f fe81 	uxth.w	lr, r1
20008506:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000850a:	b281      	uxth	r1, r0
2000850c:	fb0e ce07 	mla	lr, lr, r7, ip
20008510:	1851      	adds	r1, r2, r1
20008512:	fb0b fc07 	mul.w	ip, fp, r7
20008516:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000851a:	fa1f fe8e 	uxth.w	lr, lr
2000851e:	ebce 0101 	rsb	r1, lr, r1
20008522:	fa1f f28c 	uxth.w	r2, ip
20008526:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000852a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000852e:	fa1f fe81 	uxth.w	lr, r1
20008532:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008536:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
2000853a:	50e1      	str	r1, [r4, r3]
2000853c:	3304      	adds	r3, #4
2000853e:	1412      	asrs	r2, r2, #16
20008540:	1959      	adds	r1, r3, r5
20008542:	4588      	cmp	r8, r1
20008544:	d2db      	bcs.n	200084fe <quorem+0x3e>
20008546:	1d32      	adds	r2, r6, #4
20008548:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
2000854c:	6859      	ldr	r1, [r3, #4]
2000854e:	b969      	cbnz	r1, 2000856c <quorem+0xac>
20008550:	429c      	cmp	r4, r3
20008552:	d209      	bcs.n	20008568 <quorem+0xa8>
20008554:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20008558:	b112      	cbz	r2, 20008560 <quorem+0xa0>
2000855a:	e005      	b.n	20008568 <quorem+0xa8>
2000855c:	681a      	ldr	r2, [r3, #0]
2000855e:	b91a      	cbnz	r2, 20008568 <quorem+0xa8>
20008560:	3b04      	subs	r3, #4
20008562:	3e01      	subs	r6, #1
20008564:	429c      	cmp	r4, r3
20008566:	d3f9      	bcc.n	2000855c <quorem+0x9c>
20008568:	f8ca 6010 	str.w	r6, [sl, #16]
2000856c:	4649      	mov	r1, r9
2000856e:	4650      	mov	r0, sl
20008570:	f001 fdd0 	bl	2000a114 <__mcmp>
20008574:	2800      	cmp	r0, #0
20008576:	db2c      	blt.n	200085d2 <quorem+0x112>
20008578:	2300      	movs	r3, #0
2000857a:	3701      	adds	r7, #1
2000857c:	469c      	mov	ip, r3
2000857e:	58ea      	ldr	r2, [r5, r3]
20008580:	58e0      	ldr	r0, [r4, r3]
20008582:	b291      	uxth	r1, r2
20008584:	0c12      	lsrs	r2, r2, #16
20008586:	fa1f f980 	uxth.w	r9, r0
2000858a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000858e:	ebc1 0109 	rsb	r1, r1, r9
20008592:	4461      	add	r1, ip
20008594:	eb02 4221 	add.w	r2, r2, r1, asr #16
20008598:	b289      	uxth	r1, r1
2000859a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000859e:	50e1      	str	r1, [r4, r3]
200085a0:	3304      	adds	r3, #4
200085a2:	ea4f 4c22 	mov.w	ip, r2, asr #16
200085a6:	195a      	adds	r2, r3, r5
200085a8:	4590      	cmp	r8, r2
200085aa:	d2e8      	bcs.n	2000857e <quorem+0xbe>
200085ac:	1d32      	adds	r2, r6, #4
200085ae:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200085b2:	6859      	ldr	r1, [r3, #4]
200085b4:	b969      	cbnz	r1, 200085d2 <quorem+0x112>
200085b6:	429c      	cmp	r4, r3
200085b8:	d209      	bcs.n	200085ce <quorem+0x10e>
200085ba:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200085be:	b112      	cbz	r2, 200085c6 <quorem+0x106>
200085c0:	e005      	b.n	200085ce <quorem+0x10e>
200085c2:	681a      	ldr	r2, [r3, #0]
200085c4:	b91a      	cbnz	r2, 200085ce <quorem+0x10e>
200085c6:	3b04      	subs	r3, #4
200085c8:	3e01      	subs	r6, #1
200085ca:	429c      	cmp	r4, r3
200085cc:	d3f9      	bcc.n	200085c2 <quorem+0x102>
200085ce:	f8ca 6010 	str.w	r6, [sl, #16]
200085d2:	4638      	mov	r0, r7
200085d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200085d8:	2000      	movs	r0, #0
200085da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
200085de:	bf00      	nop

200085e0 <_dtoa_r>:
200085e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200085e4:	6a46      	ldr	r6, [r0, #36]	; 0x24
200085e6:	b0a1      	sub	sp, #132	; 0x84
200085e8:	4604      	mov	r4, r0
200085ea:	4690      	mov	r8, r2
200085ec:	4699      	mov	r9, r3
200085ee:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
200085f0:	2e00      	cmp	r6, #0
200085f2:	f000 8423 	beq.w	20008e3c <_dtoa_r+0x85c>
200085f6:	6832      	ldr	r2, [r6, #0]
200085f8:	b182      	cbz	r2, 2000861c <_dtoa_r+0x3c>
200085fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
200085fc:	f04f 0c01 	mov.w	ip, #1
20008600:	6876      	ldr	r6, [r6, #4]
20008602:	4620      	mov	r0, r4
20008604:	680b      	ldr	r3, [r1, #0]
20008606:	6056      	str	r6, [r2, #4]
20008608:	684a      	ldr	r2, [r1, #4]
2000860a:	4619      	mov	r1, r3
2000860c:	fa0c f202 	lsl.w	r2, ip, r2
20008610:	609a      	str	r2, [r3, #8]
20008612:	f001 feb9 	bl	2000a388 <_Bfree>
20008616:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008618:	2200      	movs	r2, #0
2000861a:	601a      	str	r2, [r3, #0]
2000861c:	f1b9 0600 	subs.w	r6, r9, #0
20008620:	db38      	blt.n	20008694 <_dtoa_r+0xb4>
20008622:	2300      	movs	r3, #0
20008624:	602b      	str	r3, [r5, #0]
20008626:	f240 0300 	movw	r3, #0
2000862a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000862e:	461a      	mov	r2, r3
20008630:	ea06 0303 	and.w	r3, r6, r3
20008634:	4293      	cmp	r3, r2
20008636:	d017      	beq.n	20008668 <_dtoa_r+0x88>
20008638:	2200      	movs	r2, #0
2000863a:	2300      	movs	r3, #0
2000863c:	4640      	mov	r0, r8
2000863e:	4649      	mov	r1, r9
20008640:	e9cd 8906 	strd	r8, r9, [sp, #24]
20008644:	f002 ff84 	bl	2000b550 <__aeabi_dcmpeq>
20008648:	2800      	cmp	r0, #0
2000864a:	d029      	beq.n	200086a0 <_dtoa_r+0xc0>
2000864c:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000864e:	2301      	movs	r3, #1
20008650:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008652:	6003      	str	r3, [r0, #0]
20008654:	2900      	cmp	r1, #0
20008656:	f000 80d0 	beq.w	200087fa <_dtoa_r+0x21a>
2000865a:	4b79      	ldr	r3, [pc, #484]	; (20008840 <_dtoa_r+0x260>)
2000865c:	1e58      	subs	r0, r3, #1
2000865e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008660:	6013      	str	r3, [r2, #0]
20008662:	b021      	add	sp, #132	; 0x84
20008664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008668:	982c      	ldr	r0, [sp, #176]	; 0xb0
2000866a:	f242 730f 	movw	r3, #9999	; 0x270f
2000866e:	6003      	str	r3, [r0, #0]
20008670:	f1b8 0f00 	cmp.w	r8, #0
20008674:	f000 8095 	beq.w	200087a2 <_dtoa_r+0x1c2>
20008678:	f24c 3010 	movw	r0, #49936	; 0xc310
2000867c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008680:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008682:	2900      	cmp	r1, #0
20008684:	d0ed      	beq.n	20008662 <_dtoa_r+0x82>
20008686:	78c2      	ldrb	r2, [r0, #3]
20008688:	1cc3      	adds	r3, r0, #3
2000868a:	2a00      	cmp	r2, #0
2000868c:	d0e7      	beq.n	2000865e <_dtoa_r+0x7e>
2000868e:	f100 0308 	add.w	r3, r0, #8
20008692:	e7e4      	b.n	2000865e <_dtoa_r+0x7e>
20008694:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20008698:	2301      	movs	r3, #1
2000869a:	46b1      	mov	r9, r6
2000869c:	602b      	str	r3, [r5, #0]
2000869e:	e7c2      	b.n	20008626 <_dtoa_r+0x46>
200086a0:	4620      	mov	r0, r4
200086a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200086a6:	a91e      	add	r1, sp, #120	; 0x78
200086a8:	9100      	str	r1, [sp, #0]
200086aa:	a91f      	add	r1, sp, #124	; 0x7c
200086ac:	9101      	str	r1, [sp, #4]
200086ae:	f001 febd 	bl	2000a42c <__d2b>
200086b2:	f3c6 550a 	ubfx	r5, r6, #20, #11
200086b6:	4683      	mov	fp, r0
200086b8:	2d00      	cmp	r5, #0
200086ba:	d07e      	beq.n	200087ba <_dtoa_r+0x1da>
200086bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200086c0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
200086c4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200086c6:	3d07      	subs	r5, #7
200086c8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
200086cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200086d0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
200086d4:	2300      	movs	r3, #0
200086d6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200086da:	9319      	str	r3, [sp, #100]	; 0x64
200086dc:	f240 0300 	movw	r3, #0
200086e0:	2200      	movs	r2, #0
200086e2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200086e6:	f7fb fafd 	bl	20003ce4 <__aeabi_dsub>
200086ea:	a34f      	add	r3, pc, #316	; (adr r3, 20008828 <_dtoa_r+0x248>)
200086ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200086f0:	f7fb fcac 	bl	2000404c <__aeabi_dmul>
200086f4:	a34e      	add	r3, pc, #312	; (adr r3, 20008830 <_dtoa_r+0x250>)
200086f6:	e9d3 2300 	ldrd	r2, r3, [r3]
200086fa:	f7fb faf5 	bl	20003ce8 <__adddf3>
200086fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
20008702:	4628      	mov	r0, r5
20008704:	f7fb fc3c 	bl	20003f80 <__aeabi_i2d>
20008708:	a34b      	add	r3, pc, #300	; (adr r3, 20008838 <_dtoa_r+0x258>)
2000870a:	e9d3 2300 	ldrd	r2, r3, [r3]
2000870e:	f7fb fc9d 	bl	2000404c <__aeabi_dmul>
20008712:	4602      	mov	r2, r0
20008714:	460b      	mov	r3, r1
20008716:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
2000871a:	f7fb fae5 	bl	20003ce8 <__adddf3>
2000871e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20008722:	f002 ff47 	bl	2000b5b4 <__aeabi_d2iz>
20008726:	2200      	movs	r2, #0
20008728:	2300      	movs	r3, #0
2000872a:	4606      	mov	r6, r0
2000872c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20008730:	f002 ff18 	bl	2000b564 <__aeabi_dcmplt>
20008734:	b140      	cbz	r0, 20008748 <_dtoa_r+0x168>
20008736:	4630      	mov	r0, r6
20008738:	f7fb fc22 	bl	20003f80 <__aeabi_i2d>
2000873c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20008740:	f002 ff06 	bl	2000b550 <__aeabi_dcmpeq>
20008744:	b900      	cbnz	r0, 20008748 <_dtoa_r+0x168>
20008746:	3e01      	subs	r6, #1
20008748:	2e16      	cmp	r6, #22
2000874a:	d95b      	bls.n	20008804 <_dtoa_r+0x224>
2000874c:	2301      	movs	r3, #1
2000874e:	9318      	str	r3, [sp, #96]	; 0x60
20008750:	3f01      	subs	r7, #1
20008752:	ebb7 0a05 	subs.w	sl, r7, r5
20008756:	bf42      	ittt	mi
20008758:	f1ca 0a00 	rsbmi	sl, sl, #0
2000875c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20008760:	f04f 0a00 	movmi.w	sl, #0
20008764:	d401      	bmi.n	2000876a <_dtoa_r+0x18a>
20008766:	2200      	movs	r2, #0
20008768:	920f      	str	r2, [sp, #60]	; 0x3c
2000876a:	2e00      	cmp	r6, #0
2000876c:	f2c0 8371 	blt.w	20008e52 <_dtoa_r+0x872>
20008770:	44b2      	add	sl, r6
20008772:	2300      	movs	r3, #0
20008774:	9617      	str	r6, [sp, #92]	; 0x5c
20008776:	9315      	str	r3, [sp, #84]	; 0x54
20008778:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
2000877a:	2b09      	cmp	r3, #9
2000877c:	d862      	bhi.n	20008844 <_dtoa_r+0x264>
2000877e:	2b05      	cmp	r3, #5
20008780:	f340 8677 	ble.w	20009472 <_dtoa_r+0xe92>
20008784:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008786:	2700      	movs	r7, #0
20008788:	3804      	subs	r0, #4
2000878a:	902a      	str	r0, [sp, #168]	; 0xa8
2000878c:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000878e:	1e8b      	subs	r3, r1, #2
20008790:	2b03      	cmp	r3, #3
20008792:	f200 83dd 	bhi.w	20008f50 <_dtoa_r+0x970>
20008796:	e8df f013 	tbh	[pc, r3, lsl #1]
2000879a:	03a5      	.short	0x03a5
2000879c:	03d503d8 	.word	0x03d503d8
200087a0:	03c4      	.short	0x03c4
200087a2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
200087a6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
200087aa:	2e00      	cmp	r6, #0
200087ac:	f47f af64 	bne.w	20008678 <_dtoa_r+0x98>
200087b0:	f24c 3004 	movw	r0, #49924	; 0xc304
200087b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200087b8:	e762      	b.n	20008680 <_dtoa_r+0xa0>
200087ba:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
200087bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200087be:	18fb      	adds	r3, r7, r3
200087c0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200087c4:	1c9d      	adds	r5, r3, #2
200087c6:	2d20      	cmp	r5, #32
200087c8:	bfdc      	itt	le
200087ca:	f1c5 0020 	rsble	r0, r5, #32
200087ce:	fa08 f000 	lslle.w	r0, r8, r0
200087d2:	dd08      	ble.n	200087e6 <_dtoa_r+0x206>
200087d4:	3b1e      	subs	r3, #30
200087d6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200087da:	fa16 f202 	lsls.w	r2, r6, r2
200087de:	fa28 f303 	lsr.w	r3, r8, r3
200087e2:	ea42 0003 	orr.w	r0, r2, r3
200087e6:	f7fb fbbb 	bl	20003f60 <__aeabi_ui2d>
200087ea:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200087ee:	2201      	movs	r2, #1
200087f0:	3d03      	subs	r5, #3
200087f2:	9219      	str	r2, [sp, #100]	; 0x64
200087f4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200087f8:	e770      	b.n	200086dc <_dtoa_r+0xfc>
200087fa:	f24c 20e0 	movw	r0, #49888	; 0xc2e0
200087fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20008802:	e72e      	b.n	20008662 <_dtoa_r+0x82>
20008804:	f24c 33b8 	movw	r3, #50104	; 0xc3b8
20008808:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000880c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008810:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20008814:	e9d3 2300 	ldrd	r2, r3, [r3]
20008818:	f002 fea4 	bl	2000b564 <__aeabi_dcmplt>
2000881c:	2800      	cmp	r0, #0
2000881e:	f040 8320 	bne.w	20008e62 <_dtoa_r+0x882>
20008822:	9018      	str	r0, [sp, #96]	; 0x60
20008824:	e794      	b.n	20008750 <_dtoa_r+0x170>
20008826:	bf00      	nop
20008828:	636f4361 	.word	0x636f4361
2000882c:	3fd287a7 	.word	0x3fd287a7
20008830:	8b60c8b3 	.word	0x8b60c8b3
20008834:	3fc68a28 	.word	0x3fc68a28
20008838:	509f79fb 	.word	0x509f79fb
2000883c:	3fd34413 	.word	0x3fd34413
20008840:	2000c2e1 	.word	0x2000c2e1
20008844:	2300      	movs	r3, #0
20008846:	f04f 30ff 	mov.w	r0, #4294967295
2000884a:	461f      	mov	r7, r3
2000884c:	2101      	movs	r1, #1
2000884e:	932a      	str	r3, [sp, #168]	; 0xa8
20008850:	9011      	str	r0, [sp, #68]	; 0x44
20008852:	9116      	str	r1, [sp, #88]	; 0x58
20008854:	9008      	str	r0, [sp, #32]
20008856:	932b      	str	r3, [sp, #172]	; 0xac
20008858:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000885a:	2300      	movs	r3, #0
2000885c:	606b      	str	r3, [r5, #4]
2000885e:	4620      	mov	r0, r4
20008860:	6869      	ldr	r1, [r5, #4]
20008862:	f001 fdad 	bl	2000a3c0 <_Balloc>
20008866:	6a63      	ldr	r3, [r4, #36]	; 0x24
20008868:	6028      	str	r0, [r5, #0]
2000886a:	681b      	ldr	r3, [r3, #0]
2000886c:	9310      	str	r3, [sp, #64]	; 0x40
2000886e:	2f00      	cmp	r7, #0
20008870:	f000 815b 	beq.w	20008b2a <_dtoa_r+0x54a>
20008874:	2e00      	cmp	r6, #0
20008876:	f340 842a 	ble.w	200090ce <_dtoa_r+0xaee>
2000887a:	f24c 33b8 	movw	r3, #50104	; 0xc3b8
2000887e:	f006 020f 	and.w	r2, r6, #15
20008882:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008886:	1135      	asrs	r5, r6, #4
20008888:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
2000888c:	f015 0f10 	tst.w	r5, #16
20008890:	e9d3 0100 	ldrd	r0, r1, [r3]
20008894:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008898:	f000 82e7 	beq.w	20008e6a <_dtoa_r+0x88a>
2000889c:	f24c 4390 	movw	r3, #50320	; 0xc490
200088a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200088a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200088a8:	f005 050f 	and.w	r5, r5, #15
200088ac:	f04f 0803 	mov.w	r8, #3
200088b0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
200088b4:	f7fb fcf4 	bl	200042a0 <__aeabi_ddiv>
200088b8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
200088bc:	b1bd      	cbz	r5, 200088ee <_dtoa_r+0x30e>
200088be:	f24c 4790 	movw	r7, #50320	; 0xc490
200088c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200088c6:	f2c2 0700 	movt	r7, #8192	; 0x2000
200088ca:	f015 0f01 	tst.w	r5, #1
200088ce:	4610      	mov	r0, r2
200088d0:	4619      	mov	r1, r3
200088d2:	d007      	beq.n	200088e4 <_dtoa_r+0x304>
200088d4:	e9d7 2300 	ldrd	r2, r3, [r7]
200088d8:	f108 0801 	add.w	r8, r8, #1
200088dc:	f7fb fbb6 	bl	2000404c <__aeabi_dmul>
200088e0:	4602      	mov	r2, r0
200088e2:	460b      	mov	r3, r1
200088e4:	3708      	adds	r7, #8
200088e6:	106d      	asrs	r5, r5, #1
200088e8:	d1ef      	bne.n	200088ca <_dtoa_r+0x2ea>
200088ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200088ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200088f2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200088f6:	f7fb fcd3 	bl	200042a0 <__aeabi_ddiv>
200088fa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200088fe:	9918      	ldr	r1, [sp, #96]	; 0x60
20008900:	2900      	cmp	r1, #0
20008902:	f000 80de 	beq.w	20008ac2 <_dtoa_r+0x4e2>
20008906:	f240 0300 	movw	r3, #0
2000890a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000890e:	2200      	movs	r2, #0
20008910:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20008914:	f04f 0500 	mov.w	r5, #0
20008918:	f002 fe24 	bl	2000b564 <__aeabi_dcmplt>
2000891c:	b108      	cbz	r0, 20008922 <_dtoa_r+0x342>
2000891e:	f04f 0501 	mov.w	r5, #1
20008922:	9a08      	ldr	r2, [sp, #32]
20008924:	2a00      	cmp	r2, #0
20008926:	bfd4      	ite	le
20008928:	2500      	movle	r5, #0
2000892a:	f005 0501 	andgt.w	r5, r5, #1
2000892e:	2d00      	cmp	r5, #0
20008930:	f000 80c7 	beq.w	20008ac2 <_dtoa_r+0x4e2>
20008934:	9b11      	ldr	r3, [sp, #68]	; 0x44
20008936:	2b00      	cmp	r3, #0
20008938:	f340 80f5 	ble.w	20008b26 <_dtoa_r+0x546>
2000893c:	f240 0300 	movw	r3, #0
20008940:	2200      	movs	r2, #0
20008942:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008946:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000894a:	f7fb fb7f 	bl	2000404c <__aeabi_dmul>
2000894e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008952:	f108 0001 	add.w	r0, r8, #1
20008956:	1e71      	subs	r1, r6, #1
20008958:	9112      	str	r1, [sp, #72]	; 0x48
2000895a:	f7fb fb11 	bl	20003f80 <__aeabi_i2d>
2000895e:	4602      	mov	r2, r0
20008960:	460b      	mov	r3, r1
20008962:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008966:	f7fb fb71 	bl	2000404c <__aeabi_dmul>
2000896a:	f240 0300 	movw	r3, #0
2000896e:	2200      	movs	r2, #0
20008970:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008974:	f7fb f9b8 	bl	20003ce8 <__adddf3>
20008978:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
2000897c:	4680      	mov	r8, r0
2000897e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20008982:	9b16      	ldr	r3, [sp, #88]	; 0x58
20008984:	2b00      	cmp	r3, #0
20008986:	f000 83ad 	beq.w	200090e4 <_dtoa_r+0xb04>
2000898a:	f24c 33b8 	movw	r3, #50104	; 0xc3b8
2000898e:	f240 0100 	movw	r1, #0
20008992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008996:	2000      	movs	r0, #0
20008998:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
2000899c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200089a0:	f8cd c00c 	str.w	ip, [sp, #12]
200089a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
200089a8:	f7fb fc7a 	bl	200042a0 <__aeabi_ddiv>
200089ac:	4642      	mov	r2, r8
200089ae:	464b      	mov	r3, r9
200089b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200089b2:	f7fb f997 	bl	20003ce4 <__aeabi_dsub>
200089b6:	4680      	mov	r8, r0
200089b8:	4689      	mov	r9, r1
200089ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200089be:	f002 fdf9 	bl	2000b5b4 <__aeabi_d2iz>
200089c2:	4607      	mov	r7, r0
200089c4:	f7fb fadc 	bl	20003f80 <__aeabi_i2d>
200089c8:	4602      	mov	r2, r0
200089ca:	460b      	mov	r3, r1
200089cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200089d0:	f7fb f988 	bl	20003ce4 <__aeabi_dsub>
200089d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
200089d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200089dc:	4640      	mov	r0, r8
200089de:	f805 3b01 	strb.w	r3, [r5], #1
200089e2:	4649      	mov	r1, r9
200089e4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200089e8:	f002 fdda 	bl	2000b5a0 <__aeabi_dcmpgt>
200089ec:	2800      	cmp	r0, #0
200089ee:	f040 8213 	bne.w	20008e18 <_dtoa_r+0x838>
200089f2:	f240 0100 	movw	r1, #0
200089f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200089fa:	2000      	movs	r0, #0
200089fc:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008a00:	f7fb f970 	bl	20003ce4 <__aeabi_dsub>
20008a04:	4602      	mov	r2, r0
20008a06:	460b      	mov	r3, r1
20008a08:	4640      	mov	r0, r8
20008a0a:	4649      	mov	r1, r9
20008a0c:	f002 fdc8 	bl	2000b5a0 <__aeabi_dcmpgt>
20008a10:	f8dd c00c 	ldr.w	ip, [sp, #12]
20008a14:	2800      	cmp	r0, #0
20008a16:	f040 83e7 	bne.w	200091e8 <_dtoa_r+0xc08>
20008a1a:	f1bc 0f01 	cmp.w	ip, #1
20008a1e:	f340 8082 	ble.w	20008b26 <_dtoa_r+0x546>
20008a22:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20008a26:	2701      	movs	r7, #1
20008a28:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20008a2c:	961d      	str	r6, [sp, #116]	; 0x74
20008a2e:	4666      	mov	r6, ip
20008a30:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20008a34:	940c      	str	r4, [sp, #48]	; 0x30
20008a36:	e010      	b.n	20008a5a <_dtoa_r+0x47a>
20008a38:	f240 0100 	movw	r1, #0
20008a3c:	2000      	movs	r0, #0
20008a3e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20008a42:	f7fb f94f 	bl	20003ce4 <__aeabi_dsub>
20008a46:	4642      	mov	r2, r8
20008a48:	464b      	mov	r3, r9
20008a4a:	f002 fd8b 	bl	2000b564 <__aeabi_dcmplt>
20008a4e:	2800      	cmp	r0, #0
20008a50:	f040 83c7 	bne.w	200091e2 <_dtoa_r+0xc02>
20008a54:	42b7      	cmp	r7, r6
20008a56:	f280 848b 	bge.w	20009370 <_dtoa_r+0xd90>
20008a5a:	f240 0300 	movw	r3, #0
20008a5e:	4640      	mov	r0, r8
20008a60:	4649      	mov	r1, r9
20008a62:	2200      	movs	r2, #0
20008a64:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008a68:	3501      	adds	r5, #1
20008a6a:	f7fb faef 	bl	2000404c <__aeabi_dmul>
20008a6e:	f240 0300 	movw	r3, #0
20008a72:	2200      	movs	r2, #0
20008a74:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008a78:	4680      	mov	r8, r0
20008a7a:	4689      	mov	r9, r1
20008a7c:	4650      	mov	r0, sl
20008a7e:	4659      	mov	r1, fp
20008a80:	f7fb fae4 	bl	2000404c <__aeabi_dmul>
20008a84:	468b      	mov	fp, r1
20008a86:	4682      	mov	sl, r0
20008a88:	f002 fd94 	bl	2000b5b4 <__aeabi_d2iz>
20008a8c:	4604      	mov	r4, r0
20008a8e:	f7fb fa77 	bl	20003f80 <__aeabi_i2d>
20008a92:	3430      	adds	r4, #48	; 0x30
20008a94:	4602      	mov	r2, r0
20008a96:	460b      	mov	r3, r1
20008a98:	4650      	mov	r0, sl
20008a9a:	4659      	mov	r1, fp
20008a9c:	f7fb f922 	bl	20003ce4 <__aeabi_dsub>
20008aa0:	9a10      	ldr	r2, [sp, #64]	; 0x40
20008aa2:	464b      	mov	r3, r9
20008aa4:	55d4      	strb	r4, [r2, r7]
20008aa6:	4642      	mov	r2, r8
20008aa8:	3701      	adds	r7, #1
20008aaa:	4682      	mov	sl, r0
20008aac:	468b      	mov	fp, r1
20008aae:	f002 fd59 	bl	2000b564 <__aeabi_dcmplt>
20008ab2:	4652      	mov	r2, sl
20008ab4:	465b      	mov	r3, fp
20008ab6:	2800      	cmp	r0, #0
20008ab8:	d0be      	beq.n	20008a38 <_dtoa_r+0x458>
20008aba:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20008abe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20008ac0:	e1aa      	b.n	20008e18 <_dtoa_r+0x838>
20008ac2:	4640      	mov	r0, r8
20008ac4:	f7fb fa5c 	bl	20003f80 <__aeabi_i2d>
20008ac8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20008acc:	f7fb fabe 	bl	2000404c <__aeabi_dmul>
20008ad0:	f240 0300 	movw	r3, #0
20008ad4:	2200      	movs	r2, #0
20008ad6:	f2c4 031c 	movt	r3, #16412	; 0x401c
20008ada:	f7fb f905 	bl	20003ce8 <__adddf3>
20008ade:	9a08      	ldr	r2, [sp, #32]
20008ae0:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20008ae4:	4680      	mov	r8, r0
20008ae6:	46a9      	mov	r9, r5
20008ae8:	2a00      	cmp	r2, #0
20008aea:	f040 82ec 	bne.w	200090c6 <_dtoa_r+0xae6>
20008aee:	f240 0300 	movw	r3, #0
20008af2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008af6:	2200      	movs	r2, #0
20008af8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008afc:	f7fb f8f2 	bl	20003ce4 <__aeabi_dsub>
20008b00:	4642      	mov	r2, r8
20008b02:	462b      	mov	r3, r5
20008b04:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20008b08:	f002 fd4a 	bl	2000b5a0 <__aeabi_dcmpgt>
20008b0c:	2800      	cmp	r0, #0
20008b0e:	f040 824a 	bne.w	20008fa6 <_dtoa_r+0x9c6>
20008b12:	4642      	mov	r2, r8
20008b14:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20008b18:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20008b1c:	f002 fd22 	bl	2000b564 <__aeabi_dcmplt>
20008b20:	2800      	cmp	r0, #0
20008b22:	f040 81d5 	bne.w	20008ed0 <_dtoa_r+0x8f0>
20008b26:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20008b2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20008b2c:	ea6f 0703 	mvn.w	r7, r3
20008b30:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20008b34:	2e0e      	cmp	r6, #14
20008b36:	bfcc      	ite	gt
20008b38:	2700      	movgt	r7, #0
20008b3a:	f007 0701 	andle.w	r7, r7, #1
20008b3e:	2f00      	cmp	r7, #0
20008b40:	f000 80b7 	beq.w	20008cb2 <_dtoa_r+0x6d2>
20008b44:	982b      	ldr	r0, [sp, #172]	; 0xac
20008b46:	f24c 33b8 	movw	r3, #50104	; 0xc3b8
20008b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008b4e:	9908      	ldr	r1, [sp, #32]
20008b50:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20008b54:	0fc2      	lsrs	r2, r0, #31
20008b56:	2900      	cmp	r1, #0
20008b58:	bfcc      	ite	gt
20008b5a:	2200      	movgt	r2, #0
20008b5c:	f002 0201 	andle.w	r2, r2, #1
20008b60:	e9d3 0100 	ldrd	r0, r1, [r3]
20008b64:	e9cd 0104 	strd	r0, r1, [sp, #16]
20008b68:	2a00      	cmp	r2, #0
20008b6a:	f040 81a0 	bne.w	20008eae <_dtoa_r+0x8ce>
20008b6e:	4602      	mov	r2, r0
20008b70:	460b      	mov	r3, r1
20008b72:	4640      	mov	r0, r8
20008b74:	4649      	mov	r1, r9
20008b76:	f7fb fb93 	bl	200042a0 <__aeabi_ddiv>
20008b7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008b7c:	f002 fd1a 	bl	2000b5b4 <__aeabi_d2iz>
20008b80:	4682      	mov	sl, r0
20008b82:	f7fb f9fd 	bl	20003f80 <__aeabi_i2d>
20008b86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008b8a:	f7fb fa5f 	bl	2000404c <__aeabi_dmul>
20008b8e:	4602      	mov	r2, r0
20008b90:	460b      	mov	r3, r1
20008b92:	4640      	mov	r0, r8
20008b94:	4649      	mov	r1, r9
20008b96:	f7fb f8a5 	bl	20003ce4 <__aeabi_dsub>
20008b9a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20008b9e:	f805 3b01 	strb.w	r3, [r5], #1
20008ba2:	9a08      	ldr	r2, [sp, #32]
20008ba4:	2a01      	cmp	r2, #1
20008ba6:	4680      	mov	r8, r0
20008ba8:	4689      	mov	r9, r1
20008baa:	d052      	beq.n	20008c52 <_dtoa_r+0x672>
20008bac:	f240 0300 	movw	r3, #0
20008bb0:	2200      	movs	r2, #0
20008bb2:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008bb6:	f7fb fa49 	bl	2000404c <__aeabi_dmul>
20008bba:	2200      	movs	r2, #0
20008bbc:	2300      	movs	r3, #0
20008bbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
20008bc2:	f002 fcc5 	bl	2000b550 <__aeabi_dcmpeq>
20008bc6:	2800      	cmp	r0, #0
20008bc8:	f040 81eb 	bne.w	20008fa2 <_dtoa_r+0x9c2>
20008bcc:	9810      	ldr	r0, [sp, #64]	; 0x40
20008bce:	f04f 0801 	mov.w	r8, #1
20008bd2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20008bd6:	46a3      	mov	fp, r4
20008bd8:	1c87      	adds	r7, r0, #2
20008bda:	960f      	str	r6, [sp, #60]	; 0x3c
20008bdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
20008be0:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20008be4:	e00a      	b.n	20008bfc <_dtoa_r+0x61c>
20008be6:	f7fb fa31 	bl	2000404c <__aeabi_dmul>
20008bea:	2200      	movs	r2, #0
20008bec:	2300      	movs	r3, #0
20008bee:	4604      	mov	r4, r0
20008bf0:	460d      	mov	r5, r1
20008bf2:	f002 fcad 	bl	2000b550 <__aeabi_dcmpeq>
20008bf6:	2800      	cmp	r0, #0
20008bf8:	f040 81ce 	bne.w	20008f98 <_dtoa_r+0x9b8>
20008bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008c00:	4620      	mov	r0, r4
20008c02:	4629      	mov	r1, r5
20008c04:	f108 0801 	add.w	r8, r8, #1
20008c08:	f7fb fb4a 	bl	200042a0 <__aeabi_ddiv>
20008c0c:	463e      	mov	r6, r7
20008c0e:	f002 fcd1 	bl	2000b5b4 <__aeabi_d2iz>
20008c12:	4682      	mov	sl, r0
20008c14:	f7fb f9b4 	bl	20003f80 <__aeabi_i2d>
20008c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20008c1c:	f7fb fa16 	bl	2000404c <__aeabi_dmul>
20008c20:	4602      	mov	r2, r0
20008c22:	460b      	mov	r3, r1
20008c24:	4620      	mov	r0, r4
20008c26:	4629      	mov	r1, r5
20008c28:	f7fb f85c 	bl	20003ce4 <__aeabi_dsub>
20008c2c:	2200      	movs	r2, #0
20008c2e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20008c32:	f807 cc01 	strb.w	ip, [r7, #-1]
20008c36:	3701      	adds	r7, #1
20008c38:	45c1      	cmp	r9, r8
20008c3a:	f240 0300 	movw	r3, #0
20008c3e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008c42:	d1d0      	bne.n	20008be6 <_dtoa_r+0x606>
20008c44:	4635      	mov	r5, r6
20008c46:	465c      	mov	r4, fp
20008c48:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008c4a:	4680      	mov	r8, r0
20008c4c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008c50:	4689      	mov	r9, r1
20008c52:	4642      	mov	r2, r8
20008c54:	464b      	mov	r3, r9
20008c56:	4640      	mov	r0, r8
20008c58:	4649      	mov	r1, r9
20008c5a:	f7fb f845 	bl	20003ce8 <__adddf3>
20008c5e:	4680      	mov	r8, r0
20008c60:	4689      	mov	r9, r1
20008c62:	4642      	mov	r2, r8
20008c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008c68:	464b      	mov	r3, r9
20008c6a:	f002 fc7b 	bl	2000b564 <__aeabi_dcmplt>
20008c6e:	b960      	cbnz	r0, 20008c8a <_dtoa_r+0x6aa>
20008c70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008c74:	4642      	mov	r2, r8
20008c76:	464b      	mov	r3, r9
20008c78:	f002 fc6a 	bl	2000b550 <__aeabi_dcmpeq>
20008c7c:	2800      	cmp	r0, #0
20008c7e:	f000 8190 	beq.w	20008fa2 <_dtoa_r+0x9c2>
20008c82:	f01a 0f01 	tst.w	sl, #1
20008c86:	f000 818c 	beq.w	20008fa2 <_dtoa_r+0x9c2>
20008c8a:	9910      	ldr	r1, [sp, #64]	; 0x40
20008c8c:	e000      	b.n	20008c90 <_dtoa_r+0x6b0>
20008c8e:	461d      	mov	r5, r3
20008c90:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20008c94:	1e6b      	subs	r3, r5, #1
20008c96:	2a39      	cmp	r2, #57	; 0x39
20008c98:	f040 8367 	bne.w	2000936a <_dtoa_r+0xd8a>
20008c9c:	428b      	cmp	r3, r1
20008c9e:	d1f6      	bne.n	20008c8e <_dtoa_r+0x6ae>
20008ca0:	9910      	ldr	r1, [sp, #64]	; 0x40
20008ca2:	2330      	movs	r3, #48	; 0x30
20008ca4:	3601      	adds	r6, #1
20008ca6:	2231      	movs	r2, #49	; 0x31
20008ca8:	700b      	strb	r3, [r1, #0]
20008caa:	9b10      	ldr	r3, [sp, #64]	; 0x40
20008cac:	701a      	strb	r2, [r3, #0]
20008cae:	9612      	str	r6, [sp, #72]	; 0x48
20008cb0:	e0b2      	b.n	20008e18 <_dtoa_r+0x838>
20008cb2:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008cb4:	2a00      	cmp	r2, #0
20008cb6:	f040 80df 	bne.w	20008e78 <_dtoa_r+0x898>
20008cba:	9f15      	ldr	r7, [sp, #84]	; 0x54
20008cbc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20008cbe:	920c      	str	r2, [sp, #48]	; 0x30
20008cc0:	2d00      	cmp	r5, #0
20008cc2:	bfd4      	ite	le
20008cc4:	2300      	movle	r3, #0
20008cc6:	2301      	movgt	r3, #1
20008cc8:	f1ba 0f00 	cmp.w	sl, #0
20008ccc:	bfd4      	ite	le
20008cce:	2300      	movle	r3, #0
20008cd0:	f003 0301 	andgt.w	r3, r3, #1
20008cd4:	b14b      	cbz	r3, 20008cea <_dtoa_r+0x70a>
20008cd6:	45aa      	cmp	sl, r5
20008cd8:	bfb4      	ite	lt
20008cda:	4653      	movlt	r3, sl
20008cdc:	462b      	movge	r3, r5
20008cde:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008ce0:	ebc3 0a0a 	rsb	sl, r3, sl
20008ce4:	1aed      	subs	r5, r5, r3
20008ce6:	1ac0      	subs	r0, r0, r3
20008ce8:	900f      	str	r0, [sp, #60]	; 0x3c
20008cea:	9915      	ldr	r1, [sp, #84]	; 0x54
20008cec:	2900      	cmp	r1, #0
20008cee:	dd1c      	ble.n	20008d2a <_dtoa_r+0x74a>
20008cf0:	9a16      	ldr	r2, [sp, #88]	; 0x58
20008cf2:	2a00      	cmp	r2, #0
20008cf4:	f000 82e9 	beq.w	200092ca <_dtoa_r+0xcea>
20008cf8:	2f00      	cmp	r7, #0
20008cfa:	dd12      	ble.n	20008d22 <_dtoa_r+0x742>
20008cfc:	990c      	ldr	r1, [sp, #48]	; 0x30
20008cfe:	463a      	mov	r2, r7
20008d00:	4620      	mov	r0, r4
20008d02:	f001 fdbd 	bl	2000a880 <__pow5mult>
20008d06:	465a      	mov	r2, fp
20008d08:	900c      	str	r0, [sp, #48]	; 0x30
20008d0a:	4620      	mov	r0, r4
20008d0c:	990c      	ldr	r1, [sp, #48]	; 0x30
20008d0e:	f001 fccf 	bl	2000a6b0 <__multiply>
20008d12:	4659      	mov	r1, fp
20008d14:	4603      	mov	r3, r0
20008d16:	4620      	mov	r0, r4
20008d18:	9303      	str	r3, [sp, #12]
20008d1a:	f001 fb35 	bl	2000a388 <_Bfree>
20008d1e:	9b03      	ldr	r3, [sp, #12]
20008d20:	469b      	mov	fp, r3
20008d22:	9b15      	ldr	r3, [sp, #84]	; 0x54
20008d24:	1bda      	subs	r2, r3, r7
20008d26:	f040 8311 	bne.w	2000934c <_dtoa_r+0xd6c>
20008d2a:	2101      	movs	r1, #1
20008d2c:	4620      	mov	r0, r4
20008d2e:	f001 fd59 	bl	2000a7e4 <__i2b>
20008d32:	9006      	str	r0, [sp, #24]
20008d34:	9817      	ldr	r0, [sp, #92]	; 0x5c
20008d36:	2800      	cmp	r0, #0
20008d38:	dd05      	ble.n	20008d46 <_dtoa_r+0x766>
20008d3a:	9906      	ldr	r1, [sp, #24]
20008d3c:	4620      	mov	r0, r4
20008d3e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20008d40:	f001 fd9e 	bl	2000a880 <__pow5mult>
20008d44:	9006      	str	r0, [sp, #24]
20008d46:	992a      	ldr	r1, [sp, #168]	; 0xa8
20008d48:	2901      	cmp	r1, #1
20008d4a:	f340 810a 	ble.w	20008f62 <_dtoa_r+0x982>
20008d4e:	2700      	movs	r7, #0
20008d50:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20008d52:	2b00      	cmp	r3, #0
20008d54:	f040 8261 	bne.w	2000921a <_dtoa_r+0xc3a>
20008d58:	2301      	movs	r3, #1
20008d5a:	4453      	add	r3, sl
20008d5c:	f013 031f 	ands.w	r3, r3, #31
20008d60:	f040 812a 	bne.w	20008fb8 <_dtoa_r+0x9d8>
20008d64:	231c      	movs	r3, #28
20008d66:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008d68:	449a      	add	sl, r3
20008d6a:	18ed      	adds	r5, r5, r3
20008d6c:	18d2      	adds	r2, r2, r3
20008d6e:	920f      	str	r2, [sp, #60]	; 0x3c
20008d70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20008d72:	2b00      	cmp	r3, #0
20008d74:	dd05      	ble.n	20008d82 <_dtoa_r+0x7a2>
20008d76:	4659      	mov	r1, fp
20008d78:	461a      	mov	r2, r3
20008d7a:	4620      	mov	r0, r4
20008d7c:	f001 fc3a 	bl	2000a5f4 <__lshift>
20008d80:	4683      	mov	fp, r0
20008d82:	f1ba 0f00 	cmp.w	sl, #0
20008d86:	dd05      	ble.n	20008d94 <_dtoa_r+0x7b4>
20008d88:	9906      	ldr	r1, [sp, #24]
20008d8a:	4652      	mov	r2, sl
20008d8c:	4620      	mov	r0, r4
20008d8e:	f001 fc31 	bl	2000a5f4 <__lshift>
20008d92:	9006      	str	r0, [sp, #24]
20008d94:	9818      	ldr	r0, [sp, #96]	; 0x60
20008d96:	2800      	cmp	r0, #0
20008d98:	f040 8229 	bne.w	200091ee <_dtoa_r+0xc0e>
20008d9c:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008d9e:	9908      	ldr	r1, [sp, #32]
20008da0:	2802      	cmp	r0, #2
20008da2:	bfd4      	ite	le
20008da4:	2300      	movle	r3, #0
20008da6:	2301      	movgt	r3, #1
20008da8:	2900      	cmp	r1, #0
20008daa:	bfcc      	ite	gt
20008dac:	2300      	movgt	r3, #0
20008dae:	f003 0301 	andle.w	r3, r3, #1
20008db2:	2b00      	cmp	r3, #0
20008db4:	f000 810c 	beq.w	20008fd0 <_dtoa_r+0x9f0>
20008db8:	2900      	cmp	r1, #0
20008dba:	f040 808c 	bne.w	20008ed6 <_dtoa_r+0x8f6>
20008dbe:	2205      	movs	r2, #5
20008dc0:	9906      	ldr	r1, [sp, #24]
20008dc2:	9b08      	ldr	r3, [sp, #32]
20008dc4:	4620      	mov	r0, r4
20008dc6:	f001 fd17 	bl	2000a7f8 <__multadd>
20008dca:	9006      	str	r0, [sp, #24]
20008dcc:	4658      	mov	r0, fp
20008dce:	9906      	ldr	r1, [sp, #24]
20008dd0:	f001 f9a0 	bl	2000a114 <__mcmp>
20008dd4:	2800      	cmp	r0, #0
20008dd6:	dd7e      	ble.n	20008ed6 <_dtoa_r+0x8f6>
20008dd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008dda:	3601      	adds	r6, #1
20008ddc:	2700      	movs	r7, #0
20008dde:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008de2:	2331      	movs	r3, #49	; 0x31
20008de4:	f805 3b01 	strb.w	r3, [r5], #1
20008de8:	9906      	ldr	r1, [sp, #24]
20008dea:	4620      	mov	r0, r4
20008dec:	f001 facc 	bl	2000a388 <_Bfree>
20008df0:	f1ba 0f00 	cmp.w	sl, #0
20008df4:	f000 80d5 	beq.w	20008fa2 <_dtoa_r+0x9c2>
20008df8:	1e3b      	subs	r3, r7, #0
20008dfa:	bf18      	it	ne
20008dfc:	2301      	movne	r3, #1
20008dfe:	4557      	cmp	r7, sl
20008e00:	bf0c      	ite	eq
20008e02:	2300      	moveq	r3, #0
20008e04:	f003 0301 	andne.w	r3, r3, #1
20008e08:	2b00      	cmp	r3, #0
20008e0a:	f040 80d0 	bne.w	20008fae <_dtoa_r+0x9ce>
20008e0e:	4651      	mov	r1, sl
20008e10:	4620      	mov	r0, r4
20008e12:	f001 fab9 	bl	2000a388 <_Bfree>
20008e16:	9612      	str	r6, [sp, #72]	; 0x48
20008e18:	4620      	mov	r0, r4
20008e1a:	4659      	mov	r1, fp
20008e1c:	f001 fab4 	bl	2000a388 <_Bfree>
20008e20:	9a12      	ldr	r2, [sp, #72]	; 0x48
20008e22:	1c53      	adds	r3, r2, #1
20008e24:	2200      	movs	r2, #0
20008e26:	702a      	strb	r2, [r5, #0]
20008e28:	982c      	ldr	r0, [sp, #176]	; 0xb0
20008e2a:	992e      	ldr	r1, [sp, #184]	; 0xb8
20008e2c:	6003      	str	r3, [r0, #0]
20008e2e:	2900      	cmp	r1, #0
20008e30:	f000 81d4 	beq.w	200091dc <_dtoa_r+0xbfc>
20008e34:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20008e36:	9810      	ldr	r0, [sp, #64]	; 0x40
20008e38:	6015      	str	r5, [r2, #0]
20008e3a:	e412      	b.n	20008662 <_dtoa_r+0x82>
20008e3c:	2010      	movs	r0, #16
20008e3e:	f7fb fe35 	bl	20004aac <malloc>
20008e42:	60c6      	str	r6, [r0, #12]
20008e44:	6046      	str	r6, [r0, #4]
20008e46:	6086      	str	r6, [r0, #8]
20008e48:	6006      	str	r6, [r0, #0]
20008e4a:	4606      	mov	r6, r0
20008e4c:	6260      	str	r0, [r4, #36]	; 0x24
20008e4e:	f7ff bbd2 	b.w	200085f6 <_dtoa_r+0x16>
20008e52:	980f      	ldr	r0, [sp, #60]	; 0x3c
20008e54:	4271      	negs	r1, r6
20008e56:	2200      	movs	r2, #0
20008e58:	9115      	str	r1, [sp, #84]	; 0x54
20008e5a:	1b80      	subs	r0, r0, r6
20008e5c:	9217      	str	r2, [sp, #92]	; 0x5c
20008e5e:	900f      	str	r0, [sp, #60]	; 0x3c
20008e60:	e48a      	b.n	20008778 <_dtoa_r+0x198>
20008e62:	2100      	movs	r1, #0
20008e64:	3e01      	subs	r6, #1
20008e66:	9118      	str	r1, [sp, #96]	; 0x60
20008e68:	e472      	b.n	20008750 <_dtoa_r+0x170>
20008e6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20008e6e:	f04f 0802 	mov.w	r8, #2
20008e72:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
20008e76:	e521      	b.n	200088bc <_dtoa_r+0x2dc>
20008e78:	982a      	ldr	r0, [sp, #168]	; 0xa8
20008e7a:	2801      	cmp	r0, #1
20008e7c:	f340 826c 	ble.w	20009358 <_dtoa_r+0xd78>
20008e80:	9a08      	ldr	r2, [sp, #32]
20008e82:	9815      	ldr	r0, [sp, #84]	; 0x54
20008e84:	1e53      	subs	r3, r2, #1
20008e86:	4298      	cmp	r0, r3
20008e88:	f2c0 8258 	blt.w	2000933c <_dtoa_r+0xd5c>
20008e8c:	1ac7      	subs	r7, r0, r3
20008e8e:	9b08      	ldr	r3, [sp, #32]
20008e90:	2b00      	cmp	r3, #0
20008e92:	bfa8      	it	ge
20008e94:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20008e96:	f2c0 8273 	blt.w	20009380 <_dtoa_r+0xda0>
20008e9a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008e9c:	4620      	mov	r0, r4
20008e9e:	2101      	movs	r1, #1
20008ea0:	449a      	add	sl, r3
20008ea2:	18d2      	adds	r2, r2, r3
20008ea4:	920f      	str	r2, [sp, #60]	; 0x3c
20008ea6:	f001 fc9d 	bl	2000a7e4 <__i2b>
20008eaa:	900c      	str	r0, [sp, #48]	; 0x30
20008eac:	e708      	b.n	20008cc0 <_dtoa_r+0x6e0>
20008eae:	9b08      	ldr	r3, [sp, #32]
20008eb0:	b973      	cbnz	r3, 20008ed0 <_dtoa_r+0x8f0>
20008eb2:	f240 0300 	movw	r3, #0
20008eb6:	2200      	movs	r2, #0
20008eb8:	f2c4 0314 	movt	r3, #16404	; 0x4014
20008ebc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20008ec0:	f7fb f8c4 	bl	2000404c <__aeabi_dmul>
20008ec4:	4642      	mov	r2, r8
20008ec6:	464b      	mov	r3, r9
20008ec8:	f002 fb60 	bl	2000b58c <__aeabi_dcmpge>
20008ecc:	2800      	cmp	r0, #0
20008ece:	d06a      	beq.n	20008fa6 <_dtoa_r+0x9c6>
20008ed0:	2200      	movs	r2, #0
20008ed2:	9206      	str	r2, [sp, #24]
20008ed4:	920c      	str	r2, [sp, #48]	; 0x30
20008ed6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008ed8:	2700      	movs	r7, #0
20008eda:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008ede:	43de      	mvns	r6, r3
20008ee0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008ee2:	e781      	b.n	20008de8 <_dtoa_r+0x808>
20008ee4:	2100      	movs	r1, #0
20008ee6:	9116      	str	r1, [sp, #88]	; 0x58
20008ee8:	982b      	ldr	r0, [sp, #172]	; 0xac
20008eea:	2800      	cmp	r0, #0
20008eec:	f340 819f 	ble.w	2000922e <_dtoa_r+0xc4e>
20008ef0:	982b      	ldr	r0, [sp, #172]	; 0xac
20008ef2:	4601      	mov	r1, r0
20008ef4:	9011      	str	r0, [sp, #68]	; 0x44
20008ef6:	9008      	str	r0, [sp, #32]
20008ef8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20008efa:	2200      	movs	r2, #0
20008efc:	2917      	cmp	r1, #23
20008efe:	606a      	str	r2, [r5, #4]
20008f00:	f240 82ab 	bls.w	2000945a <_dtoa_r+0xe7a>
20008f04:	2304      	movs	r3, #4
20008f06:	005b      	lsls	r3, r3, #1
20008f08:	3201      	adds	r2, #1
20008f0a:	f103 0014 	add.w	r0, r3, #20
20008f0e:	4288      	cmp	r0, r1
20008f10:	d9f9      	bls.n	20008f06 <_dtoa_r+0x926>
20008f12:	9b08      	ldr	r3, [sp, #32]
20008f14:	606a      	str	r2, [r5, #4]
20008f16:	2b0e      	cmp	r3, #14
20008f18:	bf8c      	ite	hi
20008f1a:	2700      	movhi	r7, #0
20008f1c:	f007 0701 	andls.w	r7, r7, #1
20008f20:	e49d      	b.n	2000885e <_dtoa_r+0x27e>
20008f22:	2201      	movs	r2, #1
20008f24:	9216      	str	r2, [sp, #88]	; 0x58
20008f26:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20008f28:	18f3      	adds	r3, r6, r3
20008f2a:	9311      	str	r3, [sp, #68]	; 0x44
20008f2c:	1c59      	adds	r1, r3, #1
20008f2e:	2900      	cmp	r1, #0
20008f30:	bfc8      	it	gt
20008f32:	9108      	strgt	r1, [sp, #32]
20008f34:	dce0      	bgt.n	20008ef8 <_dtoa_r+0x918>
20008f36:	290e      	cmp	r1, #14
20008f38:	bf8c      	ite	hi
20008f3a:	2700      	movhi	r7, #0
20008f3c:	f007 0701 	andls.w	r7, r7, #1
20008f40:	9108      	str	r1, [sp, #32]
20008f42:	e489      	b.n	20008858 <_dtoa_r+0x278>
20008f44:	2301      	movs	r3, #1
20008f46:	9316      	str	r3, [sp, #88]	; 0x58
20008f48:	e7ce      	b.n	20008ee8 <_dtoa_r+0x908>
20008f4a:	2200      	movs	r2, #0
20008f4c:	9216      	str	r2, [sp, #88]	; 0x58
20008f4e:	e7ea      	b.n	20008f26 <_dtoa_r+0x946>
20008f50:	f04f 33ff 	mov.w	r3, #4294967295
20008f54:	2700      	movs	r7, #0
20008f56:	2001      	movs	r0, #1
20008f58:	9311      	str	r3, [sp, #68]	; 0x44
20008f5a:	9016      	str	r0, [sp, #88]	; 0x58
20008f5c:	9308      	str	r3, [sp, #32]
20008f5e:	972b      	str	r7, [sp, #172]	; 0xac
20008f60:	e47a      	b.n	20008858 <_dtoa_r+0x278>
20008f62:	f1b8 0f00 	cmp.w	r8, #0
20008f66:	f47f aef2 	bne.w	20008d4e <_dtoa_r+0x76e>
20008f6a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20008f6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20008f72:	2b00      	cmp	r3, #0
20008f74:	f47f aeeb 	bne.w	20008d4e <_dtoa_r+0x76e>
20008f78:	f240 0300 	movw	r3, #0
20008f7c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008f80:	ea09 0303 	and.w	r3, r9, r3
20008f84:	2b00      	cmp	r3, #0
20008f86:	f43f aee2 	beq.w	20008d4e <_dtoa_r+0x76e>
20008f8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20008f8c:	f10a 0a01 	add.w	sl, sl, #1
20008f90:	2701      	movs	r7, #1
20008f92:	3201      	adds	r2, #1
20008f94:	920f      	str	r2, [sp, #60]	; 0x3c
20008f96:	e6db      	b.n	20008d50 <_dtoa_r+0x770>
20008f98:	4635      	mov	r5, r6
20008f9a:	465c      	mov	r4, fp
20008f9c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20008f9e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20008fa2:	9612      	str	r6, [sp, #72]	; 0x48
20008fa4:	e738      	b.n	20008e18 <_dtoa_r+0x838>
20008fa6:	2000      	movs	r0, #0
20008fa8:	9006      	str	r0, [sp, #24]
20008faa:	900c      	str	r0, [sp, #48]	; 0x30
20008fac:	e714      	b.n	20008dd8 <_dtoa_r+0x7f8>
20008fae:	4639      	mov	r1, r7
20008fb0:	4620      	mov	r0, r4
20008fb2:	f001 f9e9 	bl	2000a388 <_Bfree>
20008fb6:	e72a      	b.n	20008e0e <_dtoa_r+0x82e>
20008fb8:	f1c3 0320 	rsb	r3, r3, #32
20008fbc:	2b04      	cmp	r3, #4
20008fbe:	f340 8254 	ble.w	2000946a <_dtoa_r+0xe8a>
20008fc2:	990f      	ldr	r1, [sp, #60]	; 0x3c
20008fc4:	3b04      	subs	r3, #4
20008fc6:	449a      	add	sl, r3
20008fc8:	18ed      	adds	r5, r5, r3
20008fca:	18c9      	adds	r1, r1, r3
20008fcc:	910f      	str	r1, [sp, #60]	; 0x3c
20008fce:	e6cf      	b.n	20008d70 <_dtoa_r+0x790>
20008fd0:	9916      	ldr	r1, [sp, #88]	; 0x58
20008fd2:	2900      	cmp	r1, #0
20008fd4:	f000 8131 	beq.w	2000923a <_dtoa_r+0xc5a>
20008fd8:	2d00      	cmp	r5, #0
20008fda:	dd05      	ble.n	20008fe8 <_dtoa_r+0xa08>
20008fdc:	990c      	ldr	r1, [sp, #48]	; 0x30
20008fde:	462a      	mov	r2, r5
20008fe0:	4620      	mov	r0, r4
20008fe2:	f001 fb07 	bl	2000a5f4 <__lshift>
20008fe6:	900c      	str	r0, [sp, #48]	; 0x30
20008fe8:	2f00      	cmp	r7, #0
20008fea:	f040 81ea 	bne.w	200093c2 <_dtoa_r+0xde2>
20008fee:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20008ff2:	9d10      	ldr	r5, [sp, #64]	; 0x40
20008ff4:	2301      	movs	r3, #1
20008ff6:	f008 0001 	and.w	r0, r8, #1
20008ffa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20008ffc:	9011      	str	r0, [sp, #68]	; 0x44
20008ffe:	950f      	str	r5, [sp, #60]	; 0x3c
20009000:	461d      	mov	r5, r3
20009002:	960c      	str	r6, [sp, #48]	; 0x30
20009004:	9906      	ldr	r1, [sp, #24]
20009006:	4658      	mov	r0, fp
20009008:	f7ff fa5a 	bl	200084c0 <quorem>
2000900c:	4639      	mov	r1, r7
2000900e:	3030      	adds	r0, #48	; 0x30
20009010:	900b      	str	r0, [sp, #44]	; 0x2c
20009012:	4658      	mov	r0, fp
20009014:	f001 f87e 	bl	2000a114 <__mcmp>
20009018:	9906      	ldr	r1, [sp, #24]
2000901a:	4652      	mov	r2, sl
2000901c:	4606      	mov	r6, r0
2000901e:	4620      	mov	r0, r4
20009020:	f001 fa6c 	bl	2000a4fc <__mdiff>
20009024:	68c3      	ldr	r3, [r0, #12]
20009026:	4680      	mov	r8, r0
20009028:	2b00      	cmp	r3, #0
2000902a:	d03d      	beq.n	200090a8 <_dtoa_r+0xac8>
2000902c:	f04f 0901 	mov.w	r9, #1
20009030:	4641      	mov	r1, r8
20009032:	4620      	mov	r0, r4
20009034:	f001 f9a8 	bl	2000a388 <_Bfree>
20009038:	992a      	ldr	r1, [sp, #168]	; 0xa8
2000903a:	ea59 0101 	orrs.w	r1, r9, r1
2000903e:	d103      	bne.n	20009048 <_dtoa_r+0xa68>
20009040:	9a11      	ldr	r2, [sp, #68]	; 0x44
20009042:	2a00      	cmp	r2, #0
20009044:	f000 81eb 	beq.w	2000941e <_dtoa_r+0xe3e>
20009048:	2e00      	cmp	r6, #0
2000904a:	f2c0 819e 	blt.w	2000938a <_dtoa_r+0xdaa>
2000904e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20009050:	4332      	orrs	r2, r6
20009052:	d103      	bne.n	2000905c <_dtoa_r+0xa7c>
20009054:	9b11      	ldr	r3, [sp, #68]	; 0x44
20009056:	2b00      	cmp	r3, #0
20009058:	f000 8197 	beq.w	2000938a <_dtoa_r+0xdaa>
2000905c:	f1b9 0f00 	cmp.w	r9, #0
20009060:	f300 81ce 	bgt.w	20009400 <_dtoa_r+0xe20>
20009064:	990f      	ldr	r1, [sp, #60]	; 0x3c
20009066:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20009068:	f801 2b01 	strb.w	r2, [r1], #1
2000906c:	9b08      	ldr	r3, [sp, #32]
2000906e:	910f      	str	r1, [sp, #60]	; 0x3c
20009070:	429d      	cmp	r5, r3
20009072:	f000 81c2 	beq.w	200093fa <_dtoa_r+0xe1a>
20009076:	4659      	mov	r1, fp
20009078:	220a      	movs	r2, #10
2000907a:	2300      	movs	r3, #0
2000907c:	4620      	mov	r0, r4
2000907e:	f001 fbbb 	bl	2000a7f8 <__multadd>
20009082:	4557      	cmp	r7, sl
20009084:	4639      	mov	r1, r7
20009086:	4683      	mov	fp, r0
20009088:	d014      	beq.n	200090b4 <_dtoa_r+0xad4>
2000908a:	220a      	movs	r2, #10
2000908c:	2300      	movs	r3, #0
2000908e:	4620      	mov	r0, r4
20009090:	3501      	adds	r5, #1
20009092:	f001 fbb1 	bl	2000a7f8 <__multadd>
20009096:	4651      	mov	r1, sl
20009098:	220a      	movs	r2, #10
2000909a:	2300      	movs	r3, #0
2000909c:	4607      	mov	r7, r0
2000909e:	4620      	mov	r0, r4
200090a0:	f001 fbaa 	bl	2000a7f8 <__multadd>
200090a4:	4682      	mov	sl, r0
200090a6:	e7ad      	b.n	20009004 <_dtoa_r+0xa24>
200090a8:	4658      	mov	r0, fp
200090aa:	4641      	mov	r1, r8
200090ac:	f001 f832 	bl	2000a114 <__mcmp>
200090b0:	4681      	mov	r9, r0
200090b2:	e7bd      	b.n	20009030 <_dtoa_r+0xa50>
200090b4:	4620      	mov	r0, r4
200090b6:	220a      	movs	r2, #10
200090b8:	2300      	movs	r3, #0
200090ba:	3501      	adds	r5, #1
200090bc:	f001 fb9c 	bl	2000a7f8 <__multadd>
200090c0:	4607      	mov	r7, r0
200090c2:	4682      	mov	sl, r0
200090c4:	e79e      	b.n	20009004 <_dtoa_r+0xa24>
200090c6:	9612      	str	r6, [sp, #72]	; 0x48
200090c8:	f8dd c020 	ldr.w	ip, [sp, #32]
200090cc:	e459      	b.n	20008982 <_dtoa_r+0x3a2>
200090ce:	4275      	negs	r5, r6
200090d0:	2d00      	cmp	r5, #0
200090d2:	f040 8101 	bne.w	200092d8 <_dtoa_r+0xcf8>
200090d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200090da:	f04f 0802 	mov.w	r8, #2
200090de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200090e2:	e40c      	b.n	200088fe <_dtoa_r+0x31e>
200090e4:	f24c 31b8 	movw	r1, #50104	; 0xc3b8
200090e8:	4642      	mov	r2, r8
200090ea:	f2c2 0100 	movt	r1, #8192	; 0x2000
200090ee:	464b      	mov	r3, r9
200090f0:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
200090f4:	f8cd c00c 	str.w	ip, [sp, #12]
200090f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200090fa:	e951 0102 	ldrd	r0, r1, [r1, #-8]
200090fe:	f7fa ffa5 	bl	2000404c <__aeabi_dmul>
20009102:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20009106:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000910a:	f002 fa53 	bl	2000b5b4 <__aeabi_d2iz>
2000910e:	4607      	mov	r7, r0
20009110:	f7fa ff36 	bl	20003f80 <__aeabi_i2d>
20009114:	460b      	mov	r3, r1
20009116:	4602      	mov	r2, r0
20009118:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000911c:	f7fa fde2 	bl	20003ce4 <__aeabi_dsub>
20009120:	f107 0330 	add.w	r3, r7, #48	; 0x30
20009124:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009128:	f805 3b01 	strb.w	r3, [r5], #1
2000912c:	f8dd c00c 	ldr.w	ip, [sp, #12]
20009130:	f1bc 0f01 	cmp.w	ip, #1
20009134:	d029      	beq.n	2000918a <_dtoa_r+0xbaa>
20009136:	46d1      	mov	r9, sl
20009138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000913c:	46b2      	mov	sl, r6
2000913e:	9e10      	ldr	r6, [sp, #64]	; 0x40
20009140:	951c      	str	r5, [sp, #112]	; 0x70
20009142:	2701      	movs	r7, #1
20009144:	4665      	mov	r5, ip
20009146:	46a0      	mov	r8, r4
20009148:	f240 0300 	movw	r3, #0
2000914c:	2200      	movs	r2, #0
2000914e:	f2c4 0324 	movt	r3, #16420	; 0x4024
20009152:	f7fa ff7b 	bl	2000404c <__aeabi_dmul>
20009156:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000915a:	f002 fa2b 	bl	2000b5b4 <__aeabi_d2iz>
2000915e:	4604      	mov	r4, r0
20009160:	f7fa ff0e 	bl	20003f80 <__aeabi_i2d>
20009164:	3430      	adds	r4, #48	; 0x30
20009166:	4602      	mov	r2, r0
20009168:	460b      	mov	r3, r1
2000916a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000916e:	f7fa fdb9 	bl	20003ce4 <__aeabi_dsub>
20009172:	55f4      	strb	r4, [r6, r7]
20009174:	3701      	adds	r7, #1
20009176:	42af      	cmp	r7, r5
20009178:	d1e6      	bne.n	20009148 <_dtoa_r+0xb68>
2000917a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
2000917c:	3f01      	subs	r7, #1
2000917e:	4656      	mov	r6, sl
20009180:	4644      	mov	r4, r8
20009182:	46ca      	mov	sl, r9
20009184:	19ed      	adds	r5, r5, r7
20009186:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000918a:	f240 0300 	movw	r3, #0
2000918e:	2200      	movs	r2, #0
20009190:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20009194:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20009198:	f7fa fda6 	bl	20003ce8 <__adddf3>
2000919c:	4602      	mov	r2, r0
2000919e:	460b      	mov	r3, r1
200091a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200091a4:	f002 f9fc 	bl	2000b5a0 <__aeabi_dcmpgt>
200091a8:	b9f0      	cbnz	r0, 200091e8 <_dtoa_r+0xc08>
200091aa:	f240 0100 	movw	r1, #0
200091ae:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200091b2:	2000      	movs	r0, #0
200091b4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200091b8:	f7fa fd94 	bl	20003ce4 <__aeabi_dsub>
200091bc:	4602      	mov	r2, r0
200091be:	460b      	mov	r3, r1
200091c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200091c4:	f002 f9ce 	bl	2000b564 <__aeabi_dcmplt>
200091c8:	2800      	cmp	r0, #0
200091ca:	f43f acac 	beq.w	20008b26 <_dtoa_r+0x546>
200091ce:	462b      	mov	r3, r5
200091d0:	461d      	mov	r5, r3
200091d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200091d6:	2a30      	cmp	r2, #48	; 0x30
200091d8:	d0fa      	beq.n	200091d0 <_dtoa_r+0xbf0>
200091da:	e61d      	b.n	20008e18 <_dtoa_r+0x838>
200091dc:	9810      	ldr	r0, [sp, #64]	; 0x40
200091de:	f7ff ba40 	b.w	20008662 <_dtoa_r+0x82>
200091e2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200091e6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200091e8:	9e12      	ldr	r6, [sp, #72]	; 0x48
200091ea:	9910      	ldr	r1, [sp, #64]	; 0x40
200091ec:	e550      	b.n	20008c90 <_dtoa_r+0x6b0>
200091ee:	4658      	mov	r0, fp
200091f0:	9906      	ldr	r1, [sp, #24]
200091f2:	f000 ff8f 	bl	2000a114 <__mcmp>
200091f6:	2800      	cmp	r0, #0
200091f8:	f6bf add0 	bge.w	20008d9c <_dtoa_r+0x7bc>
200091fc:	4659      	mov	r1, fp
200091fe:	4620      	mov	r0, r4
20009200:	220a      	movs	r2, #10
20009202:	2300      	movs	r3, #0
20009204:	f001 faf8 	bl	2000a7f8 <__multadd>
20009208:	9916      	ldr	r1, [sp, #88]	; 0x58
2000920a:	3e01      	subs	r6, #1
2000920c:	4683      	mov	fp, r0
2000920e:	2900      	cmp	r1, #0
20009210:	f040 8119 	bne.w	20009446 <_dtoa_r+0xe66>
20009214:	9a11      	ldr	r2, [sp, #68]	; 0x44
20009216:	9208      	str	r2, [sp, #32]
20009218:	e5c0      	b.n	20008d9c <_dtoa_r+0x7bc>
2000921a:	9806      	ldr	r0, [sp, #24]
2000921c:	6903      	ldr	r3, [r0, #16]
2000921e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20009222:	6918      	ldr	r0, [r3, #16]
20009224:	f000 ff24 	bl	2000a070 <__hi0bits>
20009228:	f1c0 0320 	rsb	r3, r0, #32
2000922c:	e595      	b.n	20008d5a <_dtoa_r+0x77a>
2000922e:	2101      	movs	r1, #1
20009230:	9111      	str	r1, [sp, #68]	; 0x44
20009232:	9108      	str	r1, [sp, #32]
20009234:	912b      	str	r1, [sp, #172]	; 0xac
20009236:	f7ff bb0f 	b.w	20008858 <_dtoa_r+0x278>
2000923a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000923c:	46b1      	mov	r9, r6
2000923e:	9f16      	ldr	r7, [sp, #88]	; 0x58
20009240:	46aa      	mov	sl, r5
20009242:	f8dd 8018 	ldr.w	r8, [sp, #24]
20009246:	9e08      	ldr	r6, [sp, #32]
20009248:	e002      	b.n	20009250 <_dtoa_r+0xc70>
2000924a:	f001 fad5 	bl	2000a7f8 <__multadd>
2000924e:	4683      	mov	fp, r0
20009250:	4641      	mov	r1, r8
20009252:	4658      	mov	r0, fp
20009254:	f7ff f934 	bl	200084c0 <quorem>
20009258:	3501      	adds	r5, #1
2000925a:	220a      	movs	r2, #10
2000925c:	2300      	movs	r3, #0
2000925e:	4659      	mov	r1, fp
20009260:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20009264:	f80a c007 	strb.w	ip, [sl, r7]
20009268:	3701      	adds	r7, #1
2000926a:	4620      	mov	r0, r4
2000926c:	42be      	cmp	r6, r7
2000926e:	dcec      	bgt.n	2000924a <_dtoa_r+0xc6a>
20009270:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20009274:	464e      	mov	r6, r9
20009276:	2700      	movs	r7, #0
20009278:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
2000927c:	4659      	mov	r1, fp
2000927e:	2201      	movs	r2, #1
20009280:	4620      	mov	r0, r4
20009282:	f001 f9b7 	bl	2000a5f4 <__lshift>
20009286:	9906      	ldr	r1, [sp, #24]
20009288:	4683      	mov	fp, r0
2000928a:	f000 ff43 	bl	2000a114 <__mcmp>
2000928e:	2800      	cmp	r0, #0
20009290:	dd0f      	ble.n	200092b2 <_dtoa_r+0xcd2>
20009292:	9910      	ldr	r1, [sp, #64]	; 0x40
20009294:	e000      	b.n	20009298 <_dtoa_r+0xcb8>
20009296:	461d      	mov	r5, r3
20009298:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000929c:	1e6b      	subs	r3, r5, #1
2000929e:	2a39      	cmp	r2, #57	; 0x39
200092a0:	f040 808c 	bne.w	200093bc <_dtoa_r+0xddc>
200092a4:	428b      	cmp	r3, r1
200092a6:	d1f6      	bne.n	20009296 <_dtoa_r+0xcb6>
200092a8:	9910      	ldr	r1, [sp, #64]	; 0x40
200092aa:	2331      	movs	r3, #49	; 0x31
200092ac:	3601      	adds	r6, #1
200092ae:	700b      	strb	r3, [r1, #0]
200092b0:	e59a      	b.n	20008de8 <_dtoa_r+0x808>
200092b2:	d103      	bne.n	200092bc <_dtoa_r+0xcdc>
200092b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200092b6:	f010 0f01 	tst.w	r0, #1
200092ba:	d1ea      	bne.n	20009292 <_dtoa_r+0xcb2>
200092bc:	462b      	mov	r3, r5
200092be:	461d      	mov	r5, r3
200092c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200092c4:	2a30      	cmp	r2, #48	; 0x30
200092c6:	d0fa      	beq.n	200092be <_dtoa_r+0xcde>
200092c8:	e58e      	b.n	20008de8 <_dtoa_r+0x808>
200092ca:	4659      	mov	r1, fp
200092cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
200092ce:	4620      	mov	r0, r4
200092d0:	f001 fad6 	bl	2000a880 <__pow5mult>
200092d4:	4683      	mov	fp, r0
200092d6:	e528      	b.n	20008d2a <_dtoa_r+0x74a>
200092d8:	f005 030f 	and.w	r3, r5, #15
200092dc:	f24c 32b8 	movw	r2, #50104	; 0xc3b8
200092e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200092e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200092e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
200092ec:	e9d3 2300 	ldrd	r2, r3, [r3]
200092f0:	f7fa feac 	bl	2000404c <__aeabi_dmul>
200092f4:	112d      	asrs	r5, r5, #4
200092f6:	bf08      	it	eq
200092f8:	f04f 0802 	moveq.w	r8, #2
200092fc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20009300:	f43f aafd 	beq.w	200088fe <_dtoa_r+0x31e>
20009304:	f24c 4790 	movw	r7, #50320	; 0xc490
20009308:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000930c:	f04f 0802 	mov.w	r8, #2
20009310:	f2c2 0700 	movt	r7, #8192	; 0x2000
20009314:	f015 0f01 	tst.w	r5, #1
20009318:	4610      	mov	r0, r2
2000931a:	4619      	mov	r1, r3
2000931c:	d007      	beq.n	2000932e <_dtoa_r+0xd4e>
2000931e:	e9d7 2300 	ldrd	r2, r3, [r7]
20009322:	f108 0801 	add.w	r8, r8, #1
20009326:	f7fa fe91 	bl	2000404c <__aeabi_dmul>
2000932a:	4602      	mov	r2, r0
2000932c:	460b      	mov	r3, r1
2000932e:	3708      	adds	r7, #8
20009330:	106d      	asrs	r5, r5, #1
20009332:	d1ef      	bne.n	20009314 <_dtoa_r+0xd34>
20009334:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20009338:	f7ff bae1 	b.w	200088fe <_dtoa_r+0x31e>
2000933c:	9915      	ldr	r1, [sp, #84]	; 0x54
2000933e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20009340:	1a5b      	subs	r3, r3, r1
20009342:	18c9      	adds	r1, r1, r3
20009344:	18d2      	adds	r2, r2, r3
20009346:	9115      	str	r1, [sp, #84]	; 0x54
20009348:	9217      	str	r2, [sp, #92]	; 0x5c
2000934a:	e5a0      	b.n	20008e8e <_dtoa_r+0x8ae>
2000934c:	4659      	mov	r1, fp
2000934e:	4620      	mov	r0, r4
20009350:	f001 fa96 	bl	2000a880 <__pow5mult>
20009354:	4683      	mov	fp, r0
20009356:	e4e8      	b.n	20008d2a <_dtoa_r+0x74a>
20009358:	9919      	ldr	r1, [sp, #100]	; 0x64
2000935a:	2900      	cmp	r1, #0
2000935c:	d047      	beq.n	200093ee <_dtoa_r+0xe0e>
2000935e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20009362:	9f15      	ldr	r7, [sp, #84]	; 0x54
20009364:	3303      	adds	r3, #3
20009366:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009368:	e597      	b.n	20008e9a <_dtoa_r+0x8ba>
2000936a:	3201      	adds	r2, #1
2000936c:	b2d2      	uxtb	r2, r2
2000936e:	e49d      	b.n	20008cac <_dtoa_r+0x6cc>
20009370:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20009374:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20009378:	9e1d      	ldr	r6, [sp, #116]	; 0x74
2000937a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
2000937c:	f7ff bbd3 	b.w	20008b26 <_dtoa_r+0x546>
20009380:	990f      	ldr	r1, [sp, #60]	; 0x3c
20009382:	2300      	movs	r3, #0
20009384:	9808      	ldr	r0, [sp, #32]
20009386:	1a0d      	subs	r5, r1, r0
20009388:	e587      	b.n	20008e9a <_dtoa_r+0x8ba>
2000938a:	f1b9 0f00 	cmp.w	r9, #0
2000938e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009390:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009392:	dd0f      	ble.n	200093b4 <_dtoa_r+0xdd4>
20009394:	4659      	mov	r1, fp
20009396:	2201      	movs	r2, #1
20009398:	4620      	mov	r0, r4
2000939a:	f001 f92b 	bl	2000a5f4 <__lshift>
2000939e:	9906      	ldr	r1, [sp, #24]
200093a0:	4683      	mov	fp, r0
200093a2:	f000 feb7 	bl	2000a114 <__mcmp>
200093a6:	2800      	cmp	r0, #0
200093a8:	dd47      	ble.n	2000943a <_dtoa_r+0xe5a>
200093aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
200093ac:	2939      	cmp	r1, #57	; 0x39
200093ae:	d031      	beq.n	20009414 <_dtoa_r+0xe34>
200093b0:	3101      	adds	r1, #1
200093b2:	910b      	str	r1, [sp, #44]	; 0x2c
200093b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200093b6:	f805 2b01 	strb.w	r2, [r5], #1
200093ba:	e515      	b.n	20008de8 <_dtoa_r+0x808>
200093bc:	3201      	adds	r2, #1
200093be:	701a      	strb	r2, [r3, #0]
200093c0:	e512      	b.n	20008de8 <_dtoa_r+0x808>
200093c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200093c4:	4620      	mov	r0, r4
200093c6:	6851      	ldr	r1, [r2, #4]
200093c8:	f000 fffa 	bl	2000a3c0 <_Balloc>
200093cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200093ce:	f103 010c 	add.w	r1, r3, #12
200093d2:	691a      	ldr	r2, [r3, #16]
200093d4:	3202      	adds	r2, #2
200093d6:	0092      	lsls	r2, r2, #2
200093d8:	4605      	mov	r5, r0
200093da:	300c      	adds	r0, #12
200093dc:	f7fb fe40 	bl	20005060 <memcpy>
200093e0:	4620      	mov	r0, r4
200093e2:	4629      	mov	r1, r5
200093e4:	2201      	movs	r2, #1
200093e6:	f001 f905 	bl	2000a5f4 <__lshift>
200093ea:	4682      	mov	sl, r0
200093ec:	e601      	b.n	20008ff2 <_dtoa_r+0xa12>
200093ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
200093f0:	9f15      	ldr	r7, [sp, #84]	; 0x54
200093f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200093f4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
200093f8:	e54f      	b.n	20008e9a <_dtoa_r+0x8ba>
200093fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200093fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200093fe:	e73d      	b.n	2000927c <_dtoa_r+0xc9c>
20009400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20009402:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009404:	2b39      	cmp	r3, #57	; 0x39
20009406:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009408:	d004      	beq.n	20009414 <_dtoa_r+0xe34>
2000940a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000940c:	1c43      	adds	r3, r0, #1
2000940e:	f805 3b01 	strb.w	r3, [r5], #1
20009412:	e4e9      	b.n	20008de8 <_dtoa_r+0x808>
20009414:	2339      	movs	r3, #57	; 0x39
20009416:	f805 3b01 	strb.w	r3, [r5], #1
2000941a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000941c:	e73c      	b.n	20009298 <_dtoa_r+0xcb8>
2000941e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20009420:	4633      	mov	r3, r6
20009422:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20009424:	2839      	cmp	r0, #57	; 0x39
20009426:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20009428:	d0f4      	beq.n	20009414 <_dtoa_r+0xe34>
2000942a:	2b00      	cmp	r3, #0
2000942c:	dd01      	ble.n	20009432 <_dtoa_r+0xe52>
2000942e:	3001      	adds	r0, #1
20009430:	900b      	str	r0, [sp, #44]	; 0x2c
20009432:	990b      	ldr	r1, [sp, #44]	; 0x2c
20009434:	f805 1b01 	strb.w	r1, [r5], #1
20009438:	e4d6      	b.n	20008de8 <_dtoa_r+0x808>
2000943a:	d1bb      	bne.n	200093b4 <_dtoa_r+0xdd4>
2000943c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000943e:	f010 0f01 	tst.w	r0, #1
20009442:	d0b7      	beq.n	200093b4 <_dtoa_r+0xdd4>
20009444:	e7b1      	b.n	200093aa <_dtoa_r+0xdca>
20009446:	2300      	movs	r3, #0
20009448:	990c      	ldr	r1, [sp, #48]	; 0x30
2000944a:	4620      	mov	r0, r4
2000944c:	220a      	movs	r2, #10
2000944e:	f001 f9d3 	bl	2000a7f8 <__multadd>
20009452:	9b11      	ldr	r3, [sp, #68]	; 0x44
20009454:	9308      	str	r3, [sp, #32]
20009456:	900c      	str	r0, [sp, #48]	; 0x30
20009458:	e4a0      	b.n	20008d9c <_dtoa_r+0x7bc>
2000945a:	9908      	ldr	r1, [sp, #32]
2000945c:	290e      	cmp	r1, #14
2000945e:	bf8c      	ite	hi
20009460:	2700      	movhi	r7, #0
20009462:	f007 0701 	andls.w	r7, r7, #1
20009466:	f7ff b9fa 	b.w	2000885e <_dtoa_r+0x27e>
2000946a:	f43f ac81 	beq.w	20008d70 <_dtoa_r+0x790>
2000946e:	331c      	adds	r3, #28
20009470:	e479      	b.n	20008d66 <_dtoa_r+0x786>
20009472:	2701      	movs	r7, #1
20009474:	f7ff b98a 	b.w	2000878c <_dtoa_r+0x1ac>

20009478 <_fflush_r>:
20009478:	690b      	ldr	r3, [r1, #16]
2000947a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000947e:	460c      	mov	r4, r1
20009480:	4680      	mov	r8, r0
20009482:	2b00      	cmp	r3, #0
20009484:	d071      	beq.n	2000956a <_fflush_r+0xf2>
20009486:	b110      	cbz	r0, 2000948e <_fflush_r+0x16>
20009488:	6983      	ldr	r3, [r0, #24]
2000948a:	2b00      	cmp	r3, #0
2000948c:	d078      	beq.n	20009580 <_fflush_r+0x108>
2000948e:	f24c 3314 	movw	r3, #49940	; 0xc314
20009492:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009496:	429c      	cmp	r4, r3
20009498:	bf08      	it	eq
2000949a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000949e:	d010      	beq.n	200094c2 <_fflush_r+0x4a>
200094a0:	f24c 3334 	movw	r3, #49972	; 0xc334
200094a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200094a8:	429c      	cmp	r4, r3
200094aa:	bf08      	it	eq
200094ac:	f8d8 4008 	ldreq.w	r4, [r8, #8]
200094b0:	d007      	beq.n	200094c2 <_fflush_r+0x4a>
200094b2:	f24c 3354 	movw	r3, #50004	; 0xc354
200094b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200094ba:	429c      	cmp	r4, r3
200094bc:	bf08      	it	eq
200094be:	f8d8 400c 	ldreq.w	r4, [r8, #12]
200094c2:	89a3      	ldrh	r3, [r4, #12]
200094c4:	b21a      	sxth	r2, r3
200094c6:	f012 0f08 	tst.w	r2, #8
200094ca:	d135      	bne.n	20009538 <_fflush_r+0xc0>
200094cc:	6862      	ldr	r2, [r4, #4]
200094ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200094d2:	81a3      	strh	r3, [r4, #12]
200094d4:	2a00      	cmp	r2, #0
200094d6:	dd5e      	ble.n	20009596 <_fflush_r+0x11e>
200094d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200094da:	2e00      	cmp	r6, #0
200094dc:	d045      	beq.n	2000956a <_fflush_r+0xf2>
200094de:	b29b      	uxth	r3, r3
200094e0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200094e4:	bf18      	it	ne
200094e6:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200094e8:	d059      	beq.n	2000959e <_fflush_r+0x126>
200094ea:	f013 0f04 	tst.w	r3, #4
200094ee:	d14a      	bne.n	20009586 <_fflush_r+0x10e>
200094f0:	2300      	movs	r3, #0
200094f2:	4640      	mov	r0, r8
200094f4:	6a21      	ldr	r1, [r4, #32]
200094f6:	462a      	mov	r2, r5
200094f8:	47b0      	blx	r6
200094fa:	4285      	cmp	r5, r0
200094fc:	d138      	bne.n	20009570 <_fflush_r+0xf8>
200094fe:	89a1      	ldrh	r1, [r4, #12]
20009500:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20009504:	6922      	ldr	r2, [r4, #16]
20009506:	f2c0 0300 	movt	r3, #0
2000950a:	ea01 0303 	and.w	r3, r1, r3
2000950e:	2100      	movs	r1, #0
20009510:	6061      	str	r1, [r4, #4]
20009512:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20009516:	6b61      	ldr	r1, [r4, #52]	; 0x34
20009518:	81a3      	strh	r3, [r4, #12]
2000951a:	6022      	str	r2, [r4, #0]
2000951c:	bf18      	it	ne
2000951e:	6565      	strne	r5, [r4, #84]	; 0x54
20009520:	b319      	cbz	r1, 2000956a <_fflush_r+0xf2>
20009522:	f104 0344 	add.w	r3, r4, #68	; 0x44
20009526:	4299      	cmp	r1, r3
20009528:	d002      	beq.n	20009530 <_fflush_r+0xb8>
2000952a:	4640      	mov	r0, r8
2000952c:	f000 f998 	bl	20009860 <_free_r>
20009530:	2000      	movs	r0, #0
20009532:	6360      	str	r0, [r4, #52]	; 0x34
20009534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009538:	6926      	ldr	r6, [r4, #16]
2000953a:	b1b6      	cbz	r6, 2000956a <_fflush_r+0xf2>
2000953c:	6825      	ldr	r5, [r4, #0]
2000953e:	6026      	str	r6, [r4, #0]
20009540:	1bad      	subs	r5, r5, r6
20009542:	f012 0f03 	tst.w	r2, #3
20009546:	bf0c      	ite	eq
20009548:	6963      	ldreq	r3, [r4, #20]
2000954a:	2300      	movne	r3, #0
2000954c:	60a3      	str	r3, [r4, #8]
2000954e:	e00a      	b.n	20009566 <_fflush_r+0xee>
20009550:	4632      	mov	r2, r6
20009552:	462b      	mov	r3, r5
20009554:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009556:	4640      	mov	r0, r8
20009558:	6a21      	ldr	r1, [r4, #32]
2000955a:	47b8      	blx	r7
2000955c:	2800      	cmp	r0, #0
2000955e:	ebc0 0505 	rsb	r5, r0, r5
20009562:	4406      	add	r6, r0
20009564:	dd04      	ble.n	20009570 <_fflush_r+0xf8>
20009566:	2d00      	cmp	r5, #0
20009568:	dcf2      	bgt.n	20009550 <_fflush_r+0xd8>
2000956a:	2000      	movs	r0, #0
2000956c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009570:	89a3      	ldrh	r3, [r4, #12]
20009572:	f04f 30ff 	mov.w	r0, #4294967295
20009576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000957a:	81a3      	strh	r3, [r4, #12]
2000957c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009580:	f000 f8ea 	bl	20009758 <__sinit>
20009584:	e783      	b.n	2000948e <_fflush_r+0x16>
20009586:	6862      	ldr	r2, [r4, #4]
20009588:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000958a:	1aad      	subs	r5, r5, r2
2000958c:	2b00      	cmp	r3, #0
2000958e:	d0af      	beq.n	200094f0 <_fflush_r+0x78>
20009590:	6c23      	ldr	r3, [r4, #64]	; 0x40
20009592:	1aed      	subs	r5, r5, r3
20009594:	e7ac      	b.n	200094f0 <_fflush_r+0x78>
20009596:	6c22      	ldr	r2, [r4, #64]	; 0x40
20009598:	2a00      	cmp	r2, #0
2000959a:	dc9d      	bgt.n	200094d8 <_fflush_r+0x60>
2000959c:	e7e5      	b.n	2000956a <_fflush_r+0xf2>
2000959e:	2301      	movs	r3, #1
200095a0:	4640      	mov	r0, r8
200095a2:	6a21      	ldr	r1, [r4, #32]
200095a4:	47b0      	blx	r6
200095a6:	f1b0 3fff 	cmp.w	r0, #4294967295
200095aa:	4605      	mov	r5, r0
200095ac:	d002      	beq.n	200095b4 <_fflush_r+0x13c>
200095ae:	89a3      	ldrh	r3, [r4, #12]
200095b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
200095b2:	e79a      	b.n	200094ea <_fflush_r+0x72>
200095b4:	f8d8 3000 	ldr.w	r3, [r8]
200095b8:	2b1d      	cmp	r3, #29
200095ba:	d0d6      	beq.n	2000956a <_fflush_r+0xf2>
200095bc:	89a3      	ldrh	r3, [r4, #12]
200095be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200095c2:	81a3      	strh	r3, [r4, #12]
200095c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

200095c8 <fflush>:
200095c8:	4601      	mov	r1, r0
200095ca:	b128      	cbz	r0, 200095d8 <fflush+0x10>
200095cc:	f24c 5338 	movw	r3, #50488	; 0xc538
200095d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200095d4:	6818      	ldr	r0, [r3, #0]
200095d6:	e74f      	b.n	20009478 <_fflush_r>
200095d8:	f24c 2378 	movw	r3, #49784	; 0xc278
200095dc:	f249 4179 	movw	r1, #38009	; 0x9479
200095e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200095e4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200095e8:	6818      	ldr	r0, [r3, #0]
200095ea:	f000 bbb3 	b.w	20009d54 <_fwalk_reent>
200095ee:	bf00      	nop

200095f0 <__sfp_lock_acquire>:
200095f0:	4770      	bx	lr
200095f2:	bf00      	nop

200095f4 <__sfp_lock_release>:
200095f4:	4770      	bx	lr
200095f6:	bf00      	nop

200095f8 <__sinit_lock_acquire>:
200095f8:	4770      	bx	lr
200095fa:	bf00      	nop

200095fc <__sinit_lock_release>:
200095fc:	4770      	bx	lr
200095fe:	bf00      	nop

20009600 <__fp_lock>:
20009600:	2000      	movs	r0, #0
20009602:	4770      	bx	lr

20009604 <__fp_unlock>:
20009604:	2000      	movs	r0, #0
20009606:	4770      	bx	lr

20009608 <__fp_unlock_all>:
20009608:	f24c 5338 	movw	r3, #50488	; 0xc538
2000960c:	f249 6105 	movw	r1, #38405	; 0x9605
20009610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009614:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009618:	6818      	ldr	r0, [r3, #0]
2000961a:	f000 bbc5 	b.w	20009da8 <_fwalk>
2000961e:	bf00      	nop

20009620 <__fp_lock_all>:
20009620:	f24c 5338 	movw	r3, #50488	; 0xc538
20009624:	f249 6101 	movw	r1, #38401	; 0x9601
20009628:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000962c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009630:	6818      	ldr	r0, [r3, #0]
20009632:	f000 bbb9 	b.w	20009da8 <_fwalk>
20009636:	bf00      	nop

20009638 <_cleanup_r>:
20009638:	f24b 1169 	movw	r1, #45417	; 0xb169
2000963c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009640:	f000 bbb2 	b.w	20009da8 <_fwalk>

20009644 <_cleanup>:
20009644:	f24c 2378 	movw	r3, #49784	; 0xc278
20009648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000964c:	6818      	ldr	r0, [r3, #0]
2000964e:	e7f3      	b.n	20009638 <_cleanup_r>

20009650 <std>:
20009650:	b510      	push	{r4, lr}
20009652:	4604      	mov	r4, r0
20009654:	2300      	movs	r3, #0
20009656:	305c      	adds	r0, #92	; 0x5c
20009658:	81a1      	strh	r1, [r4, #12]
2000965a:	4619      	mov	r1, r3
2000965c:	81e2      	strh	r2, [r4, #14]
2000965e:	2208      	movs	r2, #8
20009660:	6023      	str	r3, [r4, #0]
20009662:	6063      	str	r3, [r4, #4]
20009664:	60a3      	str	r3, [r4, #8]
20009666:	6663      	str	r3, [r4, #100]	; 0x64
20009668:	6123      	str	r3, [r4, #16]
2000966a:	6163      	str	r3, [r4, #20]
2000966c:	61a3      	str	r3, [r4, #24]
2000966e:	f7fb fdbf 	bl	200051f0 <memset>
20009672:	f64a 6029 	movw	r0, #44585	; 0xae29
20009676:	f64a 51ed 	movw	r1, #44525	; 0xaded
2000967a:	f64a 52c5 	movw	r2, #44485	; 0xadc5
2000967e:	f64a 53bd 	movw	r3, #44477	; 0xadbd
20009682:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009686:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000968a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000968e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009692:	6260      	str	r0, [r4, #36]	; 0x24
20009694:	62a1      	str	r1, [r4, #40]	; 0x28
20009696:	62e2      	str	r2, [r4, #44]	; 0x2c
20009698:	6323      	str	r3, [r4, #48]	; 0x30
2000969a:	6224      	str	r4, [r4, #32]
2000969c:	bd10      	pop	{r4, pc}
2000969e:	bf00      	nop

200096a0 <__sfmoreglue>:
200096a0:	b570      	push	{r4, r5, r6, lr}
200096a2:	2568      	movs	r5, #104	; 0x68
200096a4:	460e      	mov	r6, r1
200096a6:	fb05 f501 	mul.w	r5, r5, r1
200096aa:	f105 010c 	add.w	r1, r5, #12
200096ae:	f7fb fa05 	bl	20004abc <_malloc_r>
200096b2:	4604      	mov	r4, r0
200096b4:	b148      	cbz	r0, 200096ca <__sfmoreglue+0x2a>
200096b6:	f100 030c 	add.w	r3, r0, #12
200096ba:	2100      	movs	r1, #0
200096bc:	6046      	str	r6, [r0, #4]
200096be:	462a      	mov	r2, r5
200096c0:	4618      	mov	r0, r3
200096c2:	6021      	str	r1, [r4, #0]
200096c4:	60a3      	str	r3, [r4, #8]
200096c6:	f7fb fd93 	bl	200051f0 <memset>
200096ca:	4620      	mov	r0, r4
200096cc:	bd70      	pop	{r4, r5, r6, pc}
200096ce:	bf00      	nop

200096d0 <__sfp>:
200096d0:	f24c 2378 	movw	r3, #49784	; 0xc278
200096d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200096d8:	b570      	push	{r4, r5, r6, lr}
200096da:	681d      	ldr	r5, [r3, #0]
200096dc:	4606      	mov	r6, r0
200096de:	69ab      	ldr	r3, [r5, #24]
200096e0:	2b00      	cmp	r3, #0
200096e2:	d02a      	beq.n	2000973a <__sfp+0x6a>
200096e4:	35d8      	adds	r5, #216	; 0xd8
200096e6:	686b      	ldr	r3, [r5, #4]
200096e8:	68ac      	ldr	r4, [r5, #8]
200096ea:	3b01      	subs	r3, #1
200096ec:	d503      	bpl.n	200096f6 <__sfp+0x26>
200096ee:	e020      	b.n	20009732 <__sfp+0x62>
200096f0:	3468      	adds	r4, #104	; 0x68
200096f2:	3b01      	subs	r3, #1
200096f4:	d41d      	bmi.n	20009732 <__sfp+0x62>
200096f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200096fa:	2a00      	cmp	r2, #0
200096fc:	d1f8      	bne.n	200096f0 <__sfp+0x20>
200096fe:	2500      	movs	r5, #0
20009700:	f04f 33ff 	mov.w	r3, #4294967295
20009704:	6665      	str	r5, [r4, #100]	; 0x64
20009706:	f104 005c 	add.w	r0, r4, #92	; 0x5c
2000970a:	81e3      	strh	r3, [r4, #14]
2000970c:	4629      	mov	r1, r5
2000970e:	f04f 0301 	mov.w	r3, #1
20009712:	6025      	str	r5, [r4, #0]
20009714:	81a3      	strh	r3, [r4, #12]
20009716:	2208      	movs	r2, #8
20009718:	60a5      	str	r5, [r4, #8]
2000971a:	6065      	str	r5, [r4, #4]
2000971c:	6125      	str	r5, [r4, #16]
2000971e:	6165      	str	r5, [r4, #20]
20009720:	61a5      	str	r5, [r4, #24]
20009722:	f7fb fd65 	bl	200051f0 <memset>
20009726:	64e5      	str	r5, [r4, #76]	; 0x4c
20009728:	6365      	str	r5, [r4, #52]	; 0x34
2000972a:	63a5      	str	r5, [r4, #56]	; 0x38
2000972c:	64a5      	str	r5, [r4, #72]	; 0x48
2000972e:	4620      	mov	r0, r4
20009730:	bd70      	pop	{r4, r5, r6, pc}
20009732:	6828      	ldr	r0, [r5, #0]
20009734:	b128      	cbz	r0, 20009742 <__sfp+0x72>
20009736:	4605      	mov	r5, r0
20009738:	e7d5      	b.n	200096e6 <__sfp+0x16>
2000973a:	4628      	mov	r0, r5
2000973c:	f000 f80c 	bl	20009758 <__sinit>
20009740:	e7d0      	b.n	200096e4 <__sfp+0x14>
20009742:	4630      	mov	r0, r6
20009744:	2104      	movs	r1, #4
20009746:	f7ff ffab 	bl	200096a0 <__sfmoreglue>
2000974a:	6028      	str	r0, [r5, #0]
2000974c:	2800      	cmp	r0, #0
2000974e:	d1f2      	bne.n	20009736 <__sfp+0x66>
20009750:	230c      	movs	r3, #12
20009752:	4604      	mov	r4, r0
20009754:	6033      	str	r3, [r6, #0]
20009756:	e7ea      	b.n	2000972e <__sfp+0x5e>

20009758 <__sinit>:
20009758:	b570      	push	{r4, r5, r6, lr}
2000975a:	6986      	ldr	r6, [r0, #24]
2000975c:	4604      	mov	r4, r0
2000975e:	b106      	cbz	r6, 20009762 <__sinit+0xa>
20009760:	bd70      	pop	{r4, r5, r6, pc}
20009762:	f249 6339 	movw	r3, #38457	; 0x9639
20009766:	2501      	movs	r5, #1
20009768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000976c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20009770:	6283      	str	r3, [r0, #40]	; 0x28
20009772:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20009776:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000977a:	6185      	str	r5, [r0, #24]
2000977c:	f7ff ffa8 	bl	200096d0 <__sfp>
20009780:	6060      	str	r0, [r4, #4]
20009782:	4620      	mov	r0, r4
20009784:	f7ff ffa4 	bl	200096d0 <__sfp>
20009788:	60a0      	str	r0, [r4, #8]
2000978a:	4620      	mov	r0, r4
2000978c:	f7ff ffa0 	bl	200096d0 <__sfp>
20009790:	4632      	mov	r2, r6
20009792:	2104      	movs	r1, #4
20009794:	4623      	mov	r3, r4
20009796:	60e0      	str	r0, [r4, #12]
20009798:	6860      	ldr	r0, [r4, #4]
2000979a:	f7ff ff59 	bl	20009650 <std>
2000979e:	462a      	mov	r2, r5
200097a0:	68a0      	ldr	r0, [r4, #8]
200097a2:	2109      	movs	r1, #9
200097a4:	4623      	mov	r3, r4
200097a6:	f7ff ff53 	bl	20009650 <std>
200097aa:	4623      	mov	r3, r4
200097ac:	68e0      	ldr	r0, [r4, #12]
200097ae:	2112      	movs	r1, #18
200097b0:	2202      	movs	r2, #2
200097b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200097b6:	e74b      	b.n	20009650 <std>

200097b8 <_malloc_trim_r>:
200097b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200097ba:	f24c 642c 	movw	r4, #50732	; 0xc62c
200097be:	f2c2 0400 	movt	r4, #8192	; 0x2000
200097c2:	460f      	mov	r7, r1
200097c4:	4605      	mov	r5, r0
200097c6:	f7fb fd7d 	bl	200052c4 <__malloc_lock>
200097ca:	68a3      	ldr	r3, [r4, #8]
200097cc:	685e      	ldr	r6, [r3, #4]
200097ce:	f026 0603 	bic.w	r6, r6, #3
200097d2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200097d6:	330f      	adds	r3, #15
200097d8:	1bdf      	subs	r7, r3, r7
200097da:	0b3f      	lsrs	r7, r7, #12
200097dc:	3f01      	subs	r7, #1
200097de:	033f      	lsls	r7, r7, #12
200097e0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200097e4:	db07      	blt.n	200097f6 <_malloc_trim_r+0x3e>
200097e6:	2100      	movs	r1, #0
200097e8:	4628      	mov	r0, r5
200097ea:	f7fb fde5 	bl	200053b8 <_sbrk_r>
200097ee:	68a3      	ldr	r3, [r4, #8]
200097f0:	18f3      	adds	r3, r6, r3
200097f2:	4283      	cmp	r3, r0
200097f4:	d004      	beq.n	20009800 <_malloc_trim_r+0x48>
200097f6:	4628      	mov	r0, r5
200097f8:	f7fb fd66 	bl	200052c8 <__malloc_unlock>
200097fc:	2000      	movs	r0, #0
200097fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009800:	4279      	negs	r1, r7
20009802:	4628      	mov	r0, r5
20009804:	f7fb fdd8 	bl	200053b8 <_sbrk_r>
20009808:	f1b0 3fff 	cmp.w	r0, #4294967295
2000980c:	d010      	beq.n	20009830 <_malloc_trim_r+0x78>
2000980e:	68a2      	ldr	r2, [r4, #8]
20009810:	f64c 23e4 	movw	r3, #51940	; 0xcae4
20009814:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009818:	1bf6      	subs	r6, r6, r7
2000981a:	f046 0601 	orr.w	r6, r6, #1
2000981e:	4628      	mov	r0, r5
20009820:	6056      	str	r6, [r2, #4]
20009822:	681a      	ldr	r2, [r3, #0]
20009824:	1bd7      	subs	r7, r2, r7
20009826:	601f      	str	r7, [r3, #0]
20009828:	f7fb fd4e 	bl	200052c8 <__malloc_unlock>
2000982c:	2001      	movs	r0, #1
2000982e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009830:	2100      	movs	r1, #0
20009832:	4628      	mov	r0, r5
20009834:	f7fb fdc0 	bl	200053b8 <_sbrk_r>
20009838:	68a3      	ldr	r3, [r4, #8]
2000983a:	1ac2      	subs	r2, r0, r3
2000983c:	2a0f      	cmp	r2, #15
2000983e:	ddda      	ble.n	200097f6 <_malloc_trim_r+0x3e>
20009840:	f64c 2434 	movw	r4, #51764	; 0xca34
20009844:	f64c 21e4 	movw	r1, #51940	; 0xcae4
20009848:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000984c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009850:	f042 0201 	orr.w	r2, r2, #1
20009854:	6824      	ldr	r4, [r4, #0]
20009856:	1b00      	subs	r0, r0, r4
20009858:	6008      	str	r0, [r1, #0]
2000985a:	605a      	str	r2, [r3, #4]
2000985c:	e7cb      	b.n	200097f6 <_malloc_trim_r+0x3e>
2000985e:	bf00      	nop

20009860 <_free_r>:
20009860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009864:	4605      	mov	r5, r0
20009866:	460c      	mov	r4, r1
20009868:	2900      	cmp	r1, #0
2000986a:	f000 8088 	beq.w	2000997e <_free_r+0x11e>
2000986e:	f7fb fd29 	bl	200052c4 <__malloc_lock>
20009872:	f1a4 0208 	sub.w	r2, r4, #8
20009876:	f24c 602c 	movw	r0, #50732	; 0xc62c
2000987a:	6856      	ldr	r6, [r2, #4]
2000987c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009880:	f026 0301 	bic.w	r3, r6, #1
20009884:	f8d0 c008 	ldr.w	ip, [r0, #8]
20009888:	18d1      	adds	r1, r2, r3
2000988a:	458c      	cmp	ip, r1
2000988c:	684f      	ldr	r7, [r1, #4]
2000988e:	f027 0703 	bic.w	r7, r7, #3
20009892:	f000 8095 	beq.w	200099c0 <_free_r+0x160>
20009896:	f016 0601 	ands.w	r6, r6, #1
2000989a:	604f      	str	r7, [r1, #4]
2000989c:	d05f      	beq.n	2000995e <_free_r+0xfe>
2000989e:	2600      	movs	r6, #0
200098a0:	19cc      	adds	r4, r1, r7
200098a2:	6864      	ldr	r4, [r4, #4]
200098a4:	f014 0f01 	tst.w	r4, #1
200098a8:	d106      	bne.n	200098b8 <_free_r+0x58>
200098aa:	19db      	adds	r3, r3, r7
200098ac:	2e00      	cmp	r6, #0
200098ae:	d07a      	beq.n	200099a6 <_free_r+0x146>
200098b0:	688c      	ldr	r4, [r1, #8]
200098b2:	68c9      	ldr	r1, [r1, #12]
200098b4:	608c      	str	r4, [r1, #8]
200098b6:	60e1      	str	r1, [r4, #12]
200098b8:	f043 0101 	orr.w	r1, r3, #1
200098bc:	50d3      	str	r3, [r2, r3]
200098be:	6051      	str	r1, [r2, #4]
200098c0:	2e00      	cmp	r6, #0
200098c2:	d147      	bne.n	20009954 <_free_r+0xf4>
200098c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200098c8:	d35b      	bcc.n	20009982 <_free_r+0x122>
200098ca:	0a59      	lsrs	r1, r3, #9
200098cc:	2904      	cmp	r1, #4
200098ce:	bf9e      	ittt	ls
200098d0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200098d4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200098d8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200098dc:	d928      	bls.n	20009930 <_free_r+0xd0>
200098de:	2914      	cmp	r1, #20
200098e0:	bf9c      	itt	ls
200098e2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200098e6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200098ea:	d921      	bls.n	20009930 <_free_r+0xd0>
200098ec:	2954      	cmp	r1, #84	; 0x54
200098ee:	bf9e      	ittt	ls
200098f0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200098f4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200098f8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200098fc:	d918      	bls.n	20009930 <_free_r+0xd0>
200098fe:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20009902:	bf9e      	ittt	ls
20009904:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20009908:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
2000990c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009910:	d90e      	bls.n	20009930 <_free_r+0xd0>
20009912:	f240 5c54 	movw	ip, #1364	; 0x554
20009916:	4561      	cmp	r1, ip
20009918:	bf95      	itete	ls
2000991a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
2000991e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20009922:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20009926:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000992a:	bf98      	it	ls
2000992c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20009930:	1904      	adds	r4, r0, r4
20009932:	68a1      	ldr	r1, [r4, #8]
20009934:	42a1      	cmp	r1, r4
20009936:	d103      	bne.n	20009940 <_free_r+0xe0>
20009938:	e064      	b.n	20009a04 <_free_r+0x1a4>
2000993a:	6889      	ldr	r1, [r1, #8]
2000993c:	428c      	cmp	r4, r1
2000993e:	d004      	beq.n	2000994a <_free_r+0xea>
20009940:	6848      	ldr	r0, [r1, #4]
20009942:	f020 0003 	bic.w	r0, r0, #3
20009946:	4283      	cmp	r3, r0
20009948:	d3f7      	bcc.n	2000993a <_free_r+0xda>
2000994a:	68cb      	ldr	r3, [r1, #12]
2000994c:	60d3      	str	r3, [r2, #12]
2000994e:	6091      	str	r1, [r2, #8]
20009950:	60ca      	str	r2, [r1, #12]
20009952:	609a      	str	r2, [r3, #8]
20009954:	4628      	mov	r0, r5
20009956:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000995a:	f7fb bcb5 	b.w	200052c8 <__malloc_unlock>
2000995e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20009962:	f100 0c08 	add.w	ip, r0, #8
20009966:	1b12      	subs	r2, r2, r4
20009968:	191b      	adds	r3, r3, r4
2000996a:	6894      	ldr	r4, [r2, #8]
2000996c:	4564      	cmp	r4, ip
2000996e:	d047      	beq.n	20009a00 <_free_r+0x1a0>
20009970:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20009974:	f8cc 4008 	str.w	r4, [ip, #8]
20009978:	f8c4 c00c 	str.w	ip, [r4, #12]
2000997c:	e790      	b.n	200098a0 <_free_r+0x40>
2000997e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009982:	08db      	lsrs	r3, r3, #3
20009984:	f04f 0c01 	mov.w	ip, #1
20009988:	6846      	ldr	r6, [r0, #4]
2000998a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000998e:	109b      	asrs	r3, r3, #2
20009990:	fa0c f303 	lsl.w	r3, ip, r3
20009994:	60d1      	str	r1, [r2, #12]
20009996:	688c      	ldr	r4, [r1, #8]
20009998:	ea46 0303 	orr.w	r3, r6, r3
2000999c:	6043      	str	r3, [r0, #4]
2000999e:	6094      	str	r4, [r2, #8]
200099a0:	60e2      	str	r2, [r4, #12]
200099a2:	608a      	str	r2, [r1, #8]
200099a4:	e7d6      	b.n	20009954 <_free_r+0xf4>
200099a6:	688c      	ldr	r4, [r1, #8]
200099a8:	4f1c      	ldr	r7, [pc, #112]	; (20009a1c <_free_r+0x1bc>)
200099aa:	42bc      	cmp	r4, r7
200099ac:	d181      	bne.n	200098b2 <_free_r+0x52>
200099ae:	50d3      	str	r3, [r2, r3]
200099b0:	f043 0301 	orr.w	r3, r3, #1
200099b4:	60e2      	str	r2, [r4, #12]
200099b6:	60a2      	str	r2, [r4, #8]
200099b8:	6053      	str	r3, [r2, #4]
200099ba:	6094      	str	r4, [r2, #8]
200099bc:	60d4      	str	r4, [r2, #12]
200099be:	e7c9      	b.n	20009954 <_free_r+0xf4>
200099c0:	18fb      	adds	r3, r7, r3
200099c2:	f016 0f01 	tst.w	r6, #1
200099c6:	d107      	bne.n	200099d8 <_free_r+0x178>
200099c8:	f854 1c08 	ldr.w	r1, [r4, #-8]
200099cc:	1a52      	subs	r2, r2, r1
200099ce:	185b      	adds	r3, r3, r1
200099d0:	68d4      	ldr	r4, [r2, #12]
200099d2:	6891      	ldr	r1, [r2, #8]
200099d4:	60a1      	str	r1, [r4, #8]
200099d6:	60cc      	str	r4, [r1, #12]
200099d8:	f64c 2138 	movw	r1, #51768	; 0xca38
200099dc:	6082      	str	r2, [r0, #8]
200099de:	f2c2 0100 	movt	r1, #8192	; 0x2000
200099e2:	f043 0001 	orr.w	r0, r3, #1
200099e6:	6050      	str	r0, [r2, #4]
200099e8:	680a      	ldr	r2, [r1, #0]
200099ea:	4293      	cmp	r3, r2
200099ec:	d3b2      	bcc.n	20009954 <_free_r+0xf4>
200099ee:	f64c 23e0 	movw	r3, #51936	; 0xcae0
200099f2:	4628      	mov	r0, r5
200099f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200099f8:	6819      	ldr	r1, [r3, #0]
200099fa:	f7ff fedd 	bl	200097b8 <_malloc_trim_r>
200099fe:	e7a9      	b.n	20009954 <_free_r+0xf4>
20009a00:	2601      	movs	r6, #1
20009a02:	e74d      	b.n	200098a0 <_free_r+0x40>
20009a04:	2601      	movs	r6, #1
20009a06:	6844      	ldr	r4, [r0, #4]
20009a08:	ea4f 0cac 	mov.w	ip, ip, asr #2
20009a0c:	460b      	mov	r3, r1
20009a0e:	fa06 fc0c 	lsl.w	ip, r6, ip
20009a12:	ea44 040c 	orr.w	r4, r4, ip
20009a16:	6044      	str	r4, [r0, #4]
20009a18:	e798      	b.n	2000994c <_free_r+0xec>
20009a1a:	bf00      	nop
20009a1c:	2000c634 	.word	0x2000c634

20009a20 <__sfvwrite_r>:
20009a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009a24:	6893      	ldr	r3, [r2, #8]
20009a26:	b085      	sub	sp, #20
20009a28:	4690      	mov	r8, r2
20009a2a:	460c      	mov	r4, r1
20009a2c:	9003      	str	r0, [sp, #12]
20009a2e:	2b00      	cmp	r3, #0
20009a30:	d064      	beq.n	20009afc <__sfvwrite_r+0xdc>
20009a32:	8988      	ldrh	r0, [r1, #12]
20009a34:	fa1f fa80 	uxth.w	sl, r0
20009a38:	f01a 0f08 	tst.w	sl, #8
20009a3c:	f000 80a0 	beq.w	20009b80 <__sfvwrite_r+0x160>
20009a40:	690b      	ldr	r3, [r1, #16]
20009a42:	2b00      	cmp	r3, #0
20009a44:	f000 809c 	beq.w	20009b80 <__sfvwrite_r+0x160>
20009a48:	f01a 0b02 	ands.w	fp, sl, #2
20009a4c:	f8d8 5000 	ldr.w	r5, [r8]
20009a50:	bf1c      	itt	ne
20009a52:	f04f 0a00 	movne.w	sl, #0
20009a56:	4657      	movne	r7, sl
20009a58:	d136      	bne.n	20009ac8 <__sfvwrite_r+0xa8>
20009a5a:	f01a 0a01 	ands.w	sl, sl, #1
20009a5e:	bf1d      	ittte	ne
20009a60:	46dc      	movne	ip, fp
20009a62:	46d9      	movne	r9, fp
20009a64:	465f      	movne	r7, fp
20009a66:	4656      	moveq	r6, sl
20009a68:	d152      	bne.n	20009b10 <__sfvwrite_r+0xf0>
20009a6a:	b326      	cbz	r6, 20009ab6 <__sfvwrite_r+0x96>
20009a6c:	b280      	uxth	r0, r0
20009a6e:	68a7      	ldr	r7, [r4, #8]
20009a70:	f410 7f00 	tst.w	r0, #512	; 0x200
20009a74:	f000 808f 	beq.w	20009b96 <__sfvwrite_r+0x176>
20009a78:	42be      	cmp	r6, r7
20009a7a:	46bb      	mov	fp, r7
20009a7c:	f080 80a7 	bcs.w	20009bce <__sfvwrite_r+0x1ae>
20009a80:	6820      	ldr	r0, [r4, #0]
20009a82:	4637      	mov	r7, r6
20009a84:	46b3      	mov	fp, r6
20009a86:	465a      	mov	r2, fp
20009a88:	4651      	mov	r1, sl
20009a8a:	f000 fa95 	bl	20009fb8 <memmove>
20009a8e:	68a2      	ldr	r2, [r4, #8]
20009a90:	6823      	ldr	r3, [r4, #0]
20009a92:	46b1      	mov	r9, r6
20009a94:	1bd7      	subs	r7, r2, r7
20009a96:	60a7      	str	r7, [r4, #8]
20009a98:	4637      	mov	r7, r6
20009a9a:	445b      	add	r3, fp
20009a9c:	6023      	str	r3, [r4, #0]
20009a9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009aa2:	ebc9 0606 	rsb	r6, r9, r6
20009aa6:	44ca      	add	sl, r9
20009aa8:	1bdf      	subs	r7, r3, r7
20009aaa:	f8c8 7008 	str.w	r7, [r8, #8]
20009aae:	b32f      	cbz	r7, 20009afc <__sfvwrite_r+0xdc>
20009ab0:	89a0      	ldrh	r0, [r4, #12]
20009ab2:	2e00      	cmp	r6, #0
20009ab4:	d1da      	bne.n	20009a6c <__sfvwrite_r+0x4c>
20009ab6:	f8d5 a000 	ldr.w	sl, [r5]
20009aba:	686e      	ldr	r6, [r5, #4]
20009abc:	3508      	adds	r5, #8
20009abe:	e7d4      	b.n	20009a6a <__sfvwrite_r+0x4a>
20009ac0:	f8d5 a000 	ldr.w	sl, [r5]
20009ac4:	686f      	ldr	r7, [r5, #4]
20009ac6:	3508      	adds	r5, #8
20009ac8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20009acc:	bf34      	ite	cc
20009ace:	463b      	movcc	r3, r7
20009ad0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20009ad4:	4652      	mov	r2, sl
20009ad6:	9803      	ldr	r0, [sp, #12]
20009ad8:	2f00      	cmp	r7, #0
20009ada:	d0f1      	beq.n	20009ac0 <__sfvwrite_r+0xa0>
20009adc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009ade:	6a21      	ldr	r1, [r4, #32]
20009ae0:	47b0      	blx	r6
20009ae2:	2800      	cmp	r0, #0
20009ae4:	4482      	add	sl, r0
20009ae6:	ebc0 0707 	rsb	r7, r0, r7
20009aea:	f340 80ec 	ble.w	20009cc6 <__sfvwrite_r+0x2a6>
20009aee:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009af2:	1a18      	subs	r0, r3, r0
20009af4:	f8c8 0008 	str.w	r0, [r8, #8]
20009af8:	2800      	cmp	r0, #0
20009afa:	d1e5      	bne.n	20009ac8 <__sfvwrite_r+0xa8>
20009afc:	2000      	movs	r0, #0
20009afe:	b005      	add	sp, #20
20009b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009b04:	f8d5 9000 	ldr.w	r9, [r5]
20009b08:	f04f 0c00 	mov.w	ip, #0
20009b0c:	686f      	ldr	r7, [r5, #4]
20009b0e:	3508      	adds	r5, #8
20009b10:	2f00      	cmp	r7, #0
20009b12:	d0f7      	beq.n	20009b04 <__sfvwrite_r+0xe4>
20009b14:	f1bc 0f00 	cmp.w	ip, #0
20009b18:	f000 80b5 	beq.w	20009c86 <__sfvwrite_r+0x266>
20009b1c:	6963      	ldr	r3, [r4, #20]
20009b1e:	45bb      	cmp	fp, r7
20009b20:	bf34      	ite	cc
20009b22:	46da      	movcc	sl, fp
20009b24:	46ba      	movcs	sl, r7
20009b26:	68a6      	ldr	r6, [r4, #8]
20009b28:	6820      	ldr	r0, [r4, #0]
20009b2a:	6922      	ldr	r2, [r4, #16]
20009b2c:	199e      	adds	r6, r3, r6
20009b2e:	4290      	cmp	r0, r2
20009b30:	bf94      	ite	ls
20009b32:	2200      	movls	r2, #0
20009b34:	2201      	movhi	r2, #1
20009b36:	45b2      	cmp	sl, r6
20009b38:	bfd4      	ite	le
20009b3a:	2200      	movle	r2, #0
20009b3c:	f002 0201 	andgt.w	r2, r2, #1
20009b40:	2a00      	cmp	r2, #0
20009b42:	f040 80ae 	bne.w	20009ca2 <__sfvwrite_r+0x282>
20009b46:	459a      	cmp	sl, r3
20009b48:	f2c0 8082 	blt.w	20009c50 <__sfvwrite_r+0x230>
20009b4c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20009b4e:	464a      	mov	r2, r9
20009b50:	f8cd c004 	str.w	ip, [sp, #4]
20009b54:	9803      	ldr	r0, [sp, #12]
20009b56:	6a21      	ldr	r1, [r4, #32]
20009b58:	47b0      	blx	r6
20009b5a:	f8dd c004 	ldr.w	ip, [sp, #4]
20009b5e:	1e06      	subs	r6, r0, #0
20009b60:	f340 80b1 	ble.w	20009cc6 <__sfvwrite_r+0x2a6>
20009b64:	ebbb 0b06 	subs.w	fp, fp, r6
20009b68:	f000 8086 	beq.w	20009c78 <__sfvwrite_r+0x258>
20009b6c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20009b70:	44b1      	add	r9, r6
20009b72:	1bbf      	subs	r7, r7, r6
20009b74:	1b9e      	subs	r6, r3, r6
20009b76:	f8c8 6008 	str.w	r6, [r8, #8]
20009b7a:	2e00      	cmp	r6, #0
20009b7c:	d1c8      	bne.n	20009b10 <__sfvwrite_r+0xf0>
20009b7e:	e7bd      	b.n	20009afc <__sfvwrite_r+0xdc>
20009b80:	9803      	ldr	r0, [sp, #12]
20009b82:	4621      	mov	r1, r4
20009b84:	f7fe fc1a 	bl	200083bc <__swsetup_r>
20009b88:	2800      	cmp	r0, #0
20009b8a:	f040 80d4 	bne.w	20009d36 <__sfvwrite_r+0x316>
20009b8e:	89a0      	ldrh	r0, [r4, #12]
20009b90:	fa1f fa80 	uxth.w	sl, r0
20009b94:	e758      	b.n	20009a48 <__sfvwrite_r+0x28>
20009b96:	6820      	ldr	r0, [r4, #0]
20009b98:	46b9      	mov	r9, r7
20009b9a:	6923      	ldr	r3, [r4, #16]
20009b9c:	4298      	cmp	r0, r3
20009b9e:	bf94      	ite	ls
20009ba0:	2300      	movls	r3, #0
20009ba2:	2301      	movhi	r3, #1
20009ba4:	42b7      	cmp	r7, r6
20009ba6:	bf2c      	ite	cs
20009ba8:	2300      	movcs	r3, #0
20009baa:	f003 0301 	andcc.w	r3, r3, #1
20009bae:	2b00      	cmp	r3, #0
20009bb0:	f040 809d 	bne.w	20009cee <__sfvwrite_r+0x2ce>
20009bb4:	6963      	ldr	r3, [r4, #20]
20009bb6:	429e      	cmp	r6, r3
20009bb8:	f0c0 808c 	bcc.w	20009cd4 <__sfvwrite_r+0x2b4>
20009bbc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20009bbe:	4652      	mov	r2, sl
20009bc0:	9803      	ldr	r0, [sp, #12]
20009bc2:	6a21      	ldr	r1, [r4, #32]
20009bc4:	47b8      	blx	r7
20009bc6:	1e07      	subs	r7, r0, #0
20009bc8:	dd7d      	ble.n	20009cc6 <__sfvwrite_r+0x2a6>
20009bca:	46b9      	mov	r9, r7
20009bcc:	e767      	b.n	20009a9e <__sfvwrite_r+0x7e>
20009bce:	f410 6f90 	tst.w	r0, #1152	; 0x480
20009bd2:	bf08      	it	eq
20009bd4:	6820      	ldreq	r0, [r4, #0]
20009bd6:	f43f af56 	beq.w	20009a86 <__sfvwrite_r+0x66>
20009bda:	6962      	ldr	r2, [r4, #20]
20009bdc:	6921      	ldr	r1, [r4, #16]
20009bde:	6823      	ldr	r3, [r4, #0]
20009be0:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20009be4:	1a5b      	subs	r3, r3, r1
20009be6:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20009bea:	f103 0c01 	add.w	ip, r3, #1
20009bee:	44b4      	add	ip, r6
20009bf0:	ea4f 0969 	mov.w	r9, r9, asr #1
20009bf4:	45e1      	cmp	r9, ip
20009bf6:	464a      	mov	r2, r9
20009bf8:	bf3c      	itt	cc
20009bfa:	46e1      	movcc	r9, ip
20009bfc:	464a      	movcc	r2, r9
20009bfe:	f410 6f80 	tst.w	r0, #1024	; 0x400
20009c02:	f000 8083 	beq.w	20009d0c <__sfvwrite_r+0x2ec>
20009c06:	4611      	mov	r1, r2
20009c08:	9803      	ldr	r0, [sp, #12]
20009c0a:	9302      	str	r3, [sp, #8]
20009c0c:	f7fa ff56 	bl	20004abc <_malloc_r>
20009c10:	9b02      	ldr	r3, [sp, #8]
20009c12:	2800      	cmp	r0, #0
20009c14:	f000 8099 	beq.w	20009d4a <__sfvwrite_r+0x32a>
20009c18:	461a      	mov	r2, r3
20009c1a:	6921      	ldr	r1, [r4, #16]
20009c1c:	9302      	str	r3, [sp, #8]
20009c1e:	9001      	str	r0, [sp, #4]
20009c20:	f7fb fa1e 	bl	20005060 <memcpy>
20009c24:	89a2      	ldrh	r2, [r4, #12]
20009c26:	9b02      	ldr	r3, [sp, #8]
20009c28:	f8dd c004 	ldr.w	ip, [sp, #4]
20009c2c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20009c30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20009c34:	81a2      	strh	r2, [r4, #12]
20009c36:	ebc3 0209 	rsb	r2, r3, r9
20009c3a:	eb0c 0003 	add.w	r0, ip, r3
20009c3e:	4637      	mov	r7, r6
20009c40:	46b3      	mov	fp, r6
20009c42:	60a2      	str	r2, [r4, #8]
20009c44:	f8c4 c010 	str.w	ip, [r4, #16]
20009c48:	6020      	str	r0, [r4, #0]
20009c4a:	f8c4 9014 	str.w	r9, [r4, #20]
20009c4e:	e71a      	b.n	20009a86 <__sfvwrite_r+0x66>
20009c50:	4652      	mov	r2, sl
20009c52:	4649      	mov	r1, r9
20009c54:	4656      	mov	r6, sl
20009c56:	f8cd c004 	str.w	ip, [sp, #4]
20009c5a:	f000 f9ad 	bl	20009fb8 <memmove>
20009c5e:	68a2      	ldr	r2, [r4, #8]
20009c60:	6823      	ldr	r3, [r4, #0]
20009c62:	ebbb 0b06 	subs.w	fp, fp, r6
20009c66:	ebca 0202 	rsb	r2, sl, r2
20009c6a:	f8dd c004 	ldr.w	ip, [sp, #4]
20009c6e:	4453      	add	r3, sl
20009c70:	60a2      	str	r2, [r4, #8]
20009c72:	6023      	str	r3, [r4, #0]
20009c74:	f47f af7a 	bne.w	20009b6c <__sfvwrite_r+0x14c>
20009c78:	9803      	ldr	r0, [sp, #12]
20009c7a:	4621      	mov	r1, r4
20009c7c:	f7ff fbfc 	bl	20009478 <_fflush_r>
20009c80:	bb08      	cbnz	r0, 20009cc6 <__sfvwrite_r+0x2a6>
20009c82:	46dc      	mov	ip, fp
20009c84:	e772      	b.n	20009b6c <__sfvwrite_r+0x14c>
20009c86:	4648      	mov	r0, r9
20009c88:	210a      	movs	r1, #10
20009c8a:	463a      	mov	r2, r7
20009c8c:	f000 f95a 	bl	20009f44 <memchr>
20009c90:	2800      	cmp	r0, #0
20009c92:	d04b      	beq.n	20009d2c <__sfvwrite_r+0x30c>
20009c94:	f100 0b01 	add.w	fp, r0, #1
20009c98:	f04f 0c01 	mov.w	ip, #1
20009c9c:	ebc9 0b0b 	rsb	fp, r9, fp
20009ca0:	e73c      	b.n	20009b1c <__sfvwrite_r+0xfc>
20009ca2:	4649      	mov	r1, r9
20009ca4:	4632      	mov	r2, r6
20009ca6:	f8cd c004 	str.w	ip, [sp, #4]
20009caa:	f000 f985 	bl	20009fb8 <memmove>
20009cae:	6823      	ldr	r3, [r4, #0]
20009cb0:	4621      	mov	r1, r4
20009cb2:	9803      	ldr	r0, [sp, #12]
20009cb4:	199b      	adds	r3, r3, r6
20009cb6:	6023      	str	r3, [r4, #0]
20009cb8:	f7ff fbde 	bl	20009478 <_fflush_r>
20009cbc:	f8dd c004 	ldr.w	ip, [sp, #4]
20009cc0:	2800      	cmp	r0, #0
20009cc2:	f43f af4f 	beq.w	20009b64 <__sfvwrite_r+0x144>
20009cc6:	89a3      	ldrh	r3, [r4, #12]
20009cc8:	f04f 30ff 	mov.w	r0, #4294967295
20009ccc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009cd0:	81a3      	strh	r3, [r4, #12]
20009cd2:	e714      	b.n	20009afe <__sfvwrite_r+0xde>
20009cd4:	4632      	mov	r2, r6
20009cd6:	4651      	mov	r1, sl
20009cd8:	f000 f96e 	bl	20009fb8 <memmove>
20009cdc:	68a2      	ldr	r2, [r4, #8]
20009cde:	6823      	ldr	r3, [r4, #0]
20009ce0:	4637      	mov	r7, r6
20009ce2:	1b92      	subs	r2, r2, r6
20009ce4:	46b1      	mov	r9, r6
20009ce6:	199b      	adds	r3, r3, r6
20009ce8:	60a2      	str	r2, [r4, #8]
20009cea:	6023      	str	r3, [r4, #0]
20009cec:	e6d7      	b.n	20009a9e <__sfvwrite_r+0x7e>
20009cee:	4651      	mov	r1, sl
20009cf0:	463a      	mov	r2, r7
20009cf2:	f000 f961 	bl	20009fb8 <memmove>
20009cf6:	6823      	ldr	r3, [r4, #0]
20009cf8:	9803      	ldr	r0, [sp, #12]
20009cfa:	4621      	mov	r1, r4
20009cfc:	19db      	adds	r3, r3, r7
20009cfe:	6023      	str	r3, [r4, #0]
20009d00:	f7ff fbba 	bl	20009478 <_fflush_r>
20009d04:	2800      	cmp	r0, #0
20009d06:	f43f aeca 	beq.w	20009a9e <__sfvwrite_r+0x7e>
20009d0a:	e7dc      	b.n	20009cc6 <__sfvwrite_r+0x2a6>
20009d0c:	9803      	ldr	r0, [sp, #12]
20009d0e:	9302      	str	r3, [sp, #8]
20009d10:	f000 fe5a 	bl	2000a9c8 <_realloc_r>
20009d14:	9b02      	ldr	r3, [sp, #8]
20009d16:	4684      	mov	ip, r0
20009d18:	2800      	cmp	r0, #0
20009d1a:	d18c      	bne.n	20009c36 <__sfvwrite_r+0x216>
20009d1c:	6921      	ldr	r1, [r4, #16]
20009d1e:	9803      	ldr	r0, [sp, #12]
20009d20:	f7ff fd9e 	bl	20009860 <_free_r>
20009d24:	9903      	ldr	r1, [sp, #12]
20009d26:	230c      	movs	r3, #12
20009d28:	600b      	str	r3, [r1, #0]
20009d2a:	e7cc      	b.n	20009cc6 <__sfvwrite_r+0x2a6>
20009d2c:	f107 0b01 	add.w	fp, r7, #1
20009d30:	f04f 0c01 	mov.w	ip, #1
20009d34:	e6f2      	b.n	20009b1c <__sfvwrite_r+0xfc>
20009d36:	9903      	ldr	r1, [sp, #12]
20009d38:	2209      	movs	r2, #9
20009d3a:	89a3      	ldrh	r3, [r4, #12]
20009d3c:	f04f 30ff 	mov.w	r0, #4294967295
20009d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20009d44:	600a      	str	r2, [r1, #0]
20009d46:	81a3      	strh	r3, [r4, #12]
20009d48:	e6d9      	b.n	20009afe <__sfvwrite_r+0xde>
20009d4a:	9a03      	ldr	r2, [sp, #12]
20009d4c:	230c      	movs	r3, #12
20009d4e:	6013      	str	r3, [r2, #0]
20009d50:	e7b9      	b.n	20009cc6 <__sfvwrite_r+0x2a6>
20009d52:	bf00      	nop

20009d54 <_fwalk_reent>:
20009d54:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20009d58:	4607      	mov	r7, r0
20009d5a:	468a      	mov	sl, r1
20009d5c:	f7ff fc48 	bl	200095f0 <__sfp_lock_acquire>
20009d60:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20009d64:	bf08      	it	eq
20009d66:	46b0      	moveq	r8, r6
20009d68:	d018      	beq.n	20009d9c <_fwalk_reent+0x48>
20009d6a:	f04f 0800 	mov.w	r8, #0
20009d6e:	6875      	ldr	r5, [r6, #4]
20009d70:	68b4      	ldr	r4, [r6, #8]
20009d72:	3d01      	subs	r5, #1
20009d74:	d40f      	bmi.n	20009d96 <_fwalk_reent+0x42>
20009d76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009d7a:	b14b      	cbz	r3, 20009d90 <_fwalk_reent+0x3c>
20009d7c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009d80:	4621      	mov	r1, r4
20009d82:	4638      	mov	r0, r7
20009d84:	f1b3 3fff 	cmp.w	r3, #4294967295
20009d88:	d002      	beq.n	20009d90 <_fwalk_reent+0x3c>
20009d8a:	47d0      	blx	sl
20009d8c:	ea48 0800 	orr.w	r8, r8, r0
20009d90:	3468      	adds	r4, #104	; 0x68
20009d92:	3d01      	subs	r5, #1
20009d94:	d5ef      	bpl.n	20009d76 <_fwalk_reent+0x22>
20009d96:	6836      	ldr	r6, [r6, #0]
20009d98:	2e00      	cmp	r6, #0
20009d9a:	d1e8      	bne.n	20009d6e <_fwalk_reent+0x1a>
20009d9c:	f7ff fc2a 	bl	200095f4 <__sfp_lock_release>
20009da0:	4640      	mov	r0, r8
20009da2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20009da6:	bf00      	nop

20009da8 <_fwalk>:
20009da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20009dac:	4606      	mov	r6, r0
20009dae:	4688      	mov	r8, r1
20009db0:	f7ff fc1e 	bl	200095f0 <__sfp_lock_acquire>
20009db4:	36d8      	adds	r6, #216	; 0xd8
20009db6:	bf08      	it	eq
20009db8:	4637      	moveq	r7, r6
20009dba:	d015      	beq.n	20009de8 <_fwalk+0x40>
20009dbc:	2700      	movs	r7, #0
20009dbe:	6875      	ldr	r5, [r6, #4]
20009dc0:	68b4      	ldr	r4, [r6, #8]
20009dc2:	3d01      	subs	r5, #1
20009dc4:	d40d      	bmi.n	20009de2 <_fwalk+0x3a>
20009dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20009dca:	b13b      	cbz	r3, 20009ddc <_fwalk+0x34>
20009dcc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20009dd0:	4620      	mov	r0, r4
20009dd2:	f1b3 3fff 	cmp.w	r3, #4294967295
20009dd6:	d001      	beq.n	20009ddc <_fwalk+0x34>
20009dd8:	47c0      	blx	r8
20009dda:	4307      	orrs	r7, r0
20009ddc:	3468      	adds	r4, #104	; 0x68
20009dde:	3d01      	subs	r5, #1
20009de0:	d5f1      	bpl.n	20009dc6 <_fwalk+0x1e>
20009de2:	6836      	ldr	r6, [r6, #0]
20009de4:	2e00      	cmp	r6, #0
20009de6:	d1ea      	bne.n	20009dbe <_fwalk+0x16>
20009de8:	f7ff fc04 	bl	200095f4 <__sfp_lock_release>
20009dec:	4638      	mov	r0, r7
20009dee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20009df2:	bf00      	nop

20009df4 <__locale_charset>:
20009df4:	f24c 3374 	movw	r3, #50036	; 0xc374
20009df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009dfc:	6818      	ldr	r0, [r3, #0]
20009dfe:	4770      	bx	lr

20009e00 <_localeconv_r>:
20009e00:	4800      	ldr	r0, [pc, #0]	; (20009e04 <_localeconv_r+0x4>)
20009e02:	4770      	bx	lr
20009e04:	2000c378 	.word	0x2000c378

20009e08 <localeconv>:
20009e08:	4800      	ldr	r0, [pc, #0]	; (20009e0c <localeconv+0x4>)
20009e0a:	4770      	bx	lr
20009e0c:	2000c378 	.word	0x2000c378

20009e10 <_setlocale_r>:
20009e10:	b570      	push	{r4, r5, r6, lr}
20009e12:	4605      	mov	r5, r0
20009e14:	460e      	mov	r6, r1
20009e16:	4614      	mov	r4, r2
20009e18:	b172      	cbz	r2, 20009e38 <_setlocale_r+0x28>
20009e1a:	f24c 217c 	movw	r1, #49788	; 0xc27c
20009e1e:	4610      	mov	r0, r2
20009e20:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009e24:	f001 f812 	bl	2000ae4c <strcmp>
20009e28:	b958      	cbnz	r0, 20009e42 <_setlocale_r+0x32>
20009e2a:	f24c 207c 	movw	r0, #49788	; 0xc27c
20009e2e:	622c      	str	r4, [r5, #32]
20009e30:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009e34:	61ee      	str	r6, [r5, #28]
20009e36:	bd70      	pop	{r4, r5, r6, pc}
20009e38:	f24c 207c 	movw	r0, #49788	; 0xc27c
20009e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20009e40:	bd70      	pop	{r4, r5, r6, pc}
20009e42:	f64b 513c 	movw	r1, #48444	; 0xbd3c
20009e46:	4620      	mov	r0, r4
20009e48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20009e4c:	f000 fffe 	bl	2000ae4c <strcmp>
20009e50:	2800      	cmp	r0, #0
20009e52:	d0ea      	beq.n	20009e2a <_setlocale_r+0x1a>
20009e54:	2000      	movs	r0, #0
20009e56:	bd70      	pop	{r4, r5, r6, pc}

20009e58 <setlocale>:
20009e58:	f24c 5338 	movw	r3, #50488	; 0xc538
20009e5c:	460a      	mov	r2, r1
20009e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009e62:	4601      	mov	r1, r0
20009e64:	6818      	ldr	r0, [r3, #0]
20009e66:	e7d3      	b.n	20009e10 <_setlocale_r>

20009e68 <__smakebuf_r>:
20009e68:	898b      	ldrh	r3, [r1, #12]
20009e6a:	b5f0      	push	{r4, r5, r6, r7, lr}
20009e6c:	460c      	mov	r4, r1
20009e6e:	b29a      	uxth	r2, r3
20009e70:	b091      	sub	sp, #68	; 0x44
20009e72:	f012 0f02 	tst.w	r2, #2
20009e76:	4605      	mov	r5, r0
20009e78:	d141      	bne.n	20009efe <__smakebuf_r+0x96>
20009e7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20009e7e:	2900      	cmp	r1, #0
20009e80:	db18      	blt.n	20009eb4 <__smakebuf_r+0x4c>
20009e82:	aa01      	add	r2, sp, #4
20009e84:	f001 f978 	bl	2000b178 <_fstat_r>
20009e88:	2800      	cmp	r0, #0
20009e8a:	db11      	blt.n	20009eb0 <__smakebuf_r+0x48>
20009e8c:	9b02      	ldr	r3, [sp, #8]
20009e8e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20009e92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20009e96:	bf14      	ite	ne
20009e98:	2700      	movne	r7, #0
20009e9a:	2701      	moveq	r7, #1
20009e9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20009ea0:	d040      	beq.n	20009f24 <__smakebuf_r+0xbc>
20009ea2:	89a3      	ldrh	r3, [r4, #12]
20009ea4:	f44f 6680 	mov.w	r6, #1024	; 0x400
20009ea8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009eac:	81a3      	strh	r3, [r4, #12]
20009eae:	e00b      	b.n	20009ec8 <__smakebuf_r+0x60>
20009eb0:	89a3      	ldrh	r3, [r4, #12]
20009eb2:	b29a      	uxth	r2, r3
20009eb4:	f012 0f80 	tst.w	r2, #128	; 0x80
20009eb8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20009ebc:	bf0c      	ite	eq
20009ebe:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20009ec2:	2640      	movne	r6, #64	; 0x40
20009ec4:	2700      	movs	r7, #0
20009ec6:	81a3      	strh	r3, [r4, #12]
20009ec8:	4628      	mov	r0, r5
20009eca:	4631      	mov	r1, r6
20009ecc:	f7fa fdf6 	bl	20004abc <_malloc_r>
20009ed0:	b170      	cbz	r0, 20009ef0 <__smakebuf_r+0x88>
20009ed2:	89a1      	ldrh	r1, [r4, #12]
20009ed4:	f249 6239 	movw	r2, #38457	; 0x9639
20009ed8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20009edc:	6120      	str	r0, [r4, #16]
20009ede:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20009ee2:	6166      	str	r6, [r4, #20]
20009ee4:	62aa      	str	r2, [r5, #40]	; 0x28
20009ee6:	81a1      	strh	r1, [r4, #12]
20009ee8:	6020      	str	r0, [r4, #0]
20009eea:	b97f      	cbnz	r7, 20009f0c <__smakebuf_r+0xa4>
20009eec:	b011      	add	sp, #68	; 0x44
20009eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
20009ef0:	89a3      	ldrh	r3, [r4, #12]
20009ef2:	f413 7f00 	tst.w	r3, #512	; 0x200
20009ef6:	d1f9      	bne.n	20009eec <__smakebuf_r+0x84>
20009ef8:	f043 0302 	orr.w	r3, r3, #2
20009efc:	81a3      	strh	r3, [r4, #12]
20009efe:	f104 0347 	add.w	r3, r4, #71	; 0x47
20009f02:	6123      	str	r3, [r4, #16]
20009f04:	6023      	str	r3, [r4, #0]
20009f06:	2301      	movs	r3, #1
20009f08:	6163      	str	r3, [r4, #20]
20009f0a:	e7ef      	b.n	20009eec <__smakebuf_r+0x84>
20009f0c:	4628      	mov	r0, r5
20009f0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20009f12:	f001 f947 	bl	2000b1a4 <_isatty_r>
20009f16:	2800      	cmp	r0, #0
20009f18:	d0e8      	beq.n	20009eec <__smakebuf_r+0x84>
20009f1a:	89a3      	ldrh	r3, [r4, #12]
20009f1c:	f043 0301 	orr.w	r3, r3, #1
20009f20:	81a3      	strh	r3, [r4, #12]
20009f22:	e7e3      	b.n	20009eec <__smakebuf_r+0x84>
20009f24:	f64a 53c5 	movw	r3, #44485	; 0xadc5
20009f28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20009f2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20009f2e:	429a      	cmp	r2, r3
20009f30:	d1b7      	bne.n	20009ea2 <__smakebuf_r+0x3a>
20009f32:	89a2      	ldrh	r2, [r4, #12]
20009f34:	f44f 6380 	mov.w	r3, #1024	; 0x400
20009f38:	461e      	mov	r6, r3
20009f3a:	6523      	str	r3, [r4, #80]	; 0x50
20009f3c:	ea42 0303 	orr.w	r3, r2, r3
20009f40:	81a3      	strh	r3, [r4, #12]
20009f42:	e7c1      	b.n	20009ec8 <__smakebuf_r+0x60>

20009f44 <memchr>:
20009f44:	f010 0f03 	tst.w	r0, #3
20009f48:	b2c9      	uxtb	r1, r1
20009f4a:	b410      	push	{r4}
20009f4c:	d010      	beq.n	20009f70 <memchr+0x2c>
20009f4e:	2a00      	cmp	r2, #0
20009f50:	d02f      	beq.n	20009fb2 <memchr+0x6e>
20009f52:	7803      	ldrb	r3, [r0, #0]
20009f54:	428b      	cmp	r3, r1
20009f56:	d02a      	beq.n	20009fae <memchr+0x6a>
20009f58:	3a01      	subs	r2, #1
20009f5a:	e005      	b.n	20009f68 <memchr+0x24>
20009f5c:	2a00      	cmp	r2, #0
20009f5e:	d028      	beq.n	20009fb2 <memchr+0x6e>
20009f60:	7803      	ldrb	r3, [r0, #0]
20009f62:	3a01      	subs	r2, #1
20009f64:	428b      	cmp	r3, r1
20009f66:	d022      	beq.n	20009fae <memchr+0x6a>
20009f68:	3001      	adds	r0, #1
20009f6a:	f010 0f03 	tst.w	r0, #3
20009f6e:	d1f5      	bne.n	20009f5c <memchr+0x18>
20009f70:	2a03      	cmp	r2, #3
20009f72:	d911      	bls.n	20009f98 <memchr+0x54>
20009f74:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20009f78:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20009f7c:	6803      	ldr	r3, [r0, #0]
20009f7e:	ea84 0303 	eor.w	r3, r4, r3
20009f82:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20009f86:	ea2c 0303 	bic.w	r3, ip, r3
20009f8a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20009f8e:	d103      	bne.n	20009f98 <memchr+0x54>
20009f90:	3a04      	subs	r2, #4
20009f92:	3004      	adds	r0, #4
20009f94:	2a03      	cmp	r2, #3
20009f96:	d8f1      	bhi.n	20009f7c <memchr+0x38>
20009f98:	b15a      	cbz	r2, 20009fb2 <memchr+0x6e>
20009f9a:	7803      	ldrb	r3, [r0, #0]
20009f9c:	428b      	cmp	r3, r1
20009f9e:	d006      	beq.n	20009fae <memchr+0x6a>
20009fa0:	3a01      	subs	r2, #1
20009fa2:	b132      	cbz	r2, 20009fb2 <memchr+0x6e>
20009fa4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20009fa8:	3a01      	subs	r2, #1
20009faa:	428b      	cmp	r3, r1
20009fac:	d1f9      	bne.n	20009fa2 <memchr+0x5e>
20009fae:	bc10      	pop	{r4}
20009fb0:	4770      	bx	lr
20009fb2:	2000      	movs	r0, #0
20009fb4:	e7fb      	b.n	20009fae <memchr+0x6a>
20009fb6:	bf00      	nop

20009fb8 <memmove>:
20009fb8:	4288      	cmp	r0, r1
20009fba:	468c      	mov	ip, r1
20009fbc:	b470      	push	{r4, r5, r6}
20009fbe:	4605      	mov	r5, r0
20009fc0:	4614      	mov	r4, r2
20009fc2:	d90e      	bls.n	20009fe2 <memmove+0x2a>
20009fc4:	188b      	adds	r3, r1, r2
20009fc6:	4298      	cmp	r0, r3
20009fc8:	d20b      	bcs.n	20009fe2 <memmove+0x2a>
20009fca:	b142      	cbz	r2, 20009fde <memmove+0x26>
20009fcc:	ebc2 0c03 	rsb	ip, r2, r3
20009fd0:	4601      	mov	r1, r0
20009fd2:	1e53      	subs	r3, r2, #1
20009fd4:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009fd8:	54ca      	strb	r2, [r1, r3]
20009fda:	3b01      	subs	r3, #1
20009fdc:	d2fa      	bcs.n	20009fd4 <memmove+0x1c>
20009fde:	bc70      	pop	{r4, r5, r6}
20009fe0:	4770      	bx	lr
20009fe2:	2a0f      	cmp	r2, #15
20009fe4:	d809      	bhi.n	20009ffa <memmove+0x42>
20009fe6:	2c00      	cmp	r4, #0
20009fe8:	d0f9      	beq.n	20009fde <memmove+0x26>
20009fea:	2300      	movs	r3, #0
20009fec:	f81c 2003 	ldrb.w	r2, [ip, r3]
20009ff0:	54ea      	strb	r2, [r5, r3]
20009ff2:	3301      	adds	r3, #1
20009ff4:	42a3      	cmp	r3, r4
20009ff6:	d1f9      	bne.n	20009fec <memmove+0x34>
20009ff8:	e7f1      	b.n	20009fde <memmove+0x26>
20009ffa:	ea41 0300 	orr.w	r3, r1, r0
20009ffe:	f013 0f03 	tst.w	r3, #3
2000a002:	d1f0      	bne.n	20009fe6 <memmove+0x2e>
2000a004:	4694      	mov	ip, r2
2000a006:	460c      	mov	r4, r1
2000a008:	4603      	mov	r3, r0
2000a00a:	6825      	ldr	r5, [r4, #0]
2000a00c:	f1ac 0c10 	sub.w	ip, ip, #16
2000a010:	601d      	str	r5, [r3, #0]
2000a012:	6865      	ldr	r5, [r4, #4]
2000a014:	605d      	str	r5, [r3, #4]
2000a016:	68a5      	ldr	r5, [r4, #8]
2000a018:	609d      	str	r5, [r3, #8]
2000a01a:	68e5      	ldr	r5, [r4, #12]
2000a01c:	3410      	adds	r4, #16
2000a01e:	60dd      	str	r5, [r3, #12]
2000a020:	3310      	adds	r3, #16
2000a022:	f1bc 0f0f 	cmp.w	ip, #15
2000a026:	d8f0      	bhi.n	2000a00a <memmove+0x52>
2000a028:	3a10      	subs	r2, #16
2000a02a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
2000a02e:	f10c 0501 	add.w	r5, ip, #1
2000a032:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000a036:	012d      	lsls	r5, r5, #4
2000a038:	eb02 160c 	add.w	r6, r2, ip, lsl #4
2000a03c:	eb01 0c05 	add.w	ip, r1, r5
2000a040:	1945      	adds	r5, r0, r5
2000a042:	2e03      	cmp	r6, #3
2000a044:	4634      	mov	r4, r6
2000a046:	d9ce      	bls.n	20009fe6 <memmove+0x2e>
2000a048:	2300      	movs	r3, #0
2000a04a:	f85c 2003 	ldr.w	r2, [ip, r3]
2000a04e:	50ea      	str	r2, [r5, r3]
2000a050:	3304      	adds	r3, #4
2000a052:	1af2      	subs	r2, r6, r3
2000a054:	2a03      	cmp	r2, #3
2000a056:	d8f8      	bhi.n	2000a04a <memmove+0x92>
2000a058:	3e04      	subs	r6, #4
2000a05a:	08b3      	lsrs	r3, r6, #2
2000a05c:	1c5a      	adds	r2, r3, #1
2000a05e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
2000a062:	0092      	lsls	r2, r2, #2
2000a064:	4494      	add	ip, r2
2000a066:	eb06 0483 	add.w	r4, r6, r3, lsl #2
2000a06a:	18ad      	adds	r5, r5, r2
2000a06c:	e7bb      	b.n	20009fe6 <memmove+0x2e>
2000a06e:	bf00      	nop

2000a070 <__hi0bits>:
2000a070:	0c02      	lsrs	r2, r0, #16
2000a072:	4603      	mov	r3, r0
2000a074:	0412      	lsls	r2, r2, #16
2000a076:	b1b2      	cbz	r2, 2000a0a6 <__hi0bits+0x36>
2000a078:	2000      	movs	r0, #0
2000a07a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
2000a07e:	d101      	bne.n	2000a084 <__hi0bits+0x14>
2000a080:	3008      	adds	r0, #8
2000a082:	021b      	lsls	r3, r3, #8
2000a084:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
2000a088:	d101      	bne.n	2000a08e <__hi0bits+0x1e>
2000a08a:	3004      	adds	r0, #4
2000a08c:	011b      	lsls	r3, r3, #4
2000a08e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
2000a092:	d101      	bne.n	2000a098 <__hi0bits+0x28>
2000a094:	3002      	adds	r0, #2
2000a096:	009b      	lsls	r3, r3, #2
2000a098:	2b00      	cmp	r3, #0
2000a09a:	db03      	blt.n	2000a0a4 <__hi0bits+0x34>
2000a09c:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
2000a0a0:	d004      	beq.n	2000a0ac <__hi0bits+0x3c>
2000a0a2:	3001      	adds	r0, #1
2000a0a4:	4770      	bx	lr
2000a0a6:	0403      	lsls	r3, r0, #16
2000a0a8:	2010      	movs	r0, #16
2000a0aa:	e7e6      	b.n	2000a07a <__hi0bits+0xa>
2000a0ac:	2020      	movs	r0, #32
2000a0ae:	4770      	bx	lr

2000a0b0 <__lo0bits>:
2000a0b0:	6803      	ldr	r3, [r0, #0]
2000a0b2:	4602      	mov	r2, r0
2000a0b4:	f013 0007 	ands.w	r0, r3, #7
2000a0b8:	d009      	beq.n	2000a0ce <__lo0bits+0x1e>
2000a0ba:	f013 0f01 	tst.w	r3, #1
2000a0be:	d121      	bne.n	2000a104 <__lo0bits+0x54>
2000a0c0:	f013 0f02 	tst.w	r3, #2
2000a0c4:	d122      	bne.n	2000a10c <__lo0bits+0x5c>
2000a0c6:	089b      	lsrs	r3, r3, #2
2000a0c8:	2002      	movs	r0, #2
2000a0ca:	6013      	str	r3, [r2, #0]
2000a0cc:	4770      	bx	lr
2000a0ce:	b299      	uxth	r1, r3
2000a0d0:	b909      	cbnz	r1, 2000a0d6 <__lo0bits+0x26>
2000a0d2:	0c1b      	lsrs	r3, r3, #16
2000a0d4:	2010      	movs	r0, #16
2000a0d6:	f013 0fff 	tst.w	r3, #255	; 0xff
2000a0da:	d101      	bne.n	2000a0e0 <__lo0bits+0x30>
2000a0dc:	3008      	adds	r0, #8
2000a0de:	0a1b      	lsrs	r3, r3, #8
2000a0e0:	f013 0f0f 	tst.w	r3, #15
2000a0e4:	d101      	bne.n	2000a0ea <__lo0bits+0x3a>
2000a0e6:	3004      	adds	r0, #4
2000a0e8:	091b      	lsrs	r3, r3, #4
2000a0ea:	f013 0f03 	tst.w	r3, #3
2000a0ee:	d101      	bne.n	2000a0f4 <__lo0bits+0x44>
2000a0f0:	3002      	adds	r0, #2
2000a0f2:	089b      	lsrs	r3, r3, #2
2000a0f4:	f013 0f01 	tst.w	r3, #1
2000a0f8:	d102      	bne.n	2000a100 <__lo0bits+0x50>
2000a0fa:	085b      	lsrs	r3, r3, #1
2000a0fc:	d004      	beq.n	2000a108 <__lo0bits+0x58>
2000a0fe:	3001      	adds	r0, #1
2000a100:	6013      	str	r3, [r2, #0]
2000a102:	4770      	bx	lr
2000a104:	2000      	movs	r0, #0
2000a106:	4770      	bx	lr
2000a108:	2020      	movs	r0, #32
2000a10a:	4770      	bx	lr
2000a10c:	085b      	lsrs	r3, r3, #1
2000a10e:	2001      	movs	r0, #1
2000a110:	6013      	str	r3, [r2, #0]
2000a112:	4770      	bx	lr

2000a114 <__mcmp>:
2000a114:	4603      	mov	r3, r0
2000a116:	690a      	ldr	r2, [r1, #16]
2000a118:	6900      	ldr	r0, [r0, #16]
2000a11a:	b410      	push	{r4}
2000a11c:	1a80      	subs	r0, r0, r2
2000a11e:	d111      	bne.n	2000a144 <__mcmp+0x30>
2000a120:	3204      	adds	r2, #4
2000a122:	f103 0c14 	add.w	ip, r3, #20
2000a126:	0092      	lsls	r2, r2, #2
2000a128:	189b      	adds	r3, r3, r2
2000a12a:	1889      	adds	r1, r1, r2
2000a12c:	3104      	adds	r1, #4
2000a12e:	3304      	adds	r3, #4
2000a130:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000a134:	3b04      	subs	r3, #4
2000a136:	f851 2c04 	ldr.w	r2, [r1, #-4]
2000a13a:	3904      	subs	r1, #4
2000a13c:	4294      	cmp	r4, r2
2000a13e:	d103      	bne.n	2000a148 <__mcmp+0x34>
2000a140:	459c      	cmp	ip, r3
2000a142:	d3f5      	bcc.n	2000a130 <__mcmp+0x1c>
2000a144:	bc10      	pop	{r4}
2000a146:	4770      	bx	lr
2000a148:	bf38      	it	cc
2000a14a:	f04f 30ff 	movcc.w	r0, #4294967295
2000a14e:	d3f9      	bcc.n	2000a144 <__mcmp+0x30>
2000a150:	2001      	movs	r0, #1
2000a152:	e7f7      	b.n	2000a144 <__mcmp+0x30>

2000a154 <__ulp>:
2000a154:	f240 0300 	movw	r3, #0
2000a158:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
2000a15c:	ea01 0303 	and.w	r3, r1, r3
2000a160:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
2000a164:	2b00      	cmp	r3, #0
2000a166:	dd02      	ble.n	2000a16e <__ulp+0x1a>
2000a168:	4619      	mov	r1, r3
2000a16a:	2000      	movs	r0, #0
2000a16c:	4770      	bx	lr
2000a16e:	425b      	negs	r3, r3
2000a170:	151b      	asrs	r3, r3, #20
2000a172:	2b13      	cmp	r3, #19
2000a174:	dd0e      	ble.n	2000a194 <__ulp+0x40>
2000a176:	3b14      	subs	r3, #20
2000a178:	2b1e      	cmp	r3, #30
2000a17a:	dd03      	ble.n	2000a184 <__ulp+0x30>
2000a17c:	2301      	movs	r3, #1
2000a17e:	2100      	movs	r1, #0
2000a180:	4618      	mov	r0, r3
2000a182:	4770      	bx	lr
2000a184:	2201      	movs	r2, #1
2000a186:	f1c3 031f 	rsb	r3, r3, #31
2000a18a:	2100      	movs	r1, #0
2000a18c:	fa12 f303 	lsls.w	r3, r2, r3
2000a190:	4618      	mov	r0, r3
2000a192:	4770      	bx	lr
2000a194:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000a198:	2000      	movs	r0, #0
2000a19a:	fa52 f103 	asrs.w	r1, r2, r3
2000a19e:	4770      	bx	lr

2000a1a0 <__b2d>:
2000a1a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a1a4:	6904      	ldr	r4, [r0, #16]
2000a1a6:	f100 0614 	add.w	r6, r0, #20
2000a1aa:	460f      	mov	r7, r1
2000a1ac:	3404      	adds	r4, #4
2000a1ae:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
2000a1b2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a1b6:	46a0      	mov	r8, r4
2000a1b8:	4628      	mov	r0, r5
2000a1ba:	f7ff ff59 	bl	2000a070 <__hi0bits>
2000a1be:	280a      	cmp	r0, #10
2000a1c0:	f1c0 0320 	rsb	r3, r0, #32
2000a1c4:	603b      	str	r3, [r7, #0]
2000a1c6:	dc14      	bgt.n	2000a1f2 <__b2d+0x52>
2000a1c8:	42a6      	cmp	r6, r4
2000a1ca:	f1c0 030b 	rsb	r3, r0, #11
2000a1ce:	d237      	bcs.n	2000a240 <__b2d+0xa0>
2000a1d0:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a1d4:	40d9      	lsrs	r1, r3
2000a1d6:	fa25 fc03 	lsr.w	ip, r5, r3
2000a1da:	3015      	adds	r0, #21
2000a1dc:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
2000a1e0:	4085      	lsls	r5, r0
2000a1e2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000a1e6:	ea41 0205 	orr.w	r2, r1, r5
2000a1ea:	4610      	mov	r0, r2
2000a1ec:	4619      	mov	r1, r3
2000a1ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a1f2:	42a6      	cmp	r6, r4
2000a1f4:	d320      	bcc.n	2000a238 <__b2d+0x98>
2000a1f6:	2100      	movs	r1, #0
2000a1f8:	380b      	subs	r0, #11
2000a1fa:	bf02      	ittt	eq
2000a1fc:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
2000a200:	460a      	moveq	r2, r1
2000a202:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000a206:	d0f0      	beq.n	2000a1ea <__b2d+0x4a>
2000a208:	42b4      	cmp	r4, r6
2000a20a:	f1c0 0320 	rsb	r3, r0, #32
2000a20e:	d919      	bls.n	2000a244 <__b2d+0xa4>
2000a210:	f854 4c04 	ldr.w	r4, [r4, #-4]
2000a214:	40dc      	lsrs	r4, r3
2000a216:	4085      	lsls	r5, r0
2000a218:	fa21 fc03 	lsr.w	ip, r1, r3
2000a21c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
2000a220:	fa11 f000 	lsls.w	r0, r1, r0
2000a224:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
2000a228:	ea44 0200 	orr.w	r2, r4, r0
2000a22c:	ea45 030c 	orr.w	r3, r5, ip
2000a230:	4610      	mov	r0, r2
2000a232:	4619      	mov	r1, r3
2000a234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a238:	f854 1c04 	ldr.w	r1, [r4, #-4]
2000a23c:	3c04      	subs	r4, #4
2000a23e:	e7db      	b.n	2000a1f8 <__b2d+0x58>
2000a240:	2100      	movs	r1, #0
2000a242:	e7c8      	b.n	2000a1d6 <__b2d+0x36>
2000a244:	2400      	movs	r4, #0
2000a246:	e7e6      	b.n	2000a216 <__b2d+0x76>

2000a248 <__ratio>:
2000a248:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
2000a24c:	b083      	sub	sp, #12
2000a24e:	460e      	mov	r6, r1
2000a250:	a901      	add	r1, sp, #4
2000a252:	4607      	mov	r7, r0
2000a254:	f7ff ffa4 	bl	2000a1a0 <__b2d>
2000a258:	460d      	mov	r5, r1
2000a25a:	4604      	mov	r4, r0
2000a25c:	4669      	mov	r1, sp
2000a25e:	4630      	mov	r0, r6
2000a260:	f7ff ff9e 	bl	2000a1a0 <__b2d>
2000a264:	f8dd c004 	ldr.w	ip, [sp, #4]
2000a268:	46a9      	mov	r9, r5
2000a26a:	46a0      	mov	r8, r4
2000a26c:	460b      	mov	r3, r1
2000a26e:	4602      	mov	r2, r0
2000a270:	6931      	ldr	r1, [r6, #16]
2000a272:	4616      	mov	r6, r2
2000a274:	6938      	ldr	r0, [r7, #16]
2000a276:	461f      	mov	r7, r3
2000a278:	1a40      	subs	r0, r0, r1
2000a27a:	9900      	ldr	r1, [sp, #0]
2000a27c:	ebc1 010c 	rsb	r1, r1, ip
2000a280:	eb01 1140 	add.w	r1, r1, r0, lsl #5
2000a284:	2900      	cmp	r1, #0
2000a286:	bfc9      	itett	gt
2000a288:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
2000a28c:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
2000a290:	4624      	movgt	r4, r4
2000a292:	464d      	movgt	r5, r9
2000a294:	bfdc      	itt	le
2000a296:	4612      	movle	r2, r2
2000a298:	463b      	movle	r3, r7
2000a29a:	4620      	mov	r0, r4
2000a29c:	4629      	mov	r1, r5
2000a29e:	f7f9 ffff 	bl	200042a0 <__aeabi_ddiv>
2000a2a2:	b003      	add	sp, #12
2000a2a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

2000a2a8 <_mprec_log10>:
2000a2a8:	2817      	cmp	r0, #23
2000a2aa:	b510      	push	{r4, lr}
2000a2ac:	4604      	mov	r4, r0
2000a2ae:	dd0e      	ble.n	2000a2ce <_mprec_log10+0x26>
2000a2b0:	f240 0100 	movw	r1, #0
2000a2b4:	2000      	movs	r0, #0
2000a2b6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000a2ba:	f240 0300 	movw	r3, #0
2000a2be:	2200      	movs	r2, #0
2000a2c0:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000a2c4:	f7f9 fec2 	bl	2000404c <__aeabi_dmul>
2000a2c8:	3c01      	subs	r4, #1
2000a2ca:	d1f6      	bne.n	2000a2ba <_mprec_log10+0x12>
2000a2cc:	bd10      	pop	{r4, pc}
2000a2ce:	f24c 33b8 	movw	r3, #50104	; 0xc3b8
2000a2d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000a2d6:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000a2da:	e9d3 0100 	ldrd	r0, r1, [r3]
2000a2de:	bd10      	pop	{r4, pc}

2000a2e0 <__copybits>:
2000a2e0:	6913      	ldr	r3, [r2, #16]
2000a2e2:	3901      	subs	r1, #1
2000a2e4:	f102 0c14 	add.w	ip, r2, #20
2000a2e8:	b410      	push	{r4}
2000a2ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
2000a2ee:	114c      	asrs	r4, r1, #5
2000a2f0:	3214      	adds	r2, #20
2000a2f2:	3401      	adds	r4, #1
2000a2f4:	4594      	cmp	ip, r2
2000a2f6:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000a2fa:	d20f      	bcs.n	2000a31c <__copybits+0x3c>
2000a2fc:	2300      	movs	r3, #0
2000a2fe:	f85c 1003 	ldr.w	r1, [ip, r3]
2000a302:	50c1      	str	r1, [r0, r3]
2000a304:	3304      	adds	r3, #4
2000a306:	eb03 010c 	add.w	r1, r3, ip
2000a30a:	428a      	cmp	r2, r1
2000a30c:	d8f7      	bhi.n	2000a2fe <__copybits+0x1e>
2000a30e:	ea6f 0c0c 	mvn.w	ip, ip
2000a312:	4462      	add	r2, ip
2000a314:	f022 0203 	bic.w	r2, r2, #3
2000a318:	3204      	adds	r2, #4
2000a31a:	1880      	adds	r0, r0, r2
2000a31c:	4284      	cmp	r4, r0
2000a31e:	d904      	bls.n	2000a32a <__copybits+0x4a>
2000a320:	2300      	movs	r3, #0
2000a322:	f840 3b04 	str.w	r3, [r0], #4
2000a326:	4284      	cmp	r4, r0
2000a328:	d8fb      	bhi.n	2000a322 <__copybits+0x42>
2000a32a:	bc10      	pop	{r4}
2000a32c:	4770      	bx	lr
2000a32e:	bf00      	nop

2000a330 <__any_on>:
2000a330:	6902      	ldr	r2, [r0, #16]
2000a332:	114b      	asrs	r3, r1, #5
2000a334:	429a      	cmp	r2, r3
2000a336:	db10      	blt.n	2000a35a <__any_on+0x2a>
2000a338:	dd0e      	ble.n	2000a358 <__any_on+0x28>
2000a33a:	f011 011f 	ands.w	r1, r1, #31
2000a33e:	d00b      	beq.n	2000a358 <__any_on+0x28>
2000a340:	461a      	mov	r2, r3
2000a342:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000a346:	695b      	ldr	r3, [r3, #20]
2000a348:	fa23 fc01 	lsr.w	ip, r3, r1
2000a34c:	fa0c f101 	lsl.w	r1, ip, r1
2000a350:	4299      	cmp	r1, r3
2000a352:	d002      	beq.n	2000a35a <__any_on+0x2a>
2000a354:	2001      	movs	r0, #1
2000a356:	4770      	bx	lr
2000a358:	461a      	mov	r2, r3
2000a35a:	3204      	adds	r2, #4
2000a35c:	f100 0114 	add.w	r1, r0, #20
2000a360:	eb00 0382 	add.w	r3, r0, r2, lsl #2
2000a364:	f103 0c04 	add.w	ip, r3, #4
2000a368:	4561      	cmp	r1, ip
2000a36a:	d20b      	bcs.n	2000a384 <__any_on+0x54>
2000a36c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
2000a370:	2a00      	cmp	r2, #0
2000a372:	d1ef      	bne.n	2000a354 <__any_on+0x24>
2000a374:	4299      	cmp	r1, r3
2000a376:	d205      	bcs.n	2000a384 <__any_on+0x54>
2000a378:	f853 2d04 	ldr.w	r2, [r3, #-4]!
2000a37c:	2a00      	cmp	r2, #0
2000a37e:	d1e9      	bne.n	2000a354 <__any_on+0x24>
2000a380:	4299      	cmp	r1, r3
2000a382:	d3f9      	bcc.n	2000a378 <__any_on+0x48>
2000a384:	2000      	movs	r0, #0
2000a386:	4770      	bx	lr

2000a388 <_Bfree>:
2000a388:	b530      	push	{r4, r5, lr}
2000a38a:	6a45      	ldr	r5, [r0, #36]	; 0x24
2000a38c:	b083      	sub	sp, #12
2000a38e:	4604      	mov	r4, r0
2000a390:	b155      	cbz	r5, 2000a3a8 <_Bfree+0x20>
2000a392:	b139      	cbz	r1, 2000a3a4 <_Bfree+0x1c>
2000a394:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000a396:	684a      	ldr	r2, [r1, #4]
2000a398:	68db      	ldr	r3, [r3, #12]
2000a39a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
2000a39e:	6008      	str	r0, [r1, #0]
2000a3a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000a3a4:	b003      	add	sp, #12
2000a3a6:	bd30      	pop	{r4, r5, pc}
2000a3a8:	2010      	movs	r0, #16
2000a3aa:	9101      	str	r1, [sp, #4]
2000a3ac:	f7fa fb7e 	bl	20004aac <malloc>
2000a3b0:	9901      	ldr	r1, [sp, #4]
2000a3b2:	6260      	str	r0, [r4, #36]	; 0x24
2000a3b4:	60c5      	str	r5, [r0, #12]
2000a3b6:	6045      	str	r5, [r0, #4]
2000a3b8:	6085      	str	r5, [r0, #8]
2000a3ba:	6005      	str	r5, [r0, #0]
2000a3bc:	e7e9      	b.n	2000a392 <_Bfree+0xa>
2000a3be:	bf00      	nop

2000a3c0 <_Balloc>:
2000a3c0:	b570      	push	{r4, r5, r6, lr}
2000a3c2:	6a44      	ldr	r4, [r0, #36]	; 0x24
2000a3c4:	4606      	mov	r6, r0
2000a3c6:	460d      	mov	r5, r1
2000a3c8:	b164      	cbz	r4, 2000a3e4 <_Balloc+0x24>
2000a3ca:	68e2      	ldr	r2, [r4, #12]
2000a3cc:	b1a2      	cbz	r2, 2000a3f8 <_Balloc+0x38>
2000a3ce:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
2000a3d2:	b1eb      	cbz	r3, 2000a410 <_Balloc+0x50>
2000a3d4:	6819      	ldr	r1, [r3, #0]
2000a3d6:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000a3da:	2200      	movs	r2, #0
2000a3dc:	60da      	str	r2, [r3, #12]
2000a3de:	611a      	str	r2, [r3, #16]
2000a3e0:	4618      	mov	r0, r3
2000a3e2:	bd70      	pop	{r4, r5, r6, pc}
2000a3e4:	2010      	movs	r0, #16
2000a3e6:	f7fa fb61 	bl	20004aac <malloc>
2000a3ea:	2300      	movs	r3, #0
2000a3ec:	4604      	mov	r4, r0
2000a3ee:	6270      	str	r0, [r6, #36]	; 0x24
2000a3f0:	60c3      	str	r3, [r0, #12]
2000a3f2:	6043      	str	r3, [r0, #4]
2000a3f4:	6083      	str	r3, [r0, #8]
2000a3f6:	6003      	str	r3, [r0, #0]
2000a3f8:	2210      	movs	r2, #16
2000a3fa:	4630      	mov	r0, r6
2000a3fc:	2104      	movs	r1, #4
2000a3fe:	f000 fe13 	bl	2000b028 <_calloc_r>
2000a402:	6a73      	ldr	r3, [r6, #36]	; 0x24
2000a404:	60e0      	str	r0, [r4, #12]
2000a406:	68da      	ldr	r2, [r3, #12]
2000a408:	2a00      	cmp	r2, #0
2000a40a:	d1e0      	bne.n	2000a3ce <_Balloc+0xe>
2000a40c:	4613      	mov	r3, r2
2000a40e:	e7e7      	b.n	2000a3e0 <_Balloc+0x20>
2000a410:	2401      	movs	r4, #1
2000a412:	4630      	mov	r0, r6
2000a414:	4621      	mov	r1, r4
2000a416:	40ac      	lsls	r4, r5
2000a418:	1d62      	adds	r2, r4, #5
2000a41a:	0092      	lsls	r2, r2, #2
2000a41c:	f000 fe04 	bl	2000b028 <_calloc_r>
2000a420:	4603      	mov	r3, r0
2000a422:	2800      	cmp	r0, #0
2000a424:	d0dc      	beq.n	2000a3e0 <_Balloc+0x20>
2000a426:	6045      	str	r5, [r0, #4]
2000a428:	6084      	str	r4, [r0, #8]
2000a42a:	e7d6      	b.n	2000a3da <_Balloc+0x1a>

2000a42c <__d2b>:
2000a42c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a430:	b083      	sub	sp, #12
2000a432:	2101      	movs	r1, #1
2000a434:	461d      	mov	r5, r3
2000a436:	4614      	mov	r4, r2
2000a438:	9f0a      	ldr	r7, [sp, #40]	; 0x28
2000a43a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
2000a43c:	f7ff ffc0 	bl	2000a3c0 <_Balloc>
2000a440:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
2000a444:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
2000a448:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000a44c:	4615      	mov	r5, r2
2000a44e:	ea5f 5a12 	movs.w	sl, r2, lsr #20
2000a452:	9300      	str	r3, [sp, #0]
2000a454:	bf1c      	itt	ne
2000a456:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
2000a45a:	9300      	strne	r3, [sp, #0]
2000a45c:	4680      	mov	r8, r0
2000a45e:	2c00      	cmp	r4, #0
2000a460:	d023      	beq.n	2000a4aa <__d2b+0x7e>
2000a462:	a802      	add	r0, sp, #8
2000a464:	f840 4d04 	str.w	r4, [r0, #-4]!
2000a468:	f7ff fe22 	bl	2000a0b0 <__lo0bits>
2000a46c:	4603      	mov	r3, r0
2000a46e:	2800      	cmp	r0, #0
2000a470:	d137      	bne.n	2000a4e2 <__d2b+0xb6>
2000a472:	9901      	ldr	r1, [sp, #4]
2000a474:	9a00      	ldr	r2, [sp, #0]
2000a476:	f8c8 1014 	str.w	r1, [r8, #20]
2000a47a:	2a00      	cmp	r2, #0
2000a47c:	bf14      	ite	ne
2000a47e:	2402      	movne	r4, #2
2000a480:	2401      	moveq	r4, #1
2000a482:	f8c8 2018 	str.w	r2, [r8, #24]
2000a486:	f8c8 4010 	str.w	r4, [r8, #16]
2000a48a:	f1ba 0f00 	cmp.w	sl, #0
2000a48e:	d01b      	beq.n	2000a4c8 <__d2b+0x9c>
2000a490:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
2000a494:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000a498:	f1aa 0a03 	sub.w	sl, sl, #3
2000a49c:	4453      	add	r3, sl
2000a49e:	603b      	str	r3, [r7, #0]
2000a4a0:	6032      	str	r2, [r6, #0]
2000a4a2:	4640      	mov	r0, r8
2000a4a4:	b003      	add	sp, #12
2000a4a6:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a4aa:	4668      	mov	r0, sp
2000a4ac:	f7ff fe00 	bl	2000a0b0 <__lo0bits>
2000a4b0:	2301      	movs	r3, #1
2000a4b2:	461c      	mov	r4, r3
2000a4b4:	f8c8 3010 	str.w	r3, [r8, #16]
2000a4b8:	9b00      	ldr	r3, [sp, #0]
2000a4ba:	f8c8 3014 	str.w	r3, [r8, #20]
2000a4be:	f100 0320 	add.w	r3, r0, #32
2000a4c2:	f1ba 0f00 	cmp.w	sl, #0
2000a4c6:	d1e3      	bne.n	2000a490 <__d2b+0x64>
2000a4c8:	eb08 0284 	add.w	r2, r8, r4, lsl #2
2000a4cc:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
2000a4d0:	3b02      	subs	r3, #2
2000a4d2:	603b      	str	r3, [r7, #0]
2000a4d4:	6910      	ldr	r0, [r2, #16]
2000a4d6:	f7ff fdcb 	bl	2000a070 <__hi0bits>
2000a4da:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
2000a4de:	6030      	str	r0, [r6, #0]
2000a4e0:	e7df      	b.n	2000a4a2 <__d2b+0x76>
2000a4e2:	9a00      	ldr	r2, [sp, #0]
2000a4e4:	f1c0 0120 	rsb	r1, r0, #32
2000a4e8:	fa12 f101 	lsls.w	r1, r2, r1
2000a4ec:	40c2      	lsrs	r2, r0
2000a4ee:	9801      	ldr	r0, [sp, #4]
2000a4f0:	4301      	orrs	r1, r0
2000a4f2:	f8c8 1014 	str.w	r1, [r8, #20]
2000a4f6:	9200      	str	r2, [sp, #0]
2000a4f8:	e7bf      	b.n	2000a47a <__d2b+0x4e>
2000a4fa:	bf00      	nop

2000a4fc <__mdiff>:
2000a4fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a500:	6913      	ldr	r3, [r2, #16]
2000a502:	690f      	ldr	r7, [r1, #16]
2000a504:	460c      	mov	r4, r1
2000a506:	4615      	mov	r5, r2
2000a508:	1aff      	subs	r7, r7, r3
2000a50a:	2f00      	cmp	r7, #0
2000a50c:	d04f      	beq.n	2000a5ae <__mdiff+0xb2>
2000a50e:	db6a      	blt.n	2000a5e6 <__mdiff+0xea>
2000a510:	2700      	movs	r7, #0
2000a512:	f101 0614 	add.w	r6, r1, #20
2000a516:	6861      	ldr	r1, [r4, #4]
2000a518:	f7ff ff52 	bl	2000a3c0 <_Balloc>
2000a51c:	f8d5 8010 	ldr.w	r8, [r5, #16]
2000a520:	f8d4 c010 	ldr.w	ip, [r4, #16]
2000a524:	f105 0114 	add.w	r1, r5, #20
2000a528:	2200      	movs	r2, #0
2000a52a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
2000a52e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
2000a532:	f105 0814 	add.w	r8, r5, #20
2000a536:	3414      	adds	r4, #20
2000a538:	f100 0314 	add.w	r3, r0, #20
2000a53c:	60c7      	str	r7, [r0, #12]
2000a53e:	f851 7b04 	ldr.w	r7, [r1], #4
2000a542:	f856 5b04 	ldr.w	r5, [r6], #4
2000a546:	46bb      	mov	fp, r7
2000a548:	fa1f fa87 	uxth.w	sl, r7
2000a54c:	0c3f      	lsrs	r7, r7, #16
2000a54e:	fa1f f985 	uxth.w	r9, r5
2000a552:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
2000a556:	ebca 0a09 	rsb	sl, sl, r9
2000a55a:	4452      	add	r2, sl
2000a55c:	eb07 4722 	add.w	r7, r7, r2, asr #16
2000a560:	b292      	uxth	r2, r2
2000a562:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000a566:	f843 2b04 	str.w	r2, [r3], #4
2000a56a:	143a      	asrs	r2, r7, #16
2000a56c:	4588      	cmp	r8, r1
2000a56e:	d8e6      	bhi.n	2000a53e <__mdiff+0x42>
2000a570:	42a6      	cmp	r6, r4
2000a572:	d20e      	bcs.n	2000a592 <__mdiff+0x96>
2000a574:	f856 1b04 	ldr.w	r1, [r6], #4
2000a578:	b28d      	uxth	r5, r1
2000a57a:	0c09      	lsrs	r1, r1, #16
2000a57c:	1952      	adds	r2, r2, r5
2000a57e:	eb01 4122 	add.w	r1, r1, r2, asr #16
2000a582:	b292      	uxth	r2, r2
2000a584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000a588:	f843 2b04 	str.w	r2, [r3], #4
2000a58c:	140a      	asrs	r2, r1, #16
2000a58e:	42b4      	cmp	r4, r6
2000a590:	d8f0      	bhi.n	2000a574 <__mdiff+0x78>
2000a592:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000a596:	b932      	cbnz	r2, 2000a5a6 <__mdiff+0xaa>
2000a598:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a59c:	f10c 3cff 	add.w	ip, ip, #4294967295
2000a5a0:	3b04      	subs	r3, #4
2000a5a2:	2a00      	cmp	r2, #0
2000a5a4:	d0f8      	beq.n	2000a598 <__mdiff+0x9c>
2000a5a6:	f8c0 c010 	str.w	ip, [r0, #16]
2000a5aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a5ae:	3304      	adds	r3, #4
2000a5b0:	f101 0614 	add.w	r6, r1, #20
2000a5b4:	009b      	lsls	r3, r3, #2
2000a5b6:	18d2      	adds	r2, r2, r3
2000a5b8:	18cb      	adds	r3, r1, r3
2000a5ba:	3304      	adds	r3, #4
2000a5bc:	3204      	adds	r2, #4
2000a5be:	f853 cc04 	ldr.w	ip, [r3, #-4]
2000a5c2:	3b04      	subs	r3, #4
2000a5c4:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000a5c8:	3a04      	subs	r2, #4
2000a5ca:	458c      	cmp	ip, r1
2000a5cc:	d10a      	bne.n	2000a5e4 <__mdiff+0xe8>
2000a5ce:	429e      	cmp	r6, r3
2000a5d0:	d3f5      	bcc.n	2000a5be <__mdiff+0xc2>
2000a5d2:	2100      	movs	r1, #0
2000a5d4:	f7ff fef4 	bl	2000a3c0 <_Balloc>
2000a5d8:	2301      	movs	r3, #1
2000a5da:	6103      	str	r3, [r0, #16]
2000a5dc:	2300      	movs	r3, #0
2000a5de:	6143      	str	r3, [r0, #20]
2000a5e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a5e4:	d297      	bcs.n	2000a516 <__mdiff+0x1a>
2000a5e6:	4623      	mov	r3, r4
2000a5e8:	462c      	mov	r4, r5
2000a5ea:	2701      	movs	r7, #1
2000a5ec:	461d      	mov	r5, r3
2000a5ee:	f104 0614 	add.w	r6, r4, #20
2000a5f2:	e790      	b.n	2000a516 <__mdiff+0x1a>

2000a5f4 <__lshift>:
2000a5f4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a5f8:	690d      	ldr	r5, [r1, #16]
2000a5fa:	688b      	ldr	r3, [r1, #8]
2000a5fc:	1156      	asrs	r6, r2, #5
2000a5fe:	3501      	adds	r5, #1
2000a600:	460c      	mov	r4, r1
2000a602:	19ad      	adds	r5, r5, r6
2000a604:	4690      	mov	r8, r2
2000a606:	429d      	cmp	r5, r3
2000a608:	4682      	mov	sl, r0
2000a60a:	6849      	ldr	r1, [r1, #4]
2000a60c:	dd03      	ble.n	2000a616 <__lshift+0x22>
2000a60e:	005b      	lsls	r3, r3, #1
2000a610:	3101      	adds	r1, #1
2000a612:	429d      	cmp	r5, r3
2000a614:	dcfb      	bgt.n	2000a60e <__lshift+0x1a>
2000a616:	4650      	mov	r0, sl
2000a618:	f7ff fed2 	bl	2000a3c0 <_Balloc>
2000a61c:	2e00      	cmp	r6, #0
2000a61e:	4607      	mov	r7, r0
2000a620:	f100 0214 	add.w	r2, r0, #20
2000a624:	dd0a      	ble.n	2000a63c <__lshift+0x48>
2000a626:	2300      	movs	r3, #0
2000a628:	4619      	mov	r1, r3
2000a62a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
2000a62e:	3301      	adds	r3, #1
2000a630:	42b3      	cmp	r3, r6
2000a632:	d1fa      	bne.n	2000a62a <__lshift+0x36>
2000a634:	eb07 0383 	add.w	r3, r7, r3, lsl #2
2000a638:	f103 0214 	add.w	r2, r3, #20
2000a63c:	6920      	ldr	r0, [r4, #16]
2000a63e:	f104 0314 	add.w	r3, r4, #20
2000a642:	eb04 0080 	add.w	r0, r4, r0, lsl #2
2000a646:	3014      	adds	r0, #20
2000a648:	f018 081f 	ands.w	r8, r8, #31
2000a64c:	d01b      	beq.n	2000a686 <__lshift+0x92>
2000a64e:	f1c8 0e20 	rsb	lr, r8, #32
2000a652:	2100      	movs	r1, #0
2000a654:	681e      	ldr	r6, [r3, #0]
2000a656:	fa06 fc08 	lsl.w	ip, r6, r8
2000a65a:	ea41 010c 	orr.w	r1, r1, ip
2000a65e:	f842 1b04 	str.w	r1, [r2], #4
2000a662:	f853 1b04 	ldr.w	r1, [r3], #4
2000a666:	4298      	cmp	r0, r3
2000a668:	fa21 f10e 	lsr.w	r1, r1, lr
2000a66c:	d8f2      	bhi.n	2000a654 <__lshift+0x60>
2000a66e:	6011      	str	r1, [r2, #0]
2000a670:	b101      	cbz	r1, 2000a674 <__lshift+0x80>
2000a672:	3501      	adds	r5, #1
2000a674:	4650      	mov	r0, sl
2000a676:	3d01      	subs	r5, #1
2000a678:	4621      	mov	r1, r4
2000a67a:	613d      	str	r5, [r7, #16]
2000a67c:	f7ff fe84 	bl	2000a388 <_Bfree>
2000a680:	4638      	mov	r0, r7
2000a682:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a686:	f853 1008 	ldr.w	r1, [r3, r8]
2000a68a:	f842 1008 	str.w	r1, [r2, r8]
2000a68e:	f108 0804 	add.w	r8, r8, #4
2000a692:	eb08 0103 	add.w	r1, r8, r3
2000a696:	4288      	cmp	r0, r1
2000a698:	d9ec      	bls.n	2000a674 <__lshift+0x80>
2000a69a:	f853 1008 	ldr.w	r1, [r3, r8]
2000a69e:	f842 1008 	str.w	r1, [r2, r8]
2000a6a2:	f108 0804 	add.w	r8, r8, #4
2000a6a6:	eb08 0103 	add.w	r1, r8, r3
2000a6aa:	4288      	cmp	r0, r1
2000a6ac:	d8eb      	bhi.n	2000a686 <__lshift+0x92>
2000a6ae:	e7e1      	b.n	2000a674 <__lshift+0x80>

2000a6b0 <__multiply>:
2000a6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a6b4:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000a6b8:	6917      	ldr	r7, [r2, #16]
2000a6ba:	460d      	mov	r5, r1
2000a6bc:	4616      	mov	r6, r2
2000a6be:	b087      	sub	sp, #28
2000a6c0:	45b8      	cmp	r8, r7
2000a6c2:	bfb5      	itete	lt
2000a6c4:	4615      	movlt	r5, r2
2000a6c6:	463b      	movge	r3, r7
2000a6c8:	460b      	movlt	r3, r1
2000a6ca:	4647      	movge	r7, r8
2000a6cc:	bfb4      	ite	lt
2000a6ce:	461e      	movlt	r6, r3
2000a6d0:	4698      	movge	r8, r3
2000a6d2:	68ab      	ldr	r3, [r5, #8]
2000a6d4:	eb08 0407 	add.w	r4, r8, r7
2000a6d8:	6869      	ldr	r1, [r5, #4]
2000a6da:	429c      	cmp	r4, r3
2000a6dc:	bfc8      	it	gt
2000a6de:	3101      	addgt	r1, #1
2000a6e0:	f7ff fe6e 	bl	2000a3c0 <_Balloc>
2000a6e4:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000a6e8:	f100 0b14 	add.w	fp, r0, #20
2000a6ec:	3314      	adds	r3, #20
2000a6ee:	9003      	str	r0, [sp, #12]
2000a6f0:	459b      	cmp	fp, r3
2000a6f2:	9304      	str	r3, [sp, #16]
2000a6f4:	d206      	bcs.n	2000a704 <__multiply+0x54>
2000a6f6:	9904      	ldr	r1, [sp, #16]
2000a6f8:	465b      	mov	r3, fp
2000a6fa:	2200      	movs	r2, #0
2000a6fc:	f843 2b04 	str.w	r2, [r3], #4
2000a700:	4299      	cmp	r1, r3
2000a702:	d8fb      	bhi.n	2000a6fc <__multiply+0x4c>
2000a704:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000a708:	f106 0914 	add.w	r9, r6, #20
2000a70c:	f108 0814 	add.w	r8, r8, #20
2000a710:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
2000a714:	3514      	adds	r5, #20
2000a716:	45c1      	cmp	r9, r8
2000a718:	f8cd 8004 	str.w	r8, [sp, #4]
2000a71c:	f10c 0c14 	add.w	ip, ip, #20
2000a720:	9502      	str	r5, [sp, #8]
2000a722:	d24b      	bcs.n	2000a7bc <__multiply+0x10c>
2000a724:	f04f 0a00 	mov.w	sl, #0
2000a728:	9405      	str	r4, [sp, #20]
2000a72a:	f859 400a 	ldr.w	r4, [r9, sl]
2000a72e:	eb0a 080b 	add.w	r8, sl, fp
2000a732:	b2a0      	uxth	r0, r4
2000a734:	b1d8      	cbz	r0, 2000a76e <__multiply+0xbe>
2000a736:	9a02      	ldr	r2, [sp, #8]
2000a738:	4643      	mov	r3, r8
2000a73a:	2400      	movs	r4, #0
2000a73c:	f852 5b04 	ldr.w	r5, [r2], #4
2000a740:	6819      	ldr	r1, [r3, #0]
2000a742:	b2af      	uxth	r7, r5
2000a744:	0c2d      	lsrs	r5, r5, #16
2000a746:	b28e      	uxth	r6, r1
2000a748:	0c09      	lsrs	r1, r1, #16
2000a74a:	fb00 6607 	mla	r6, r0, r7, r6
2000a74e:	fb00 1105 	mla	r1, r0, r5, r1
2000a752:	1936      	adds	r6, r6, r4
2000a754:	eb01 4116 	add.w	r1, r1, r6, lsr #16
2000a758:	b2b6      	uxth	r6, r6
2000a75a:	0c0c      	lsrs	r4, r1, #16
2000a75c:	4594      	cmp	ip, r2
2000a75e:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
2000a762:	f843 6b04 	str.w	r6, [r3], #4
2000a766:	d8e9      	bhi.n	2000a73c <__multiply+0x8c>
2000a768:	601c      	str	r4, [r3, #0]
2000a76a:	f859 400a 	ldr.w	r4, [r9, sl]
2000a76e:	0c24      	lsrs	r4, r4, #16
2000a770:	d01c      	beq.n	2000a7ac <__multiply+0xfc>
2000a772:	f85b 200a 	ldr.w	r2, [fp, sl]
2000a776:	4641      	mov	r1, r8
2000a778:	9b02      	ldr	r3, [sp, #8]
2000a77a:	2500      	movs	r5, #0
2000a77c:	4610      	mov	r0, r2
2000a77e:	881e      	ldrh	r6, [r3, #0]
2000a780:	b297      	uxth	r7, r2
2000a782:	fb06 5504 	mla	r5, r6, r4, r5
2000a786:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000a78a:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
2000a78e:	600f      	str	r7, [r1, #0]
2000a790:	f851 0f04 	ldr.w	r0, [r1, #4]!
2000a794:	f853 2b04 	ldr.w	r2, [r3], #4
2000a798:	b286      	uxth	r6, r0
2000a79a:	0c12      	lsrs	r2, r2, #16
2000a79c:	fb02 6204 	mla	r2, r2, r4, r6
2000a7a0:	eb02 4215 	add.w	r2, r2, r5, lsr #16
2000a7a4:	0c15      	lsrs	r5, r2, #16
2000a7a6:	459c      	cmp	ip, r3
2000a7a8:	d8e9      	bhi.n	2000a77e <__multiply+0xce>
2000a7aa:	600a      	str	r2, [r1, #0]
2000a7ac:	f10a 0a04 	add.w	sl, sl, #4
2000a7b0:	9a01      	ldr	r2, [sp, #4]
2000a7b2:	eb0a 0309 	add.w	r3, sl, r9
2000a7b6:	429a      	cmp	r2, r3
2000a7b8:	d8b7      	bhi.n	2000a72a <__multiply+0x7a>
2000a7ba:	9c05      	ldr	r4, [sp, #20]
2000a7bc:	2c00      	cmp	r4, #0
2000a7be:	dd0b      	ble.n	2000a7d8 <__multiply+0x128>
2000a7c0:	9a04      	ldr	r2, [sp, #16]
2000a7c2:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000a7c6:	b93b      	cbnz	r3, 2000a7d8 <__multiply+0x128>
2000a7c8:	4613      	mov	r3, r2
2000a7ca:	e003      	b.n	2000a7d4 <__multiply+0x124>
2000a7cc:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000a7d0:	3b04      	subs	r3, #4
2000a7d2:	b90a      	cbnz	r2, 2000a7d8 <__multiply+0x128>
2000a7d4:	3c01      	subs	r4, #1
2000a7d6:	d1f9      	bne.n	2000a7cc <__multiply+0x11c>
2000a7d8:	9b03      	ldr	r3, [sp, #12]
2000a7da:	4618      	mov	r0, r3
2000a7dc:	611c      	str	r4, [r3, #16]
2000a7de:	b007      	add	sp, #28
2000a7e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000a7e4 <__i2b>:
2000a7e4:	b510      	push	{r4, lr}
2000a7e6:	460c      	mov	r4, r1
2000a7e8:	2101      	movs	r1, #1
2000a7ea:	f7ff fde9 	bl	2000a3c0 <_Balloc>
2000a7ee:	2201      	movs	r2, #1
2000a7f0:	6144      	str	r4, [r0, #20]
2000a7f2:	6102      	str	r2, [r0, #16]
2000a7f4:	bd10      	pop	{r4, pc}
2000a7f6:	bf00      	nop

2000a7f8 <__multadd>:
2000a7f8:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
2000a7fc:	460d      	mov	r5, r1
2000a7fe:	2100      	movs	r1, #0
2000a800:	4606      	mov	r6, r0
2000a802:	692c      	ldr	r4, [r5, #16]
2000a804:	b083      	sub	sp, #12
2000a806:	f105 0814 	add.w	r8, r5, #20
2000a80a:	4608      	mov	r0, r1
2000a80c:	f858 7001 	ldr.w	r7, [r8, r1]
2000a810:	3001      	adds	r0, #1
2000a812:	fa1f fa87 	uxth.w	sl, r7
2000a816:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000a81a:	fb0a 3302 	mla	r3, sl, r2, r3
2000a81e:	fb0c fc02 	mul.w	ip, ip, r2
2000a822:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000a826:	b29b      	uxth	r3, r3
2000a828:	eb03 430c 	add.w	r3, r3, ip, lsl #16
2000a82c:	f848 3001 	str.w	r3, [r8, r1]
2000a830:	3104      	adds	r1, #4
2000a832:	4284      	cmp	r4, r0
2000a834:	ea4f 431c 	mov.w	r3, ip, lsr #16
2000a838:	dce8      	bgt.n	2000a80c <__multadd+0x14>
2000a83a:	b13b      	cbz	r3, 2000a84c <__multadd+0x54>
2000a83c:	68aa      	ldr	r2, [r5, #8]
2000a83e:	4294      	cmp	r4, r2
2000a840:	da08      	bge.n	2000a854 <__multadd+0x5c>
2000a842:	eb05 0284 	add.w	r2, r5, r4, lsl #2
2000a846:	3401      	adds	r4, #1
2000a848:	612c      	str	r4, [r5, #16]
2000a84a:	6153      	str	r3, [r2, #20]
2000a84c:	4628      	mov	r0, r5
2000a84e:	b003      	add	sp, #12
2000a850:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000a854:	6869      	ldr	r1, [r5, #4]
2000a856:	4630      	mov	r0, r6
2000a858:	9301      	str	r3, [sp, #4]
2000a85a:	3101      	adds	r1, #1
2000a85c:	f7ff fdb0 	bl	2000a3c0 <_Balloc>
2000a860:	692a      	ldr	r2, [r5, #16]
2000a862:	f105 010c 	add.w	r1, r5, #12
2000a866:	3202      	adds	r2, #2
2000a868:	0092      	lsls	r2, r2, #2
2000a86a:	4607      	mov	r7, r0
2000a86c:	300c      	adds	r0, #12
2000a86e:	f7fa fbf7 	bl	20005060 <memcpy>
2000a872:	4629      	mov	r1, r5
2000a874:	4630      	mov	r0, r6
2000a876:	463d      	mov	r5, r7
2000a878:	f7ff fd86 	bl	2000a388 <_Bfree>
2000a87c:	9b01      	ldr	r3, [sp, #4]
2000a87e:	e7e0      	b.n	2000a842 <__multadd+0x4a>

2000a880 <__pow5mult>:
2000a880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000a884:	4615      	mov	r5, r2
2000a886:	f012 0203 	ands.w	r2, r2, #3
2000a88a:	4604      	mov	r4, r0
2000a88c:	4688      	mov	r8, r1
2000a88e:	d12c      	bne.n	2000a8ea <__pow5mult+0x6a>
2000a890:	10ad      	asrs	r5, r5, #2
2000a892:	d01e      	beq.n	2000a8d2 <__pow5mult+0x52>
2000a894:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000a896:	2e00      	cmp	r6, #0
2000a898:	d034      	beq.n	2000a904 <__pow5mult+0x84>
2000a89a:	68b7      	ldr	r7, [r6, #8]
2000a89c:	2f00      	cmp	r7, #0
2000a89e:	d03b      	beq.n	2000a918 <__pow5mult+0x98>
2000a8a0:	f015 0f01 	tst.w	r5, #1
2000a8a4:	d108      	bne.n	2000a8b8 <__pow5mult+0x38>
2000a8a6:	106d      	asrs	r5, r5, #1
2000a8a8:	d013      	beq.n	2000a8d2 <__pow5mult+0x52>
2000a8aa:	683e      	ldr	r6, [r7, #0]
2000a8ac:	b1a6      	cbz	r6, 2000a8d8 <__pow5mult+0x58>
2000a8ae:	4630      	mov	r0, r6
2000a8b0:	4607      	mov	r7, r0
2000a8b2:	f015 0f01 	tst.w	r5, #1
2000a8b6:	d0f6      	beq.n	2000a8a6 <__pow5mult+0x26>
2000a8b8:	4641      	mov	r1, r8
2000a8ba:	463a      	mov	r2, r7
2000a8bc:	4620      	mov	r0, r4
2000a8be:	f7ff fef7 	bl	2000a6b0 <__multiply>
2000a8c2:	4641      	mov	r1, r8
2000a8c4:	4606      	mov	r6, r0
2000a8c6:	4620      	mov	r0, r4
2000a8c8:	f7ff fd5e 	bl	2000a388 <_Bfree>
2000a8cc:	106d      	asrs	r5, r5, #1
2000a8ce:	46b0      	mov	r8, r6
2000a8d0:	d1eb      	bne.n	2000a8aa <__pow5mult+0x2a>
2000a8d2:	4640      	mov	r0, r8
2000a8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000a8d8:	4639      	mov	r1, r7
2000a8da:	463a      	mov	r2, r7
2000a8dc:	4620      	mov	r0, r4
2000a8de:	f7ff fee7 	bl	2000a6b0 <__multiply>
2000a8e2:	6038      	str	r0, [r7, #0]
2000a8e4:	4607      	mov	r7, r0
2000a8e6:	6006      	str	r6, [r0, #0]
2000a8e8:	e7e3      	b.n	2000a8b2 <__pow5mult+0x32>
2000a8ea:	f24c 3cb8 	movw	ip, #50104	; 0xc3b8
2000a8ee:	2300      	movs	r3, #0
2000a8f0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000a8f4:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000a8f8:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
2000a8fc:	f7ff ff7c 	bl	2000a7f8 <__multadd>
2000a900:	4680      	mov	r8, r0
2000a902:	e7c5      	b.n	2000a890 <__pow5mult+0x10>
2000a904:	2010      	movs	r0, #16
2000a906:	f7fa f8d1 	bl	20004aac <malloc>
2000a90a:	2300      	movs	r3, #0
2000a90c:	4606      	mov	r6, r0
2000a90e:	6260      	str	r0, [r4, #36]	; 0x24
2000a910:	60c3      	str	r3, [r0, #12]
2000a912:	6043      	str	r3, [r0, #4]
2000a914:	6083      	str	r3, [r0, #8]
2000a916:	6003      	str	r3, [r0, #0]
2000a918:	4620      	mov	r0, r4
2000a91a:	f240 2171 	movw	r1, #625	; 0x271
2000a91e:	f7ff ff61 	bl	2000a7e4 <__i2b>
2000a922:	2300      	movs	r3, #0
2000a924:	60b0      	str	r0, [r6, #8]
2000a926:	4607      	mov	r7, r0
2000a928:	6003      	str	r3, [r0, #0]
2000a92a:	e7b9      	b.n	2000a8a0 <__pow5mult+0x20>

2000a92c <__s2b>:
2000a92c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000a930:	461e      	mov	r6, r3
2000a932:	f648 6339 	movw	r3, #36409	; 0x8e39
2000a936:	f106 0c08 	add.w	ip, r6, #8
2000a93a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000a93e:	4688      	mov	r8, r1
2000a940:	4605      	mov	r5, r0
2000a942:	4617      	mov	r7, r2
2000a944:	fb83 130c 	smull	r1, r3, r3, ip
2000a948:	ea4f 7cec 	mov.w	ip, ip, asr #31
2000a94c:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000a950:	f1bc 0f01 	cmp.w	ip, #1
2000a954:	dd35      	ble.n	2000a9c2 <__s2b+0x96>
2000a956:	2100      	movs	r1, #0
2000a958:	2201      	movs	r2, #1
2000a95a:	0052      	lsls	r2, r2, #1
2000a95c:	3101      	adds	r1, #1
2000a95e:	4594      	cmp	ip, r2
2000a960:	dcfb      	bgt.n	2000a95a <__s2b+0x2e>
2000a962:	4628      	mov	r0, r5
2000a964:	f7ff fd2c 	bl	2000a3c0 <_Balloc>
2000a968:	9b08      	ldr	r3, [sp, #32]
2000a96a:	6143      	str	r3, [r0, #20]
2000a96c:	2301      	movs	r3, #1
2000a96e:	2f09      	cmp	r7, #9
2000a970:	6103      	str	r3, [r0, #16]
2000a972:	dd22      	ble.n	2000a9ba <__s2b+0x8e>
2000a974:	f108 0a09 	add.w	sl, r8, #9
2000a978:	2409      	movs	r4, #9
2000a97a:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a97e:	4601      	mov	r1, r0
2000a980:	220a      	movs	r2, #10
2000a982:	3401      	adds	r4, #1
2000a984:	3b30      	subs	r3, #48	; 0x30
2000a986:	4628      	mov	r0, r5
2000a988:	f7ff ff36 	bl	2000a7f8 <__multadd>
2000a98c:	42a7      	cmp	r7, r4
2000a98e:	dcf4      	bgt.n	2000a97a <__s2b+0x4e>
2000a990:	eb0a 0807 	add.w	r8, sl, r7
2000a994:	f1a8 0808 	sub.w	r8, r8, #8
2000a998:	42be      	cmp	r6, r7
2000a99a:	dd0c      	ble.n	2000a9b6 <__s2b+0x8a>
2000a99c:	2400      	movs	r4, #0
2000a99e:	f818 3004 	ldrb.w	r3, [r8, r4]
2000a9a2:	4601      	mov	r1, r0
2000a9a4:	3401      	adds	r4, #1
2000a9a6:	220a      	movs	r2, #10
2000a9a8:	3b30      	subs	r3, #48	; 0x30
2000a9aa:	4628      	mov	r0, r5
2000a9ac:	f7ff ff24 	bl	2000a7f8 <__multadd>
2000a9b0:	19e3      	adds	r3, r4, r7
2000a9b2:	429e      	cmp	r6, r3
2000a9b4:	dcf3      	bgt.n	2000a99e <__s2b+0x72>
2000a9b6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000a9ba:	f108 080a 	add.w	r8, r8, #10
2000a9be:	2709      	movs	r7, #9
2000a9c0:	e7ea      	b.n	2000a998 <__s2b+0x6c>
2000a9c2:	2100      	movs	r1, #0
2000a9c4:	e7cd      	b.n	2000a962 <__s2b+0x36>
2000a9c6:	bf00      	nop

2000a9c8 <_realloc_r>:
2000a9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a9cc:	4691      	mov	r9, r2
2000a9ce:	b083      	sub	sp, #12
2000a9d0:	4607      	mov	r7, r0
2000a9d2:	460e      	mov	r6, r1
2000a9d4:	2900      	cmp	r1, #0
2000a9d6:	f000 813a 	beq.w	2000ac4e <_realloc_r+0x286>
2000a9da:	f1a1 0808 	sub.w	r8, r1, #8
2000a9de:	f109 040b 	add.w	r4, r9, #11
2000a9e2:	f7fa fc6f 	bl	200052c4 <__malloc_lock>
2000a9e6:	2c16      	cmp	r4, #22
2000a9e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000a9ec:	460b      	mov	r3, r1
2000a9ee:	f200 80a0 	bhi.w	2000ab32 <_realloc_r+0x16a>
2000a9f2:	2210      	movs	r2, #16
2000a9f4:	2500      	movs	r5, #0
2000a9f6:	4614      	mov	r4, r2
2000a9f8:	454c      	cmp	r4, r9
2000a9fa:	bf38      	it	cc
2000a9fc:	f045 0501 	orrcc.w	r5, r5, #1
2000aa00:	2d00      	cmp	r5, #0
2000aa02:	f040 812a 	bne.w	2000ac5a <_realloc_r+0x292>
2000aa06:	f021 0a03 	bic.w	sl, r1, #3
2000aa0a:	4592      	cmp	sl, r2
2000aa0c:	bfa2      	ittt	ge
2000aa0e:	4640      	movge	r0, r8
2000aa10:	4655      	movge	r5, sl
2000aa12:	f108 0808 	addge.w	r8, r8, #8
2000aa16:	da75      	bge.n	2000ab04 <_realloc_r+0x13c>
2000aa18:	f24c 632c 	movw	r3, #50732	; 0xc62c
2000aa1c:	eb08 000a 	add.w	r0, r8, sl
2000aa20:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000aa24:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000aa28:	4586      	cmp	lr, r0
2000aa2a:	f000 811a 	beq.w	2000ac62 <_realloc_r+0x29a>
2000aa2e:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000aa32:	f02c 0b01 	bic.w	fp, ip, #1
2000aa36:	4483      	add	fp, r0
2000aa38:	f8db b004 	ldr.w	fp, [fp, #4]
2000aa3c:	f01b 0f01 	tst.w	fp, #1
2000aa40:	d07c      	beq.n	2000ab3c <_realloc_r+0x174>
2000aa42:	46ac      	mov	ip, r5
2000aa44:	4628      	mov	r0, r5
2000aa46:	f011 0f01 	tst.w	r1, #1
2000aa4a:	f040 809b 	bne.w	2000ab84 <_realloc_r+0x1bc>
2000aa4e:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000aa52:	ebc1 0b08 	rsb	fp, r1, r8
2000aa56:	f8db 5004 	ldr.w	r5, [fp, #4]
2000aa5a:	f025 0503 	bic.w	r5, r5, #3
2000aa5e:	2800      	cmp	r0, #0
2000aa60:	f000 80dd 	beq.w	2000ac1e <_realloc_r+0x256>
2000aa64:	4570      	cmp	r0, lr
2000aa66:	f000 811f 	beq.w	2000aca8 <_realloc_r+0x2e0>
2000aa6a:	eb05 030a 	add.w	r3, r5, sl
2000aa6e:	eb0c 0503 	add.w	r5, ip, r3
2000aa72:	4295      	cmp	r5, r2
2000aa74:	bfb8      	it	lt
2000aa76:	461d      	movlt	r5, r3
2000aa78:	f2c0 80d2 	blt.w	2000ac20 <_realloc_r+0x258>
2000aa7c:	6881      	ldr	r1, [r0, #8]
2000aa7e:	465b      	mov	r3, fp
2000aa80:	68c0      	ldr	r0, [r0, #12]
2000aa82:	f1aa 0204 	sub.w	r2, sl, #4
2000aa86:	2a24      	cmp	r2, #36	; 0x24
2000aa88:	6081      	str	r1, [r0, #8]
2000aa8a:	60c8      	str	r0, [r1, #12]
2000aa8c:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000aa90:	f8db 000c 	ldr.w	r0, [fp, #12]
2000aa94:	6081      	str	r1, [r0, #8]
2000aa96:	60c8      	str	r0, [r1, #12]
2000aa98:	f200 80d0 	bhi.w	2000ac3c <_realloc_r+0x274>
2000aa9c:	2a13      	cmp	r2, #19
2000aa9e:	469c      	mov	ip, r3
2000aaa0:	d921      	bls.n	2000aae6 <_realloc_r+0x11e>
2000aaa2:	4631      	mov	r1, r6
2000aaa4:	f10b 0c10 	add.w	ip, fp, #16
2000aaa8:	f851 0b04 	ldr.w	r0, [r1], #4
2000aaac:	f8cb 0008 	str.w	r0, [fp, #8]
2000aab0:	6870      	ldr	r0, [r6, #4]
2000aab2:	1d0e      	adds	r6, r1, #4
2000aab4:	2a1b      	cmp	r2, #27
2000aab6:	f8cb 000c 	str.w	r0, [fp, #12]
2000aaba:	d914      	bls.n	2000aae6 <_realloc_r+0x11e>
2000aabc:	6848      	ldr	r0, [r1, #4]
2000aabe:	1d31      	adds	r1, r6, #4
2000aac0:	f10b 0c18 	add.w	ip, fp, #24
2000aac4:	f8cb 0010 	str.w	r0, [fp, #16]
2000aac8:	6870      	ldr	r0, [r6, #4]
2000aaca:	1d0e      	adds	r6, r1, #4
2000aacc:	2a24      	cmp	r2, #36	; 0x24
2000aace:	f8cb 0014 	str.w	r0, [fp, #20]
2000aad2:	d108      	bne.n	2000aae6 <_realloc_r+0x11e>
2000aad4:	684a      	ldr	r2, [r1, #4]
2000aad6:	f10b 0c20 	add.w	ip, fp, #32
2000aada:	f8cb 2018 	str.w	r2, [fp, #24]
2000aade:	6872      	ldr	r2, [r6, #4]
2000aae0:	3608      	adds	r6, #8
2000aae2:	f8cb 201c 	str.w	r2, [fp, #28]
2000aae6:	4631      	mov	r1, r6
2000aae8:	4698      	mov	r8, r3
2000aaea:	4662      	mov	r2, ip
2000aaec:	4658      	mov	r0, fp
2000aaee:	f851 3b04 	ldr.w	r3, [r1], #4
2000aaf2:	f842 3b04 	str.w	r3, [r2], #4
2000aaf6:	6873      	ldr	r3, [r6, #4]
2000aaf8:	f8cc 3004 	str.w	r3, [ip, #4]
2000aafc:	684b      	ldr	r3, [r1, #4]
2000aafe:	6053      	str	r3, [r2, #4]
2000ab00:	f8db 3004 	ldr.w	r3, [fp, #4]
2000ab04:	ebc4 0c05 	rsb	ip, r4, r5
2000ab08:	f1bc 0f0f 	cmp.w	ip, #15
2000ab0c:	d826      	bhi.n	2000ab5c <_realloc_r+0x194>
2000ab0e:	1942      	adds	r2, r0, r5
2000ab10:	f003 0301 	and.w	r3, r3, #1
2000ab14:	ea43 0505 	orr.w	r5, r3, r5
2000ab18:	6045      	str	r5, [r0, #4]
2000ab1a:	6853      	ldr	r3, [r2, #4]
2000ab1c:	f043 0301 	orr.w	r3, r3, #1
2000ab20:	6053      	str	r3, [r2, #4]
2000ab22:	4638      	mov	r0, r7
2000ab24:	4645      	mov	r5, r8
2000ab26:	f7fa fbcf 	bl	200052c8 <__malloc_unlock>
2000ab2a:	4628      	mov	r0, r5
2000ab2c:	b003      	add	sp, #12
2000ab2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000ab32:	f024 0407 	bic.w	r4, r4, #7
2000ab36:	4622      	mov	r2, r4
2000ab38:	0fe5      	lsrs	r5, r4, #31
2000ab3a:	e75d      	b.n	2000a9f8 <_realloc_r+0x30>
2000ab3c:	f02c 0c03 	bic.w	ip, ip, #3
2000ab40:	eb0c 050a 	add.w	r5, ip, sl
2000ab44:	4295      	cmp	r5, r2
2000ab46:	f6ff af7e 	blt.w	2000aa46 <_realloc_r+0x7e>
2000ab4a:	6882      	ldr	r2, [r0, #8]
2000ab4c:	460b      	mov	r3, r1
2000ab4e:	68c1      	ldr	r1, [r0, #12]
2000ab50:	4640      	mov	r0, r8
2000ab52:	f108 0808 	add.w	r8, r8, #8
2000ab56:	608a      	str	r2, [r1, #8]
2000ab58:	60d1      	str	r1, [r2, #12]
2000ab5a:	e7d3      	b.n	2000ab04 <_realloc_r+0x13c>
2000ab5c:	1901      	adds	r1, r0, r4
2000ab5e:	f003 0301 	and.w	r3, r3, #1
2000ab62:	eb01 020c 	add.w	r2, r1, ip
2000ab66:	ea43 0404 	orr.w	r4, r3, r4
2000ab6a:	f04c 0301 	orr.w	r3, ip, #1
2000ab6e:	6044      	str	r4, [r0, #4]
2000ab70:	604b      	str	r3, [r1, #4]
2000ab72:	4638      	mov	r0, r7
2000ab74:	6853      	ldr	r3, [r2, #4]
2000ab76:	3108      	adds	r1, #8
2000ab78:	f043 0301 	orr.w	r3, r3, #1
2000ab7c:	6053      	str	r3, [r2, #4]
2000ab7e:	f7fe fe6f 	bl	20009860 <_free_r>
2000ab82:	e7ce      	b.n	2000ab22 <_realloc_r+0x15a>
2000ab84:	4649      	mov	r1, r9
2000ab86:	4638      	mov	r0, r7
2000ab88:	f7f9 ff98 	bl	20004abc <_malloc_r>
2000ab8c:	4605      	mov	r5, r0
2000ab8e:	2800      	cmp	r0, #0
2000ab90:	d041      	beq.n	2000ac16 <_realloc_r+0x24e>
2000ab92:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000ab96:	f1a0 0208 	sub.w	r2, r0, #8
2000ab9a:	f023 0101 	bic.w	r1, r3, #1
2000ab9e:	4441      	add	r1, r8
2000aba0:	428a      	cmp	r2, r1
2000aba2:	f000 80d7 	beq.w	2000ad54 <_realloc_r+0x38c>
2000aba6:	f1aa 0204 	sub.w	r2, sl, #4
2000abaa:	4631      	mov	r1, r6
2000abac:	2a24      	cmp	r2, #36	; 0x24
2000abae:	d878      	bhi.n	2000aca2 <_realloc_r+0x2da>
2000abb0:	2a13      	cmp	r2, #19
2000abb2:	4603      	mov	r3, r0
2000abb4:	d921      	bls.n	2000abfa <_realloc_r+0x232>
2000abb6:	4634      	mov	r4, r6
2000abb8:	f854 3b04 	ldr.w	r3, [r4], #4
2000abbc:	1d21      	adds	r1, r4, #4
2000abbe:	f840 3b04 	str.w	r3, [r0], #4
2000abc2:	1d03      	adds	r3, r0, #4
2000abc4:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000abc8:	2a1b      	cmp	r2, #27
2000abca:	f8c5 c004 	str.w	ip, [r5, #4]
2000abce:	d914      	bls.n	2000abfa <_realloc_r+0x232>
2000abd0:	f8d4 e004 	ldr.w	lr, [r4, #4]
2000abd4:	1d1c      	adds	r4, r3, #4
2000abd6:	f101 0c04 	add.w	ip, r1, #4
2000abda:	f8c0 e004 	str.w	lr, [r0, #4]
2000abde:	6848      	ldr	r0, [r1, #4]
2000abe0:	f10c 0104 	add.w	r1, ip, #4
2000abe4:	6058      	str	r0, [r3, #4]
2000abe6:	1d23      	adds	r3, r4, #4
2000abe8:	2a24      	cmp	r2, #36	; 0x24
2000abea:	d106      	bne.n	2000abfa <_realloc_r+0x232>
2000abec:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000abf0:	6062      	str	r2, [r4, #4]
2000abf2:	684a      	ldr	r2, [r1, #4]
2000abf4:	3108      	adds	r1, #8
2000abf6:	605a      	str	r2, [r3, #4]
2000abf8:	3308      	adds	r3, #8
2000abfa:	4608      	mov	r0, r1
2000abfc:	461a      	mov	r2, r3
2000abfe:	f850 4b04 	ldr.w	r4, [r0], #4
2000ac02:	f842 4b04 	str.w	r4, [r2], #4
2000ac06:	6849      	ldr	r1, [r1, #4]
2000ac08:	6059      	str	r1, [r3, #4]
2000ac0a:	6843      	ldr	r3, [r0, #4]
2000ac0c:	6053      	str	r3, [r2, #4]
2000ac0e:	4631      	mov	r1, r6
2000ac10:	4638      	mov	r0, r7
2000ac12:	f7fe fe25 	bl	20009860 <_free_r>
2000ac16:	4638      	mov	r0, r7
2000ac18:	f7fa fb56 	bl	200052c8 <__malloc_unlock>
2000ac1c:	e785      	b.n	2000ab2a <_realloc_r+0x162>
2000ac1e:	4455      	add	r5, sl
2000ac20:	4295      	cmp	r5, r2
2000ac22:	dbaf      	blt.n	2000ab84 <_realloc_r+0x1bc>
2000ac24:	465b      	mov	r3, fp
2000ac26:	f8db 000c 	ldr.w	r0, [fp, #12]
2000ac2a:	f1aa 0204 	sub.w	r2, sl, #4
2000ac2e:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000ac32:	2a24      	cmp	r2, #36	; 0x24
2000ac34:	6081      	str	r1, [r0, #8]
2000ac36:	60c8      	str	r0, [r1, #12]
2000ac38:	f67f af30 	bls.w	2000aa9c <_realloc_r+0xd4>
2000ac3c:	4618      	mov	r0, r3
2000ac3e:	4631      	mov	r1, r6
2000ac40:	4698      	mov	r8, r3
2000ac42:	f7ff f9b9 	bl	20009fb8 <memmove>
2000ac46:	4658      	mov	r0, fp
2000ac48:	f8db 3004 	ldr.w	r3, [fp, #4]
2000ac4c:	e75a      	b.n	2000ab04 <_realloc_r+0x13c>
2000ac4e:	4611      	mov	r1, r2
2000ac50:	b003      	add	sp, #12
2000ac52:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000ac56:	f7f9 bf31 	b.w	20004abc <_malloc_r>
2000ac5a:	230c      	movs	r3, #12
2000ac5c:	2500      	movs	r5, #0
2000ac5e:	603b      	str	r3, [r7, #0]
2000ac60:	e763      	b.n	2000ab2a <_realloc_r+0x162>
2000ac62:	f8de 5004 	ldr.w	r5, [lr, #4]
2000ac66:	f104 0b10 	add.w	fp, r4, #16
2000ac6a:	f025 0c03 	bic.w	ip, r5, #3
2000ac6e:	eb0c 000a 	add.w	r0, ip, sl
2000ac72:	4558      	cmp	r0, fp
2000ac74:	bfb8      	it	lt
2000ac76:	4670      	movlt	r0, lr
2000ac78:	f6ff aee5 	blt.w	2000aa46 <_realloc_r+0x7e>
2000ac7c:	eb08 0204 	add.w	r2, r8, r4
2000ac80:	1b01      	subs	r1, r0, r4
2000ac82:	f041 0101 	orr.w	r1, r1, #1
2000ac86:	609a      	str	r2, [r3, #8]
2000ac88:	6051      	str	r1, [r2, #4]
2000ac8a:	4638      	mov	r0, r7
2000ac8c:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000ac90:	4635      	mov	r5, r6
2000ac92:	f001 0301 	and.w	r3, r1, #1
2000ac96:	431c      	orrs	r4, r3
2000ac98:	f8c8 4004 	str.w	r4, [r8, #4]
2000ac9c:	f7fa fb14 	bl	200052c8 <__malloc_unlock>
2000aca0:	e743      	b.n	2000ab2a <_realloc_r+0x162>
2000aca2:	f7ff f989 	bl	20009fb8 <memmove>
2000aca6:	e7b2      	b.n	2000ac0e <_realloc_r+0x246>
2000aca8:	4455      	add	r5, sl
2000acaa:	f104 0110 	add.w	r1, r4, #16
2000acae:	44ac      	add	ip, r5
2000acb0:	458c      	cmp	ip, r1
2000acb2:	dbb5      	blt.n	2000ac20 <_realloc_r+0x258>
2000acb4:	465d      	mov	r5, fp
2000acb6:	f8db 000c 	ldr.w	r0, [fp, #12]
2000acba:	f1aa 0204 	sub.w	r2, sl, #4
2000acbe:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000acc2:	2a24      	cmp	r2, #36	; 0x24
2000acc4:	6081      	str	r1, [r0, #8]
2000acc6:	60c8      	str	r0, [r1, #12]
2000acc8:	d84c      	bhi.n	2000ad64 <_realloc_r+0x39c>
2000acca:	2a13      	cmp	r2, #19
2000accc:	4628      	mov	r0, r5
2000acce:	d924      	bls.n	2000ad1a <_realloc_r+0x352>
2000acd0:	4631      	mov	r1, r6
2000acd2:	f10b 0010 	add.w	r0, fp, #16
2000acd6:	f851 eb04 	ldr.w	lr, [r1], #4
2000acda:	f8cb e008 	str.w	lr, [fp, #8]
2000acde:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000ace2:	1d0e      	adds	r6, r1, #4
2000ace4:	2a1b      	cmp	r2, #27
2000ace6:	f8cb e00c 	str.w	lr, [fp, #12]
2000acea:	d916      	bls.n	2000ad1a <_realloc_r+0x352>
2000acec:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000acf0:	1d31      	adds	r1, r6, #4
2000acf2:	f10b 0018 	add.w	r0, fp, #24
2000acf6:	f8cb e010 	str.w	lr, [fp, #16]
2000acfa:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000acfe:	1d0e      	adds	r6, r1, #4
2000ad00:	2a24      	cmp	r2, #36	; 0x24
2000ad02:	f8cb e014 	str.w	lr, [fp, #20]
2000ad06:	d108      	bne.n	2000ad1a <_realloc_r+0x352>
2000ad08:	684a      	ldr	r2, [r1, #4]
2000ad0a:	f10b 0020 	add.w	r0, fp, #32
2000ad0e:	f8cb 2018 	str.w	r2, [fp, #24]
2000ad12:	6872      	ldr	r2, [r6, #4]
2000ad14:	3608      	adds	r6, #8
2000ad16:	f8cb 201c 	str.w	r2, [fp, #28]
2000ad1a:	4631      	mov	r1, r6
2000ad1c:	4602      	mov	r2, r0
2000ad1e:	f851 eb04 	ldr.w	lr, [r1], #4
2000ad22:	f842 eb04 	str.w	lr, [r2], #4
2000ad26:	6876      	ldr	r6, [r6, #4]
2000ad28:	6046      	str	r6, [r0, #4]
2000ad2a:	6849      	ldr	r1, [r1, #4]
2000ad2c:	6051      	str	r1, [r2, #4]
2000ad2e:	eb0b 0204 	add.w	r2, fp, r4
2000ad32:	ebc4 010c 	rsb	r1, r4, ip
2000ad36:	f041 0101 	orr.w	r1, r1, #1
2000ad3a:	609a      	str	r2, [r3, #8]
2000ad3c:	6051      	str	r1, [r2, #4]
2000ad3e:	4638      	mov	r0, r7
2000ad40:	f8db 1004 	ldr.w	r1, [fp, #4]
2000ad44:	f001 0301 	and.w	r3, r1, #1
2000ad48:	431c      	orrs	r4, r3
2000ad4a:	f8cb 4004 	str.w	r4, [fp, #4]
2000ad4e:	f7fa fabb 	bl	200052c8 <__malloc_unlock>
2000ad52:	e6ea      	b.n	2000ab2a <_realloc_r+0x162>
2000ad54:	6855      	ldr	r5, [r2, #4]
2000ad56:	4640      	mov	r0, r8
2000ad58:	f108 0808 	add.w	r8, r8, #8
2000ad5c:	f025 0503 	bic.w	r5, r5, #3
2000ad60:	4455      	add	r5, sl
2000ad62:	e6cf      	b.n	2000ab04 <_realloc_r+0x13c>
2000ad64:	4631      	mov	r1, r6
2000ad66:	4628      	mov	r0, r5
2000ad68:	9300      	str	r3, [sp, #0]
2000ad6a:	f8cd c004 	str.w	ip, [sp, #4]
2000ad6e:	f7ff f923 	bl	20009fb8 <memmove>
2000ad72:	f8dd c004 	ldr.w	ip, [sp, #4]
2000ad76:	9b00      	ldr	r3, [sp, #0]
2000ad78:	e7d9      	b.n	2000ad2e <_realloc_r+0x366>
2000ad7a:	bf00      	nop

2000ad7c <__isinfd>:
2000ad7c:	4602      	mov	r2, r0
2000ad7e:	4240      	negs	r0, r0
2000ad80:	ea40 0302 	orr.w	r3, r0, r2
2000ad84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000ad88:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
2000ad8c:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
2000ad90:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
2000ad94:	4258      	negs	r0, r3
2000ad96:	ea40 0303 	orr.w	r3, r0, r3
2000ad9a:	17d8      	asrs	r0, r3, #31
2000ad9c:	3001      	adds	r0, #1
2000ad9e:	4770      	bx	lr

2000ada0 <__isnand>:
2000ada0:	4602      	mov	r2, r0
2000ada2:	4240      	negs	r0, r0
2000ada4:	4310      	orrs	r0, r2
2000ada6:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000adaa:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
2000adae:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
2000adb2:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000adb6:	0fc0      	lsrs	r0, r0, #31
2000adb8:	4770      	bx	lr
2000adba:	bf00      	nop

2000adbc <__sclose>:
2000adbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000adc0:	f000 b960 	b.w	2000b084 <_close_r>

2000adc4 <__sseek>:
2000adc4:	b510      	push	{r4, lr}
2000adc6:	460c      	mov	r4, r1
2000adc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000adcc:	f000 f9fe 	bl	2000b1cc <_lseek_r>
2000add0:	89a3      	ldrh	r3, [r4, #12]
2000add2:	f1b0 3fff 	cmp.w	r0, #4294967295
2000add6:	bf15      	itete	ne
2000add8:	6560      	strne	r0, [r4, #84]	; 0x54
2000adda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000adde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000ade2:	81a3      	strheq	r3, [r4, #12]
2000ade4:	bf18      	it	ne
2000ade6:	81a3      	strhne	r3, [r4, #12]
2000ade8:	bd10      	pop	{r4, pc}
2000adea:	bf00      	nop

2000adec <__swrite>:
2000adec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000adf0:	461d      	mov	r5, r3
2000adf2:	898b      	ldrh	r3, [r1, #12]
2000adf4:	460c      	mov	r4, r1
2000adf6:	4616      	mov	r6, r2
2000adf8:	4607      	mov	r7, r0
2000adfa:	f413 7f80 	tst.w	r3, #256	; 0x100
2000adfe:	d006      	beq.n	2000ae0e <__swrite+0x22>
2000ae00:	2302      	movs	r3, #2
2000ae02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000ae06:	2200      	movs	r2, #0
2000ae08:	f000 f9e0 	bl	2000b1cc <_lseek_r>
2000ae0c:	89a3      	ldrh	r3, [r4, #12]
2000ae0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000ae12:	4638      	mov	r0, r7
2000ae14:	81a3      	strh	r3, [r4, #12]
2000ae16:	4632      	mov	r2, r6
2000ae18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000ae1c:	462b      	mov	r3, r5
2000ae1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000ae22:	f7f7 b991 	b.w	20002148 <_write_r>
2000ae26:	bf00      	nop

2000ae28 <__sread>:
2000ae28:	b510      	push	{r4, lr}
2000ae2a:	460c      	mov	r4, r1
2000ae2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000ae30:	f000 f9e2 	bl	2000b1f8 <_read_r>
2000ae34:	2800      	cmp	r0, #0
2000ae36:	db03      	blt.n	2000ae40 <__sread+0x18>
2000ae38:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000ae3a:	181b      	adds	r3, r3, r0
2000ae3c:	6563      	str	r3, [r4, #84]	; 0x54
2000ae3e:	bd10      	pop	{r4, pc}
2000ae40:	89a3      	ldrh	r3, [r4, #12]
2000ae42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000ae46:	81a3      	strh	r3, [r4, #12]
2000ae48:	bd10      	pop	{r4, pc}
2000ae4a:	bf00      	nop

2000ae4c <strcmp>:
2000ae4c:	ea80 0201 	eor.w	r2, r0, r1
2000ae50:	f012 0f03 	tst.w	r2, #3
2000ae54:	d13a      	bne.n	2000aecc <strcmp_unaligned>
2000ae56:	f010 0203 	ands.w	r2, r0, #3
2000ae5a:	f020 0003 	bic.w	r0, r0, #3
2000ae5e:	f021 0103 	bic.w	r1, r1, #3
2000ae62:	f850 cb04 	ldr.w	ip, [r0], #4
2000ae66:	bf08      	it	eq
2000ae68:	f851 3b04 	ldreq.w	r3, [r1], #4
2000ae6c:	d00d      	beq.n	2000ae8a <strcmp+0x3e>
2000ae6e:	f082 0203 	eor.w	r2, r2, #3
2000ae72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
2000ae76:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
2000ae7a:	fa23 f202 	lsr.w	r2, r3, r2
2000ae7e:	f851 3b04 	ldr.w	r3, [r1], #4
2000ae82:	ea4c 0c02 	orr.w	ip, ip, r2
2000ae86:	ea43 0302 	orr.w	r3, r3, r2
2000ae8a:	bf00      	nop
2000ae8c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000ae90:	459c      	cmp	ip, r3
2000ae92:	bf01      	itttt	eq
2000ae94:	ea22 020c 	biceq.w	r2, r2, ip
2000ae98:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
2000ae9c:	f850 cb04 	ldreq.w	ip, [r0], #4
2000aea0:	f851 3b04 	ldreq.w	r3, [r1], #4
2000aea4:	d0f2      	beq.n	2000ae8c <strcmp+0x40>
2000aea6:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000aeaa:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000aeae:	2801      	cmp	r0, #1
2000aeb0:	bf28      	it	cs
2000aeb2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000aeb6:	bf08      	it	eq
2000aeb8:	0a1b      	lsreq	r3, r3, #8
2000aeba:	d0f4      	beq.n	2000aea6 <strcmp+0x5a>
2000aebc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000aec0:	ea4f 6010 	mov.w	r0, r0, lsr #24
2000aec4:	eba0 0003 	sub.w	r0, r0, r3
2000aec8:	4770      	bx	lr
2000aeca:	bf00      	nop

2000aecc <strcmp_unaligned>:
2000aecc:	f010 0f03 	tst.w	r0, #3
2000aed0:	d00a      	beq.n	2000aee8 <strcmp_unaligned+0x1c>
2000aed2:	f810 2b01 	ldrb.w	r2, [r0], #1
2000aed6:	f811 3b01 	ldrb.w	r3, [r1], #1
2000aeda:	2a01      	cmp	r2, #1
2000aedc:	bf28      	it	cs
2000aede:	429a      	cmpcs	r2, r3
2000aee0:	d0f4      	beq.n	2000aecc <strcmp_unaligned>
2000aee2:	eba2 0003 	sub.w	r0, r2, r3
2000aee6:	4770      	bx	lr
2000aee8:	f84d 5d04 	str.w	r5, [sp, #-4]!
2000aeec:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000aef0:	f04f 0201 	mov.w	r2, #1
2000aef4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000aef8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
2000aefc:	f001 0c03 	and.w	ip, r1, #3
2000af00:	f021 0103 	bic.w	r1, r1, #3
2000af04:	f850 4b04 	ldr.w	r4, [r0], #4
2000af08:	f851 5b04 	ldr.w	r5, [r1], #4
2000af0c:	f1bc 0f02 	cmp.w	ip, #2
2000af10:	d026      	beq.n	2000af60 <strcmp_unaligned+0x94>
2000af12:	d84b      	bhi.n	2000afac <strcmp_unaligned+0xe0>
2000af14:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000af18:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
2000af1c:	eba4 0302 	sub.w	r3, r4, r2
2000af20:	ea23 0304 	bic.w	r3, r3, r4
2000af24:	d10d      	bne.n	2000af42 <strcmp_unaligned+0x76>
2000af26:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000af2a:	bf08      	it	eq
2000af2c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000af30:	d10a      	bne.n	2000af48 <strcmp_unaligned+0x7c>
2000af32:	ea8c 0c04 	eor.w	ip, ip, r4
2000af36:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
2000af3a:	d10c      	bne.n	2000af56 <strcmp_unaligned+0x8a>
2000af3c:	f850 4b04 	ldr.w	r4, [r0], #4
2000af40:	e7e8      	b.n	2000af14 <strcmp_unaligned+0x48>
2000af42:	ea4f 2515 	mov.w	r5, r5, lsr #8
2000af46:	e05c      	b.n	2000b002 <strcmp_unaligned+0x136>
2000af48:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
2000af4c:	d152      	bne.n	2000aff4 <strcmp_unaligned+0x128>
2000af4e:	780d      	ldrb	r5, [r1, #0]
2000af50:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000af54:	e055      	b.n	2000b002 <strcmp_unaligned+0x136>
2000af56:	ea4f 6c14 	mov.w	ip, r4, lsr #24
2000af5a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
2000af5e:	e050      	b.n	2000b002 <strcmp_unaligned+0x136>
2000af60:	ea4f 4c04 	mov.w	ip, r4, lsl #16
2000af64:	eba4 0302 	sub.w	r3, r4, r2
2000af68:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
2000af6c:	ea23 0304 	bic.w	r3, r3, r4
2000af70:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
2000af74:	d117      	bne.n	2000afa6 <strcmp_unaligned+0xda>
2000af76:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000af7a:	bf08      	it	eq
2000af7c:	f851 5b04 	ldreq.w	r5, [r1], #4
2000af80:	d107      	bne.n	2000af92 <strcmp_unaligned+0xc6>
2000af82:	ea8c 0c04 	eor.w	ip, ip, r4
2000af86:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
2000af8a:	d108      	bne.n	2000af9e <strcmp_unaligned+0xd2>
2000af8c:	f850 4b04 	ldr.w	r4, [r0], #4
2000af90:	e7e6      	b.n	2000af60 <strcmp_unaligned+0x94>
2000af92:	041b      	lsls	r3, r3, #16
2000af94:	d12e      	bne.n	2000aff4 <strcmp_unaligned+0x128>
2000af96:	880d      	ldrh	r5, [r1, #0]
2000af98:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000af9c:	e031      	b.n	2000b002 <strcmp_unaligned+0x136>
2000af9e:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000afa2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000afa6:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000afaa:	e02a      	b.n	2000b002 <strcmp_unaligned+0x136>
2000afac:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000afb0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
2000afb4:	eba4 0302 	sub.w	r3, r4, r2
2000afb8:	ea23 0304 	bic.w	r3, r3, r4
2000afbc:	d10d      	bne.n	2000afda <strcmp_unaligned+0x10e>
2000afbe:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000afc2:	bf08      	it	eq
2000afc4:	f851 5b04 	ldreq.w	r5, [r1], #4
2000afc8:	d10a      	bne.n	2000afe0 <strcmp_unaligned+0x114>
2000afca:	ea8c 0c04 	eor.w	ip, ip, r4
2000afce:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000afd2:	d10a      	bne.n	2000afea <strcmp_unaligned+0x11e>
2000afd4:	f850 4b04 	ldr.w	r4, [r0], #4
2000afd8:	e7e8      	b.n	2000afac <strcmp_unaligned+0xe0>
2000afda:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000afde:	e010      	b.n	2000b002 <strcmp_unaligned+0x136>
2000afe0:	f014 0fff 	tst.w	r4, #255	; 0xff
2000afe4:	d006      	beq.n	2000aff4 <strcmp_unaligned+0x128>
2000afe6:	f851 5b04 	ldr.w	r5, [r1], #4
2000afea:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000afee:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000aff2:	e006      	b.n	2000b002 <strcmp_unaligned+0x136>
2000aff4:	f04f 0000 	mov.w	r0, #0
2000aff8:	f85d 4b04 	ldr.w	r4, [sp], #4
2000affc:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b000:	4770      	bx	lr
2000b002:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000b006:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000b00a:	2801      	cmp	r0, #1
2000b00c:	bf28      	it	cs
2000b00e:	4290      	cmpcs	r0, r2
2000b010:	bf04      	itt	eq
2000b012:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000b016:	0a2d      	lsreq	r5, r5, #8
2000b018:	d0f3      	beq.n	2000b002 <strcmp_unaligned+0x136>
2000b01a:	eba2 0000 	sub.w	r0, r2, r0
2000b01e:	f85d 4b04 	ldr.w	r4, [sp], #4
2000b022:	f85d 5b04 	ldr.w	r5, [sp], #4
2000b026:	4770      	bx	lr

2000b028 <_calloc_r>:
2000b028:	b538      	push	{r3, r4, r5, lr}
2000b02a:	fb01 f102 	mul.w	r1, r1, r2
2000b02e:	f7f9 fd45 	bl	20004abc <_malloc_r>
2000b032:	4604      	mov	r4, r0
2000b034:	b1f8      	cbz	r0, 2000b076 <_calloc_r+0x4e>
2000b036:	f850 2c04 	ldr.w	r2, [r0, #-4]
2000b03a:	f022 0203 	bic.w	r2, r2, #3
2000b03e:	3a04      	subs	r2, #4
2000b040:	2a24      	cmp	r2, #36	; 0x24
2000b042:	d81a      	bhi.n	2000b07a <_calloc_r+0x52>
2000b044:	2a13      	cmp	r2, #19
2000b046:	4603      	mov	r3, r0
2000b048:	d90f      	bls.n	2000b06a <_calloc_r+0x42>
2000b04a:	2100      	movs	r1, #0
2000b04c:	f840 1b04 	str.w	r1, [r0], #4
2000b050:	1d03      	adds	r3, r0, #4
2000b052:	2a1b      	cmp	r2, #27
2000b054:	6061      	str	r1, [r4, #4]
2000b056:	d908      	bls.n	2000b06a <_calloc_r+0x42>
2000b058:	1d1d      	adds	r5, r3, #4
2000b05a:	6041      	str	r1, [r0, #4]
2000b05c:	6059      	str	r1, [r3, #4]
2000b05e:	1d2b      	adds	r3, r5, #4
2000b060:	2a24      	cmp	r2, #36	; 0x24
2000b062:	bf02      	ittt	eq
2000b064:	6069      	streq	r1, [r5, #4]
2000b066:	6059      	streq	r1, [r3, #4]
2000b068:	3308      	addeq	r3, #8
2000b06a:	461a      	mov	r2, r3
2000b06c:	2100      	movs	r1, #0
2000b06e:	f842 1b04 	str.w	r1, [r2], #4
2000b072:	6059      	str	r1, [r3, #4]
2000b074:	6051      	str	r1, [r2, #4]
2000b076:	4620      	mov	r0, r4
2000b078:	bd38      	pop	{r3, r4, r5, pc}
2000b07a:	2100      	movs	r1, #0
2000b07c:	f7fa f8b8 	bl	200051f0 <memset>
2000b080:	4620      	mov	r0, r4
2000b082:	bd38      	pop	{r3, r4, r5, pc}

2000b084 <_close_r>:
2000b084:	b538      	push	{r3, r4, r5, lr}
2000b086:	f64c 4480 	movw	r4, #52352	; 0xcc80
2000b08a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b08e:	4605      	mov	r5, r0
2000b090:	4608      	mov	r0, r1
2000b092:	2300      	movs	r3, #0
2000b094:	6023      	str	r3, [r4, #0]
2000b096:	f7f7 f80b 	bl	200020b0 <_close>
2000b09a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b09e:	d000      	beq.n	2000b0a2 <_close_r+0x1e>
2000b0a0:	bd38      	pop	{r3, r4, r5, pc}
2000b0a2:	6823      	ldr	r3, [r4, #0]
2000b0a4:	2b00      	cmp	r3, #0
2000b0a6:	d0fb      	beq.n	2000b0a0 <_close_r+0x1c>
2000b0a8:	602b      	str	r3, [r5, #0]
2000b0aa:	bd38      	pop	{r3, r4, r5, pc}

2000b0ac <_fclose_r>:
2000b0ac:	b570      	push	{r4, r5, r6, lr}
2000b0ae:	4605      	mov	r5, r0
2000b0b0:	460c      	mov	r4, r1
2000b0b2:	2900      	cmp	r1, #0
2000b0b4:	d04b      	beq.n	2000b14e <_fclose_r+0xa2>
2000b0b6:	f7fe fa9b 	bl	200095f0 <__sfp_lock_acquire>
2000b0ba:	b115      	cbz	r5, 2000b0c2 <_fclose_r+0x16>
2000b0bc:	69ab      	ldr	r3, [r5, #24]
2000b0be:	2b00      	cmp	r3, #0
2000b0c0:	d048      	beq.n	2000b154 <_fclose_r+0xa8>
2000b0c2:	f24c 3314 	movw	r3, #49940	; 0xc314
2000b0c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b0ca:	429c      	cmp	r4, r3
2000b0cc:	bf08      	it	eq
2000b0ce:	686c      	ldreq	r4, [r5, #4]
2000b0d0:	d00e      	beq.n	2000b0f0 <_fclose_r+0x44>
2000b0d2:	f24c 3334 	movw	r3, #49972	; 0xc334
2000b0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b0da:	429c      	cmp	r4, r3
2000b0dc:	bf08      	it	eq
2000b0de:	68ac      	ldreq	r4, [r5, #8]
2000b0e0:	d006      	beq.n	2000b0f0 <_fclose_r+0x44>
2000b0e2:	f24c 3354 	movw	r3, #50004	; 0xc354
2000b0e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b0ea:	429c      	cmp	r4, r3
2000b0ec:	bf08      	it	eq
2000b0ee:	68ec      	ldreq	r4, [r5, #12]
2000b0f0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
2000b0f4:	b33e      	cbz	r6, 2000b146 <_fclose_r+0x9a>
2000b0f6:	4628      	mov	r0, r5
2000b0f8:	4621      	mov	r1, r4
2000b0fa:	f7fe f9bd 	bl	20009478 <_fflush_r>
2000b0fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
2000b100:	4606      	mov	r6, r0
2000b102:	b13b      	cbz	r3, 2000b114 <_fclose_r+0x68>
2000b104:	4628      	mov	r0, r5
2000b106:	6a21      	ldr	r1, [r4, #32]
2000b108:	4798      	blx	r3
2000b10a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
2000b10e:	bf28      	it	cs
2000b110:	f04f 36ff 	movcs.w	r6, #4294967295
2000b114:	89a3      	ldrh	r3, [r4, #12]
2000b116:	f013 0f80 	tst.w	r3, #128	; 0x80
2000b11a:	d11f      	bne.n	2000b15c <_fclose_r+0xb0>
2000b11c:	6b61      	ldr	r1, [r4, #52]	; 0x34
2000b11e:	b141      	cbz	r1, 2000b132 <_fclose_r+0x86>
2000b120:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000b124:	4299      	cmp	r1, r3
2000b126:	d002      	beq.n	2000b12e <_fclose_r+0x82>
2000b128:	4628      	mov	r0, r5
2000b12a:	f7fe fb99 	bl	20009860 <_free_r>
2000b12e:	2300      	movs	r3, #0
2000b130:	6363      	str	r3, [r4, #52]	; 0x34
2000b132:	6ca1      	ldr	r1, [r4, #72]	; 0x48
2000b134:	b121      	cbz	r1, 2000b140 <_fclose_r+0x94>
2000b136:	4628      	mov	r0, r5
2000b138:	f7fe fb92 	bl	20009860 <_free_r>
2000b13c:	2300      	movs	r3, #0
2000b13e:	64a3      	str	r3, [r4, #72]	; 0x48
2000b140:	f04f 0300 	mov.w	r3, #0
2000b144:	81a3      	strh	r3, [r4, #12]
2000b146:	f7fe fa55 	bl	200095f4 <__sfp_lock_release>
2000b14a:	4630      	mov	r0, r6
2000b14c:	bd70      	pop	{r4, r5, r6, pc}
2000b14e:	460e      	mov	r6, r1
2000b150:	4630      	mov	r0, r6
2000b152:	bd70      	pop	{r4, r5, r6, pc}
2000b154:	4628      	mov	r0, r5
2000b156:	f7fe faff 	bl	20009758 <__sinit>
2000b15a:	e7b2      	b.n	2000b0c2 <_fclose_r+0x16>
2000b15c:	4628      	mov	r0, r5
2000b15e:	6921      	ldr	r1, [r4, #16]
2000b160:	f7fe fb7e 	bl	20009860 <_free_r>
2000b164:	e7da      	b.n	2000b11c <_fclose_r+0x70>
2000b166:	bf00      	nop

2000b168 <fclose>:
2000b168:	f24c 5338 	movw	r3, #50488	; 0xc538
2000b16c:	4601      	mov	r1, r0
2000b16e:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000b172:	6818      	ldr	r0, [r3, #0]
2000b174:	e79a      	b.n	2000b0ac <_fclose_r>
2000b176:	bf00      	nop

2000b178 <_fstat_r>:
2000b178:	b538      	push	{r3, r4, r5, lr}
2000b17a:	f64c 4480 	movw	r4, #52352	; 0xcc80
2000b17e:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b182:	4605      	mov	r5, r0
2000b184:	4608      	mov	r0, r1
2000b186:	4611      	mov	r1, r2
2000b188:	2300      	movs	r3, #0
2000b18a:	6023      	str	r3, [r4, #0]
2000b18c:	f7f6 ffa2 	bl	200020d4 <_fstat>
2000b190:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b194:	d000      	beq.n	2000b198 <_fstat_r+0x20>
2000b196:	bd38      	pop	{r3, r4, r5, pc}
2000b198:	6823      	ldr	r3, [r4, #0]
2000b19a:	2b00      	cmp	r3, #0
2000b19c:	d0fb      	beq.n	2000b196 <_fstat_r+0x1e>
2000b19e:	602b      	str	r3, [r5, #0]
2000b1a0:	bd38      	pop	{r3, r4, r5, pc}
2000b1a2:	bf00      	nop

2000b1a4 <_isatty_r>:
2000b1a4:	b538      	push	{r3, r4, r5, lr}
2000b1a6:	f64c 4480 	movw	r4, #52352	; 0xcc80
2000b1aa:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b1ae:	4605      	mov	r5, r0
2000b1b0:	4608      	mov	r0, r1
2000b1b2:	2300      	movs	r3, #0
2000b1b4:	6023      	str	r3, [r4, #0]
2000b1b6:	f7f6 ff9f 	bl	200020f8 <_isatty>
2000b1ba:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b1be:	d000      	beq.n	2000b1c2 <_isatty_r+0x1e>
2000b1c0:	bd38      	pop	{r3, r4, r5, pc}
2000b1c2:	6823      	ldr	r3, [r4, #0]
2000b1c4:	2b00      	cmp	r3, #0
2000b1c6:	d0fb      	beq.n	2000b1c0 <_isatty_r+0x1c>
2000b1c8:	602b      	str	r3, [r5, #0]
2000b1ca:	bd38      	pop	{r3, r4, r5, pc}

2000b1cc <_lseek_r>:
2000b1cc:	b538      	push	{r3, r4, r5, lr}
2000b1ce:	f64c 4480 	movw	r4, #52352	; 0xcc80
2000b1d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b1d6:	4605      	mov	r5, r0
2000b1d8:	4608      	mov	r0, r1
2000b1da:	4611      	mov	r1, r2
2000b1dc:	461a      	mov	r2, r3
2000b1de:	2300      	movs	r3, #0
2000b1e0:	6023      	str	r3, [r4, #0]
2000b1e2:	f7f6 ff95 	bl	20002110 <_lseek>
2000b1e6:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b1ea:	d000      	beq.n	2000b1ee <_lseek_r+0x22>
2000b1ec:	bd38      	pop	{r3, r4, r5, pc}
2000b1ee:	6823      	ldr	r3, [r4, #0]
2000b1f0:	2b00      	cmp	r3, #0
2000b1f2:	d0fb      	beq.n	2000b1ec <_lseek_r+0x20>
2000b1f4:	602b      	str	r3, [r5, #0]
2000b1f6:	bd38      	pop	{r3, r4, r5, pc}

2000b1f8 <_read_r>:
2000b1f8:	b538      	push	{r3, r4, r5, lr}
2000b1fa:	f64c 4480 	movw	r4, #52352	; 0xcc80
2000b1fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000b202:	4605      	mov	r5, r0
2000b204:	4608      	mov	r0, r1
2000b206:	4611      	mov	r1, r2
2000b208:	461a      	mov	r2, r3
2000b20a:	2300      	movs	r3, #0
2000b20c:	6023      	str	r3, [r4, #0]
2000b20e:	f7f6 ff8d 	bl	2000212c <_read>
2000b212:	f1b0 3fff 	cmp.w	r0, #4294967295
2000b216:	d000      	beq.n	2000b21a <_read_r+0x22>
2000b218:	bd38      	pop	{r3, r4, r5, pc}
2000b21a:	6823      	ldr	r3, [r4, #0]
2000b21c:	2b00      	cmp	r3, #0
2000b21e:	d0fb      	beq.n	2000b218 <_read_r+0x20>
2000b220:	602b      	str	r3, [r5, #0]
2000b222:	bd38      	pop	{r3, r4, r5, pc}
2000b224:	0000      	lsls	r0, r0, #0
	...

2000b228 <__aeabi_uidiv>:
2000b228:	1e4a      	subs	r2, r1, #1
2000b22a:	bf08      	it	eq
2000b22c:	4770      	bxeq	lr
2000b22e:	f0c0 8124 	bcc.w	2000b47a <__aeabi_uidiv+0x252>
2000b232:	4288      	cmp	r0, r1
2000b234:	f240 8116 	bls.w	2000b464 <__aeabi_uidiv+0x23c>
2000b238:	4211      	tst	r1, r2
2000b23a:	f000 8117 	beq.w	2000b46c <__aeabi_uidiv+0x244>
2000b23e:	fab0 f380 	clz	r3, r0
2000b242:	fab1 f281 	clz	r2, r1
2000b246:	eba2 0303 	sub.w	r3, r2, r3
2000b24a:	f1c3 031f 	rsb	r3, r3, #31
2000b24e:	a204      	add	r2, pc, #16	; (adr r2, 2000b260 <__aeabi_uidiv+0x38>)
2000b250:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000b254:	f04f 0200 	mov.w	r2, #0
2000b258:	469f      	mov	pc, r3
2000b25a:	bf00      	nop
2000b25c:	f3af 8000 	nop.w
2000b260:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000b264:	bf00      	nop
2000b266:	eb42 0202 	adc.w	r2, r2, r2
2000b26a:	bf28      	it	cs
2000b26c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
2000b270:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000b274:	bf00      	nop
2000b276:	eb42 0202 	adc.w	r2, r2, r2
2000b27a:	bf28      	it	cs
2000b27c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
2000b280:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000b284:	bf00      	nop
2000b286:	eb42 0202 	adc.w	r2, r2, r2
2000b28a:	bf28      	it	cs
2000b28c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
2000b290:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000b294:	bf00      	nop
2000b296:	eb42 0202 	adc.w	r2, r2, r2
2000b29a:	bf28      	it	cs
2000b29c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
2000b2a0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000b2a4:	bf00      	nop
2000b2a6:	eb42 0202 	adc.w	r2, r2, r2
2000b2aa:	bf28      	it	cs
2000b2ac:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
2000b2b0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000b2b4:	bf00      	nop
2000b2b6:	eb42 0202 	adc.w	r2, r2, r2
2000b2ba:	bf28      	it	cs
2000b2bc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
2000b2c0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000b2c4:	bf00      	nop
2000b2c6:	eb42 0202 	adc.w	r2, r2, r2
2000b2ca:	bf28      	it	cs
2000b2cc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
2000b2d0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000b2d4:	bf00      	nop
2000b2d6:	eb42 0202 	adc.w	r2, r2, r2
2000b2da:	bf28      	it	cs
2000b2dc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
2000b2e0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000b2e4:	bf00      	nop
2000b2e6:	eb42 0202 	adc.w	r2, r2, r2
2000b2ea:	bf28      	it	cs
2000b2ec:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
2000b2f0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
2000b2f4:	bf00      	nop
2000b2f6:	eb42 0202 	adc.w	r2, r2, r2
2000b2fa:	bf28      	it	cs
2000b2fc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
2000b300:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
2000b304:	bf00      	nop
2000b306:	eb42 0202 	adc.w	r2, r2, r2
2000b30a:	bf28      	it	cs
2000b30c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
2000b310:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
2000b314:	bf00      	nop
2000b316:	eb42 0202 	adc.w	r2, r2, r2
2000b31a:	bf28      	it	cs
2000b31c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
2000b320:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
2000b324:	bf00      	nop
2000b326:	eb42 0202 	adc.w	r2, r2, r2
2000b32a:	bf28      	it	cs
2000b32c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
2000b330:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
2000b334:	bf00      	nop
2000b336:	eb42 0202 	adc.w	r2, r2, r2
2000b33a:	bf28      	it	cs
2000b33c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
2000b340:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000b344:	bf00      	nop
2000b346:	eb42 0202 	adc.w	r2, r2, r2
2000b34a:	bf28      	it	cs
2000b34c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
2000b350:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000b354:	bf00      	nop
2000b356:	eb42 0202 	adc.w	r2, r2, r2
2000b35a:	bf28      	it	cs
2000b35c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
2000b360:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000b364:	bf00      	nop
2000b366:	eb42 0202 	adc.w	r2, r2, r2
2000b36a:	bf28      	it	cs
2000b36c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
2000b370:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000b374:	bf00      	nop
2000b376:	eb42 0202 	adc.w	r2, r2, r2
2000b37a:	bf28      	it	cs
2000b37c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
2000b380:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000b384:	bf00      	nop
2000b386:	eb42 0202 	adc.w	r2, r2, r2
2000b38a:	bf28      	it	cs
2000b38c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
2000b390:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000b394:	bf00      	nop
2000b396:	eb42 0202 	adc.w	r2, r2, r2
2000b39a:	bf28      	it	cs
2000b39c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
2000b3a0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000b3a4:	bf00      	nop
2000b3a6:	eb42 0202 	adc.w	r2, r2, r2
2000b3aa:	bf28      	it	cs
2000b3ac:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
2000b3b0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000b3b4:	bf00      	nop
2000b3b6:	eb42 0202 	adc.w	r2, r2, r2
2000b3ba:	bf28      	it	cs
2000b3bc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
2000b3c0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000b3c4:	bf00      	nop
2000b3c6:	eb42 0202 	adc.w	r2, r2, r2
2000b3ca:	bf28      	it	cs
2000b3cc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
2000b3d0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000b3d4:	bf00      	nop
2000b3d6:	eb42 0202 	adc.w	r2, r2, r2
2000b3da:	bf28      	it	cs
2000b3dc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
2000b3e0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000b3e4:	bf00      	nop
2000b3e6:	eb42 0202 	adc.w	r2, r2, r2
2000b3ea:	bf28      	it	cs
2000b3ec:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
2000b3f0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
2000b3f4:	bf00      	nop
2000b3f6:	eb42 0202 	adc.w	r2, r2, r2
2000b3fa:	bf28      	it	cs
2000b3fc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
2000b400:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
2000b404:	bf00      	nop
2000b406:	eb42 0202 	adc.w	r2, r2, r2
2000b40a:	bf28      	it	cs
2000b40c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
2000b410:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
2000b414:	bf00      	nop
2000b416:	eb42 0202 	adc.w	r2, r2, r2
2000b41a:	bf28      	it	cs
2000b41c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
2000b420:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
2000b424:	bf00      	nop
2000b426:	eb42 0202 	adc.w	r2, r2, r2
2000b42a:	bf28      	it	cs
2000b42c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
2000b430:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
2000b434:	bf00      	nop
2000b436:	eb42 0202 	adc.w	r2, r2, r2
2000b43a:	bf28      	it	cs
2000b43c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
2000b440:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000b444:	bf00      	nop
2000b446:	eb42 0202 	adc.w	r2, r2, r2
2000b44a:	bf28      	it	cs
2000b44c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
2000b450:	ebb0 0f01 	cmp.w	r0, r1
2000b454:	bf00      	nop
2000b456:	eb42 0202 	adc.w	r2, r2, r2
2000b45a:	bf28      	it	cs
2000b45c:	eba0 0001 	subcs.w	r0, r0, r1
2000b460:	4610      	mov	r0, r2
2000b462:	4770      	bx	lr
2000b464:	bf0c      	ite	eq
2000b466:	2001      	moveq	r0, #1
2000b468:	2000      	movne	r0, #0
2000b46a:	4770      	bx	lr
2000b46c:	fab1 f281 	clz	r2, r1
2000b470:	f1c2 021f 	rsb	r2, r2, #31
2000b474:	fa20 f002 	lsr.w	r0, r0, r2
2000b478:	4770      	bx	lr
2000b47a:	b108      	cbz	r0, 2000b480 <__aeabi_uidiv+0x258>
2000b47c:	f04f 30ff 	mov.w	r0, #4294967295
2000b480:	f000 b80e 	b.w	2000b4a0 <__aeabi_idiv0>

2000b484 <__aeabi_uidivmod>:
2000b484:	2900      	cmp	r1, #0
2000b486:	d0f8      	beq.n	2000b47a <__aeabi_uidiv+0x252>
2000b488:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000b48c:	f7ff fecc 	bl	2000b228 <__aeabi_uidiv>
2000b490:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000b494:	fb02 f300 	mul.w	r3, r2, r0
2000b498:	eba1 0103 	sub.w	r1, r1, r3
2000b49c:	4770      	bx	lr
2000b49e:	bf00      	nop

2000b4a0 <__aeabi_idiv0>:
2000b4a0:	4770      	bx	lr
2000b4a2:	bf00      	nop

2000b4a4 <__gedf2>:
2000b4a4:	f04f 3cff 	mov.w	ip, #4294967295
2000b4a8:	e006      	b.n	2000b4b8 <__cmpdf2+0x4>
2000b4aa:	bf00      	nop

2000b4ac <__ledf2>:
2000b4ac:	f04f 0c01 	mov.w	ip, #1
2000b4b0:	e002      	b.n	2000b4b8 <__cmpdf2+0x4>
2000b4b2:	bf00      	nop

2000b4b4 <__cmpdf2>:
2000b4b4:	f04f 0c01 	mov.w	ip, #1
2000b4b8:	f84d cd04 	str.w	ip, [sp, #-4]!
2000b4bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b4c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b4c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b4c8:	bf18      	it	ne
2000b4ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
2000b4ce:	d01b      	beq.n	2000b508 <__cmpdf2+0x54>
2000b4d0:	b001      	add	sp, #4
2000b4d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
2000b4d6:	bf0c      	ite	eq
2000b4d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
2000b4dc:	ea91 0f03 	teqne	r1, r3
2000b4e0:	bf02      	ittt	eq
2000b4e2:	ea90 0f02 	teqeq	r0, r2
2000b4e6:	2000      	moveq	r0, #0
2000b4e8:	4770      	bxeq	lr
2000b4ea:	f110 0f00 	cmn.w	r0, #0
2000b4ee:	ea91 0f03 	teq	r1, r3
2000b4f2:	bf58      	it	pl
2000b4f4:	4299      	cmppl	r1, r3
2000b4f6:	bf08      	it	eq
2000b4f8:	4290      	cmpeq	r0, r2
2000b4fa:	bf2c      	ite	cs
2000b4fc:	17d8      	asrcs	r0, r3, #31
2000b4fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000b502:	f040 0001 	orr.w	r0, r0, #1
2000b506:	4770      	bx	lr
2000b508:	ea4f 0c41 	mov.w	ip, r1, lsl #1
2000b50c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b510:	d102      	bne.n	2000b518 <__cmpdf2+0x64>
2000b512:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000b516:	d107      	bne.n	2000b528 <__cmpdf2+0x74>
2000b518:	ea4f 0c43 	mov.w	ip, r3, lsl #1
2000b51c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
2000b520:	d1d6      	bne.n	2000b4d0 <__cmpdf2+0x1c>
2000b522:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000b526:	d0d3      	beq.n	2000b4d0 <__cmpdf2+0x1c>
2000b528:	f85d 0b04 	ldr.w	r0, [sp], #4
2000b52c:	4770      	bx	lr
2000b52e:	bf00      	nop

2000b530 <__aeabi_cdrcmple>:
2000b530:	4684      	mov	ip, r0
2000b532:	4610      	mov	r0, r2
2000b534:	4662      	mov	r2, ip
2000b536:	468c      	mov	ip, r1
2000b538:	4619      	mov	r1, r3
2000b53a:	4663      	mov	r3, ip
2000b53c:	e000      	b.n	2000b540 <__aeabi_cdcmpeq>
2000b53e:	bf00      	nop

2000b540 <__aeabi_cdcmpeq>:
2000b540:	b501      	push	{r0, lr}
2000b542:	f7ff ffb7 	bl	2000b4b4 <__cmpdf2>
2000b546:	2800      	cmp	r0, #0
2000b548:	bf48      	it	mi
2000b54a:	f110 0f00 	cmnmi.w	r0, #0
2000b54e:	bd01      	pop	{r0, pc}

2000b550 <__aeabi_dcmpeq>:
2000b550:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b554:	f7ff fff4 	bl	2000b540 <__aeabi_cdcmpeq>
2000b558:	bf0c      	ite	eq
2000b55a:	2001      	moveq	r0, #1
2000b55c:	2000      	movne	r0, #0
2000b55e:	f85d fb08 	ldr.w	pc, [sp], #8
2000b562:	bf00      	nop

2000b564 <__aeabi_dcmplt>:
2000b564:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b568:	f7ff ffea 	bl	2000b540 <__aeabi_cdcmpeq>
2000b56c:	bf34      	ite	cc
2000b56e:	2001      	movcc	r0, #1
2000b570:	2000      	movcs	r0, #0
2000b572:	f85d fb08 	ldr.w	pc, [sp], #8
2000b576:	bf00      	nop

2000b578 <__aeabi_dcmple>:
2000b578:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b57c:	f7ff ffe0 	bl	2000b540 <__aeabi_cdcmpeq>
2000b580:	bf94      	ite	ls
2000b582:	2001      	movls	r0, #1
2000b584:	2000      	movhi	r0, #0
2000b586:	f85d fb08 	ldr.w	pc, [sp], #8
2000b58a:	bf00      	nop

2000b58c <__aeabi_dcmpge>:
2000b58c:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b590:	f7ff ffce 	bl	2000b530 <__aeabi_cdrcmple>
2000b594:	bf94      	ite	ls
2000b596:	2001      	movls	r0, #1
2000b598:	2000      	movhi	r0, #0
2000b59a:	f85d fb08 	ldr.w	pc, [sp], #8
2000b59e:	bf00      	nop

2000b5a0 <__aeabi_dcmpgt>:
2000b5a0:	f84d ed08 	str.w	lr, [sp, #-8]!
2000b5a4:	f7ff ffc4 	bl	2000b530 <__aeabi_cdrcmple>
2000b5a8:	bf34      	ite	cc
2000b5aa:	2001      	movcc	r0, #1
2000b5ac:	2000      	movcs	r0, #0
2000b5ae:	f85d fb08 	ldr.w	pc, [sp], #8
2000b5b2:	bf00      	nop

2000b5b4 <__aeabi_d2iz>:
2000b5b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
2000b5b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000b5bc:	d215      	bcs.n	2000b5ea <__aeabi_d2iz+0x36>
2000b5be:	d511      	bpl.n	2000b5e4 <__aeabi_d2iz+0x30>
2000b5c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
2000b5c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
2000b5c8:	d912      	bls.n	2000b5f0 <__aeabi_d2iz+0x3c>
2000b5ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
2000b5ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
2000b5d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
2000b5d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000b5da:	fa23 f002 	lsr.w	r0, r3, r2
2000b5de:	bf18      	it	ne
2000b5e0:	4240      	negne	r0, r0
2000b5e2:	4770      	bx	lr
2000b5e4:	f04f 0000 	mov.w	r0, #0
2000b5e8:	4770      	bx	lr
2000b5ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
2000b5ee:	d105      	bne.n	2000b5fc <__aeabi_d2iz+0x48>
2000b5f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000b5f4:	bf08      	it	eq
2000b5f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
2000b5fa:	4770      	bx	lr
2000b5fc:	f04f 0000 	mov.w	r0, #0
2000b600:	4770      	bx	lr
2000b602:	bf00      	nop

2000b604 <__aeabi_uldivmod>:
2000b604:	b94b      	cbnz	r3, 2000b61a <__aeabi_uldivmod+0x16>
2000b606:	b942      	cbnz	r2, 2000b61a <__aeabi_uldivmod+0x16>
2000b608:	2900      	cmp	r1, #0
2000b60a:	bf08      	it	eq
2000b60c:	2800      	cmpeq	r0, #0
2000b60e:	d002      	beq.n	2000b616 <__aeabi_uldivmod+0x12>
2000b610:	f04f 31ff 	mov.w	r1, #4294967295
2000b614:	4608      	mov	r0, r1
2000b616:	f7ff bf43 	b.w	2000b4a0 <__aeabi_idiv0>
2000b61a:	b082      	sub	sp, #8
2000b61c:	46ec      	mov	ip, sp
2000b61e:	e92d 5000 	stmdb	sp!, {ip, lr}
2000b622:	f000 f805 	bl	2000b630 <__gnu_uldivmod_helper>
2000b626:	f8dd e004 	ldr.w	lr, [sp, #4]
2000b62a:	b002      	add	sp, #8
2000b62c:	bc0c      	pop	{r2, r3}
2000b62e:	4770      	bx	lr

2000b630 <__gnu_uldivmod_helper>:
2000b630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b632:	4614      	mov	r4, r2
2000b634:	461d      	mov	r5, r3
2000b636:	4606      	mov	r6, r0
2000b638:	460f      	mov	r7, r1
2000b63a:	f000 f9d7 	bl	2000b9ec <__udivdi3>
2000b63e:	fb00 f505 	mul.w	r5, r0, r5
2000b642:	fba0 2304 	umull	r2, r3, r0, r4
2000b646:	fb04 5401 	mla	r4, r4, r1, r5
2000b64a:	18e3      	adds	r3, r4, r3
2000b64c:	1ab6      	subs	r6, r6, r2
2000b64e:	eb67 0703 	sbc.w	r7, r7, r3
2000b652:	9b06      	ldr	r3, [sp, #24]
2000b654:	e9c3 6700 	strd	r6, r7, [r3]
2000b658:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b65a:	bf00      	nop

2000b65c <__gnu_ldivmod_helper>:
2000b65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000b65e:	4614      	mov	r4, r2
2000b660:	461d      	mov	r5, r3
2000b662:	4606      	mov	r6, r0
2000b664:	460f      	mov	r7, r1
2000b666:	f000 f80f 	bl	2000b688 <__divdi3>
2000b66a:	fb00 f505 	mul.w	r5, r0, r5
2000b66e:	fba0 2304 	umull	r2, r3, r0, r4
2000b672:	fb04 5401 	mla	r4, r4, r1, r5
2000b676:	18e3      	adds	r3, r4, r3
2000b678:	1ab6      	subs	r6, r6, r2
2000b67a:	eb67 0703 	sbc.w	r7, r7, r3
2000b67e:	9b06      	ldr	r3, [sp, #24]
2000b680:	e9c3 6700 	strd	r6, r7, [r3]
2000b684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000b686:	bf00      	nop

2000b688 <__divdi3>:
2000b688:	2900      	cmp	r1, #0
2000b68a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b68e:	b085      	sub	sp, #20
2000b690:	f2c0 80c8 	blt.w	2000b824 <__divdi3+0x19c>
2000b694:	2600      	movs	r6, #0
2000b696:	2b00      	cmp	r3, #0
2000b698:	f2c0 80bf 	blt.w	2000b81a <__divdi3+0x192>
2000b69c:	4689      	mov	r9, r1
2000b69e:	4614      	mov	r4, r2
2000b6a0:	4605      	mov	r5, r0
2000b6a2:	469b      	mov	fp, r3
2000b6a4:	2b00      	cmp	r3, #0
2000b6a6:	d14a      	bne.n	2000b73e <__divdi3+0xb6>
2000b6a8:	428a      	cmp	r2, r1
2000b6aa:	d957      	bls.n	2000b75c <__divdi3+0xd4>
2000b6ac:	fab2 f382 	clz	r3, r2
2000b6b0:	b153      	cbz	r3, 2000b6c8 <__divdi3+0x40>
2000b6b2:	f1c3 0020 	rsb	r0, r3, #32
2000b6b6:	fa01 f903 	lsl.w	r9, r1, r3
2000b6ba:	fa25 f800 	lsr.w	r8, r5, r0
2000b6be:	fa12 f403 	lsls.w	r4, r2, r3
2000b6c2:	409d      	lsls	r5, r3
2000b6c4:	ea48 0909 	orr.w	r9, r8, r9
2000b6c8:	0c27      	lsrs	r7, r4, #16
2000b6ca:	4648      	mov	r0, r9
2000b6cc:	4639      	mov	r1, r7
2000b6ce:	fa1f fb84 	uxth.w	fp, r4
2000b6d2:	f7ff fda9 	bl	2000b228 <__aeabi_uidiv>
2000b6d6:	4639      	mov	r1, r7
2000b6d8:	4682      	mov	sl, r0
2000b6da:	4648      	mov	r0, r9
2000b6dc:	f7ff fed2 	bl	2000b484 <__aeabi_uidivmod>
2000b6e0:	0c2a      	lsrs	r2, r5, #16
2000b6e2:	fb0b f30a 	mul.w	r3, fp, sl
2000b6e6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
2000b6ea:	454b      	cmp	r3, r9
2000b6ec:	d909      	bls.n	2000b702 <__divdi3+0x7a>
2000b6ee:	eb19 0904 	adds.w	r9, r9, r4
2000b6f2:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b6f6:	d204      	bcs.n	2000b702 <__divdi3+0x7a>
2000b6f8:	454b      	cmp	r3, r9
2000b6fa:	bf84      	itt	hi
2000b6fc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b700:	44a1      	addhi	r9, r4
2000b702:	ebc3 0909 	rsb	r9, r3, r9
2000b706:	4639      	mov	r1, r7
2000b708:	4648      	mov	r0, r9
2000b70a:	b2ad      	uxth	r5, r5
2000b70c:	f7ff fd8c 	bl	2000b228 <__aeabi_uidiv>
2000b710:	4639      	mov	r1, r7
2000b712:	4680      	mov	r8, r0
2000b714:	4648      	mov	r0, r9
2000b716:	f7ff feb5 	bl	2000b484 <__aeabi_uidivmod>
2000b71a:	fb0b fb08 	mul.w	fp, fp, r8
2000b71e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b722:	45ab      	cmp	fp, r5
2000b724:	d907      	bls.n	2000b736 <__divdi3+0xae>
2000b726:	192d      	adds	r5, r5, r4
2000b728:	f108 38ff 	add.w	r8, r8, #4294967295
2000b72c:	d203      	bcs.n	2000b736 <__divdi3+0xae>
2000b72e:	45ab      	cmp	fp, r5
2000b730:	bf88      	it	hi
2000b732:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b736:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b73a:	2700      	movs	r7, #0
2000b73c:	e003      	b.n	2000b746 <__divdi3+0xbe>
2000b73e:	428b      	cmp	r3, r1
2000b740:	d957      	bls.n	2000b7f2 <__divdi3+0x16a>
2000b742:	2700      	movs	r7, #0
2000b744:	46b8      	mov	r8, r7
2000b746:	4642      	mov	r2, r8
2000b748:	463b      	mov	r3, r7
2000b74a:	b116      	cbz	r6, 2000b752 <__divdi3+0xca>
2000b74c:	4252      	negs	r2, r2
2000b74e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b752:	4619      	mov	r1, r3
2000b754:	4610      	mov	r0, r2
2000b756:	b005      	add	sp, #20
2000b758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000b75c:	b922      	cbnz	r2, 2000b768 <__divdi3+0xe0>
2000b75e:	4611      	mov	r1, r2
2000b760:	2001      	movs	r0, #1
2000b762:	f7ff fd61 	bl	2000b228 <__aeabi_uidiv>
2000b766:	4604      	mov	r4, r0
2000b768:	fab4 f884 	clz	r8, r4
2000b76c:	f1b8 0f00 	cmp.w	r8, #0
2000b770:	d15e      	bne.n	2000b830 <__divdi3+0x1a8>
2000b772:	ebc4 0809 	rsb	r8, r4, r9
2000b776:	0c27      	lsrs	r7, r4, #16
2000b778:	fa1f f984 	uxth.w	r9, r4
2000b77c:	2101      	movs	r1, #1
2000b77e:	9102      	str	r1, [sp, #8]
2000b780:	4639      	mov	r1, r7
2000b782:	4640      	mov	r0, r8
2000b784:	f7ff fd50 	bl	2000b228 <__aeabi_uidiv>
2000b788:	4639      	mov	r1, r7
2000b78a:	4682      	mov	sl, r0
2000b78c:	4640      	mov	r0, r8
2000b78e:	f7ff fe79 	bl	2000b484 <__aeabi_uidivmod>
2000b792:	ea4f 4815 	mov.w	r8, r5, lsr #16
2000b796:	fb09 f30a 	mul.w	r3, r9, sl
2000b79a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000b79e:	455b      	cmp	r3, fp
2000b7a0:	d909      	bls.n	2000b7b6 <__divdi3+0x12e>
2000b7a2:	eb1b 0b04 	adds.w	fp, fp, r4
2000b7a6:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b7aa:	d204      	bcs.n	2000b7b6 <__divdi3+0x12e>
2000b7ac:	455b      	cmp	r3, fp
2000b7ae:	bf84      	itt	hi
2000b7b0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b7b4:	44a3      	addhi	fp, r4
2000b7b6:	ebc3 0b0b 	rsb	fp, r3, fp
2000b7ba:	4639      	mov	r1, r7
2000b7bc:	4658      	mov	r0, fp
2000b7be:	b2ad      	uxth	r5, r5
2000b7c0:	f7ff fd32 	bl	2000b228 <__aeabi_uidiv>
2000b7c4:	4639      	mov	r1, r7
2000b7c6:	4680      	mov	r8, r0
2000b7c8:	4658      	mov	r0, fp
2000b7ca:	f7ff fe5b 	bl	2000b484 <__aeabi_uidivmod>
2000b7ce:	fb09 f908 	mul.w	r9, r9, r8
2000b7d2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
2000b7d6:	45a9      	cmp	r9, r5
2000b7d8:	d907      	bls.n	2000b7ea <__divdi3+0x162>
2000b7da:	192d      	adds	r5, r5, r4
2000b7dc:	f108 38ff 	add.w	r8, r8, #4294967295
2000b7e0:	d203      	bcs.n	2000b7ea <__divdi3+0x162>
2000b7e2:	45a9      	cmp	r9, r5
2000b7e4:	bf88      	it	hi
2000b7e6:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b7ea:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000b7ee:	9f02      	ldr	r7, [sp, #8]
2000b7f0:	e7a9      	b.n	2000b746 <__divdi3+0xbe>
2000b7f2:	fab3 f783 	clz	r7, r3
2000b7f6:	2f00      	cmp	r7, #0
2000b7f8:	d168      	bne.n	2000b8cc <__divdi3+0x244>
2000b7fa:	428b      	cmp	r3, r1
2000b7fc:	bf2c      	ite	cs
2000b7fe:	f04f 0900 	movcs.w	r9, #0
2000b802:	f04f 0901 	movcc.w	r9, #1
2000b806:	4282      	cmp	r2, r0
2000b808:	bf8c      	ite	hi
2000b80a:	464c      	movhi	r4, r9
2000b80c:	f049 0401 	orrls.w	r4, r9, #1
2000b810:	2c00      	cmp	r4, #0
2000b812:	d096      	beq.n	2000b742 <__divdi3+0xba>
2000b814:	f04f 0801 	mov.w	r8, #1
2000b818:	e795      	b.n	2000b746 <__divdi3+0xbe>
2000b81a:	4252      	negs	r2, r2
2000b81c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
2000b820:	43f6      	mvns	r6, r6
2000b822:	e73b      	b.n	2000b69c <__divdi3+0x14>
2000b824:	4240      	negs	r0, r0
2000b826:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000b82a:	f04f 36ff 	mov.w	r6, #4294967295
2000b82e:	e732      	b.n	2000b696 <__divdi3+0xe>
2000b830:	fa04 f408 	lsl.w	r4, r4, r8
2000b834:	f1c8 0720 	rsb	r7, r8, #32
2000b838:	fa35 f307 	lsrs.w	r3, r5, r7
2000b83c:	fa29 fa07 	lsr.w	sl, r9, r7
2000b840:	0c27      	lsrs	r7, r4, #16
2000b842:	fa09 fb08 	lsl.w	fp, r9, r8
2000b846:	4639      	mov	r1, r7
2000b848:	4650      	mov	r0, sl
2000b84a:	ea43 020b 	orr.w	r2, r3, fp
2000b84e:	9202      	str	r2, [sp, #8]
2000b850:	f7ff fcea 	bl	2000b228 <__aeabi_uidiv>
2000b854:	4639      	mov	r1, r7
2000b856:	fa1f f984 	uxth.w	r9, r4
2000b85a:	4683      	mov	fp, r0
2000b85c:	4650      	mov	r0, sl
2000b85e:	f7ff fe11 	bl	2000b484 <__aeabi_uidivmod>
2000b862:	9802      	ldr	r0, [sp, #8]
2000b864:	fb09 f20b 	mul.w	r2, r9, fp
2000b868:	0c03      	lsrs	r3, r0, #16
2000b86a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000b86e:	429a      	cmp	r2, r3
2000b870:	d904      	bls.n	2000b87c <__divdi3+0x1f4>
2000b872:	191b      	adds	r3, r3, r4
2000b874:	f10b 3bff 	add.w	fp, fp, #4294967295
2000b878:	f0c0 80b1 	bcc.w	2000b9de <__divdi3+0x356>
2000b87c:	1a9b      	subs	r3, r3, r2
2000b87e:	4639      	mov	r1, r7
2000b880:	4618      	mov	r0, r3
2000b882:	9301      	str	r3, [sp, #4]
2000b884:	f7ff fcd0 	bl	2000b228 <__aeabi_uidiv>
2000b888:	9901      	ldr	r1, [sp, #4]
2000b88a:	4682      	mov	sl, r0
2000b88c:	4608      	mov	r0, r1
2000b88e:	4639      	mov	r1, r7
2000b890:	f7ff fdf8 	bl	2000b484 <__aeabi_uidivmod>
2000b894:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b898:	fb09 f30a 	mul.w	r3, r9, sl
2000b89c:	fa1f f08c 	uxth.w	r0, ip
2000b8a0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
2000b8a4:	4293      	cmp	r3, r2
2000b8a6:	d908      	bls.n	2000b8ba <__divdi3+0x232>
2000b8a8:	1912      	adds	r2, r2, r4
2000b8aa:	f10a 3aff 	add.w	sl, sl, #4294967295
2000b8ae:	d204      	bcs.n	2000b8ba <__divdi3+0x232>
2000b8b0:	4293      	cmp	r3, r2
2000b8b2:	bf84      	itt	hi
2000b8b4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
2000b8b8:	1912      	addhi	r2, r2, r4
2000b8ba:	fa05 f508 	lsl.w	r5, r5, r8
2000b8be:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
2000b8c2:	ebc3 0802 	rsb	r8, r3, r2
2000b8c6:	f8cd e008 	str.w	lr, [sp, #8]
2000b8ca:	e759      	b.n	2000b780 <__divdi3+0xf8>
2000b8cc:	f1c7 0020 	rsb	r0, r7, #32
2000b8d0:	fa03 fa07 	lsl.w	sl, r3, r7
2000b8d4:	40c2      	lsrs	r2, r0
2000b8d6:	fa35 f300 	lsrs.w	r3, r5, r0
2000b8da:	ea42 0b0a 	orr.w	fp, r2, sl
2000b8de:	fa21 f800 	lsr.w	r8, r1, r0
2000b8e2:	fa01 f907 	lsl.w	r9, r1, r7
2000b8e6:	4640      	mov	r0, r8
2000b8e8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
2000b8ec:	ea43 0109 	orr.w	r1, r3, r9
2000b8f0:	9102      	str	r1, [sp, #8]
2000b8f2:	4651      	mov	r1, sl
2000b8f4:	fa1f f28b 	uxth.w	r2, fp
2000b8f8:	9203      	str	r2, [sp, #12]
2000b8fa:	f7ff fc95 	bl	2000b228 <__aeabi_uidiv>
2000b8fe:	4651      	mov	r1, sl
2000b900:	4681      	mov	r9, r0
2000b902:	4640      	mov	r0, r8
2000b904:	f7ff fdbe 	bl	2000b484 <__aeabi_uidivmod>
2000b908:	9b03      	ldr	r3, [sp, #12]
2000b90a:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b90e:	fb03 f209 	mul.w	r2, r3, r9
2000b912:	ea4f 401c 	mov.w	r0, ip, lsr #16
2000b916:	fa14 f307 	lsls.w	r3, r4, r7
2000b91a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
2000b91e:	42a2      	cmp	r2, r4
2000b920:	d904      	bls.n	2000b92c <__divdi3+0x2a4>
2000b922:	eb14 040b 	adds.w	r4, r4, fp
2000b926:	f109 39ff 	add.w	r9, r9, #4294967295
2000b92a:	d352      	bcc.n	2000b9d2 <__divdi3+0x34a>
2000b92c:	1aa4      	subs	r4, r4, r2
2000b92e:	4651      	mov	r1, sl
2000b930:	4620      	mov	r0, r4
2000b932:	9301      	str	r3, [sp, #4]
2000b934:	f7ff fc78 	bl	2000b228 <__aeabi_uidiv>
2000b938:	4651      	mov	r1, sl
2000b93a:	4680      	mov	r8, r0
2000b93c:	4620      	mov	r0, r4
2000b93e:	f7ff fda1 	bl	2000b484 <__aeabi_uidivmod>
2000b942:	9803      	ldr	r0, [sp, #12]
2000b944:	f8dd c008 	ldr.w	ip, [sp, #8]
2000b948:	fb00 f208 	mul.w	r2, r0, r8
2000b94c:	fa1f f38c 	uxth.w	r3, ip
2000b950:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
2000b954:	9b01      	ldr	r3, [sp, #4]
2000b956:	4282      	cmp	r2, r0
2000b958:	d904      	bls.n	2000b964 <__divdi3+0x2dc>
2000b95a:	eb10 000b 	adds.w	r0, r0, fp
2000b95e:	f108 38ff 	add.w	r8, r8, #4294967295
2000b962:	d330      	bcc.n	2000b9c6 <__divdi3+0x33e>
2000b964:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
2000b968:	fa1f fc83 	uxth.w	ip, r3
2000b96c:	0c1b      	lsrs	r3, r3, #16
2000b96e:	1a80      	subs	r0, r0, r2
2000b970:	fa1f fe88 	uxth.w	lr, r8
2000b974:	ea4f 4a18 	mov.w	sl, r8, lsr #16
2000b978:	fb0c f90e 	mul.w	r9, ip, lr
2000b97c:	fb0c fc0a 	mul.w	ip, ip, sl
2000b980:	fb03 c10e 	mla	r1, r3, lr, ip
2000b984:	fb03 f20a 	mul.w	r2, r3, sl
2000b988:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000b98c:	458c      	cmp	ip, r1
2000b98e:	bf88      	it	hi
2000b990:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
2000b994:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
2000b998:	4570      	cmp	r0, lr
2000b99a:	d310      	bcc.n	2000b9be <__divdi3+0x336>
2000b99c:	fa1f f989 	uxth.w	r9, r9
2000b9a0:	fa05 f707 	lsl.w	r7, r5, r7
2000b9a4:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000b9a8:	bf14      	ite	ne
2000b9aa:	2200      	movne	r2, #0
2000b9ac:	2201      	moveq	r2, #1
2000b9ae:	4287      	cmp	r7, r0
2000b9b0:	bf2c      	ite	cs
2000b9b2:	2700      	movcs	r7, #0
2000b9b4:	f002 0701 	andcc.w	r7, r2, #1
2000b9b8:	2f00      	cmp	r7, #0
2000b9ba:	f43f aec4 	beq.w	2000b746 <__divdi3+0xbe>
2000b9be:	f108 38ff 	add.w	r8, r8, #4294967295
2000b9c2:	2700      	movs	r7, #0
2000b9c4:	e6bf      	b.n	2000b746 <__divdi3+0xbe>
2000b9c6:	4282      	cmp	r2, r0
2000b9c8:	bf84      	itt	hi
2000b9ca:	4458      	addhi	r0, fp
2000b9cc:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000b9d0:	e7c8      	b.n	2000b964 <__divdi3+0x2dc>
2000b9d2:	42a2      	cmp	r2, r4
2000b9d4:	bf84      	itt	hi
2000b9d6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000b9da:	445c      	addhi	r4, fp
2000b9dc:	e7a6      	b.n	2000b92c <__divdi3+0x2a4>
2000b9de:	429a      	cmp	r2, r3
2000b9e0:	bf84      	itt	hi
2000b9e2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000b9e6:	191b      	addhi	r3, r3, r4
2000b9e8:	e748      	b.n	2000b87c <__divdi3+0x1f4>
2000b9ea:	bf00      	nop

2000b9ec <__udivdi3>:
2000b9ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000b9f0:	460c      	mov	r4, r1
2000b9f2:	b083      	sub	sp, #12
2000b9f4:	4680      	mov	r8, r0
2000b9f6:	4616      	mov	r6, r2
2000b9f8:	4689      	mov	r9, r1
2000b9fa:	461f      	mov	r7, r3
2000b9fc:	4615      	mov	r5, r2
2000b9fe:	468a      	mov	sl, r1
2000ba00:	2b00      	cmp	r3, #0
2000ba02:	d14b      	bne.n	2000ba9c <__udivdi3+0xb0>
2000ba04:	428a      	cmp	r2, r1
2000ba06:	d95c      	bls.n	2000bac2 <__udivdi3+0xd6>
2000ba08:	fab2 f382 	clz	r3, r2
2000ba0c:	b15b      	cbz	r3, 2000ba26 <__udivdi3+0x3a>
2000ba0e:	f1c3 0020 	rsb	r0, r3, #32
2000ba12:	fa01 fa03 	lsl.w	sl, r1, r3
2000ba16:	fa28 f200 	lsr.w	r2, r8, r0
2000ba1a:	fa16 f503 	lsls.w	r5, r6, r3
2000ba1e:	fa08 f803 	lsl.w	r8, r8, r3
2000ba22:	ea42 0a0a 	orr.w	sl, r2, sl
2000ba26:	0c2e      	lsrs	r6, r5, #16
2000ba28:	4650      	mov	r0, sl
2000ba2a:	4631      	mov	r1, r6
2000ba2c:	b2af      	uxth	r7, r5
2000ba2e:	f7ff fbfb 	bl	2000b228 <__aeabi_uidiv>
2000ba32:	4631      	mov	r1, r6
2000ba34:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000ba38:	4681      	mov	r9, r0
2000ba3a:	4650      	mov	r0, sl
2000ba3c:	f7ff fd22 	bl	2000b484 <__aeabi_uidivmod>
2000ba40:	fb07 f309 	mul.w	r3, r7, r9
2000ba44:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000ba48:	4553      	cmp	r3, sl
2000ba4a:	d909      	bls.n	2000ba60 <__udivdi3+0x74>
2000ba4c:	eb1a 0a05 	adds.w	sl, sl, r5
2000ba50:	f109 39ff 	add.w	r9, r9, #4294967295
2000ba54:	d204      	bcs.n	2000ba60 <__udivdi3+0x74>
2000ba56:	4553      	cmp	r3, sl
2000ba58:	bf84      	itt	hi
2000ba5a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000ba5e:	44aa      	addhi	sl, r5
2000ba60:	ebc3 0a0a 	rsb	sl, r3, sl
2000ba64:	4631      	mov	r1, r6
2000ba66:	4650      	mov	r0, sl
2000ba68:	fa1f f888 	uxth.w	r8, r8
2000ba6c:	f7ff fbdc 	bl	2000b228 <__aeabi_uidiv>
2000ba70:	4631      	mov	r1, r6
2000ba72:	4604      	mov	r4, r0
2000ba74:	4650      	mov	r0, sl
2000ba76:	f7ff fd05 	bl	2000b484 <__aeabi_uidivmod>
2000ba7a:	fb07 f704 	mul.w	r7, r7, r4
2000ba7e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000ba82:	4547      	cmp	r7, r8
2000ba84:	d906      	bls.n	2000ba94 <__udivdi3+0xa8>
2000ba86:	3c01      	subs	r4, #1
2000ba88:	eb18 0805 	adds.w	r8, r8, r5
2000ba8c:	d202      	bcs.n	2000ba94 <__udivdi3+0xa8>
2000ba8e:	4547      	cmp	r7, r8
2000ba90:	bf88      	it	hi
2000ba92:	3c01      	subhi	r4, #1
2000ba94:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000ba98:	2600      	movs	r6, #0
2000ba9a:	e05c      	b.n	2000bb56 <__udivdi3+0x16a>
2000ba9c:	428b      	cmp	r3, r1
2000ba9e:	d858      	bhi.n	2000bb52 <__udivdi3+0x166>
2000baa0:	fab3 f683 	clz	r6, r3
2000baa4:	2e00      	cmp	r6, #0
2000baa6:	d15b      	bne.n	2000bb60 <__udivdi3+0x174>
2000baa8:	428b      	cmp	r3, r1
2000baaa:	bf2c      	ite	cs
2000baac:	2200      	movcs	r2, #0
2000baae:	2201      	movcc	r2, #1
2000bab0:	4285      	cmp	r5, r0
2000bab2:	bf8c      	ite	hi
2000bab4:	4615      	movhi	r5, r2
2000bab6:	f042 0501 	orrls.w	r5, r2, #1
2000baba:	2d00      	cmp	r5, #0
2000babc:	d049      	beq.n	2000bb52 <__udivdi3+0x166>
2000babe:	2401      	movs	r4, #1
2000bac0:	e049      	b.n	2000bb56 <__udivdi3+0x16a>
2000bac2:	b922      	cbnz	r2, 2000bace <__udivdi3+0xe2>
2000bac4:	4611      	mov	r1, r2
2000bac6:	2001      	movs	r0, #1
2000bac8:	f7ff fbae 	bl	2000b228 <__aeabi_uidiv>
2000bacc:	4605      	mov	r5, r0
2000bace:	fab5 f685 	clz	r6, r5
2000bad2:	2e00      	cmp	r6, #0
2000bad4:	f040 80ba 	bne.w	2000bc4c <__udivdi3+0x260>
2000bad8:	1b64      	subs	r4, r4, r5
2000bada:	0c2f      	lsrs	r7, r5, #16
2000badc:	fa1f fa85 	uxth.w	sl, r5
2000bae0:	2601      	movs	r6, #1
2000bae2:	4639      	mov	r1, r7
2000bae4:	4620      	mov	r0, r4
2000bae6:	f7ff fb9f 	bl	2000b228 <__aeabi_uidiv>
2000baea:	4639      	mov	r1, r7
2000baec:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000baf0:	4681      	mov	r9, r0
2000baf2:	4620      	mov	r0, r4
2000baf4:	f7ff fcc6 	bl	2000b484 <__aeabi_uidivmod>
2000baf8:	fb0a f309 	mul.w	r3, sl, r9
2000bafc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000bb00:	455b      	cmp	r3, fp
2000bb02:	d909      	bls.n	2000bb18 <__udivdi3+0x12c>
2000bb04:	eb1b 0b05 	adds.w	fp, fp, r5
2000bb08:	f109 39ff 	add.w	r9, r9, #4294967295
2000bb0c:	d204      	bcs.n	2000bb18 <__udivdi3+0x12c>
2000bb0e:	455b      	cmp	r3, fp
2000bb10:	bf84      	itt	hi
2000bb12:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bb16:	44ab      	addhi	fp, r5
2000bb18:	ebc3 0b0b 	rsb	fp, r3, fp
2000bb1c:	4639      	mov	r1, r7
2000bb1e:	4658      	mov	r0, fp
2000bb20:	fa1f f888 	uxth.w	r8, r8
2000bb24:	f7ff fb80 	bl	2000b228 <__aeabi_uidiv>
2000bb28:	4639      	mov	r1, r7
2000bb2a:	4604      	mov	r4, r0
2000bb2c:	4658      	mov	r0, fp
2000bb2e:	f7ff fca9 	bl	2000b484 <__aeabi_uidivmod>
2000bb32:	fb0a fa04 	mul.w	sl, sl, r4
2000bb36:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000bb3a:	45c2      	cmp	sl, r8
2000bb3c:	d906      	bls.n	2000bb4c <__udivdi3+0x160>
2000bb3e:	3c01      	subs	r4, #1
2000bb40:	eb18 0805 	adds.w	r8, r8, r5
2000bb44:	d202      	bcs.n	2000bb4c <__udivdi3+0x160>
2000bb46:	45c2      	cmp	sl, r8
2000bb48:	bf88      	it	hi
2000bb4a:	3c01      	subhi	r4, #1
2000bb4c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000bb50:	e001      	b.n	2000bb56 <__udivdi3+0x16a>
2000bb52:	2600      	movs	r6, #0
2000bb54:	4634      	mov	r4, r6
2000bb56:	4631      	mov	r1, r6
2000bb58:	4620      	mov	r0, r4
2000bb5a:	b003      	add	sp, #12
2000bb5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000bb60:	f1c6 0020 	rsb	r0, r6, #32
2000bb64:	40b3      	lsls	r3, r6
2000bb66:	fa32 f700 	lsrs.w	r7, r2, r0
2000bb6a:	fa21 fb00 	lsr.w	fp, r1, r0
2000bb6e:	431f      	orrs	r7, r3
2000bb70:	fa14 f206 	lsls.w	r2, r4, r6
2000bb74:	fa28 f100 	lsr.w	r1, r8, r0
2000bb78:	4658      	mov	r0, fp
2000bb7a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000bb7e:	4311      	orrs	r1, r2
2000bb80:	9100      	str	r1, [sp, #0]
2000bb82:	4651      	mov	r1, sl
2000bb84:	b2bb      	uxth	r3, r7
2000bb86:	9301      	str	r3, [sp, #4]
2000bb88:	f7ff fb4e 	bl	2000b228 <__aeabi_uidiv>
2000bb8c:	4651      	mov	r1, sl
2000bb8e:	40b5      	lsls	r5, r6
2000bb90:	4681      	mov	r9, r0
2000bb92:	4658      	mov	r0, fp
2000bb94:	f7ff fc76 	bl	2000b484 <__aeabi_uidivmod>
2000bb98:	9c01      	ldr	r4, [sp, #4]
2000bb9a:	9800      	ldr	r0, [sp, #0]
2000bb9c:	fb04 f309 	mul.w	r3, r4, r9
2000bba0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000bba4:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000bba8:	455b      	cmp	r3, fp
2000bbaa:	d905      	bls.n	2000bbb8 <__udivdi3+0x1cc>
2000bbac:	eb1b 0b07 	adds.w	fp, fp, r7
2000bbb0:	f109 39ff 	add.w	r9, r9, #4294967295
2000bbb4:	f0c0 808e 	bcc.w	2000bcd4 <__udivdi3+0x2e8>
2000bbb8:	ebc3 0b0b 	rsb	fp, r3, fp
2000bbbc:	4651      	mov	r1, sl
2000bbbe:	4658      	mov	r0, fp
2000bbc0:	f7ff fb32 	bl	2000b228 <__aeabi_uidiv>
2000bbc4:	4651      	mov	r1, sl
2000bbc6:	4604      	mov	r4, r0
2000bbc8:	4658      	mov	r0, fp
2000bbca:	f7ff fc5b 	bl	2000b484 <__aeabi_uidivmod>
2000bbce:	9801      	ldr	r0, [sp, #4]
2000bbd0:	9a00      	ldr	r2, [sp, #0]
2000bbd2:	fb00 f304 	mul.w	r3, r0, r4
2000bbd6:	fa1f fc82 	uxth.w	ip, r2
2000bbda:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000bbde:	4293      	cmp	r3, r2
2000bbe0:	d906      	bls.n	2000bbf0 <__udivdi3+0x204>
2000bbe2:	3c01      	subs	r4, #1
2000bbe4:	19d2      	adds	r2, r2, r7
2000bbe6:	d203      	bcs.n	2000bbf0 <__udivdi3+0x204>
2000bbe8:	4293      	cmp	r3, r2
2000bbea:	d901      	bls.n	2000bbf0 <__udivdi3+0x204>
2000bbec:	19d2      	adds	r2, r2, r7
2000bbee:	3c01      	subs	r4, #1
2000bbf0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000bbf4:	b2a8      	uxth	r0, r5
2000bbf6:	1ad2      	subs	r2, r2, r3
2000bbf8:	0c2d      	lsrs	r5, r5, #16
2000bbfa:	fa1f fc84 	uxth.w	ip, r4
2000bbfe:	0c23      	lsrs	r3, r4, #16
2000bc00:	fb00 f70c 	mul.w	r7, r0, ip
2000bc04:	fb00 fe03 	mul.w	lr, r0, r3
2000bc08:	fb05 e10c 	mla	r1, r5, ip, lr
2000bc0c:	fb05 f503 	mul.w	r5, r5, r3
2000bc10:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000bc14:	458e      	cmp	lr, r1
2000bc16:	bf88      	it	hi
2000bc18:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000bc1c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000bc20:	42aa      	cmp	r2, r5
2000bc22:	d310      	bcc.n	2000bc46 <__udivdi3+0x25a>
2000bc24:	b2bf      	uxth	r7, r7
2000bc26:	fa08 f606 	lsl.w	r6, r8, r6
2000bc2a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000bc2e:	bf14      	ite	ne
2000bc30:	f04f 0e00 	movne.w	lr, #0
2000bc34:	f04f 0e01 	moveq.w	lr, #1
2000bc38:	4296      	cmp	r6, r2
2000bc3a:	bf2c      	ite	cs
2000bc3c:	2600      	movcs	r6, #0
2000bc3e:	f00e 0601 	andcc.w	r6, lr, #1
2000bc42:	2e00      	cmp	r6, #0
2000bc44:	d087      	beq.n	2000bb56 <__udivdi3+0x16a>
2000bc46:	3c01      	subs	r4, #1
2000bc48:	2600      	movs	r6, #0
2000bc4a:	e784      	b.n	2000bb56 <__udivdi3+0x16a>
2000bc4c:	40b5      	lsls	r5, r6
2000bc4e:	f1c6 0120 	rsb	r1, r6, #32
2000bc52:	fa24 f901 	lsr.w	r9, r4, r1
2000bc56:	fa28 f201 	lsr.w	r2, r8, r1
2000bc5a:	0c2f      	lsrs	r7, r5, #16
2000bc5c:	40b4      	lsls	r4, r6
2000bc5e:	4639      	mov	r1, r7
2000bc60:	4648      	mov	r0, r9
2000bc62:	4322      	orrs	r2, r4
2000bc64:	9200      	str	r2, [sp, #0]
2000bc66:	f7ff fadf 	bl	2000b228 <__aeabi_uidiv>
2000bc6a:	4639      	mov	r1, r7
2000bc6c:	fa1f fa85 	uxth.w	sl, r5
2000bc70:	4683      	mov	fp, r0
2000bc72:	4648      	mov	r0, r9
2000bc74:	f7ff fc06 	bl	2000b484 <__aeabi_uidivmod>
2000bc78:	9b00      	ldr	r3, [sp, #0]
2000bc7a:	0c1a      	lsrs	r2, r3, #16
2000bc7c:	fb0a f30b 	mul.w	r3, sl, fp
2000bc80:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000bc84:	42a3      	cmp	r3, r4
2000bc86:	d903      	bls.n	2000bc90 <__udivdi3+0x2a4>
2000bc88:	1964      	adds	r4, r4, r5
2000bc8a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000bc8e:	d327      	bcc.n	2000bce0 <__udivdi3+0x2f4>
2000bc90:	1ae4      	subs	r4, r4, r3
2000bc92:	4639      	mov	r1, r7
2000bc94:	4620      	mov	r0, r4
2000bc96:	f7ff fac7 	bl	2000b228 <__aeabi_uidiv>
2000bc9a:	4639      	mov	r1, r7
2000bc9c:	4681      	mov	r9, r0
2000bc9e:	4620      	mov	r0, r4
2000bca0:	f7ff fbf0 	bl	2000b484 <__aeabi_uidivmod>
2000bca4:	9800      	ldr	r0, [sp, #0]
2000bca6:	fb0a f309 	mul.w	r3, sl, r9
2000bcaa:	fa1f fc80 	uxth.w	ip, r0
2000bcae:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000bcb2:	42a3      	cmp	r3, r4
2000bcb4:	d908      	bls.n	2000bcc8 <__udivdi3+0x2dc>
2000bcb6:	1964      	adds	r4, r4, r5
2000bcb8:	f109 39ff 	add.w	r9, r9, #4294967295
2000bcbc:	d204      	bcs.n	2000bcc8 <__udivdi3+0x2dc>
2000bcbe:	42a3      	cmp	r3, r4
2000bcc0:	bf84      	itt	hi
2000bcc2:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bcc6:	1964      	addhi	r4, r4, r5
2000bcc8:	fa08 f806 	lsl.w	r8, r8, r6
2000bccc:	1ae4      	subs	r4, r4, r3
2000bcce:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000bcd2:	e706      	b.n	2000bae2 <__udivdi3+0xf6>
2000bcd4:	455b      	cmp	r3, fp
2000bcd6:	bf84      	itt	hi
2000bcd8:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000bcdc:	44bb      	addhi	fp, r7
2000bcde:	e76b      	b.n	2000bbb8 <__udivdi3+0x1cc>
2000bce0:	42a3      	cmp	r3, r4
2000bce2:	bf84      	itt	hi
2000bce4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000bce8:	1964      	addhi	r4, r4, r5
2000bcea:	e7d1      	b.n	2000bc90 <__udivdi3+0x2a4>
2000bcec:	6867694c 	.word	0x6867694c
2000bcf0:	73207374 	.word	0x73207374
2000bcf4:	203a7465 	.word	0x203a7465
2000bcf8:	78257830 	.word	0x78257830
2000bcfc:	00000a0d 	.word	0x00000a0d
2000bd00:	30746962 	.word	0x30746962
2000bd04:	0964253a 	.word	0x0964253a
2000bd08:	31746962 	.word	0x31746962
2000bd0c:	0964253a 	.word	0x0964253a
2000bd10:	32746962 	.word	0x32746962
2000bd14:	0964253a 	.word	0x0964253a
2000bd18:	00000a0d 	.word	0x00000a0d
2000bd1c:	474e4144 	.word	0x474e4144
2000bd20:	5a205245 	.word	0x5a205245
2000bd24:	3a454e4f 	.word	0x3a454e4f
2000bd28:	76694c20 	.word	0x76694c20
2000bd2c:	69662d65 	.word	0x69662d65
2000bd30:	65206572 	.word	0x65206572
2000bd34:	6c62616e 	.word	0x6c62616e
2000bd38:	0d2e6465 	.word	0x0d2e6465
2000bd3c:	00000000 	.word	0x00000000
2000bd40:	6576694c 	.word	0x6576694c
2000bd44:	7269662d 	.word	0x7269662d
2000bd48:	69642065 	.word	0x69642065
2000bd4c:	6c626173 	.word	0x6c626173
2000bd50:	0d2e6465 	.word	0x0d2e6465
2000bd54:	00000000 	.word	0x00000000
2000bd58:	4f525245 	.word	0x4f525245
2000bd5c:	41203a52 	.word	0x41203a52
2000bd60:	6d657474 	.word	0x6d657474
2000bd64:	64657470 	.word	0x64657470
2000bd68:	206f7420 	.word	0x206f7420
2000bd6c:	65726966 	.word	0x65726966
2000bd70:	74697720 	.word	0x74697720
2000bd74:	74756f68 	.word	0x74756f68
2000bd78:	76696c20 	.word	0x76696c20
2000bd7c:	69662065 	.word	0x69662065
2000bd80:	65206572 	.word	0x65206572
2000bd84:	6c62616e 	.word	0x6c62616e
2000bd88:	0d726465 	.word	0x0d726465
2000bd8c:	00000000 	.word	0x00000000
2000bd90:	69676542 	.word	0x69676542
2000bd94:	6e696e6e 	.word	0x6e696e6e
2000bd98:	75612067 	.word	0x75612067
2000bd9c:	616d6f74 	.word	0x616d6f74
2000bda0:	20646574 	.word	0x20646574
2000bda4:	6b656573 	.word	0x6b656573
2000bda8:	646e612d 	.word	0x646e612d
2000bdac:	7365642d 	.word	0x7365642d
2000bdb0:	796f7274 	.word	0x796f7274
2000bdb4:	00000d21 	.word	0x00000d21
2000bdb8:	25203a78 	.word	0x25203a78
2000bdbc:	3a790964 	.word	0x3a790964
2000bdc0:	0d642520 	.word	0x0d642520
2000bdc4:	0000000a 	.word	0x0000000a
2000bdc8:	6e6f2058 	.word	0x6e6f2058
2000bdcc:	72617420 	.word	0x72617420
2000bdd0:	21746567 	.word	0x21746567
2000bdd4:	0000000d 	.word	0x0000000d
2000bdd8:	6e6f2059 	.word	0x6e6f2059
2000bddc:	72617420 	.word	0x72617420
2000bde0:	21746567 	.word	0x21746567
2000bde4:	0000000d 	.word	0x0000000d
2000bde8:	67726154 	.word	0x67726154
2000bdec:	61207465 	.word	0x61207465
2000bdf0:	69757163 	.word	0x69757163
2000bdf4:	2c646572 	.word	0x2c646572
2000bdf8:	72696620 	.word	0x72696620
2000bdfc:	21676e69 	.word	0x21676e69
2000be00:	0000000d 	.word	0x0000000d
2000be04:	726f6241 	.word	0x726f6241
2000be08:	676e6974 	.word	0x676e6974
2000be0c:	65657320 	.word	0x65657320
2000be10:	6e612d6b 	.word	0x6e612d6b
2000be14:	65642d64 	.word	0x65642d64
2000be18:	6f727473 	.word	0x6f727473
2000be1c:	20262079 	.word	0x20262079
2000be20:	61736964 	.word	0x61736964
2000be24:	6e696c62 	.word	0x6e696c62
2000be28:	696c2067 	.word	0x696c2067
2000be2c:	662d6576 	.word	0x662d6576
2000be30:	0d657269 	.word	0x0d657269
2000be34:	00000000 	.word	0x00000000
2000be38:	7270205a 	.word	0x7270205a
2000be3c:	65737365 	.word	0x65737365
2000be40:	61202c64 	.word	0x61202c64
2000be44:	76697463 	.word	0x76697463
2000be48:	6e697461 	.word	0x6e697461
2000be4c:	72742067 	.word	0x72742067
2000be50:	65676769 	.word	0x65676769
2000be54:	6f732072 	.word	0x6f732072
2000be58:	6f6e656c 	.word	0x6f6e656c
2000be5c:	000d6469 	.word	0x000d6469
2000be60:	2e4e2e41 	.word	0x2e4e2e41
2000be64:	2e532e54 	.word	0x2e532e54
2000be68:	30303320 	.word	0x30303320
2000be6c:	72202c30 	.word	0x72202c30
2000be70:	79646165 	.word	0x79646165
2000be74:	726f6620 	.word	0x726f6620
2000be78:	74636120 	.word	0x74636120
2000be7c:	216e6f69 	.word	0x216e6f69
2000be80:	0000000d 	.word	0x0000000d
2000be84:	6e676973 	.word	0x6e676973
2000be88:	72757461 	.word	0x72757461
2000be8c:	25203a65 	.word	0x25203a65
2000be90:	3a780964 	.word	0x3a780964
2000be94:	09642520 	.word	0x09642520
2000be98:	25203a79 	.word	0x25203a79
2000be9c:	3a770964 	.word	0x3a770964
2000bea0:	09642520 	.word	0x09642520
2000bea4:	25203a68 	.word	0x25203a68
2000bea8:	6e610964 	.word	0x6e610964
2000beac:	3a656c67 	.word	0x3a656c67
2000beb0:	0d642520 	.word	0x0d642520
2000beb4:	0000000a 	.word	0x0000000a
2000beb8:	63656863 	.word	0x63656863
2000bebc:	6d75736b 	.word	0x6d75736b
2000bec0:	72726520 	.word	0x72726520
2000bec4:	0021726f 	.word	0x0021726f

2000bec8 <__func__.4441>:
2000bec8:	70736964 6972775f 745f6574 5f677261     disp_write_targ_
2000bed8:	736c6176 00000000                       vals....

2000bee0 <__func__.4454>:
2000bee0:	70736964 6972775f 735f6574 73746f68     disp_write_shots
2000bef0:	00000000                                ....

2000bef4 <__func__.4463>:
2000bef4:	70736964 6972775f 645f6574 00747369     disp_write_dist.
2000bf04:	62654409 203a6775 3a3a7325 00000000     .Debug: %s::....
2000bf14:	642f2e2e 65766972 732f7372 73746174     ../drivers/stats
2000bf24:	7369645f 79616c70 0000632e 003a7325     _display.c..%s:.
2000bf34:	00206425 74697277 20676e69 65646f6d     %d .writing mode
2000bf44:	00000000 4f545541 00002020 4d524f4e     ....AUTO  ..NORM
2000bf54:	00004c41 74697277 20676e69 6d616863     AL..writing cham
2000bf64:	20726562 74617473 00007375 44414f4c     ber status..LOAD
2000bf74:	00004445 41454c43 00002052 74697277     ED..CLEAR ..writ
2000bf84:	20676e69 74736964 65636e61 00000000     ing distance....
2000bf94:	64353025 00000000 74697277 20676e69     %05d....writing 
2000bfa4:	67726174 76207465 65756c61 00000073     target values...
2000bfb4:	64333025 00000000 74697277 20676e69     %03d....writing 
2000bfc4:	67726174 63207465 6c637269 00000065     target circle...
2000bfd4:	73617265 20676e69 20646c6f 67726174     erasing old targ
2000bfe4:	63207465 6c637269 00000065 20647075     et circle...upd 
2000bff4:	70206e69 72676f72 00737365 73677261     in progress.args
2000c004:	65726120 4c554e20 0000004c 73617245      are NULL...Eras
2000c014:	20676e69 76657270 73756f69 72617420     ing previous tar
2000c024:	00746567 74697257 20676e69 2077656e     get.Writing new 
2000c034:	67726174 00007465 69646461 7320676e     target..adding s
2000c044:	73746f68 64707520 20657461 66206f74     hots update to f
2000c054:	20657269 25206e69 736d2075 0000202c     ire in %u ms, ..
2000c064:	69646461 6d20676e 2065646f 61647075     adding mode upda
2000c074:	74206574 6966206f 69206572 7525206e     te to fire in %u
2000c084:	00736d20 69646461 6420676e 61747369      ms.adding dista
2000c094:	2065636e 61647075 74206574 6966206f     nce update to fi
2000c0a4:	69206572 7525206e 00736d20 00003a58     re in %u ms.X:..
2000c0b4:	00003a59 74736944 296d6328 00000000     Y:..Dist(cm)....
2000c0c4:	6d616843 00726562 65646f4d 00000000     Chamber.Mode....

2000c0d4 <__func__.4472>:
2000c0d4:	70736964 6972775f 6d5f6574 0065646f     disp_write_mode.

2000c0e4 <__func__.4372>:
2000c0e4:	70736964 6470755f 00657461              disp_update.

2000c0f0 <__func__.4419>:
2000c0f0:	70736964 6172655f 6f5f6573 745f646c     disp_erase_old_t
2000c100:	5f677261 63726963 0000656c              arg_circle..

2000c10c <__func__.4431>:
2000c10c:	70736964 6972775f 745f6574 5f677261     disp_write_targ_
2000c11c:	63726963 0000656c 642f2e2e 65766972     circle..../drive
2000c12c:	742f7372 72656d69 632e745f 00000000     rs/timer_t.c....
2000c13c:	6f6c6e75 6e696b63 00000067 616c6564     unlocking...dela
2000c14c:	676e6979 726f6620 00642520              ying for %d.

2000c158 <__func__.4093>:
2000c158:	646e655f 6c65645f 745f7961 72656d69     _end_delay_timer
2000c168:	00000000                                ....

2000c16c <__func__.4097>:
2000c16c:	5f657375 635f656d 66657261 796c6c75     use_me_carefully
2000c17c:	5f736d5f 616c6564 69745f79 0072656d     _ms_delay_timer.
2000c18c:	70616548 646e6120 61747320 63206b63     Heap and stack c
2000c19c:	696c6c6f 6e6f6973 0000000a              ollision....

2000c1a8 <g_config_reg_lut>:
2000c1a8:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000c1b8:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000c1c8:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000c1d8:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000c1e8:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000c1f8:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000c208:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000c218:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

2000c228 <g_gpio_irqn_lut>:
2000c228:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
2000c238:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
2000c248:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
2000c258:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000c268 <C.18.2576>:
2000c268:	00000001 00000002 00000004 00000001     ................

2000c278 <_global_impure_ptr>:
2000c278:	2000c53c 00000043                       <.. C...

2000c280 <blanks.3595>:
2000c280:	20202020 20202020 20202020 20202020                     

2000c290 <zeroes.3596>:
2000c290:	30303030 30303030 30303030 30303030     0000000000000000
2000c2a0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
2000c2b0:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
2000c2c0:	006e616e 33323130 37363534 62613938     nan.0123456789ab
2000c2d0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
2000c2e0:	00000030                                0...

2000c2e4 <blanks.3577>:
2000c2e4:	20202020 20202020 20202020 20202020                     

2000c2f4 <zeroes.3578>:
2000c2f4:	30303030 30303030 30303030 30303030     0000000000000000
2000c304:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

2000c314 <__sf_fake_stdin>:
	...

2000c334 <__sf_fake_stdout>:
	...

2000c354 <__sf_fake_stderr>:
	...

2000c374 <charset>:
2000c374:	2000c3ac                                ... 

2000c378 <lconv>:
2000c378:	2000c3a8 2000bd3c 2000bd3c 2000bd3c     ... <.. <.. <.. 
2000c388:	2000bd3c 2000bd3c 2000bd3c 2000bd3c     <.. <.. <.. <.. 
2000c398:	2000bd3c 2000bd3c ffffffff ffffffff     <.. <.. ........
2000c3a8:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

2000c3b8 <__mprec_tens>:
2000c3b8:	00000000 3ff00000 00000000 40240000     .......?......$@
2000c3c8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
2000c3d8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
2000c3e8:	00000000 412e8480 00000000 416312d0     .......A......cA
2000c3f8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
2000c408:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
2000c418:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
2000c428:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
2000c438:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
2000c448:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
2000c458:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
2000c468:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
2000c478:	79d99db4 44ea7843                       ...yCx.D

2000c480 <p05.2463>:
2000c480:	00000005 00000019 0000007d 00000000     ........}.......

2000c490 <__mprec_bigtens>:
2000c490:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
2000c4a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
2000c4b0:	7f73bf3c 75154fdd                       <.s..O.u

2000c4b8 <__mprec_tinytens>:
2000c4b8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
2000c4c8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
2000c4d8:	64ac6f43 0ac80628                       Co.d(...

2000c4e0 <_init>:
2000c4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c4e2:	bf00      	nop
2000c4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c4e6:	bc08      	pop	{r3}
2000c4e8:	469e      	mov	lr, r3
2000c4ea:	4770      	bx	lr

2000c4ec <_fini>:
2000c4ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000c4ee:	bf00      	nop
2000c4f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000c4f2:	bc08      	pop	{r3}
2000c4f4:	469e      	mov	lr, r3
2000c4f6:	4770      	bx	lr

2000c4f8 <__frame_dummy_init_array_entry>:
2000c4f8:	0485 2000                                   ... 

2000c4fc <__do_global_dtors_aux_fini_array_entry>:
2000c4fc:	0471 2000                                   q.. 
