Test passed !

C:\wrk\ETH_ToE_Github\ug871-design-files\Design_Analysis\lab1\dct_prj\solution1\sim\verilog>set PATH= 

C:\wrk\ETH_ToE_Github\ug871-design-files\Design_Analysis\lab1\dct_prj\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_dct_top glbl -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s dct  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top glbl -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dct 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct_1d2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct_1d2_dct_coeffbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb_rom
INFO: [VRFC 10-311] analyzing module dct_1d2_dct_coeffbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct_2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct_2d_row_outbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf_ram
INFO: [VRFC 10-311] analyzing module dct_2d_row_outbuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/dct_mac_muladd_15cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15cud
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_2d_row_outbuf_ram
Compiling module xil_defaultlib.dct_2d_row_outbuf(DataWidth=16,A...
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb_rom
Compiling module xil_defaultlib.dct_1d2_dct_coeffbkb(DataWidth=1...
Compiling module xil_defaultlib.dct_mac_muladd_15cud_DSP48_0
Compiling module xil_defaultlib.dct_mac_muladd_15cud(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_1d2
Compiling module xil_defaultlib.dct_2d
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct

****** Webtalk v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/wrk/ETH_ToE_Github/ug871-design-files/Design_Analysis/lab1/dct_prj/solution1/sim/verilog/xsim.dir/dct/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  2 10:53:38 2019...

****** xsim v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-206] Exiting xsim at Wed Oct  2 10:53:40 2019...
