{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627696508717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627696508718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 22:55:08 2021 " "Processing started: Fri Jul 30 22:55:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627696508718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696508718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_infrahw -c projeto_infrahw " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_infrahw -c projeto_infrahw" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696508718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627696509123 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627696509123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517417 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ula32.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Registrador.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517421 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517423 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517425 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Instr_Reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517427 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Banco_reg.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_5 " "Found entity 1: MUX_5" {  } { { "MUX_5.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_9.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_9.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_9 " "Found entity 1: MUX_9" {  } { { "MUX_9.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_10 " "Found entity 1: MUX_10" {  } { { "MUX_10.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functtoshift.v 1 1 " "Found 1 design units, including 1 entities, in source file functtoshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 FunctToShift " "Found entity 1: FunctToShift" {  } { { "FunctToShift.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/FunctToShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_11.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_11 " "Found entity 1: MUX_11" {  } { { "MUX_11.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2a.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2a.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2A " "Found entity 1: ShiftLeft2A" {  } { { "ShiftLeft2A.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2b.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftleft2b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2B " "Found entity 1: ShiftLeft2B" {  } { { "ShiftLeft2B.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/ShiftLeft2B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_size.v 1 1 " "Found 1 design units, including 1 entities, in source file load_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 Load_Size " "Found entity 1: Load_Size" {  } { { "Load_Size.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Load_Size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "store_size.v 1 1 " "Found 1 design units, including 1 entities, in source file store_size.v" { { "Info" "ISGN_ENTITY_NAME" "1 Store_Size " "Found entity 1: Store_Size" {  } { { "Store_Size.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Store_Size.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517464 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DIV_LO_out cpu.v(217) " "Verilog HDL Implicit Net warning at cpu.v(217): created implicit net for \"DIV_LO_out\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517466 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MULT_LO_out cpu.v(218) " "Verilog HDL Implicit Net warning at cpu.v(218): created implicit net for \"MULT_LO_out\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627696517724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:PC " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:PC\"" {  } { { "cpu.v" "PC" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1 MUX_1:M1 " "Elaborating entity \"MUX_1\" for hierarchy \"MUX_1:M1\"" {  } { { "cpu.v" "M1" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:M2 " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:M2\"" {  } { { "cpu.v" "M2" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:M3 " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:M3\"" {  } { { "cpu.v" "M3" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:MEM " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:MEM\"" {  } { { "cpu.v" "MEM" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:MEM\|LPM_RAM_DQ:MEM " "Instantiated megafunction \"Memoria:MEM\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627696517793 ""}  } { { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627696517793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517817 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support MAX 10 device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for MAX 10 devices " "Assertion warning: altram does not support MAX 10 device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for MAX 10 devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 66 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:MEM\|LPM_RAM_DQ:MEM " "Elaborated megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:MEM\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg91 " "Found entity 1: altsyncram_mg91" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627696517914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696517914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mg91 Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated " "Elaborating entity \"altsyncram_mg91\" for hierarchy \"Memoria:MEM\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Store_Size Store_Size:SS " "Elaborating entity \"Store_Size\" for hierarchy \"Store_Size:SS\"" {  } { { "cpu.v" "SS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load_Size Load_Size:LS " "Elaborating entity \"Load_Size\" for hierarchy \"Load_Size:LS\"" {  } { { "cpu.v" "LS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 MUX_4:M4 " "Elaborating entity \"MUX_4\" for hierarchy \"MUX_4:M4\"" {  } { { "cpu.v" "M4" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:IR " "Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:IR\"" {  } { { "cpu.v" "IR" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDesloc RegDesloc:RegD " "Elaborating entity \"RegDesloc\" for hierarchy \"RegDesloc:RegD\"" {  } { { "cpu.v" "RegD" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RegDesloc.vhd(128) " "VHDL Process Statement warning at RegDesloc.vhd(128): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/RegDesloc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627696517967 "|cpu|RegDesloc:RegD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_5 MUX_5:M5 " "Elaborating entity \"MUX_5\" for hierarchy \"MUX_5:M5\"" {  } { { "cpu.v" "M5" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8 MUX_8:M8 " "Elaborating entity \"MUX_8\" for hierarchy \"MUX_8:M8\"" {  } { { "cpu.v" "M8" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_9 MUX_9:M9 " "Elaborating entity \"MUX_9\" for hierarchy \"MUX_9:M9\"" {  } { { "cpu.v" "M9" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:BR " "Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:BR\"" {  } { { "cpu.v" "BR" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2A ShiftLeft2A:SL2_A " "Elaborating entity \"ShiftLeft2A\" for hierarchy \"ShiftLeft2A:SL2_A\"" {  } { { "cpu.v" "SL2_A" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2B ShiftLeft2B:SL2_B " "Elaborating entity \"ShiftLeft2B\" for hierarchy \"ShiftLeft2B:SL2_B\"" {  } { { "cpu.v" "SL2_B" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "cpu.v" "SE" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_10 MUX_10:M10 " "Elaborating entity \"MUX_10\" for hierarchy \"MUX_10:M10\"" {  } { { "cpu.v" "M10" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_7 MUX_7:M7 " "Elaborating entity \"MUX_7\" for hierarchy \"MUX_7:M7\"" {  } { { "cpu.v" "M7" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_6 MUX_6:M6 " "Elaborating entity \"MUX_6\" for hierarchy \"MUX_6:M6\"" {  } { { "cpu.v" "M6" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctToShift FunctToShift:FTS " "Elaborating entity \"FunctToShift\" for hierarchy \"FunctToShift:FTS\"" {  } { { "cpu.v" "FTS" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:ALU " "Elaborating entity \"Ula32\" for hierarchy \"Ula32:ALU\"" {  } { { "cpu.v" "ALU" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_11 MUX_11:M11 " "Elaborating entity \"MUX_11\" for hierarchy \"MUX_11:M11\"" {  } { { "cpu.v" "M11" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:Ctrl_Unit " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:Ctrl_Unit\"" {  } { { "cpu.v" "Ctrl_Unit" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696517998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(213) " "Verilog HDL assignment warning at UnidadeDeControle.v(213): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(243) " "Verilog HDL assignment warning at UnidadeDeControle.v(243): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(273) " "Verilog HDL assignment warning at UnidadeDeControle.v(273): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(449) " "Verilog HDL assignment warning at UnidadeDeControle.v(449): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(479) " "Verilog HDL assignment warning at UnidadeDeControle.v(479): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(509) " "Verilog HDL assignment warning at UnidadeDeControle.v(509): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(539) " "Verilog HDL assignment warning at UnidadeDeControle.v(539): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(601) " "Verilog HDL assignment warning at UnidadeDeControle.v(601): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(631) " "Verilog HDL assignment warning at UnidadeDeControle.v(631): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(708) " "Verilog HDL assignment warning at UnidadeDeControle.v(708): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(738) " "Verilog HDL assignment warning at UnidadeDeControle.v(738): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(768) " "Verilog HDL assignment warning at UnidadeDeControle.v(768): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518036 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(830) " "Verilog HDL assignment warning at UnidadeDeControle.v(830): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(860) " "Verilog HDL assignment warning at UnidadeDeControle.v(860): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(890) " "Verilog HDL assignment warning at UnidadeDeControle.v(890): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(955) " "Verilog HDL assignment warning at UnidadeDeControle.v(955): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(985) " "Verilog HDL assignment warning at UnidadeDeControle.v(985): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1015) " "Verilog HDL assignment warning at UnidadeDeControle.v(1015): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1077) " "Verilog HDL assignment warning at UnidadeDeControle.v(1077): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1107) " "Verilog HDL assignment warning at UnidadeDeControle.v(1107): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1137) " "Verilog HDL assignment warning at UnidadeDeControle.v(1137): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1199) " "Verilog HDL assignment warning at UnidadeDeControle.v(1199): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1229) " "Verilog HDL assignment warning at UnidadeDeControle.v(1229): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1259) " "Verilog HDL assignment warning at UnidadeDeControle.v(1259): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1321) " "Verilog HDL assignment warning at UnidadeDeControle.v(1321): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1351) " "Verilog HDL assignment warning at UnidadeDeControle.v(1351): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1381) " "Verilog HDL assignment warning at UnidadeDeControle.v(1381): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1443) " "Verilog HDL assignment warning at UnidadeDeControle.v(1443): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1505) " "Verilog HDL assignment warning at UnidadeDeControle.v(1505): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1535) " "Verilog HDL assignment warning at UnidadeDeControle.v(1535): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1600) " "Verilog HDL assignment warning at UnidadeDeControle.v(1600): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1630) " "Verilog HDL assignment warning at UnidadeDeControle.v(1630): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1660) " "Verilog HDL assignment warning at UnidadeDeControle.v(1660): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1722) " "Verilog HDL assignment warning at UnidadeDeControle.v(1722): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1752) " "Verilog HDL assignment warning at UnidadeDeControle.v(1752): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1782) " "Verilog HDL assignment warning at UnidadeDeControle.v(1782): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518037 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1844) " "Verilog HDL assignment warning at UnidadeDeControle.v(1844): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1874) " "Verilog HDL assignment warning at UnidadeDeControle.v(1874): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1904) " "Verilog HDL assignment warning at UnidadeDeControle.v(1904): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1967) " "Verilog HDL assignment warning at UnidadeDeControle.v(1967): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(1997) " "Verilog HDL assignment warning at UnidadeDeControle.v(1997): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 1997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2027) " "Verilog HDL assignment warning at UnidadeDeControle.v(2027): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2090) " "Verilog HDL assignment warning at UnidadeDeControle.v(2090): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2120) " "Verilog HDL assignment warning at UnidadeDeControle.v(2120): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2150) " "Verilog HDL assignment warning at UnidadeDeControle.v(2150): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2213) " "Verilog HDL assignment warning at UnidadeDeControle.v(2213): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2243) " "Verilog HDL assignment warning at UnidadeDeControle.v(2243): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2273) " "Verilog HDL assignment warning at UnidadeDeControle.v(2273): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2336) " "Verilog HDL assignment warning at UnidadeDeControle.v(2336): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2366) " "Verilog HDL assignment warning at UnidadeDeControle.v(2366): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2396) " "Verilog HDL assignment warning at UnidadeDeControle.v(2396): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2458) " "Verilog HDL assignment warning at UnidadeDeControle.v(2458): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2488) " "Verilog HDL assignment warning at UnidadeDeControle.v(2488): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2518) " "Verilog HDL assignment warning at UnidadeDeControle.v(2518): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2580) " "Verilog HDL assignment warning at UnidadeDeControle.v(2580): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2610) " "Verilog HDL assignment warning at UnidadeDeControle.v(2610): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2640) " "Verilog HDL assignment warning at UnidadeDeControle.v(2640): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2702) " "Verilog HDL assignment warning at UnidadeDeControle.v(2702): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2732) " "Verilog HDL assignment warning at UnidadeDeControle.v(2732): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2762) " "Verilog HDL assignment warning at UnidadeDeControle.v(2762): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2792) " "Verilog HDL assignment warning at UnidadeDeControle.v(2792): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2854) " "Verilog HDL assignment warning at UnidadeDeControle.v(2854): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2884) " "Verilog HDL assignment warning at UnidadeDeControle.v(2884): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2914) " "Verilog HDL assignment warning at UnidadeDeControle.v(2914): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(2976) " "Verilog HDL assignment warning at UnidadeDeControle.v(2976): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 2976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518038 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3006) " "Verilog HDL assignment warning at UnidadeDeControle.v(3006): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3036) " "Verilog HDL assignment warning at UnidadeDeControle.v(3036): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3098) " "Verilog HDL assignment warning at UnidadeDeControle.v(3098): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3128) " "Verilog HDL assignment warning at UnidadeDeControle.v(3128): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3158) " "Verilog HDL assignment warning at UnidadeDeControle.v(3158): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3220) " "Verilog HDL assignment warning at UnidadeDeControle.v(3220): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3250) " "Verilog HDL assignment warning at UnidadeDeControle.v(3250): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3280) " "Verilog HDL assignment warning at UnidadeDeControle.v(3280): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3342) " "Verilog HDL assignment warning at UnidadeDeControle.v(3342): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3372) " "Verilog HDL assignment warning at UnidadeDeControle.v(3372): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3402) " "Verilog HDL assignment warning at UnidadeDeControle.v(3402): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3464) " "Verilog HDL assignment warning at UnidadeDeControle.v(3464): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3526) " "Verilog HDL assignment warning at UnidadeDeControle.v(3526): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3556) " "Verilog HDL assignment warning at UnidadeDeControle.v(3556): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3586) " "Verilog HDL assignment warning at UnidadeDeControle.v(3586): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3648) " "Verilog HDL assignment warning at UnidadeDeControle.v(3648): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3678) " "Verilog HDL assignment warning at UnidadeDeControle.v(3678): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3709) " "Verilog HDL assignment warning at UnidadeDeControle.v(3709): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UnidadeDeControle.v(3772) " "Verilog HDL assignment warning at UnidadeDeControle.v(3772): truncated value with size 32 to match size of target (4)" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/UnidadeDeControle.v" 3772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627696518039 "|cpu|UnidadeDeControle:Ctrl_Unit"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 140 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 148 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 152 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\] " "Synthesized away node \"Memoria:MEM\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_mg91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mg91.tdf" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/db/altsyncram_mg91.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 117 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696523794 "|cpu|Memoria:MEM|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_mg91:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627696523794 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627696523794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627696523950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1356 " "1356 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627696524012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627696524332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627696524332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696524395 "|cpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cpu.v" "" { Text "C:/Users/amand/Documents/UFPE/terperiodo/INFRAHARD/projetoinfrahw/cpu.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627696524395 "|cpu|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627696524395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627696524395 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627696524395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627696524395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627696524442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 22:55:24 2021 " "Processing ended: Fri Jul 30 22:55:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627696524442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627696524442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627696524442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627696524442 ""}
