########################################
# FPGA Synthesis Engine
########################################
# Yongning Young Ma
# yma00@bu.edu
# Boston University
# EC551, Fall 2023
########################################

import json
import fpga_adt as fpga
    
# analyze input equations and determine the order they are routed
# most complex equations are routed first
def analyze_eq():
    
    pass

# LUT routing with no connection constraints
# and can be mapped to any LUT from any inputs
def routing_free():
    
    pass

# LUT routing with connection constraints
def routing_constrained():
    
    pass



# 
