{
  "Top": "cache_access",
  "RtlTop": "cache_access",
  "RtlPrefix": "",
  "RtlSubPrefix": "cache_access_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "address": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<11>",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "address",
          "name": "address",
          "usage": "data",
          "direction": "in"
        }]
    },
    "value": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "value_r",
          "name": "value_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "action": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "action",
          "name": "action",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mymem": {
      "index": "3",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mymem_address0",
          "name": "mymem_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mymem_ce0",
          "name": "mymem_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mymem_we0",
          "name": "mymem_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mymem_d0",
          "name": "mymem_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mymem_q0",
          "name": "mymem_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -tool=xsim",
      "config_cosim -trace_level=port"
    ],
    "DirectiveTcl": [
      "set_directive_top cache_access -name cache_access",
      "set_directive_top cache_access -name cache_access"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cache_access"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "7 ~ 143",
    "Latency": "6"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cache_access",
    "Version": "1.0",
    "DisplayName": "Cache_access",
    "Revision": "2113548061",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cache_access_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/cache.cpp",
      "..\/..\/fetch_block.cpp",
      "..\/..\/writeback.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/cache_access_cache_access_Pipeline_VITIS_LOOP_24_1.vhd",
      "impl\/vhdl\/cache_access_cache_access_Pipeline_VITIS_LOOP_24_11.vhd",
      "impl\/vhdl\/cache_access_cache_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cache_access_cache_tag_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cache_access_cache_valid_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cache_access_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cache_access.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cache_access_cache_access_Pipeline_VITIS_LOOP_24_1.v",
      "impl\/verilog\/cache_access_cache_access_Pipeline_VITIS_LOOP_24_11.v",
      "impl\/verilog\/cache_access_cache_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/cache_access_cache_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cache_access_cache_tag_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/cache_access_cache_tag_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cache_access_cache_valid_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/cache_access_cache_valid_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cache_access_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cache_access.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cache_access.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "address": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "11",
      "portMap": {"address": "DATA"},
      "ports": ["address"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "address"
        }]
    },
    "value_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"value_r": "DATA"},
      "ports": ["value_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "value"
        }]
    },
    "action": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"action": "DATA"},
      "ports": ["action"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "action"
        }]
    },
    "mymem_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"mymem_address0": "DATA"},
      "ports": ["mymem_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mymem"
        }]
    },
    "mymem_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"mymem_d0": "DATA"},
      "ports": ["mymem_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mymem"
        }]
    },
    "mymem_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"mymem_q0": "DATA"},
      "ports": ["mymem_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mymem"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "address": {
      "dir": "in",
      "width": "11"
    },
    "value_r": {
      "dir": "in",
      "width": "32"
    },
    "action": {
      "dir": "in",
      "width": "1"
    },
    "mymem_address0": {
      "dir": "out",
      "width": "11"
    },
    "mymem_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mymem_we0": {
      "dir": "out",
      "width": "1"
    },
    "mymem_d0": {
      "dir": "out",
      "width": "32"
    },
    "mymem_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cache_access",
      "Instances": [
        {
          "ModuleName": "cache_access_Pipeline_VITIS_LOOP_24_1",
          "InstanceName": "grp_cache_access_Pipeline_VITIS_LOOP_24_1_fu_226"
        },
        {
          "ModuleName": "cache_access_Pipeline_VITIS_LOOP_24_11",
          "InstanceName": "grp_cache_access_Pipeline_VITIS_LOOP_24_11_fu_238"
        }
      ]
    },
    "Info": {
      "cache_access_Pipeline_VITIS_LOOP_24_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cache_access_Pipeline_VITIS_LOOP_24_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cache_access": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cache_access_Pipeline_VITIS_LOOP_24_1": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.220"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "16",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "83",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cache_access_Pipeline_VITIS_LOOP_24_11": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.254"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_24_1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "101",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "cache_access": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "58",
          "LatencyWorst": "142",
          "PipelineIIMin": "7",
          "PipelineIIMax": "143",
          "PipelineII": "7 ~ 143",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.432"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "FF": "147",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "552",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-08 03:01:13 +03",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2.2"
  }
}
