============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 17:55:57 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.372199s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (72.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 275 MB, peak memory is 301 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 65077344468992"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26142/18 useful/useless nets, 15245/10 useful/useless insts
SYN-1016 : Merged 26 instances.
SYN-1032 : 25869/4 useful/useless nets, 15638/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25853/16 useful/useless nets, 15626/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25590/30 useful/useless nets, 15363/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.373826s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (72.8%)

RUN-1004 : used memory is 306 MB, reserved memory is 284 MB, peak memory is 308 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 26037/2 useful/useless nets, 15813/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83763, tnet num: 17589, tinst num: 15812, tnode num: 97977, tedge num: 136489.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17589 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.394329s wall, 1.890625s user + 0.093750s system = 1.984375s CPU (82.9%)

RUN-1004 : used memory is 327 MB, reserved memory is 322 MB, peak memory is 443 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.925907s wall, 2.968750s user + 0.125000s system = 3.093750s CPU (78.8%)

RUN-1004 : used memory is 327 MB, reserved memory is 321 MB, peak memory is 443 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25133/1 useful/useless nets, 14841/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14841 instances
RUN-0007 : 8814 luts, 2954 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25133 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 14623 nets have 2 pins
RUN-1001 : 9044 nets have [3 - 5] pins
RUN-1001 : 817 nets have [6 - 10] pins
RUN-1001 : 326 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1362     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     561     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14839 instances, 8814 luts, 2954 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81712, tnet num: 16683, tinst num: 14839, tnode num: 95157, tedge num: 133886.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.253014s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (58.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.43442e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14839.
PHY-3001 : Level 1 #clusters 1993.
PHY-3001 : End clustering;  0.127855s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (85.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18276e+06, overlap = 780.688
PHY-3002 : Step(2): len = 1.055e+06, overlap = 871.562
PHY-3002 : Step(3): len = 709627, overlap = 1153.31
PHY-3002 : Step(4): len = 615707, overlap = 1256.62
PHY-3002 : Step(5): len = 482566, overlap = 1408.25
PHY-3002 : Step(6): len = 403125, overlap = 1515.91
PHY-3002 : Step(7): len = 332150, overlap = 1585.62
PHY-3002 : Step(8): len = 285059, overlap = 1656.19
PHY-3002 : Step(9): len = 239639, overlap = 1703.03
PHY-3002 : Step(10): len = 209484, overlap = 1745.69
PHY-3002 : Step(11): len = 188991, overlap = 1785.75
PHY-3002 : Step(12): len = 171939, overlap = 1827.12
PHY-3002 : Step(13): len = 153174, overlap = 1846.56
PHY-3002 : Step(14): len = 146239, overlap = 1871.44
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.40909e-07
PHY-3002 : Step(15): len = 149495, overlap = 1901.44
PHY-3002 : Step(16): len = 169370, overlap = 1862.31
PHY-3002 : Step(17): len = 158751, overlap = 1852.19
PHY-3002 : Step(18): len = 161342, overlap = 1844.25
PHY-3002 : Step(19): len = 146132, overlap = 1784.19
PHY-3002 : Step(20): len = 147156, overlap = 1758.66
PHY-3002 : Step(21): len = 135988, overlap = 1755.34
PHY-3002 : Step(22): len = 137095, overlap = 1739.94
PHY-3002 : Step(23): len = 129926, overlap = 1744.44
PHY-3002 : Step(24): len = 130624, overlap = 1748.5
PHY-3002 : Step(25): len = 126408, overlap = 1757.84
PHY-3002 : Step(26): len = 126790, overlap = 1764.06
PHY-3002 : Step(27): len = 124986, overlap = 1767.34
PHY-3002 : Step(28): len = 124909, overlap = 1771.41
PHY-3002 : Step(29): len = 122898, overlap = 1772.28
PHY-3002 : Step(30): len = 121807, overlap = 1761.75
PHY-3002 : Step(31): len = 120395, overlap = 1745.78
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.81819e-07
PHY-3002 : Step(32): len = 135478, overlap = 1725.19
PHY-3002 : Step(33): len = 157943, overlap = 1714.53
PHY-3002 : Step(34): len = 156576, overlap = 1720.97
PHY-3002 : Step(35): len = 158451, overlap = 1690.47
PHY-3002 : Step(36): len = 157030, overlap = 1640.03
PHY-3002 : Step(37): len = 156120, overlap = 1631.97
PHY-3002 : Step(38): len = 153319, overlap = 1633.41
PHY-3002 : Step(39): len = 153188, overlap = 1651.47
PHY-3002 : Step(40): len = 151215, overlap = 1644.38
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.36364e-06
PHY-3002 : Step(41): len = 166038, overlap = 1563.94
PHY-3002 : Step(42): len = 177520, overlap = 1580.16
PHY-3002 : Step(43): len = 179613, overlap = 1554.94
PHY-3002 : Step(44): len = 183296, overlap = 1526.41
PHY-3002 : Step(45): len = 183737, overlap = 1532.22
PHY-3002 : Step(46): len = 186580, overlap = 1523.69
PHY-3002 : Step(47): len = 185999, overlap = 1528.34
PHY-3002 : Step(48): len = 185205, overlap = 1496.09
PHY-3002 : Step(49): len = 185761, overlap = 1468.84
PHY-3002 : Step(50): len = 185727, overlap = 1428.31
PHY-3002 : Step(51): len = 185253, overlap = 1421.62
PHY-3002 : Step(52): len = 183996, overlap = 1432.62
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.72728e-06
PHY-3002 : Step(53): len = 199583, overlap = 1407.72
PHY-3002 : Step(54): len = 210532, overlap = 1350.5
PHY-3002 : Step(55): len = 212249, overlap = 1274.5
PHY-3002 : Step(56): len = 214211, overlap = 1265.53
PHY-3002 : Step(57): len = 214349, overlap = 1285.12
PHY-3002 : Step(58): len = 214879, overlap = 1295.31
PHY-3002 : Step(59): len = 211689, overlap = 1306.12
PHY-3002 : Step(60): len = 210962, overlap = 1260.28
PHY-3002 : Step(61): len = 209020, overlap = 1253.59
PHY-3002 : Step(62): len = 209457, overlap = 1284.41
PHY-3002 : Step(63): len = 208095, overlap = 1299.59
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.45455e-06
PHY-3002 : Step(64): len = 223200, overlap = 1225.69
PHY-3002 : Step(65): len = 231389, overlap = 1232.06
PHY-3002 : Step(66): len = 234423, overlap = 1218.47
PHY-3002 : Step(67): len = 236138, overlap = 1237.22
PHY-3002 : Step(68): len = 238982, overlap = 1261.12
PHY-3002 : Step(69): len = 241305, overlap = 1250.34
PHY-3002 : Step(70): len = 238666, overlap = 1244.84
PHY-3002 : Step(71): len = 237468, overlap = 1232.94
PHY-3002 : Step(72): len = 236717, overlap = 1229.84
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.09091e-05
PHY-3002 : Step(73): len = 251247, overlap = 1167.75
PHY-3002 : Step(74): len = 265018, overlap = 1127.75
PHY-3002 : Step(75): len = 270009, overlap = 1090.59
PHY-3002 : Step(76): len = 272578, overlap = 1066.75
PHY-3002 : Step(77): len = 277080, overlap = 1059.75
PHY-3002 : Step(78): len = 279640, overlap = 1064.84
PHY-3002 : Step(79): len = 277671, overlap = 1042.31
PHY-3002 : Step(80): len = 277793, overlap = 1022.75
PHY-3002 : Step(81): len = 278099, overlap = 1023.84
PHY-3002 : Step(82): len = 278859, overlap = 1031.81
PHY-3002 : Step(83): len = 277452, overlap = 1046.81
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.14544e-05
PHY-3002 : Step(84): len = 291057, overlap = 1014.06
PHY-3002 : Step(85): len = 304873, overlap = 909.938
PHY-3002 : Step(86): len = 310780, overlap = 865.031
PHY-3002 : Step(87): len = 314265, overlap = 828.531
PHY-3002 : Step(88): len = 318897, overlap = 782.031
PHY-3002 : Step(89): len = 321219, overlap = 752.656
PHY-3002 : Step(90): len = 320175, overlap = 763.406
PHY-3002 : Step(91): len = 321204, overlap = 793.75
PHY-3002 : Step(92): len = 321682, overlap = 797.781
PHY-3002 : Step(93): len = 323292, overlap = 774.625
PHY-3002 : Step(94): len = 323147, overlap = 774.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 4.29088e-05
PHY-3002 : Step(95): len = 335419, overlap = 717.438
PHY-3002 : Step(96): len = 346000, overlap = 695.812
PHY-3002 : Step(97): len = 350353, overlap = 682.969
PHY-3002 : Step(98): len = 351549, overlap = 653.562
PHY-3002 : Step(99): len = 352016, overlap = 657.406
PHY-3002 : Step(100): len = 353036, overlap = 665.188
PHY-3002 : Step(101): len = 352733, overlap = 631.375
PHY-3002 : Step(102): len = 353223, overlap = 596.906
PHY-3002 : Step(103): len = 353497, overlap = 623.5
PHY-3002 : Step(104): len = 353618, overlap = 620.969
PHY-3002 : Step(105): len = 352911, overlap = 607.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 8.58176e-05
PHY-3002 : Step(106): len = 362921, overlap = 577.688
PHY-3002 : Step(107): len = 370561, overlap = 564.969
PHY-3002 : Step(108): len = 373923, overlap = 546.344
PHY-3002 : Step(109): len = 375509, overlap = 536.5
PHY-3002 : Step(110): len = 376072, overlap = 524.844
PHY-3002 : Step(111): len = 377332, overlap = 512.312
PHY-3002 : Step(112): len = 377130, overlap = 503.25
PHY-3002 : Step(113): len = 377953, overlap = 517.906
PHY-3002 : Step(114): len = 378262, overlap = 536.375
PHY-3002 : Step(115): len = 378187, overlap = 569
PHY-3002 : Step(116): len = 377288, overlap = 565.25
PHY-3002 : Step(117): len = 377916, overlap = 584.062
PHY-3002 : Step(118): len = 378172, overlap = 591.031
PHY-3002 : Step(119): len = 378039, overlap = 594.406
PHY-3002 : Step(120): len = 376364, overlap = 587.406
PHY-3002 : Step(121): len = 376147, overlap = 585.5
PHY-3002 : Step(122): len = 376280, overlap = 587.875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000171635
PHY-3002 : Step(123): len = 384835, overlap = 563.938
PHY-3002 : Step(124): len = 389361, overlap = 553.188
PHY-3002 : Step(125): len = 389811, overlap = 555.531
PHY-3002 : Step(126): len = 390554, overlap = 561
PHY-3002 : Step(127): len = 392333, overlap = 544.625
PHY-3002 : Step(128): len = 393933, overlap = 536.938
PHY-3002 : Step(129): len = 394019, overlap = 525.406
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000328672
PHY-3002 : Step(130): len = 397269, overlap = 513.906
PHY-3002 : Step(131): len = 400490, overlap = 498.438
PHY-3002 : Step(132): len = 402511, overlap = 494.938
PHY-3002 : Step(133): len = 403808, overlap = 488.469
PHY-3002 : Step(134): len = 405548, overlap = 473.156
PHY-3002 : Step(135): len = 407333, overlap = 463.594
PHY-3002 : Step(136): len = 407915, overlap = 457.188
PHY-3002 : Step(137): len = 408667, overlap = 447.156
PHY-3002 : Step(138): len = 409506, overlap = 443.812
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000657343
PHY-3002 : Step(139): len = 412090, overlap = 439.344
PHY-3002 : Step(140): len = 414806, overlap = 433.969
PHY-3002 : Step(141): len = 415654, overlap = 436.531
PHY-3002 : Step(142): len = 416450, overlap = 425.781
PHY-3002 : Step(143): len = 417467, overlap = 430.625
PHY-3002 : Step(144): len = 419149, overlap = 429.219
PHY-3002 : Step(145): len = 420252, overlap = 422.688
PHY-3002 : Step(146): len = 420706, overlap = 424
PHY-3002 : Step(147): len = 421674, overlap = 421.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018092s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (86.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25133.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588024, over cnt = 1791(5%), over = 15640, worst = 167
PHY-1001 : End global iterations;  0.426912s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (36.6%)

PHY-1001 : Congestion index: top1 = 128.21, top5 = 91.51, top10 = 75.01, top15 = 64.55.
PHY-3001 : End congestion estimation;  0.653697s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (52.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.384729s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (28.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.33641e-05
PHY-3002 : Step(148): len = 449234, overlap = 376.844
PHY-3002 : Step(149): len = 443099, overlap = 372.281
PHY-3002 : Step(150): len = 438006, overlap = 339.719
PHY-3002 : Step(151): len = 429299, overlap = 315.25
PHY-3002 : Step(152): len = 424226, overlap = 311.438
PHY-3002 : Step(153): len = 420711, overlap = 306.156
PHY-3002 : Step(154): len = 412748, overlap = 293.75
PHY-3002 : Step(155): len = 414258, overlap = 282.625
PHY-3002 : Step(156): len = 410494, overlap = 288.312
PHY-3002 : Step(157): len = 411003, overlap = 286.781
PHY-3002 : Step(158): len = 404468, overlap = 290.562
PHY-3002 : Step(159): len = 404468, overlap = 290.562
PHY-3002 : Step(160): len = 402278, overlap = 292.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000106728
PHY-3002 : Step(161): len = 410279, overlap = 294.719
PHY-3002 : Step(162): len = 412738, overlap = 295.906
PHY-3002 : Step(163): len = 417238, overlap = 294.625
PHY-3002 : Step(164): len = 418635, overlap = 292.969
PHY-3002 : Step(165): len = 421615, overlap = 277.969
PHY-3002 : Step(166): len = 420890, overlap = 274.938
PHY-3002 : Step(167): len = 420895, overlap = 273.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000213456
PHY-3002 : Step(168): len = 422978, overlap = 274.938
PHY-3002 : Step(169): len = 424236, overlap = 264.094
PHY-3002 : Step(170): len = 425990, overlap = 259.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000426913
PHY-3002 : Step(171): len = 429331, overlap = 266.5
PHY-3002 : Step(172): len = 433471, overlap = 270.781
PHY-3002 : Step(173): len = 441772, overlap = 272.031
PHY-3002 : Step(174): len = 449813, overlap = 272
PHY-3002 : Step(175): len = 452164, overlap = 274.625
PHY-3002 : Step(176): len = 452077, overlap = 278.719
PHY-3002 : Step(177): len = 450510, overlap = 271.75
PHY-3002 : Step(178): len = 447013, overlap = 286.062
PHY-3002 : Step(179): len = 442940, overlap = 283.031
PHY-3002 : Step(180): len = 440029, overlap = 281.719
PHY-3002 : Step(181): len = 437675, overlap = 288.906
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 140/25133.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 565272, over cnt = 2295(6%), over = 16128, worst = 170
PHY-1001 : End global iterations;  0.535808s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 128.94, top5 = 86.71, top10 = 70.99, top15 = 62.09.
PHY-3001 : End congestion estimation;  0.871557s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (62.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407466s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (65.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67132e-05
PHY-3002 : Step(182): len = 443865, overlap = 740.562
PHY-3002 : Step(183): len = 449364, overlap = 667.719
PHY-3002 : Step(184): len = 427248, overlap = 574.75
PHY-3002 : Step(185): len = 427237, overlap = 554.344
PHY-3002 : Step(186): len = 413337, overlap = 523.375
PHY-3002 : Step(187): len = 413042, overlap = 514.156
PHY-3002 : Step(188): len = 409617, overlap = 505.125
PHY-3002 : Step(189): len = 407422, overlap = 478.5
PHY-3002 : Step(190): len = 400445, overlap = 471.219
PHY-3002 : Step(191): len = 398053, overlap = 476.438
PHY-3002 : Step(192): len = 391258, overlap = 492.031
PHY-3002 : Step(193): len = 386169, overlap = 499.406
PHY-3002 : Step(194): len = 385289, overlap = 499.969
PHY-3002 : Step(195): len = 384408, overlap = 494.719
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.34263e-05
PHY-3002 : Step(196): len = 387413, overlap = 478.5
PHY-3002 : Step(197): len = 388071, overlap = 468.469
PHY-3002 : Step(198): len = 396108, overlap = 438.469
PHY-3002 : Step(199): len = 398871, overlap = 428.906
PHY-3002 : Step(200): len = 397675, overlap = 422.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106853
PHY-3002 : Step(201): len = 400688, overlap = 406.938
PHY-3002 : Step(202): len = 401970, overlap = 399.438
PHY-3002 : Step(203): len = 404221, overlap = 391.812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180706
PHY-3002 : Step(204): len = 408707, overlap = 377.562
PHY-3002 : Step(205): len = 411767, overlap = 365.812
PHY-3002 : Step(206): len = 421393, overlap = 350.875
PHY-3002 : Step(207): len = 427053, overlap = 329.844
PHY-3002 : Step(208): len = 423673, overlap = 330.219
PHY-3002 : Step(209): len = 422454, overlap = 328.438
PHY-3002 : Step(210): len = 421871, overlap = 328.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00035733
PHY-3002 : Step(211): len = 424543, overlap = 326.188
PHY-3002 : Step(212): len = 427655, overlap = 318.844
PHY-3002 : Step(213): len = 430637, overlap = 316.031
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81712, tnet num: 16683, tinst num: 14839, tnode num: 95157, tedge num: 133886.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.041881s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (49.5%)

RUN-1004 : used memory is 540 MB, reserved memory is 524 MB, peak memory is 578 MB
OPT-1001 : Total overflow 899.31 peak overflow 11.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 373/25133.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607032, over cnt = 2882(8%), over = 15554, worst = 51
PHY-1001 : End global iterations;  0.741962s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (54.8%)

PHY-1001 : Congestion index: top1 = 76.92, top5 = 64.43, top10 = 57.54, top15 = 53.11.
PHY-1001 : End incremental global routing;  0.949742s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (54.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.420581s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.672022s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (52.3%)

OPT-1001 : Current memory(MB): used = 558, reserve = 542, peak = 578.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16352/25133.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 607032, over cnt = 2882(8%), over = 15554, worst = 51
PHY-1002 : len = 727712, over cnt = 2603(7%), over = 7836, worst = 47
PHY-1002 : len = 816752, over cnt = 1619(4%), over = 3437, worst = 36
PHY-1002 : len = 858232, over cnt = 701(1%), over = 1275, worst = 27
PHY-1002 : len = 885752, over cnt = 33(0%), over = 35, worst = 3
PHY-1001 : End global iterations;  1.646501s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (84.5%)

PHY-1001 : Congestion index: top1 = 63.84, top5 = 57.45, top10 = 53.74, top15 = 51.11.
OPT-1001 : End congestion update;  1.883428s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (83.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.318196s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (78.6%)

OPT-0007 : Start: WNS 999070 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.201749s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (83.0%)

OPT-1001 : Current memory(MB): used = 563, reserve = 548, peak = 578.
OPT-1001 : End physical optimization;  5.052140s wall, 3.312500s user + 0.015625s system = 3.328125s CPU (65.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8814 LUT to BLE ...
SYN-4008 : Packed 8814 LUT and 1241 SEQ to BLE.
SYN-4003 : Packing 1713 remaining SEQ's ...
SYN-4005 : Packed 1381 SEQ with LUT/SLICE
SYN-4006 : 6283 single LUT's are left
SYN-4006 : 332 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9146/12761 primitive instances ...
PHY-3001 : End packing;  0.623941s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (62.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7924 instances
RUN-1001 : 3897 mslices, 3897 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24079 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13264 nets have 2 pins
RUN-1001 : 9264 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 344 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
PHY-3001 : design contains 7922 instances, 7794 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 83%
PHY-3001 : After packing: Len = 440278, Over = 449
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12124/24079.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 835032, over cnt = 2039(5%), over = 3388, worst = 10
PHY-1002 : len = 838176, over cnt = 1522(4%), over = 2194, worst = 8
PHY-1002 : len = 855608, over cnt = 609(1%), over = 763, worst = 6
PHY-1002 : len = 865024, over cnt = 288(0%), over = 329, worst = 4
PHY-1002 : len = 875928, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End global iterations;  1.311875s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (58.4%)

PHY-1001 : Congestion index: top1 = 63.71, top5 = 57.30, top10 = 53.49, top15 = 50.67.
PHY-3001 : End congestion estimation;  1.618715s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (58.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78632, tnet num: 15629, tinst num: 7922, tnode num: 89812, tedge num: 131402.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.236527s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (55.6%)

RUN-1004 : used memory is 599 MB, reserved memory is 586 MB, peak memory is 599 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.693129s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (55.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.19132e-05
PHY-3002 : Step(214): len = 427019, overlap = 458
PHY-3002 : Step(215): len = 424787, overlap = 461.25
PHY-3002 : Step(216): len = 416731, overlap = 475
PHY-3002 : Step(217): len = 414518, overlap = 481.25
PHY-3002 : Step(218): len = 409367, overlap = 497.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.38264e-05
PHY-3002 : Step(219): len = 412300, overlap = 492
PHY-3002 : Step(220): len = 413995, overlap = 487.75
PHY-3002 : Step(221): len = 418530, overlap = 476
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.76527e-05
PHY-3002 : Step(222): len = 430055, overlap = 452
PHY-3002 : Step(223): len = 436741, overlap = 435.25
PHY-3002 : Step(224): len = 446447, overlap = 413.5
PHY-3002 : Step(225): len = 448794, overlap = 413.25
PHY-3002 : Step(226): len = 449613, overlap = 410.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.53054e-05
PHY-3002 : Step(227): len = 458383, overlap = 397.75
PHY-3002 : Step(228): len = 462781, overlap = 389.25
PHY-3002 : Step(229): len = 472802, overlap = 381.75
PHY-3002 : Step(230): len = 471892, overlap = 375.5
PHY-3002 : Step(231): len = 469373, overlap = 370
PHY-3002 : Step(232): len = 468143, overlap = 370.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000166331
PHY-3002 : Step(233): len = 477322, overlap = 363
PHY-3002 : Step(234): len = 482346, overlap = 360.75
PHY-3002 : Step(235): len = 487926, overlap = 353.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000332662
PHY-3002 : Step(236): len = 494856, overlap = 343
PHY-3002 : Step(237): len = 502486, overlap = 334.5
PHY-3002 : Step(238): len = 507222, overlap = 334.75
PHY-3002 : Step(239): len = 510648, overlap = 336.75
PHY-3002 : Step(240): len = 512826, overlap = 330.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.585213s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 634696
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 366/24079.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 858872, over cnt = 3504(9%), over = 6385, worst = 8
PHY-1002 : len = 889536, over cnt = 2061(5%), over = 3037, worst = 7
PHY-1002 : len = 922520, over cnt = 402(1%), over = 515, worst = 6
PHY-1002 : len = 927824, over cnt = 176(0%), over = 205, worst = 4
PHY-1002 : len = 934224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.468145s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (60.8%)

PHY-1001 : Congestion index: top1 = 62.95, top5 = 55.98, top10 = 52.37, top15 = 49.80.
PHY-3001 : End congestion estimation;  2.795706s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (63.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460594s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (61.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108492
PHY-3002 : Step(241): len = 558156, overlap = 118.5
PHY-3002 : Step(242): len = 528370, overlap = 181.25
PHY-3002 : Step(243): len = 518940, overlap = 191.5
PHY-3002 : Step(244): len = 514932, overlap = 199.75
PHY-3002 : Step(245): len = 510852, overlap = 206.25
PHY-3002 : Step(246): len = 508408, overlap = 211.75
PHY-3002 : Step(247): len = 506489, overlap = 209.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00021012
PHY-3002 : Step(248): len = 514469, overlap = 205
PHY-3002 : Step(249): len = 523058, overlap = 203.5
PHY-3002 : Step(250): len = 528121, overlap = 198.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00042024
PHY-3002 : Step(251): len = 531516, overlap = 195.25
PHY-3002 : Step(252): len = 540169, overlap = 192.25
PHY-3002 : Step(253): len = 548816, overlap = 184.5
PHY-3002 : Step(254): len = 551720, overlap = 181.75
PHY-3002 : Step(255): len = 554209, overlap = 182.25
PHY-3002 : Step(256): len = 556605, overlap = 180.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017920s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (174.4%)

PHY-3001 : Legalized: Len = 591906, Over = 0
PHY-3001 : Spreading special nets. 72 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050857s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 106 instances has been re-located, deltaX = 32, deltaY = 81, maxDist = 2.
PHY-3001 : Final: Len = 594200, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78632, tnet num: 15629, tinst num: 7922, tnode num: 89812, tedge num: 131402.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.367009s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (69.7%)

RUN-1004 : used memory is 599 MB, reserved memory is 590 MB, peak memory is 629 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3147/24079.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840464, over cnt = 3325(9%), over = 5829, worst = 8
PHY-1002 : len = 863424, over cnt = 2050(5%), over = 2992, worst = 6
PHY-1002 : len = 889928, over cnt = 675(1%), over = 964, worst = 6
PHY-1002 : len = 902320, over cnt = 123(0%), over = 163, worst = 6
PHY-1002 : len = 904832, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  2.438892s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (62.1%)

PHY-1001 : Congestion index: top1 = 59.81, top5 = 54.13, top10 = 50.91, top15 = 48.56.
PHY-1001 : End incremental global routing;  2.752382s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (64.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.474656s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (49.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.585722s wall, 2.078125s user + 0.015625s system = 2.093750s CPU (58.4%)

OPT-1001 : Current memory(MB): used = 612, reserve = 603, peak = 629.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14587/24079.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 904832, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 904824, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 904872, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 904904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.587859s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (61.1%)

PHY-1001 : Congestion index: top1 = 59.81, top5 = 54.13, top10 = 50.91, top15 = 48.56.
OPT-1001 : End congestion update;  0.919349s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (64.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.353858s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (39.7%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.273350s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (57.7%)

OPT-1001 : Current memory(MB): used = 614, reserve = 605, peak = 629.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359189s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14587/24079.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 904904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137419s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (56.9%)

PHY-1001 : Congestion index: top1 = 59.81, top5 = 54.13, top10 = 50.91, top15 = 48.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.335376s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (65.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.413793
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.529515s wall, 4.546875s user + 0.031250s system = 4.578125s CPU (60.8%)

RUN-1003 : finish command "place" in  32.996882s wall, 17.093750s user + 0.703125s system = 17.796875s CPU (53.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 528 MB, peak memory is 629 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.409534s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (77.6%)

RUN-1004 : used memory is 543 MB, reserved memory is 530 MB, peak memory is 629 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7924 instances
RUN-1001 : 3897 mslices, 3897 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24079 nets
RUN-6004 WARNING: There are 41 nets with only 1 pin.
RUN-1001 : 13264 nets have 2 pins
RUN-1001 : 9264 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 344 nets have [11 - 20] pins
RUN-1001 : 220 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78632, tnet num: 15629, tinst num: 7922, tnode num: 89812, tedge num: 131402.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.253769s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (49.8%)

RUN-1004 : used memory is 562 MB, reserved memory is 551 MB, peak memory is 629 MB
PHY-1001 : 3897 mslices, 3897 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 816296, over cnt = 3483(9%), over = 6385, worst = 9
PHY-1002 : len = 842768, over cnt = 2166(6%), over = 3366, worst = 7
PHY-1002 : len = 874336, over cnt = 789(2%), over = 1144, worst = 7
PHY-1002 : len = 890200, over cnt = 23(0%), over = 26, worst = 3
PHY-1002 : len = 890952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.346447s wall, 2.250000s user + 0.046875s system = 2.296875s CPU (97.9%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 53.71, top10 = 50.15, top15 = 47.74.
PHY-1001 : End global routing;  2.680662s wall, 2.531250s user + 0.046875s system = 2.578125s CPU (96.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 621, reserve = 612, peak = 629.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sdcard_rd_addr[31] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 896, reserve = 890, peak = 896.
PHY-1001 : End build detailed router design. 3.011026s wall, 2.250000s user + 0.015625s system = 2.265625s CPU (75.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165824, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.732049s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (83.9%)

PHY-1001 : Current memory(MB): used = 930, reserve = 925, peak = 930.
PHY-1001 : End phase 1; 1.737733s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (83.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.90005e+06, over cnt = 2898(0%), over = 2930, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 944, reserve = 937, peak = 944.
PHY-1001 : End initial routed; 18.774523s wall, 12.859375s user + 0.234375s system = 13.093750s CPU (69.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15021(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.170177s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (81.4%)

PHY-1001 : Current memory(MB): used = 961, reserve = 955, peak = 961.
PHY-1001 : End phase 2; 20.944764s wall, 14.562500s user + 0.296875s system = 14.859375s CPU (70.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.90005e+06, over cnt = 2898(0%), over = 2930, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.084214s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (92.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.82074e+06, over cnt = 1621(0%), over = 1630, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.365621s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (115.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.79826e+06, over cnt = 528(0%), over = 529, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.749504s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (98.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.79574e+06, over cnt = 179(0%), over = 179, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.796399s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (70.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.79806e+06, over cnt = 68(0%), over = 68, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.429013s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (65.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.80006e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.486694s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (64.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.80056e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.270051s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.6%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.80062e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.461560s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (91.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.80063e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.166017s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (84.7%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.80066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.167363s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (74.7%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.80066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.163348s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (86.1%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.80066e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.194090s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (72.5%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.80066e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 12; 0.153925s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (30.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15021(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.094344s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (70.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 713 feed throughs used by 437 nets
PHY-1001 : End commit to database; 2.498341s wall, 1.406250s user + 0.500000s system = 1.906250s CPU (76.3%)

PHY-1001 : Current memory(MB): used = 1058, reserve = 1055, peak = 1058.
PHY-1001 : End phase 3; 12.321737s wall, 9.984375s user + 0.546875s system = 10.531250s CPU (85.5%)

PHY-1003 : Routed, final wirelength = 2.80066e+06
PHY-1001 : Current memory(MB): used = 1063, reserve = 1060, peak = 1063.
PHY-1001 : End export database. 0.074727s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.7%)

PHY-1001 : End detail routing;  38.405105s wall, 28.437500s user + 0.953125s system = 29.390625s CPU (76.5%)

RUN-1003 : finish command "route" in  42.953071s wall, 32.046875s user + 1.015625s system = 33.062500s CPU (77.0%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1054 MB, peak memory is 1063 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15069   out of  19600   76.88%
#reg                     3046   out of  19600   15.54%
#le                     15397
  #lut only             12351   out of  15397   80.22%
  #reg only               328   out of  15397    2.13%
  #lut&reg               2718   out of  15397   17.65%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2124
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    247
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    215
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               133
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 69
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    51
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15397  |14430   |639     |3062    |20      |3       |
|  ISP                               |AHBISP                                      |8268   |7954    |220     |620     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7666   |7548    |76      |269     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1786   |1780    |6       |23      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1797   |1791    |6       |31      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1769   |1763    |6       |29      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |48     |42      |6       |25      |2       |0       |
|    u_demosaic                      |demosaic                                    |474    |290     |132     |265     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |135    |81      |29      |75      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |78     |39      |27      |48      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |109    |68      |33      |60      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |121    |82      |35      |66      |0       |0       |
|    u_gamma                         |gamma                                       |30     |30      |0       |19      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |12     |12      |0       |8       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |8      |8       |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |10     |10      |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |10     |10      |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |8      |8       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |13     |6       |0       |13      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |38     |38      |0       |16      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |4      |4       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |26     |26      |0       |26      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |0       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |10     |10      |0       |6       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |584    |467     |102     |275     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |266    |228     |34      |134     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |724    |509     |103     |389     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |388    |221     |60      |266     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |141    |64      |18      |114     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |17     |2       |0       |17      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |28     |22      |0       |28      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |148    |82      |18      |121     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |30     |16      |0       |30      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |25      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |29     |19      |0       |29      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |336    |288     |43      |123     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |50     |41      |9       |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |77     |77      |0       |11      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |44     |35      |4       |27      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |98     |80      |18      |35      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |67     |55      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5030   |4973    |56      |1332    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |151    |86      |65      |29      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |507    |315     |93      |328     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |507    |315     |93      |328     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |216    |124     |0       |208     |0       |0       |
|        reg_inst                    |register                                    |216    |124     |0       |208     |0       |0       |
|      trigger_inst                  |trigger                                     |291    |191     |93      |120     |0       |0       |
|        bus_inst                    |bus_top                                     |99     |59      |36      |34      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |48     |26      |18      |16      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |47     |29      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |107    |78      |29      |53      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13217  
    #2          2       7982   
    #3          3        708   
    #4          4        574   
    #5        5-10       935   
    #6        11-50      479   
    #7       51-100      28    
    #8       101-500     44    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.843679s wall, 2.234375s user + 0.062500s system = 2.296875s CPU (124.6%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1051 MB, peak memory is 1113 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 78632, tnet num: 15629, tinst num: 7922, tnode num: 89812, tedge num: 131402.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.207272s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (72.5%)

RUN-1004 : used memory is 1056 MB, reserved memory is 1053 MB, peak memory is 1113 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15629 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7922
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24079, pip num: 184851
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 713
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 488551 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.356236s wall, 105.109375s user + 1.515625s system = 106.625000s CPU (389.8%)

RUN-1004 : used memory is 1088 MB, reserved memory is 1093 MB, peak memory is 1277 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_175557.log"
