<!DOCTYPE HTML>
<html>

<head>
  <title>Mahdi Nazm Bojnordi's Webpage</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Tangerine&amp;v1" />
  <link rel="stylesheet" type="text/css" href="http://fonts.googleapis.com/css?family=Yanone+Kaffeesatz" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />
</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">
        <h1>Mahdi Nazm Bojnordi</h1>
        <div class="slogan">Fall 2016</div>
      </div>
      <div id="sublogo">
        <h1>School of Computing, University of Utah</h1>
      </div>
      <!--div id="sublogo">
        <h1>School of Computing, University of Utah</h1>
      </div-->
      <div id="menubar">
        <ul id="menu">
          <!-- put class="current" in the li tag for the selected page - to highlight which page you're on -->
          <!--li><a href="index.html">Home</a></li>
          <!--li><a href="research.html">Research</a></li-->
          <!--li><a href="publications.html">Publications</a></li>
          <li class="current"><a href="teaching.html">Teaching</a></li-->
        </ul>
      </div>
    </div>
    <div id="site_content">
      <div id="content">
        <!-- insert the page content here -->
          <h3> CS/ECE 6810: Computer Architecture </h3>

          <h2> Course Information </h2>
          <ul>
            <li> Time: Tue/Thu 9:10-10:30AM </li>
            <li> Location: WEB L102 </li>
            <li> Instructor: Mahdi Nazm Bojnordi, email: lastname@cs.utah.edu, office hours: email me for appoitment, MEB 3418 </li>
            <li> Teaching Assistants: Anirban Nag, email: anirban@cs.utah.edu, office hours: Mon 3:00-4:30PM, MEB 2180; Manikanth Miryala, email: manikanth.miryala@utah.edu, office hours: Wed 2:00-3:30PM, MEB 2180 </li>
            <li> Pre-Requisite: CS 3810 or equivalent </li>
            <li> Textbook: Computer Architecture A Quantitative Approach - 5th Edition, John Hennessy and David Patterson </li>
            <li> Canvas is the main venue for class announcements, homework assignements, and discussions. </li>
          </ul>

          <h2> Important Policies </h2>
          <p> Please refer to the <a href="http://www.coe.utah.edu/wp-content/uploads/pdf/faculty/semester_guidelines.pdf">College of Engineering Guidelines</a> for disabilities, add, drop, appeals, etc. Notice that we have zero tolerance for cheating; as a result, please read the <a href="http://www.cs.utah.edu/wp-content/uploads/2014/12/cheating_policy.pdf">Policy Statement on Academic Misconduct</a>, carefully.</p>


          <h2> Grading </h2>
          <p> The following items will be considered for evaluating the performance of students.
          <table style="border:1px solid;">
            <tr bgcolor="lightgrey"><th style="border:1px solid;">  </th><th style="border:1px solid;"> Fraction </th><th style="border:1px solid;"> Notes </th></tr>
            <tr><th style="border:1px solid;"> Homework Assignments </th><th style="border:1px solid;"> 50% </th><th style="border:1px solid;"> weekly assigned </th></tr>
            <tr><th style="border:1px solid;"> Midterm Exam </th><th style="border:1px solid;"> 20% </th><th style="border:1px solid;"> in-class, Oct. 18th </th></tr>
            <tr><th style="border:1px solid;"> Final Exam </th><th style="border:1px solid;"> 30% </th><th style="border:1px solid;"> Wed, Dec. 14th </th></tr>
            <tr><th style="border:1px solid;"> Class Participation </th><th style="border:1px solid;"> 0-10% </th><th style="border:1px solid;"> in-class questions and answers </th></tr>
          </table>
          </p>

          <h2> Class Schedule (subject to change) </h2>
          <p> The following is a tentative class schedule that may be updated on a week-by-week basis during the course semester.
          <table style="border:1px solid;">
            <tr bgcolor="lightgrey"><th style="border:1px solid;"> Date  </th><th style="border:1px solid;"> Lecture </th><th style="border:1px solid;"> Required Reading </th><th style="border:1px solid;"> Recommended Reading </th></tr>
            <tr><th style="border:1px solid;"> 08/23 </th><th style="border:1px solid;"> <a href="slides/01-intro.pdf">Logistics and Introduction</a> </th><th style="border:1px solid;"> Sections 1.1-1.4 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 08/24 </th><th style="border:1px solid;"> <a href="slides/02-metrics.pdf">Performance Metrics</a> </th><th style="border:1px solid;"> Sections 1.4-1.9 </th><th style="border:1px solid;"> Moore, "Cramming more components onto integrated circuits," Electronics Magazine, 1965. </th></tr>
            <tr><th style="border:1px solid;"> 08/30 </th><th style="border:1px solid;"> <a href="slides/03-isa.pdf">Instruction Set Architecture</a> </th><th style="border:1px solid;"> Appendix A </th><th style="border:1px solid;">Charles Price, "MIPS IV Instruction Set,"  MIPS Technologies, Inc., 1995</th></tr>
            <tr><th style="border:1px solid;"> 09/01 </th><th style="border:1px solid;"> <a href="slides/04-pipelining.pdf">Pipelining: Introduction</a> </th><th style="border:1px solid;"> Appendix C.1 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/06 </th><th style="border:1px solid;"> <a href="slides/05-pipelining.pdf">Pipelining: Hazards</a> </th><th style="border:1px solid;"> Appendix C.2 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/08 </th><th style="border:1px solid;"> <a href="slides/06-pipelining.pdf">Pipelining: Branch and Multicycle Instructions</a> </th><th style="border:1px solid;"> Appendix C.4-C.5 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/13 </th><th style="border:1px solid;"> <a href="slides/07-ilp.pdf">ILP: Introduction</a> </th><th style="border:1px solid;"> Section 3.1 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/15 </th><th style="border:1px solid;"> <a href="slides/08-ilp.pdf">ILP: Compiler-based Techniques</a> </th><th style="border:1px solid;"> Section 3.2 </th><th style="border:1px solid;"> Nicolau and Fisher, "Measuring the Parallelism Available for Very Long Instruction Word Architectures," IEEE Transactions on Computers, 1984 </th></tr>
            <tr><th style="border:1px solid;"> 09/20 </th><th style="border:1px solid;"> <a href="slides/09-ilp.pdf">ILP: Control Flow</a> </th><th style="border:1px solid;"> Section 3.3 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/22 </th><th style="border:1px solid;"> <a href="slides/10-bpred.pdf">Branch Predictors</a> </th><th style="border:1px solid;"> Section 3.3 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 09/27 </th><th style="border:1px solid;"> <a href="slides/11-ooo.pdf">Dynamic Scheduling</a> </th><th style="border:1px solid;"> Section 3.4 </th><th style="border:1px solid;"> Sodani and Sohi, "Dynamic Instruction Reuse,"  International Symposium on Computer Architecture, 1997 </th></tr>
            <tr><th style="border:1px solid;"> 09/29 </th><th style="border:1px solid;"> <a href="slides/12-ooo.pdf">Our-of-Order Execution</a> </th><th style="border:1px solid;"> Section 3.5 </th><th style="border:1px solid;"> Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 1990 </th></tr>
            <tr><th style="border:1px solid;"> 10/04 </th><th style="border:1px solid;"> <a href="slides/13-spec.pdf">Hardware-Based Speculation</a> </th><th style="border:1px solid;"> Sections 3.6-3.9 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 10/06 </th><th style="border:1px solid;"> <a href="slides/14-lsq.pdf">Load-Store Queue</a> </th><th style="border:1px solid;"> Sections 3.10-3.12 </th><th style="border:1px solid;"></th></tr>
            <tr bgcolor="lightgray"><th style="border:1px solid;"> 10/11 </th><th style="border:1px solid;"> Fall Break</th><th style="border:1px solid;"></th><th style="border:1px solid;"></th></tr>
            <tr bgcolor="lightgray"><th style="border:1px solid;"> 10/13 </th><th style="border:1px solid;"> Fall Break</th><th style="border:1px solid;"></th><th style="border:1px solid;"></th></tr>
            <tr bgcolor="lightgray"><th style="border:1px solid;"> 10/18 </th><th style="border:1px solid;"> Mid-Term Exam</th><th style="border:1px solid;"></th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 10/20 </th><th style="border:1px solid;"> <a href="slides/15-cache.pdf">Memory Hierarchy Design</a> </th><th style="border:1px solid;"> Appendix B </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 10/25 </th><th style="border:1px solid;"> <a href="slides/16-cache.pdf">Cache Architecture</a> </th><th style="border:1px solid;"> Appendix B </th><th style="border:1px solid;">Wilkes, "Slave Memories and Dynamic Storage Allocation," IEEE Transactions on Electronic Computers, 1965</th></tr>
            <tr><th style="border:1px solid;"> 10/27 </th><th style="border:1px solid;"> <a href="slides/17-cache.pdf">Cache Optimization</a> </th><th style="border:1px solid;"> Sections 2.1-2.3 </th><th style="border:1px solid;"> Akanksha Jain and  Calvin Lin, "Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement," International Symposium on Computer Architecture, 2016 </th></tr>
            <tr><th style="border:1px solid;"> 11/01 </th><th style="border:1px solid;"> <a href="slides/18-vm.pdf">Virtual Memory</a> </th><th style="border:1px solid;"> Section 2.4</th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/03 </th><th style="border:1px solid;"> <a href="slides/19-tlb.pdf">Address Translation and TLB</a> </th><th style="border:1px solid;"> Section 2.5 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/08 </th><th style="border:1px solid;"> <a href="slides/20-dram.pdf">Main Memory System</a> </th><th style="border:1px solid;"> Section 2.5 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/10 </th><th style="border:1px solid;"> <a href="slides/21-dram.pdf">DRAM Controller</a> </th><th style="border:1px solid;"> Sections 4.1-4.3 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/15 </th><th style="border:1px solid;"> <a href="slides/22-dram.pdf">Advanced Memory Controllers</a> </th><th style="border:1px solid;"> Sections 4.1-4.3 </th><th style="border:1px solid;">Mahdi Nazm Bojnordi and Engin Ipek. "PARDIS: A Programmable Memory Controller for the DDRx Interfacing Standards," International Symposium on Computer Architecture, 2012 </th></tr>
            <tr><th style="border:1px solid;"> 11/17 </th><th style="border:1px solid;"> <a href="slides/23-dlp.pdf">Data-Level Parallelism</a> </th><th style="border:1px solid;"> Sections 4.1-4.3 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/22 </th><th style="border:1px solid;"> <a href="slides/24-gpu.pdf">Graphics Processing Units</a> </th><th style="border:1px solid;"> Section 4.4 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/29 </th><th style="border:1px solid;"> <a href="slides/25-tlp.pdf">Thread-Level Parallelism</a> </th><th style="border:1px solid;"> Sections 5.1-5.2 </th><th style="border:1px solid;">Tullsen et al., "Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor," International Symposium on Computer Architecture, 1996</th></tr>
            <tr><th style="border:1px solid;"> 11/01 </th><th style="border:1px solid;"> <a href="slides/26-mp.pdf">Parallel Memory Architecture</a> </th><th style="border:1px solid;"> Sections 5.3-5.4 </th><th style="border:1px solid;"></th></tr>
            <tr><th style="border:1px solid;"> 11/06 </th><th style="border:1px solid;"> <a href="slides/27-sm.pdf">Shared Memory Systems</a> </th><th style="border:1px solid;"> Section 5.6 </th><th style="border:1px solid;">Sarita Adve and Kourosh Gharachorloo "Shared memory consistency models: A tutorial," Computer 29.12, pp. 66-76, 1995</th></tr>
            <tr bgcolor="lightgray"><th style="border:1px solid;"> 12/08 </th><th style="border:1px solid;"> Final Review </th><th style="border:1px solid;"> </th><th style="border:1px solid;"></th></tr>
          </table>
          </p>

        </div>
      </div>

      <div id="footer">
          <!--p>Copyright &copy; Mahdi Nazm Bojnordi | <a href="index.html">Home</a> | <a href="publications.html">Publications</a> | <a href="teaching.html">Teaching</a></p-->
          <p>Copyright &copy; Mahdi Nazm Bojnordi</p>
      </div>
    </div>

<!-- Start of StatCounter Code for Default Guide -->
<script type="text/javascript">
var sc_project=11069651; 
var sc_invisible=1; 
var sc_security="b541c1c6"; 
var scJsHost = (("https:" == document.location.protocol) ?
"https://secure." : "http://www.");
document.write("<sc"+"ript type='text/javascript' src='" +
scJsHost+
"statcounter.com/counter/counter.js'></"+"script>");
</script>
<noscript><div class="statcounter"><a title="click tracking"
href="http://statcounter.com/" target="_blank"><img
class="statcounter"
src="//c.statcounter.com/11069651/0/b541c1c6/1/" alt="click
tracking"></a></div></noscript>
<!-- End of StatCounter Code for Default Guide -->

  </body>
</html>
